
g031k8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f98  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a04  08007054  08007054  00008054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a58  08007a58  00009010  2**0
                  CONTENTS
  4 .ARM          00000008  08007a58  08007a58  00008a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a60  08007a60  00009010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a60  08007a60  00008a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007a64  08007a64  00008a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08007a68  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000570  20000010  08007a78  00009010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000580  08007a78  00009580  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001554d  00000000  00000000  00009038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a24  00000000  00000000  0001e585  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001160  00000000  00000000  00020fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d9f  00000000  00000000  00022110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017873  00000000  00000000  00022eaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014be0  00000000  00000000  0003a722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009aaf6  00000000  00000000  0004f302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e9df8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f34  00000000  00000000  000e9e3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000edd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800703c 	.word	0x0800703c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	0800703c 	.word	0x0800703c

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <__aeabi_uldivmod>:
 800021c:	2b00      	cmp	r3, #0
 800021e:	d111      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000220:	2a00      	cmp	r2, #0
 8000222:	d10f      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000224:	2900      	cmp	r1, #0
 8000226:	d100      	bne.n	800022a <__aeabi_uldivmod+0xe>
 8000228:	2800      	cmp	r0, #0
 800022a:	d002      	beq.n	8000232 <__aeabi_uldivmod+0x16>
 800022c:	2100      	movs	r1, #0
 800022e:	43c9      	mvns	r1, r1
 8000230:	0008      	movs	r0, r1
 8000232:	b407      	push	{r0, r1, r2}
 8000234:	4802      	ldr	r0, [pc, #8]	@ (8000240 <__aeabi_uldivmod+0x24>)
 8000236:	a102      	add	r1, pc, #8	@ (adr r1, 8000240 <__aeabi_uldivmod+0x24>)
 8000238:	1840      	adds	r0, r0, r1
 800023a:	9002      	str	r0, [sp, #8]
 800023c:	bd03      	pop	{r0, r1, pc}
 800023e:	46c0      	nop			@ (mov r8, r8)
 8000240:	ffffffd9 	.word	0xffffffd9
 8000244:	b403      	push	{r0, r1}
 8000246:	4668      	mov	r0, sp
 8000248:	b501      	push	{r0, lr}
 800024a:	9802      	ldr	r0, [sp, #8]
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	9b01      	ldr	r3, [sp, #4]
 8000252:	469e      	mov	lr, r3
 8000254:	b002      	add	sp, #8
 8000256:	bc0c      	pop	{r2, r3}
 8000258:	4770      	bx	lr
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__udivmoddi4>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	0004      	movs	r4, r0
 800026a:	000d      	movs	r5, r1
 800026c:	4692      	mov	sl, r2
 800026e:	4699      	mov	r9, r3
 8000270:	b083      	sub	sp, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d830      	bhi.n	80002d8 <__udivmoddi4+0x7c>
 8000276:	d02d      	beq.n	80002d4 <__udivmoddi4+0x78>
 8000278:	4649      	mov	r1, r9
 800027a:	4650      	mov	r0, sl
 800027c:	f000 f8ba 	bl	80003f4 <__clzdi2>
 8000280:	0029      	movs	r1, r5
 8000282:	0006      	movs	r6, r0
 8000284:	0020      	movs	r0, r4
 8000286:	f000 f8b5 	bl	80003f4 <__clzdi2>
 800028a:	1a33      	subs	r3, r6, r0
 800028c:	4698      	mov	r8, r3
 800028e:	3b20      	subs	r3, #32
 8000290:	d434      	bmi.n	80002fc <__udivmoddi4+0xa0>
 8000292:	469b      	mov	fp, r3
 8000294:	4653      	mov	r3, sl
 8000296:	465a      	mov	r2, fp
 8000298:	4093      	lsls	r3, r2
 800029a:	4642      	mov	r2, r8
 800029c:	001f      	movs	r7, r3
 800029e:	4653      	mov	r3, sl
 80002a0:	4093      	lsls	r3, r2
 80002a2:	001e      	movs	r6, r3
 80002a4:	42af      	cmp	r7, r5
 80002a6:	d83b      	bhi.n	8000320 <__udivmoddi4+0xc4>
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d100      	bne.n	80002ae <__udivmoddi4+0x52>
 80002ac:	e079      	b.n	80003a2 <__udivmoddi4+0x146>
 80002ae:	465b      	mov	r3, fp
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5e>
 80002b8:	e076      	b.n	80003a8 <__udivmoddi4+0x14c>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	465a      	mov	r2, fp
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4642      	mov	r2, r8
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e029      	b.n	8000328 <__udivmoddi4+0xcc>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9cf      	bls.n	8000278 <__udivmoddi4+0x1c>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8e>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b003      	add	sp, #12
 80002f0:	bcf0      	pop	{r4, r5, r6, r7}
 80002f2:	46bb      	mov	fp, r7
 80002f4:	46b2      	mov	sl, r6
 80002f6:	46a9      	mov	r9, r5
 80002f8:	46a0      	mov	r8, r4
 80002fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fc:	4642      	mov	r2, r8
 80002fe:	469b      	mov	fp, r3
 8000300:	2320      	movs	r3, #32
 8000302:	1a9b      	subs	r3, r3, r2
 8000304:	4652      	mov	r2, sl
 8000306:	40da      	lsrs	r2, r3
 8000308:	4641      	mov	r1, r8
 800030a:	0013      	movs	r3, r2
 800030c:	464a      	mov	r2, r9
 800030e:	408a      	lsls	r2, r1
 8000310:	0017      	movs	r7, r2
 8000312:	4642      	mov	r2, r8
 8000314:	431f      	orrs	r7, r3
 8000316:	4653      	mov	r3, sl
 8000318:	4093      	lsls	r3, r2
 800031a:	001e      	movs	r6, r3
 800031c:	42af      	cmp	r7, r5
 800031e:	d9c3      	bls.n	80002a8 <__udivmoddi4+0x4c>
 8000320:	2200      	movs	r2, #0
 8000322:	2300      	movs	r3, #0
 8000324:	9200      	str	r2, [sp, #0]
 8000326:	9301      	str	r3, [sp, #4]
 8000328:	4643      	mov	r3, r8
 800032a:	2b00      	cmp	r3, #0
 800032c:	d0d8      	beq.n	80002e0 <__udivmoddi4+0x84>
 800032e:	07fb      	lsls	r3, r7, #31
 8000330:	0872      	lsrs	r2, r6, #1
 8000332:	431a      	orrs	r2, r3
 8000334:	4646      	mov	r6, r8
 8000336:	087b      	lsrs	r3, r7, #1
 8000338:	e00e      	b.n	8000358 <__udivmoddi4+0xfc>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d101      	bne.n	8000342 <__udivmoddi4+0xe6>
 800033e:	42a2      	cmp	r2, r4
 8000340:	d80c      	bhi.n	800035c <__udivmoddi4+0x100>
 8000342:	1aa4      	subs	r4, r4, r2
 8000344:	419d      	sbcs	r5, r3
 8000346:	2001      	movs	r0, #1
 8000348:	1924      	adds	r4, r4, r4
 800034a:	416d      	adcs	r5, r5
 800034c:	2100      	movs	r1, #0
 800034e:	3e01      	subs	r6, #1
 8000350:	1824      	adds	r4, r4, r0
 8000352:	414d      	adcs	r5, r1
 8000354:	2e00      	cmp	r6, #0
 8000356:	d006      	beq.n	8000366 <__udivmoddi4+0x10a>
 8000358:	42ab      	cmp	r3, r5
 800035a:	d9ee      	bls.n	800033a <__udivmoddi4+0xde>
 800035c:	3e01      	subs	r6, #1
 800035e:	1924      	adds	r4, r4, r4
 8000360:	416d      	adcs	r5, r5
 8000362:	2e00      	cmp	r6, #0
 8000364:	d1f8      	bne.n	8000358 <__udivmoddi4+0xfc>
 8000366:	9800      	ldr	r0, [sp, #0]
 8000368:	9901      	ldr	r1, [sp, #4]
 800036a:	465b      	mov	r3, fp
 800036c:	1900      	adds	r0, r0, r4
 800036e:	4169      	adcs	r1, r5
 8000370:	2b00      	cmp	r3, #0
 8000372:	db24      	blt.n	80003be <__udivmoddi4+0x162>
 8000374:	002b      	movs	r3, r5
 8000376:	465a      	mov	r2, fp
 8000378:	4644      	mov	r4, r8
 800037a:	40d3      	lsrs	r3, r2
 800037c:	002a      	movs	r2, r5
 800037e:	40e2      	lsrs	r2, r4
 8000380:	001c      	movs	r4, r3
 8000382:	465b      	mov	r3, fp
 8000384:	0015      	movs	r5, r2
 8000386:	2b00      	cmp	r3, #0
 8000388:	db2a      	blt.n	80003e0 <__udivmoddi4+0x184>
 800038a:	0026      	movs	r6, r4
 800038c:	409e      	lsls	r6, r3
 800038e:	0033      	movs	r3, r6
 8000390:	0026      	movs	r6, r4
 8000392:	4647      	mov	r7, r8
 8000394:	40be      	lsls	r6, r7
 8000396:	0032      	movs	r2, r6
 8000398:	1a80      	subs	r0, r0, r2
 800039a:	4199      	sbcs	r1, r3
 800039c:	9000      	str	r0, [sp, #0]
 800039e:	9101      	str	r1, [sp, #4]
 80003a0:	e79e      	b.n	80002e0 <__udivmoddi4+0x84>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d8bc      	bhi.n	8000320 <__udivmoddi4+0xc4>
 80003a6:	e782      	b.n	80002ae <__udivmoddi4+0x52>
 80003a8:	4642      	mov	r2, r8
 80003aa:	2320      	movs	r3, #32
 80003ac:	2100      	movs	r1, #0
 80003ae:	1a9b      	subs	r3, r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	9100      	str	r1, [sp, #0]
 80003b4:	9201      	str	r2, [sp, #4]
 80003b6:	2201      	movs	r2, #1
 80003b8:	40da      	lsrs	r2, r3
 80003ba:	9201      	str	r2, [sp, #4]
 80003bc:	e785      	b.n	80002ca <__udivmoddi4+0x6e>
 80003be:	4642      	mov	r2, r8
 80003c0:	2320      	movs	r3, #32
 80003c2:	1a9b      	subs	r3, r3, r2
 80003c4:	002a      	movs	r2, r5
 80003c6:	4646      	mov	r6, r8
 80003c8:	409a      	lsls	r2, r3
 80003ca:	0023      	movs	r3, r4
 80003cc:	40f3      	lsrs	r3, r6
 80003ce:	4644      	mov	r4, r8
 80003d0:	4313      	orrs	r3, r2
 80003d2:	002a      	movs	r2, r5
 80003d4:	40e2      	lsrs	r2, r4
 80003d6:	001c      	movs	r4, r3
 80003d8:	465b      	mov	r3, fp
 80003da:	0015      	movs	r5, r2
 80003dc:	2b00      	cmp	r3, #0
 80003de:	dad4      	bge.n	800038a <__udivmoddi4+0x12e>
 80003e0:	4642      	mov	r2, r8
 80003e2:	002f      	movs	r7, r5
 80003e4:	2320      	movs	r3, #32
 80003e6:	0026      	movs	r6, r4
 80003e8:	4097      	lsls	r7, r2
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	40de      	lsrs	r6, r3
 80003ee:	003b      	movs	r3, r7
 80003f0:	4333      	orrs	r3, r6
 80003f2:	e7cd      	b.n	8000390 <__udivmoddi4+0x134>

080003f4 <__clzdi2>:
 80003f4:	b510      	push	{r4, lr}
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d103      	bne.n	8000402 <__clzdi2+0xe>
 80003fa:	f000 f807 	bl	800040c <__clzsi2>
 80003fe:	3020      	adds	r0, #32
 8000400:	e002      	b.n	8000408 <__clzdi2+0x14>
 8000402:	0008      	movs	r0, r1
 8000404:	f000 f802 	bl	800040c <__clzsi2>
 8000408:	bd10      	pop	{r4, pc}
 800040a:	46c0      	nop			@ (mov r8, r8)

0800040c <__clzsi2>:
 800040c:	211c      	movs	r1, #28
 800040e:	2301      	movs	r3, #1
 8000410:	041b      	lsls	r3, r3, #16
 8000412:	4298      	cmp	r0, r3
 8000414:	d301      	bcc.n	800041a <__clzsi2+0xe>
 8000416:	0c00      	lsrs	r0, r0, #16
 8000418:	3910      	subs	r1, #16
 800041a:	0a1b      	lsrs	r3, r3, #8
 800041c:	4298      	cmp	r0, r3
 800041e:	d301      	bcc.n	8000424 <__clzsi2+0x18>
 8000420:	0a00      	lsrs	r0, r0, #8
 8000422:	3908      	subs	r1, #8
 8000424:	091b      	lsrs	r3, r3, #4
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0x22>
 800042a:	0900      	lsrs	r0, r0, #4
 800042c:	3904      	subs	r1, #4
 800042e:	a202      	add	r2, pc, #8	@ (adr r2, 8000438 <__clzsi2+0x2c>)
 8000430:	5c10      	ldrb	r0, [r2, r0]
 8000432:	1840      	adds	r0, r0, r1
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	02020304 	.word	0x02020304
 800043c:	01010101 	.word	0x01010101
	...

08000448 <SystemClock_Config>:
UART_HandleTypeDef huart2;


//FUNCTIONS
void SystemClock_Config(void)
{
 8000448:	b590      	push	{r4, r7, lr}
 800044a:	b093      	sub	sp, #76	@ 0x4c
 800044c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800044e:	2410      	movs	r4, #16
 8000450:	193b      	adds	r3, r7, r4
 8000452:	0018      	movs	r0, r3
 8000454:	2338      	movs	r3, #56	@ 0x38
 8000456:	001a      	movs	r2, r3
 8000458:	2100      	movs	r1, #0
 800045a:	f006 fdc3 	bl	8006fe4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800045e:	003b      	movs	r3, r7
 8000460:	0018      	movs	r0, r3
 8000462:	2310      	movs	r3, #16
 8000464:	001a      	movs	r2, r3
 8000466:	2100      	movs	r1, #0
 8000468:	f006 fdbc 	bl	8006fe4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800046c:	2380      	movs	r3, #128	@ 0x80
 800046e:	009b      	lsls	r3, r3, #2
 8000470:	0018      	movs	r0, r3
 8000472:	f003 fbcf 	bl	8003c14 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000476:	193b      	adds	r3, r7, r4
 8000478:	2202      	movs	r2, #2
 800047a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800047c:	193b      	adds	r3, r7, r4
 800047e:	2280      	movs	r2, #128	@ 0x80
 8000480:	0052      	lsls	r2, r2, #1
 8000482:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000484:	0021      	movs	r1, r4
 8000486:	187b      	adds	r3, r7, r1
 8000488:	2200      	movs	r2, #0
 800048a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800048c:	187b      	adds	r3, r7, r1
 800048e:	2240      	movs	r2, #64	@ 0x40
 8000490:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000492:	187b      	adds	r3, r7, r1
 8000494:	2202      	movs	r2, #2
 8000496:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000498:	187b      	adds	r3, r7, r1
 800049a:	2202      	movs	r2, #2
 800049c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800049e:	187b      	adds	r3, r7, r1
 80004a0:	2200      	movs	r2, #0
 80004a2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80004a4:	187b      	adds	r3, r7, r1
 80004a6:	2208      	movs	r2, #8
 80004a8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80004aa:	187b      	adds	r3, r7, r1
 80004ac:	2280      	movs	r2, #128	@ 0x80
 80004ae:	0292      	lsls	r2, r2, #10
 80004b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80004b2:	187b      	adds	r3, r7, r1
 80004b4:	22c0      	movs	r2, #192	@ 0xc0
 80004b6:	04d2      	lsls	r2, r2, #19
 80004b8:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	2280      	movs	r2, #128	@ 0x80
 80004be:	0592      	lsls	r2, r2, #22
 80004c0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004c2:	187b      	adds	r3, r7, r1
 80004c4:	0018      	movs	r0, r3
 80004c6:	f003 fbf1 	bl	8003cac <HAL_RCC_OscConfig>
 80004ca:	1e03      	subs	r3, r0, #0
 80004cc:	d001      	beq.n	80004d2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80004ce:	f000 fc69 	bl	8000da4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004d2:	003b      	movs	r3, r7
 80004d4:	2207      	movs	r2, #7
 80004d6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004d8:	003b      	movs	r3, r7
 80004da:	2202      	movs	r2, #2
 80004dc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004de:	003b      	movs	r3, r7
 80004e0:	2200      	movs	r2, #0
 80004e2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004e4:	003b      	movs	r3, r7
 80004e6:	2200      	movs	r2, #0
 80004e8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004ea:	003b      	movs	r3, r7
 80004ec:	2102      	movs	r1, #2
 80004ee:	0018      	movs	r0, r3
 80004f0:	f003 fef6 	bl	80042e0 <HAL_RCC_ClockConfig>
 80004f4:	1e03      	subs	r3, r0, #0
 80004f6:	d001      	beq.n	80004fc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80004f8:	f000 fc54 	bl	8000da4 <Error_Handler>
  }
}
 80004fc:	46c0      	nop			@ (mov r8, r8)
 80004fe:	46bd      	mov	sp, r7
 8000500:	b013      	add	sp, #76	@ 0x4c
 8000502:	bd90      	pop	{r4, r7, pc}

08000504 <MX_ADC1_Init>:

void MX_ADC1_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800050a:	1d3b      	adds	r3, r7, #4
 800050c:	0018      	movs	r0, r3
 800050e:	230c      	movs	r3, #12
 8000510:	001a      	movs	r2, r3
 8000512:	2100      	movs	r1, #0
 8000514:	f006 fd66 	bl	8006fe4 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000518:	4b4a      	ldr	r3, [pc, #296]	@ (8000644 <MX_ADC1_Init+0x140>)
 800051a:	4a4b      	ldr	r2, [pc, #300]	@ (8000648 <MX_ADC1_Init+0x144>)
 800051c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800051e:	4b49      	ldr	r3, [pc, #292]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000520:	2280      	movs	r2, #128	@ 0x80
 8000522:	05d2      	lsls	r2, r2, #23
 8000524:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000526:	4b47      	ldr	r3, [pc, #284]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000528:	2200      	movs	r2, #0
 800052a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800052c:	4b45      	ldr	r3, [pc, #276]	@ (8000644 <MX_ADC1_Init+0x140>)
 800052e:	2200      	movs	r2, #0
 8000530:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000532:	4b44      	ldr	r3, [pc, #272]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000534:	2280      	movs	r2, #128	@ 0x80
 8000536:	0392      	lsls	r2, r2, #14
 8000538:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800053a:	4b42      	ldr	r3, [pc, #264]	@ (8000644 <MX_ADC1_Init+0x140>)
 800053c:	2208      	movs	r2, #8
 800053e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000540:	4b40      	ldr	r3, [pc, #256]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000542:	2200      	movs	r2, #0
 8000544:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000546:	4b3f      	ldr	r3, [pc, #252]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000548:	2200      	movs	r2, #0
 800054a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800054c:	4b3d      	ldr	r3, [pc, #244]	@ (8000644 <MX_ADC1_Init+0x140>)
 800054e:	2200      	movs	r2, #0
 8000550:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 4;
 8000552:	4b3c      	ldr	r3, [pc, #240]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000554:	2204      	movs	r2, #4
 8000556:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000558:	4b3a      	ldr	r3, [pc, #232]	@ (8000644 <MX_ADC1_Init+0x140>)
 800055a:	2220      	movs	r2, #32
 800055c:	2100      	movs	r1, #0
 800055e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000560:	4b38      	ldr	r3, [pc, #224]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000562:	2200      	movs	r2, #0
 8000564:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000566:	4b37      	ldr	r3, [pc, #220]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000568:	2200      	movs	r2, #0
 800056a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800056c:	4b35      	ldr	r3, [pc, #212]	@ (8000644 <MX_ADC1_Init+0x140>)
 800056e:	222c      	movs	r2, #44	@ 0x2c
 8000570:	2100      	movs	r1, #0
 8000572:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000574:	4b33      	ldr	r3, [pc, #204]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000576:	2200      	movs	r2, #0
 8000578:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800057a:	4b32      	ldr	r3, [pc, #200]	@ (8000644 <MX_ADC1_Init+0x140>)
 800057c:	2200      	movs	r2, #0
 800057e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000580:	4b30      	ldr	r3, [pc, #192]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000582:	2200      	movs	r2, #0
 8000584:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000586:	4b2f      	ldr	r3, [pc, #188]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000588:	223c      	movs	r2, #60	@ 0x3c
 800058a:	2100      	movs	r1, #0
 800058c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800058e:	4b2d      	ldr	r3, [pc, #180]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000590:	2200      	movs	r2, #0
 8000592:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000594:	4b2b      	ldr	r3, [pc, #172]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000596:	0018      	movs	r0, r3
 8000598:	f001 fefc 	bl	8002394 <HAL_ADC_Init>
 800059c:	1e03      	subs	r3, r0, #0
 800059e:	d001      	beq.n	80005a4 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80005a0:	f000 fc00 	bl	8000da4 <Error_Handler>
  }

  /** Configure Channel 0
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2201      	movs	r2, #1
 80005a8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	2200      	movs	r2, #0
 80005ae:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80005b0:	1d3b      	adds	r3, r7, #4
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005b6:	1d3a      	adds	r2, r7, #4
 80005b8:	4b22      	ldr	r3, [pc, #136]	@ (8000644 <MX_ADC1_Init+0x140>)
 80005ba:	0011      	movs	r1, r2
 80005bc:	0018      	movs	r0, r3
 80005be:	f002 fa6d 	bl	8002a9c <HAL_ADC_ConfigChannel>
 80005c2:	1e03      	subs	r3, r0, #0
 80005c4:	d001      	beq.n	80005ca <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80005c6:	f000 fbed 	bl	8000da4 <Error_Handler>
  }

  /** Configure Channel 1
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	4a1f      	ldr	r2, [pc, #124]	@ (800064c <MX_ADC1_Init+0x148>)
 80005ce:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	2204      	movs	r2, #4
 80005d4:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005dc:	1d3a      	adds	r2, r7, #4
 80005de:	4b19      	ldr	r3, [pc, #100]	@ (8000644 <MX_ADC1_Init+0x140>)
 80005e0:	0011      	movs	r1, r2
 80005e2:	0018      	movs	r0, r3
 80005e4:	f002 fa5a 	bl	8002a9c <HAL_ADC_ConfigChannel>
 80005e8:	1e03      	subs	r3, r0, #0
 80005ea:	d001      	beq.n	80005f0 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 80005ec:	f000 fbda 	bl	8000da4 <Error_Handler>
  }

  /** Configure Channel 4
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	4a17      	ldr	r2, [pc, #92]	@ (8000650 <MX_ADC1_Init+0x14c>)
 80005f4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80005f6:	1d3b      	adds	r3, r7, #4
 80005f8:	2208      	movs	r2, #8
 80005fa:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80005fc:	1d3b      	adds	r3, r7, #4
 80005fe:	2200      	movs	r2, #0
 8000600:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000602:	1d3a      	adds	r2, r7, #4
 8000604:	4b0f      	ldr	r3, [pc, #60]	@ (8000644 <MX_ADC1_Init+0x140>)
 8000606:	0011      	movs	r1, r2
 8000608:	0018      	movs	r0, r3
 800060a:	f002 fa47 	bl	8002a9c <HAL_ADC_ConfigChannel>
 800060e:	1e03      	subs	r3, r0, #0
 8000610:	d001      	beq.n	8000616 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8000612:	f000 fbc7 	bl	8000da4 <Error_Handler>
  }

  /** Configure Channel 5
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	4a0e      	ldr	r2, [pc, #56]	@ (8000654 <MX_ADC1_Init+0x150>)
 800061a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800061c:	1d3b      	adds	r3, r7, #4
 800061e:	220c      	movs	r2, #12
 8000620:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	2200      	movs	r2, #0
 8000626:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000628:	1d3a      	adds	r2, r7, #4
 800062a:	4b06      	ldr	r3, [pc, #24]	@ (8000644 <MX_ADC1_Init+0x140>)
 800062c:	0011      	movs	r1, r2
 800062e:	0018      	movs	r0, r3
 8000630:	f002 fa34 	bl	8002a9c <HAL_ADC_ConfigChannel>
 8000634:	1e03      	subs	r3, r0, #0
 8000636:	d001      	beq.n	800063c <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8000638:	f000 fbb4 	bl	8000da4 <Error_Handler>
  }
}
 800063c:	46c0      	nop			@ (mov r8, r8)
 800063e:	46bd      	mov	sp, r7
 8000640:	b004      	add	sp, #16
 8000642:	bd80      	pop	{r7, pc}
 8000644:	2000002c 	.word	0x2000002c
 8000648:	40012400 	.word	0x40012400
 800064c:	04000002 	.word	0x04000002
 8000650:	10000010 	.word	0x10000010
 8000654:	14000020 	.word	0x14000020

08000658 <MX_TIM14_Init>:

void MX_TIM14_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b088      	sub	sp, #32
 800065c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	0018      	movs	r0, r3
 8000662:	231c      	movs	r3, #28
 8000664:	001a      	movs	r2, r3
 8000666:	2100      	movs	r1, #0
 8000668:	f006 fcbc 	bl	8006fe4 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800066c:	4b20      	ldr	r3, [pc, #128]	@ (80006f0 <MX_TIM14_Init+0x98>)
 800066e:	4a21      	ldr	r2, [pc, #132]	@ (80006f4 <MX_TIM14_Init+0x9c>)
 8000670:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8000672:	4b1f      	ldr	r3, [pc, #124]	@ (80006f0 <MX_TIM14_Init+0x98>)
 8000674:	2200      	movs	r2, #0
 8000676:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000678:	4b1d      	ldr	r3, [pc, #116]	@ (80006f0 <MX_TIM14_Init+0x98>)
 800067a:	2200      	movs	r2, #0
 800067c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1023;
 800067e:	4b1c      	ldr	r3, [pc, #112]	@ (80006f0 <MX_TIM14_Init+0x98>)
 8000680:	4a1d      	ldr	r2, [pc, #116]	@ (80006f8 <MX_TIM14_Init+0xa0>)
 8000682:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000684:	4b1a      	ldr	r3, [pc, #104]	@ (80006f0 <MX_TIM14_Init+0x98>)
 8000686:	2280      	movs	r2, #128	@ 0x80
 8000688:	0052      	lsls	r2, r2, #1
 800068a:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800068c:	4b18      	ldr	r3, [pc, #96]	@ (80006f0 <MX_TIM14_Init+0x98>)
 800068e:	2280      	movs	r2, #128	@ 0x80
 8000690:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000692:	4b17      	ldr	r3, [pc, #92]	@ (80006f0 <MX_TIM14_Init+0x98>)
 8000694:	0018      	movs	r0, r3
 8000696:	f003 ffcd 	bl	8004634 <HAL_TIM_Base_Init>
 800069a:	1e03      	subs	r3, r0, #0
 800069c:	d001      	beq.n	80006a2 <MX_TIM14_Init+0x4a>
  {
    Error_Handler();
 800069e:	f000 fb81 	bl	8000da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80006a2:	4b13      	ldr	r3, [pc, #76]	@ (80006f0 <MX_TIM14_Init+0x98>)
 80006a4:	0018      	movs	r0, r3
 80006a6:	f004 fa09 	bl	8004abc <HAL_TIM_PWM_Init>
 80006aa:	1e03      	subs	r3, r0, #0
 80006ac:	d001      	beq.n	80006b2 <MX_TIM14_Init+0x5a>
  {
    Error_Handler();
 80006ae:	f000 fb79 	bl	8000da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006b2:	1d3b      	adds	r3, r7, #4
 80006b4:	2260      	movs	r2, #96	@ 0x60
 80006b6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 400;
 80006b8:	1d3b      	adds	r3, r7, #4
 80006ba:	22c8      	movs	r2, #200	@ 0xc8
 80006bc:	0052      	lsls	r2, r2, #1
 80006be:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	2200      	movs	r2, #0
 80006c4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006c6:	1d3b      	adds	r3, r7, #4
 80006c8:	2200      	movs	r2, #0
 80006ca:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006cc:	1d39      	adds	r1, r7, #4
 80006ce:	4b08      	ldr	r3, [pc, #32]	@ (80006f0 <MX_TIM14_Init+0x98>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	0018      	movs	r0, r3
 80006d4:	f004 fdda 	bl	800528c <HAL_TIM_PWM_ConfigChannel>
 80006d8:	1e03      	subs	r3, r0, #0
 80006da:	d001      	beq.n	80006e0 <MX_TIM14_Init+0x88>
  {
    Error_Handler();
 80006dc:	f000 fb62 	bl	8000da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 80006e0:	4b03      	ldr	r3, [pc, #12]	@ (80006f0 <MX_TIM14_Init+0x98>)
 80006e2:	0018      	movs	r0, r3
 80006e4:	f000 fe9c 	bl	8001420 <HAL_TIM_MspPostInit>

}
 80006e8:	46c0      	nop			@ (mov r8, r8)
 80006ea:	46bd      	mov	sp, r7
 80006ec:	b008      	add	sp, #32
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	20000110 	.word	0x20000110
 80006f4:	40002000 	.word	0x40002000
 80006f8:	000003ff 	.word	0x000003ff

080006fc <MX_TIM16_Init>:

void MX_TIM16_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b094      	sub	sp, #80	@ 0x50
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000702:	2334      	movs	r3, #52	@ 0x34
 8000704:	18fb      	adds	r3, r7, r3
 8000706:	0018      	movs	r0, r3
 8000708:	231c      	movs	r3, #28
 800070a:	001a      	movs	r2, r3
 800070c:	2100      	movs	r1, #0
 800070e:	f006 fc69 	bl	8006fe4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000712:	003b      	movs	r3, r7
 8000714:	0018      	movs	r0, r3
 8000716:	2334      	movs	r3, #52	@ 0x34
 8000718:	001a      	movs	r2, r3
 800071a:	2100      	movs	r1, #0
 800071c:	f006 fc62 	bl	8006fe4 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000720:	4b3e      	ldr	r3, [pc, #248]	@ (800081c <MX_TIM16_Init+0x120>)
 8000722:	4a3f      	ldr	r2, [pc, #252]	@ (8000820 <MX_TIM16_Init+0x124>)
 8000724:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8000726:	4b3d      	ldr	r3, [pc, #244]	@ (800081c <MX_TIM16_Init+0x120>)
 8000728:	2200      	movs	r2, #0
 800072a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800072c:	4b3b      	ldr	r3, [pc, #236]	@ (800081c <MX_TIM16_Init+0x120>)
 800072e:	2200      	movs	r2, #0
 8000730:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 255;
 8000732:	4b3a      	ldr	r3, [pc, #232]	@ (800081c <MX_TIM16_Init+0x120>)
 8000734:	22ff      	movs	r2, #255	@ 0xff
 8000736:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000738:	4b38      	ldr	r3, [pc, #224]	@ (800081c <MX_TIM16_Init+0x120>)
 800073a:	2280      	movs	r2, #128	@ 0x80
 800073c:	0092      	lsls	r2, r2, #2
 800073e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000740:	4b36      	ldr	r3, [pc, #216]	@ (800081c <MX_TIM16_Init+0x120>)
 8000742:	2200      	movs	r2, #0
 8000744:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000746:	4b35      	ldr	r3, [pc, #212]	@ (800081c <MX_TIM16_Init+0x120>)
 8000748:	2280      	movs	r2, #128	@ 0x80
 800074a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800074c:	4b33      	ldr	r3, [pc, #204]	@ (800081c <MX_TIM16_Init+0x120>)
 800074e:	0018      	movs	r0, r3
 8000750:	f003 ff70 	bl	8004634 <HAL_TIM_Base_Init>
 8000754:	1e03      	subs	r3, r0, #0
 8000756:	d001      	beq.n	800075c <MX_TIM16_Init+0x60>
  {
    Error_Handler();
 8000758:	f000 fb24 	bl	8000da4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 800075c:	4b2f      	ldr	r3, [pc, #188]	@ (800081c <MX_TIM16_Init+0x120>)
 800075e:	0018      	movs	r0, r3
 8000760:	f004 f81a 	bl	8004798 <HAL_TIM_OC_Init>
 8000764:	1e03      	subs	r3, r0, #0
 8000766:	d001      	beq.n	800076c <MX_TIM16_Init+0x70>
  {
    Error_Handler();
 8000768:	f000 fb1c 	bl	8000da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800076c:	2134      	movs	r1, #52	@ 0x34
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2200      	movs	r2, #0
 8000772:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 255;
 8000774:	187b      	adds	r3, r7, r1
 8000776:	22ff      	movs	r2, #255	@ 0xff
 8000778:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800077a:	187b      	adds	r3, r7, r1
 800077c:	2200      	movs	r2, #0
 800077e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000780:	187b      	adds	r3, r7, r1
 8000782:	2200      	movs	r2, #0
 8000784:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000786:	187b      	adds	r3, r7, r1
 8000788:	2200      	movs	r2, #0
 800078a:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800078c:	187b      	adds	r3, r7, r1
 800078e:	2200      	movs	r2, #0
 8000790:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000792:	187b      	adds	r3, r7, r1
 8000794:	2200      	movs	r2, #0
 8000796:	619a      	str	r2, [r3, #24]

  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000798:	1879      	adds	r1, r7, r1
 800079a:	4b20      	ldr	r3, [pc, #128]	@ (800081c <MX_TIM16_Init+0x120>)
 800079c:	2200      	movs	r2, #0
 800079e:	0018      	movs	r0, r3
 80007a0:	f004 fc70 	bl	8005084 <HAL_TIM_OC_ConfigChannel>
 80007a4:	1e03      	subs	r3, r0, #0
 80007a6:	d001      	beq.n	80007ac <MX_TIM16_Init+0xb0>
  {
    Error_Handler();
 80007a8:	f000 fafc 	bl	8000da4 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim16, TIM_CHANNEL_1);
 80007ac:	4b1b      	ldr	r3, [pc, #108]	@ (800081c <MX_TIM16_Init+0x120>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	699a      	ldr	r2, [r3, #24]
 80007b2:	4b1a      	ldr	r3, [pc, #104]	@ (800081c <MX_TIM16_Init+0x120>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	2108      	movs	r1, #8
 80007b8:	430a      	orrs	r2, r1
 80007ba:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007bc:	003b      	movs	r3, r7
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007c2:	003b      	movs	r3, r7
 80007c4:	2200      	movs	r2, #0
 80007c6:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007c8:	003b      	movs	r3, r7
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80007ce:	003b      	movs	r3, r7
 80007d0:	2200      	movs	r2, #0
 80007d2:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80007d4:	003b      	movs	r3, r7
 80007d6:	2200      	movs	r2, #0
 80007d8:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80007da:	003b      	movs	r3, r7
 80007dc:	2280      	movs	r2, #128	@ 0x80
 80007de:	0192      	lsls	r2, r2, #6
 80007e0:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80007e2:	003b      	movs	r3, r7
 80007e4:	2200      	movs	r2, #0
 80007e6:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80007e8:	003b      	movs	r3, r7
 80007ea:	2200      	movs	r2, #0
 80007ec:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80007ee:	003a      	movs	r2, r7
 80007f0:	4b0a      	ldr	r3, [pc, #40]	@ (800081c <MX_TIM16_Init+0x120>)
 80007f2:	0011      	movs	r1, r2
 80007f4:	0018      	movs	r0, r3
 80007f6:	f005 fe37 	bl	8006468 <HAL_TIMEx_ConfigBreakDeadTime>
 80007fa:	1e03      	subs	r3, r0, #0
 80007fc:	d001      	beq.n	8000802 <MX_TIM16_Init+0x106>
  {
    Error_Handler();
 80007fe:	f000 fad1 	bl	8000da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000802:	2200      	movs	r2, #0
 8000804:	2100      	movs	r1, #0
 8000806:	2015      	movs	r0, #21
 8000808:	f002 fd9c 	bl	8003344 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800080c:	2015      	movs	r0, #21
 800080e:	f002 fdae 	bl	800336e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM16_Init 2 */
}
 8000812:	46c0      	nop			@ (mov r8, r8)
 8000814:	46bd      	mov	sp, r7
 8000816:	b014      	add	sp, #80	@ 0x50
 8000818:	bd80      	pop	{r7, pc}
 800081a:	46c0      	nop			@ (mov r8, r8)
 800081c:	200001cc 	.word	0x200001cc
 8000820:	40014400 	.word	0x40014400

08000824 <MX_TIM2_Init>:

void MX_TIM2_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08c      	sub	sp, #48	@ 0x30
 8000828:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800082a:	2320      	movs	r3, #32
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	0018      	movs	r0, r3
 8000830:	2310      	movs	r3, #16
 8000832:	001a      	movs	r2, r3
 8000834:	2100      	movs	r1, #0
 8000836:	f006 fbd5 	bl	8006fe4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800083a:	2314      	movs	r3, #20
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	0018      	movs	r0, r3
 8000840:	230c      	movs	r3, #12
 8000842:	001a      	movs	r2, r3
 8000844:	2100      	movs	r1, #0
 8000846:	f006 fbcd 	bl	8006fe4 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 800084a:	1d3b      	adds	r3, r7, #4
 800084c:	0018      	movs	r0, r3
 800084e:	2310      	movs	r3, #16
 8000850:	001a      	movs	r2, r3
 8000852:	2100      	movs	r1, #0
 8000854:	f006 fbc6 	bl	8006fe4 <memset>

  htim2.Instance = TIM2;
 8000858:	4b2f      	ldr	r3, [pc, #188]	@ (8000918 <MX_TIM2_Init+0xf4>)
 800085a:	2280      	movs	r2, #128	@ 0x80
 800085c:	05d2      	lsls	r2, r2, #23
 800085e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64 - 1;
 8000860:	4b2d      	ldr	r3, [pc, #180]	@ (8000918 <MX_TIM2_Init+0xf4>)
 8000862:	223f      	movs	r2, #63	@ 0x3f
 8000864:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000866:	4b2c      	ldr	r3, [pc, #176]	@ (8000918 <MX_TIM2_Init+0xf4>)
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800086c:	4b2a      	ldr	r3, [pc, #168]	@ (8000918 <MX_TIM2_Init+0xf4>)
 800086e:	2201      	movs	r2, #1
 8000870:	4252      	negs	r2, r2
 8000872:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000874:	4b28      	ldr	r3, [pc, #160]	@ (8000918 <MX_TIM2_Init+0xf4>)
 8000876:	2280      	movs	r2, #128	@ 0x80
 8000878:	0092      	lsls	r2, r2, #2
 800087a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800087c:	4b26      	ldr	r3, [pc, #152]	@ (8000918 <MX_TIM2_Init+0xf4>)
 800087e:	2280      	movs	r2, #128	@ 0x80
 8000880:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000882:	4b25      	ldr	r3, [pc, #148]	@ (8000918 <MX_TIM2_Init+0xf4>)
 8000884:	0018      	movs	r0, r3
 8000886:	f003 fed5 	bl	8004634 <HAL_TIM_Base_Init>
 800088a:	1e03      	subs	r3, r0, #0
 800088c:	d001      	beq.n	8000892 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800088e:	f000 fa89 	bl	8000da4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000892:	2120      	movs	r1, #32
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2280      	movs	r2, #128	@ 0x80
 8000898:	0152      	lsls	r2, r2, #5
 800089a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800089c:	187a      	adds	r2, r7, r1
 800089e:	4b1e      	ldr	r3, [pc, #120]	@ (8000918 <MX_TIM2_Init+0xf4>)
 80008a0:	0011      	movs	r1, r2
 80008a2:	0018      	movs	r0, r3
 80008a4:	f004 fdf2 	bl	800548c <HAL_TIM_ConfigClockSource>
 80008a8:	1e03      	subs	r3, r0, #0
 80008aa:	d001      	beq.n	80008b0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80008ac:	f000 fa7a 	bl	8000da4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80008b0:	4b19      	ldr	r3, [pc, #100]	@ (8000918 <MX_TIM2_Init+0xf4>)
 80008b2:	0018      	movs	r0, r3
 80008b4:	f004 fa4e 	bl	8004d54 <HAL_TIM_IC_Init>
 80008b8:	1e03      	subs	r3, r0, #0
 80008ba:	d001      	beq.n	80008c0 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80008bc:	f000 fa72 	bl	8000da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008c0:	2114      	movs	r1, #20
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	2200      	movs	r2, #0
 80008cc:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008ce:	187a      	adds	r2, r7, r1
 80008d0:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <MX_TIM2_Init+0xf4>)
 80008d2:	0011      	movs	r1, r2
 80008d4:	0018      	movs	r0, r3
 80008d6:	f005 fd5f 	bl	8006398 <HAL_TIMEx_MasterConfigSynchronization>
 80008da:	1e03      	subs	r3, r0, #0
 80008dc:	d001      	beq.n	80008e2 <MX_TIM2_Init+0xbe>
  {
    Error_Handler();
 80008de:	f000 fa61 	bl	8000da4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	2202      	movs	r2, #2
 80008e6:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80008e8:	1d3b      	adds	r3, r7, #4
 80008ea:	2201      	movs	r2, #1
 80008ec:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80008ee:	1d3b      	adds	r3, r7, #4
 80008f0:	2200      	movs	r2, #0
 80008f2:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 15;
 80008f4:	1d3b      	adds	r3, r7, #4
 80008f6:	220f      	movs	r2, #15
 80008f8:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80008fa:	1d39      	adds	r1, r7, #4
 80008fc:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <MX_TIM2_Init+0xf4>)
 80008fe:	2200      	movs	r2, #0
 8000900:	0018      	movs	r0, r3
 8000902:	f004 fc1f 	bl	8005144 <HAL_TIM_IC_ConfigChannel>
 8000906:	1e03      	subs	r3, r0, #0
 8000908:	d001      	beq.n	800090e <MX_TIM2_Init+0xea>
  {
    Error_Handler();
 800090a:	f000 fa4b 	bl	8000da4 <Error_Handler>
  }
}
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	46bd      	mov	sp, r7
 8000912:	b00c      	add	sp, #48	@ 0x30
 8000914:	bd80      	pop	{r7, pc}
 8000916:	46c0      	nop			@ (mov r8, r8)
 8000918:	20000288 	.word	0x20000288

0800091c <MX_TIM3_Init>:

void MX_TIM3_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b08e      	sub	sp, #56	@ 0x38
 8000920:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000922:	2328      	movs	r3, #40	@ 0x28
 8000924:	18fb      	adds	r3, r7, r3
 8000926:	0018      	movs	r0, r3
 8000928:	2310      	movs	r3, #16
 800092a:	001a      	movs	r2, r3
 800092c:	2100      	movs	r1, #0
 800092e:	f006 fb59 	bl	8006fe4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000932:	231c      	movs	r3, #28
 8000934:	18fb      	adds	r3, r7, r3
 8000936:	0018      	movs	r0, r3
 8000938:	230c      	movs	r3, #12
 800093a:	001a      	movs	r2, r3
 800093c:	2100      	movs	r1, #0
 800093e:	f006 fb51 	bl	8006fe4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000942:	003b      	movs	r3, r7
 8000944:	0018      	movs	r0, r3
 8000946:	231c      	movs	r3, #28
 8000948:	001a      	movs	r2, r3
 800094a:	2100      	movs	r1, #0
 800094c:	f006 fb4a 	bl	8006fe4 <memset>

  htim3.Instance = TIM3;
 8000950:	4b32      	ldr	r3, [pc, #200]	@ (8000a1c <MX_TIM3_Init+0x100>)
 8000952:	4a33      	ldr	r2, [pc, #204]	@ (8000a20 <MX_TIM3_Init+0x104>)
 8000954:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = (64 * 512) - 1;
 8000956:	4b31      	ldr	r3, [pc, #196]	@ (8000a1c <MX_TIM3_Init+0x100>)
 8000958:	4a32      	ldr	r2, [pc, #200]	@ (8000a24 <MX_TIM3_Init+0x108>)
 800095a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800095c:	4b2f      	ldr	r3, [pc, #188]	@ (8000a1c <MX_TIM3_Init+0x100>)
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4095;
 8000962:	4b2e      	ldr	r3, [pc, #184]	@ (8000a1c <MX_TIM3_Init+0x100>)
 8000964:	4a30      	ldr	r2, [pc, #192]	@ (8000a28 <MX_TIM3_Init+0x10c>)
 8000966:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000968:	4b2c      	ldr	r3, [pc, #176]	@ (8000a1c <MX_TIM3_Init+0x100>)
 800096a:	2280      	movs	r2, #128	@ 0x80
 800096c:	0092      	lsls	r2, r2, #2
 800096e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000970:	4b2a      	ldr	r3, [pc, #168]	@ (8000a1c <MX_TIM3_Init+0x100>)
 8000972:	2280      	movs	r2, #128	@ 0x80
 8000974:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000976:	4b29      	ldr	r3, [pc, #164]	@ (8000a1c <MX_TIM3_Init+0x100>)
 8000978:	0018      	movs	r0, r3
 800097a:	f003 fe5b 	bl	8004634 <HAL_TIM_Base_Init>
 800097e:	1e03      	subs	r3, r0, #0
 8000980:	d001      	beq.n	8000986 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8000982:	f000 fa0f 	bl	8000da4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000986:	2128      	movs	r1, #40	@ 0x28
 8000988:	187b      	adds	r3, r7, r1
 800098a:	2280      	movs	r2, #128	@ 0x80
 800098c:	0152      	lsls	r2, r2, #5
 800098e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000990:	187a      	adds	r2, r7, r1
 8000992:	4b22      	ldr	r3, [pc, #136]	@ (8000a1c <MX_TIM3_Init+0x100>)
 8000994:	0011      	movs	r1, r2
 8000996:	0018      	movs	r0, r3
 8000998:	f004 fd78 	bl	800548c <HAL_TIM_ConfigClockSource>
 800099c:	1e03      	subs	r3, r0, #0
 800099e:	d001      	beq.n	80009a4 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80009a0:	f000 fa00 	bl	8000da4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80009a4:	4b1d      	ldr	r3, [pc, #116]	@ (8000a1c <MX_TIM3_Init+0x100>)
 80009a6:	0018      	movs	r0, r3
 80009a8:	f003 fef6 	bl	8004798 <HAL_TIM_OC_Init>
 80009ac:	1e03      	subs	r3, r0, #0
 80009ae:	d001      	beq.n	80009b4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80009b0:	f000 f9f8 	bl	8000da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009b4:	211c      	movs	r1, #28
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009c2:	187a      	adds	r2, r7, r1
 80009c4:	4b15      	ldr	r3, [pc, #84]	@ (8000a1c <MX_TIM3_Init+0x100>)
 80009c6:	0011      	movs	r1, r2
 80009c8:	0018      	movs	r0, r3
 80009ca:	f005 fce5 	bl	8006398 <HAL_TIMEx_MasterConfigSynchronization>
 80009ce:	1e03      	subs	r3, r0, #0
 80009d0:	d001      	beq.n	80009d6 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 80009d2:	f000 f9e7 	bl	8000da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80009d6:	003b      	movs	r3, r7
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80009dc:	003b      	movs	r3, r7
 80009de:	2200      	movs	r2, #0
 80009e0:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009e2:	003b      	movs	r3, r7
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009e8:	003b      	movs	r3, r7
 80009ea:	2200      	movs	r2, #0
 80009ec:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009ee:	0039      	movs	r1, r7
 80009f0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a1c <MX_TIM3_Init+0x100>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	0018      	movs	r0, r3
 80009f6:	f004 fb45 	bl	8005084 <HAL_TIM_OC_ConfigChannel>
 80009fa:	1e03      	subs	r3, r0, #0
 80009fc:	d001      	beq.n	8000a02 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80009fe:	f000 f9d1 	bl	8000da4 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_1);
 8000a02:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <MX_TIM3_Init+0x100>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	699a      	ldr	r2, [r3, #24]
 8000a08:	4b04      	ldr	r3, [pc, #16]	@ (8000a1c <MX_TIM3_Init+0x100>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	2108      	movs	r1, #8
 8000a0e:	430a      	orrs	r2, r1
 8000a10:	619a      	str	r2, [r3, #24]
}
 8000a12:	46c0      	nop			@ (mov r8, r8)
 8000a14:	46bd      	mov	sp, r7
 8000a16:	b00e      	add	sp, #56	@ 0x38
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	46c0      	nop			@ (mov r8, r8)
 8000a1c:	20000344 	.word	0x20000344
 8000a20:	40000400 	.word	0x40000400
 8000a24:	00007fff 	.word	0x00007fff
 8000a28:	00000fff 	.word	0x00000fff

08000a2c <MX_TIM17_Init>:

void MX_TIM17_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b094      	sub	sp, #80	@ 0x50
 8000a30:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a32:	2334      	movs	r3, #52	@ 0x34
 8000a34:	18fb      	adds	r3, r7, r3
 8000a36:	0018      	movs	r0, r3
 8000a38:	231c      	movs	r3, #28
 8000a3a:	001a      	movs	r2, r3
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	f006 fad1 	bl	8006fe4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a42:	003b      	movs	r3, r7
 8000a44:	0018      	movs	r0, r3
 8000a46:	2334      	movs	r3, #52	@ 0x34
 8000a48:	001a      	movs	r2, r3
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	f006 faca 	bl	8006fe4 <memset>

  htim17.Instance = TIM17;
 8000a50:	4b3a      	ldr	r3, [pc, #232]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000a52:	4a3b      	ldr	r2, [pc, #236]	@ (8000b40 <MX_TIM17_Init+0x114>)
 8000a54:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = (64 * 512) - 1;
 8000a56:	4b39      	ldr	r3, [pc, #228]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000a58:	4a3a      	ldr	r2, [pc, #232]	@ (8000b44 <MX_TIM17_Init+0x118>)
 8000a5a:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a5c:	4b37      	ldr	r3, [pc, #220]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 4095;
 8000a62:	4b36      	ldr	r3, [pc, #216]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000a64:	4a38      	ldr	r2, [pc, #224]	@ (8000b48 <MX_TIM17_Init+0x11c>)
 8000a66:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000a68:	4b34      	ldr	r3, [pc, #208]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000a6a:	2280      	movs	r2, #128	@ 0x80
 8000a6c:	0092      	lsls	r2, r2, #2
 8000a6e:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000a70:	4b32      	ldr	r3, [pc, #200]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a76:	4b31      	ldr	r3, [pc, #196]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000a78:	2280      	movs	r2, #128	@ 0x80
 8000a7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000a7c:	4b2f      	ldr	r3, [pc, #188]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000a7e:	0018      	movs	r0, r3
 8000a80:	f003 fdd8 	bl	8004634 <HAL_TIM_Base_Init>
 8000a84:	1e03      	subs	r3, r0, #0
 8000a86:	d001      	beq.n	8000a8c <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8000a88:	f000 f98c 	bl	8000da4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 8000a8c:	4b2b      	ldr	r3, [pc, #172]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f003 fe82 	bl	8004798 <HAL_TIM_OC_Init>
 8000a94:	1e03      	subs	r3, r0, #0
 8000a96:	d001      	beq.n	8000a9c <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8000a98:	f000 f984 	bl	8000da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000a9c:	2134      	movs	r1, #52	@ 0x34
 8000a9e:	187b      	adds	r3, r7, r1
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000aa4:	187b      	adds	r3, r7, r1
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000aaa:	187b      	adds	r3, r7, r1
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ab0:	187b      	adds	r3, r7, r1
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ab6:	187b      	adds	r3, r7, r1
 8000ab8:	2200      	movs	r2, #0
 8000aba:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000abc:	187b      	adds	r3, r7, r1
 8000abe:	2200      	movs	r2, #0
 8000ac0:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ac2:	187b      	adds	r3, r7, r1
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ac8:	1879      	adds	r1, r7, r1
 8000aca:	4b1c      	ldr	r3, [pc, #112]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f004 fad8 	bl	8005084 <HAL_TIM_OC_ConfigChannel>
 8000ad4:	1e03      	subs	r3, r0, #0
 8000ad6:	d001      	beq.n	8000adc <MX_TIM17_Init+0xb0>
  {
    Error_Handler();
 8000ad8:	f000 f964 	bl	8000da4 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim17, TIM_CHANNEL_1);
 8000adc:	4b17      	ldr	r3, [pc, #92]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	699a      	ldr	r2, [r3, #24]
 8000ae2:	4b16      	ldr	r3, [pc, #88]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	2108      	movs	r1, #8
 8000ae8:	430a      	orrs	r2, r1
 8000aea:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000aec:	003b      	movs	r3, r7
 8000aee:	2200      	movs	r2, #0
 8000af0:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000af2:	003b      	movs	r3, r7
 8000af4:	2200      	movs	r2, #0
 8000af6:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000af8:	003b      	movs	r3, r7
 8000afa:	2200      	movs	r2, #0
 8000afc:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000afe:	003b      	movs	r3, r7
 8000b00:	2200      	movs	r2, #0
 8000b02:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b04:	003b      	movs	r3, r7
 8000b06:	2200      	movs	r2, #0
 8000b08:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b0a:	003b      	movs	r3, r7
 8000b0c:	2280      	movs	r2, #128	@ 0x80
 8000b0e:	0192      	lsls	r2, r2, #6
 8000b10:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000b12:	003b      	movs	r3, r7
 8000b14:	2200      	movs	r2, #0
 8000b16:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b18:	003b      	movs	r3, r7
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000b1e:	003a      	movs	r2, r7
 8000b20:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <MX_TIM17_Init+0x110>)
 8000b22:	0011      	movs	r1, r2
 8000b24:	0018      	movs	r0, r3
 8000b26:	f005 fc9f 	bl	8006468 <HAL_TIMEx_ConfigBreakDeadTime>
 8000b2a:	1e03      	subs	r3, r0, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_TIM17_Init+0x106>
  {
    Error_Handler();
 8000b2e:	f000 f939 	bl	8000da4 <Error_Handler>
  }
}
 8000b32:	46c0      	nop			@ (mov r8, r8)
 8000b34:	46bd      	mov	sp, r7
 8000b36:	b014      	add	sp, #80	@ 0x50
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	46c0      	nop			@ (mov r8, r8)
 8000b3c:	20000400 	.word	0x20000400
 8000b40:	40014800 	.word	0x40014800
 8000b44:	00007fff 	.word	0x00007fff
 8000b48:	00000fff 	.word	0x00000fff

08000b4c <MX_USART2_UART_Init>:

void MX_USART2_UART_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000b50:	4b16      	ldr	r3, [pc, #88]	@ (8000bac <MX_USART2_UART_Init+0x60>)
 8000b52:	4a17      	ldr	r2, [pc, #92]	@ (8000bb0 <MX_USART2_UART_Init+0x64>)
 8000b54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b56:	4b15      	ldr	r3, [pc, #84]	@ (8000bac <MX_USART2_UART_Init+0x60>)
 8000b58:	22e1      	movs	r2, #225	@ 0xe1
 8000b5a:	0252      	lsls	r2, r2, #9
 8000b5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b5e:	4b13      	ldr	r3, [pc, #76]	@ (8000bac <MX_USART2_UART_Init+0x60>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b64:	4b11      	ldr	r3, [pc, #68]	@ (8000bac <MX_USART2_UART_Init+0x60>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b6a:	4b10      	ldr	r3, [pc, #64]	@ (8000bac <MX_USART2_UART_Init+0x60>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b70:	4b0e      	ldr	r3, [pc, #56]	@ (8000bac <MX_USART2_UART_Init+0x60>)
 8000b72:	220c      	movs	r2, #12
 8000b74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b76:	4b0d      	ldr	r3, [pc, #52]	@ (8000bac <MX_USART2_UART_Init+0x60>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bac <MX_USART2_UART_Init+0x60>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b82:	4b0a      	ldr	r3, [pc, #40]	@ (8000bac <MX_USART2_UART_Init+0x60>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b88:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <MX_USART2_UART_Init+0x60>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b8e:	4b07      	ldr	r3, [pc, #28]	@ (8000bac <MX_USART2_UART_Init+0x60>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	629a      	str	r2, [r3, #40]	@ 0x28

  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b94:	4b05      	ldr	r3, [pc, #20]	@ (8000bac <MX_USART2_UART_Init+0x60>)
 8000b96:	0018      	movs	r0, r3
 8000b98:	f005 fd22 	bl	80065e0 <HAL_UART_Init>
 8000b9c:	1e03      	subs	r3, r0, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000ba0:	f000 f900 	bl	8000da4 <Error_Handler>
  }
}
 8000ba4:	46c0      	nop			@ (mov r8, r8)
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	46c0      	nop			@ (mov r8, r8)
 8000bac:	200004bc 	.word	0x200004bc
 8000bb0:	40004400 	.word	0x40004400

08000bb4 <MX_DMA_Init>:

void MX_DMA_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bba:	4b10      	ldr	r3, [pc, #64]	@ (8000bfc <MX_DMA_Init+0x48>)
 8000bbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000bfc <MX_DMA_Init+0x48>)
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	639a      	str	r2, [r3, #56]	@ 0x38
 8000bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000bfc <MX_DMA_Init+0x48>)
 8000bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bca:	2201      	movs	r2, #1
 8000bcc:	4013      	ands	r3, r2
 8000bce:	607b      	str	r3, [r7, #4]
 8000bd0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 2);
 8000bd2:	2202      	movs	r2, #2
 8000bd4:	2102      	movs	r1, #2
 8000bd6:	2009      	movs	r0, #9
 8000bd8:	f002 fbb4 	bl	8003344 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000bdc:	2009      	movs	r0, #9
 8000bde:	f002 fbc6 	bl	800336e <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_5_DMAMUX1_OVR_IRQn interrupt configuration */ //- i think to do with scan mode adc
  HAL_NVIC_SetPriority(DMA1_Ch4_5_DMAMUX1_OVR_IRQn, 2, 2);
 8000be2:	2202      	movs	r2, #2
 8000be4:	2102      	movs	r1, #2
 8000be6:	200b      	movs	r0, #11
 8000be8:	f002 fbac 	bl	8003344 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_5_DMAMUX1_OVR_IRQn);
 8000bec:	200b      	movs	r0, #11
 8000bee:	f002 fbbe 	bl	800336e <HAL_NVIC_EnableIRQ>

}
 8000bf2:	46c0      	nop			@ (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b002      	add	sp, #8
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	46c0      	nop			@ (mov r8, r8)
 8000bfc:	40021000 	.word	0x40021000

08000c00 <MX_GPIO_Init>:

void MX_GPIO_Init(void)
{
 8000c00:	b590      	push	{r4, r7, lr}
 8000c02:	b089      	sub	sp, #36	@ 0x24
 8000c04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c06:	240c      	movs	r4, #12
 8000c08:	193b      	adds	r3, r7, r4
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	2314      	movs	r3, #20
 8000c0e:	001a      	movs	r2, r3
 8000c10:	2100      	movs	r1, #0
 8000c12:	f006 f9e7 	bl	8006fe4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c16:	4b60      	ldr	r3, [pc, #384]	@ (8000d98 <MX_GPIO_Init+0x198>)
 8000c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c1a:	4b5f      	ldr	r3, [pc, #380]	@ (8000d98 <MX_GPIO_Init+0x198>)
 8000c1c:	2104      	movs	r1, #4
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c22:	4b5d      	ldr	r3, [pc, #372]	@ (8000d98 <MX_GPIO_Init+0x198>)
 8000c24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c26:	2204      	movs	r2, #4
 8000c28:	4013      	ands	r3, r2
 8000c2a:	60bb      	str	r3, [r7, #8]
 8000c2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c2e:	4b5a      	ldr	r3, [pc, #360]	@ (8000d98 <MX_GPIO_Init+0x198>)
 8000c30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c32:	4b59      	ldr	r3, [pc, #356]	@ (8000d98 <MX_GPIO_Init+0x198>)
 8000c34:	2120      	movs	r1, #32
 8000c36:	430a      	orrs	r2, r1
 8000c38:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c3a:	4b57      	ldr	r3, [pc, #348]	@ (8000d98 <MX_GPIO_Init+0x198>)
 8000c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c3e:	2220      	movs	r2, #32
 8000c40:	4013      	ands	r3, r2
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c46:	4b54      	ldr	r3, [pc, #336]	@ (8000d98 <MX_GPIO_Init+0x198>)
 8000c48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c4a:	4b53      	ldr	r3, [pc, #332]	@ (8000d98 <MX_GPIO_Init+0x198>)
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	430a      	orrs	r2, r1
 8000c50:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c52:	4b51      	ldr	r3, [pc, #324]	@ (8000d98 <MX_GPIO_Init+0x198>)
 8000c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c56:	2201      	movs	r2, #1
 8000c58:	4013      	ands	r3, r2
 8000c5a:	603b      	str	r3, [r7, #0]
 8000c5c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000c5e:	4b4f      	ldr	r3, [pc, #316]	@ (8000d9c <MX_GPIO_Init+0x19c>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	2140      	movs	r1, #64	@ 0x40
 8000c64:	0018      	movs	r0, r3
 8000c66:	f002 ffb7 	bl	8003bd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000c6a:	193b      	adds	r3, r7, r4
 8000c6c:	2204      	movs	r2, #4
 8000c6e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c70:	193b      	adds	r3, r7, r4
 8000c72:	2288      	movs	r2, #136	@ 0x88
 8000c74:	0352      	lsls	r2, r2, #13
 8000c76:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	193b      	adds	r3, r7, r4
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 8000c7e:	193b      	adds	r3, r7, r4
 8000c80:	4a47      	ldr	r2, [pc, #284]	@ (8000da0 <MX_GPIO_Init+0x1a0>)
 8000c82:	0019      	movs	r1, r3
 8000c84:	0010      	movs	r0, r2
 8000c86:	f002 fe43 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */ // - on-board green LED
  GPIO_InitStruct.Pin = LD3_Pin;
 8000c8a:	193b      	adds	r3, r7, r4
 8000c8c:	2240      	movs	r2, #64	@ 0x40
 8000c8e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c90:	193b      	adds	r3, r7, r4
 8000c92:	2201      	movs	r2, #1
 8000c94:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	193b      	adds	r3, r7, r4
 8000c98:	2200      	movs	r2, #0
 8000c9a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000c9c:	193b      	adds	r3, r7, r4
 8000c9e:	4a3f      	ldr	r2, [pc, #252]	@ (8000d9c <MX_GPIO_Init+0x19c>)
 8000ca0:	0019      	movs	r1, r3
 8000ca2:	0010      	movs	r0, r2
 8000ca4:	f002 fe34 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH0_Pin */
  GPIO_InitStruct.Pin = ADC_CH0_Pin;
 8000ca8:	193b      	adds	r3, r7, r4
 8000caa:	2201      	movs	r2, #1
 8000cac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cae:	193b      	adds	r3, r7, r4
 8000cb0:	2203      	movs	r2, #3
 8000cb2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	193b      	adds	r3, r7, r4
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH0_GPIO_Port, &GPIO_InitStruct);
 8000cba:	193a      	adds	r2, r7, r4
 8000cbc:	23a0      	movs	r3, #160	@ 0xa0
 8000cbe:	05db      	lsls	r3, r3, #23
 8000cc0:	0011      	movs	r1, r2
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f002 fe24 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH1_Pin */
  GPIO_InitStruct.Pin = ADC_CH1_Pin;
 8000cc8:	193b      	adds	r3, r7, r4
 8000cca:	2202      	movs	r2, #2
 8000ccc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cce:	193b      	adds	r3, r7, r4
 8000cd0:	2203      	movs	r2, #3
 8000cd2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	193b      	adds	r3, r7, r4
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH1_GPIO_Port, &GPIO_InitStruct);
 8000cda:	193a      	adds	r2, r7, r4
 8000cdc:	23a0      	movs	r3, #160	@ 0xa0
 8000cde:	05db      	lsls	r3, r3, #23
 8000ce0:	0011      	movs	r1, r2
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	f002 fe14 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH4_Pin */
  GPIO_InitStruct.Pin = ADC_CH4_Pin;
 8000ce8:	193b      	adds	r3, r7, r4
 8000cea:	2210      	movs	r2, #16
 8000cec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cee:	193b      	adds	r3, r7, r4
 8000cf0:	2203      	movs	r2, #3
 8000cf2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	193b      	adds	r3, r7, r4
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH4_GPIO_Port, &GPIO_InitStruct);
 8000cfa:	193a      	adds	r2, r7, r4
 8000cfc:	23a0      	movs	r3, #160	@ 0xa0
 8000cfe:	05db      	lsls	r3, r3, #23
 8000d00:	0011      	movs	r1, r2
 8000d02:	0018      	movs	r0, r3
 8000d04:	f002 fe04 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH5_Pin */
  GPIO_InitStruct.Pin = ADC_CH5_Pin;
 8000d08:	193b      	adds	r3, r7, r4
 8000d0a:	2220      	movs	r2, #32
 8000d0c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d0e:	193b      	adds	r3, r7, r4
 8000d10:	2203      	movs	r2, #3
 8000d12:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	193b      	adds	r3, r7, r4
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH5_GPIO_Port, &GPIO_InitStruct);
 8000d1a:	193a      	adds	r2, r7, r4
 8000d1c:	23a0      	movs	r3, #160	@ 0xa0
 8000d1e:	05db      	lsls	r3, r3, #23
 8000d20:	0011      	movs	r1, r2
 8000d22:	0018      	movs	r0, r3
 8000d24:	f002 fdf4 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : ISR measurement pin */
  GPIO_InitStruct.Pin = ISR_MEAS_Pin;
 8000d28:	193b      	adds	r3, r7, r4
 8000d2a:	2280      	movs	r2, #128	@ 0x80
 8000d2c:	0152      	lsls	r2, r2, #5
 8000d2e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d30:	193b      	adds	r3, r7, r4
 8000d32:	2201      	movs	r2, #1
 8000d34:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d36:	193b      	adds	r3, r7, r4
 8000d38:	2200      	movs	r2, #0
 8000d3a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ISR_MEAS_GPIO_Port, &GPIO_InitStruct);
 8000d3c:	193a      	adds	r2, r7, r4
 8000d3e:	23a0      	movs	r3, #160	@ 0xa0
 8000d40:	05db      	lsls	r3, r3, #23
 8000d42:	0011      	movs	r1, r2
 8000d44:	0018      	movs	r0, r3
 8000d46:	f002 fde3 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : Tempo LED flash pin */
  GPIO_InitStruct.Pin = TEMPO_Pin;
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	2280      	movs	r2, #128	@ 0x80
 8000d4e:	0112      	lsls	r2, r2, #4
 8000d50:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d52:	193b      	adds	r3, r7, r4
 8000d54:	2201      	movs	r2, #1
 8000d56:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	193b      	adds	r3, r7, r4
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TEMPO_GPIO_Port, &GPIO_InitStruct);
 8000d5e:	193a      	adds	r2, r7, r4
 8000d60:	23a0      	movs	r3, #160	@ 0xa0
 8000d62:	05db      	lsls	r3, r3, #23
 8000d64:	0011      	movs	r1, r2
 8000d66:	0018      	movs	r0, r3
 8000d68:	f002 fdd2 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : Tap Tempo I/P pin - requires pullup to detect falling edge */
  GPIO_InitStruct.Pin = TAP_TEMPO_Pin;
 8000d6c:	0021      	movs	r1, r4
 8000d6e:	187b      	adds	r3, r7, r1
 8000d70:	2280      	movs	r2, #128	@ 0x80
 8000d72:	0212      	lsls	r2, r2, #8
 8000d74:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d76:	187b      	adds	r3, r7, r1
 8000d78:	2200      	movs	r2, #0
 8000d7a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d7c:	187b      	adds	r3, r7, r1
 8000d7e:	2201      	movs	r2, #1
 8000d80:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TAP_TEMPO_GPIO_Port, &GPIO_InitStruct);
 8000d82:	187a      	adds	r2, r7, r1
 8000d84:	23a0      	movs	r3, #160	@ 0xa0
 8000d86:	05db      	lsls	r3, r3, #23
 8000d88:	0011      	movs	r1, r2
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f002 fdc0 	bl	8003910 <HAL_GPIO_Init>
}
 8000d90:	46c0      	nop			@ (mov r8, r8)
 8000d92:	46bd      	mov	sp, r7
 8000d94:	b009      	add	sp, #36	@ 0x24
 8000d96:	bd90      	pop	{r4, r7, pc}
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	50000800 	.word	0x50000800
 8000da0:	50001400 	.word	0x50001400

08000da4 <Error_Handler>:

void Error_Handler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000da8:	b672      	cpsid	i
}
 8000daa:	46c0      	nop			@ (mov r8, r8)
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dac:	46c0      	nop			@ (mov r8, r8)
 8000dae:	e7fd      	b.n	8000dac <Error_Handler+0x8>

08000db0 <System_Init>:
  {

  }
}

void System_Init(void){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000db4:	f001 f8fe 	bl	8001fb4 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000db8:	f7ff fb46 	bl	8000448 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000dbc:	f7ff ff20 	bl	8000c00 <MX_GPIO_Init>
	MX_DMA_Init();
 8000dc0:	f7ff fef8 	bl	8000bb4 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000dc4:	f7ff fec2 	bl	8000b4c <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8000dc8:	f7ff fb9c 	bl	8000504 <MX_ADC1_Init>
	MX_TIM14_Init();
 8000dcc:	f7ff fc44 	bl	8000658 <MX_TIM14_Init>
	MX_TIM16_Init();
 8000dd0:	f7ff fc94 	bl	80006fc <MX_TIM16_Init>
	MX_TIM2_Init();
 8000dd4:	f7ff fd26 	bl	8000824 <MX_TIM2_Init>
	MX_TIM3_Init();
 8000dd8:	f7ff fda0 	bl	800091c <MX_TIM3_Init>
	MX_TIM17_Init();
 8000ddc:	f7ff fe26 	bl	8000a2c <MX_TIM17_Init>

	//Set custom callback function for TIM16 (freq. gen.) to the callback function in TIMx_callback.c for TIM16.
	//I believe the correct CallbackID is HAL_TIM_OC_DELAY_ELAPSED_CB_ID, but if this doesn't work maybe
	//HAL_TIM_PERIOD_ELAPSED_CB_ID will work. This should be basically the same because we've set up TIM16
	//in Output Compare mode, where the ARR and CRR are the same.
	HAL_TIM_RegisterCallback(&htim16, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM16_callback);
 8000de0:	4a07      	ldr	r2, [pc, #28]	@ (8000e00 <System_Init+0x50>)
 8000de2:	4b08      	ldr	r3, [pc, #32]	@ (8000e04 <System_Init+0x54>)
 8000de4:	2114      	movs	r1, #20
 8000de6:	0018      	movs	r0, r3
 8000de8:	f004 fc76 	bl	80056d8 <HAL_TIM_RegisterCallback>

	//Set custom callback function for ADC (DMA) conversion complete.
	HAL_ADC_RegisterCallback(&hadc1, HAL_ADC_CONVERSION_COMPLETE_CB_ID, &ADC_DMA_conversion_complete_callback);
 8000dec:	4a06      	ldr	r2, [pc, #24]	@ (8000e08 <System_Init+0x58>)
 8000dee:	4b07      	ldr	r3, [pc, #28]	@ (8000e0c <System_Init+0x5c>)
 8000df0:	2100      	movs	r1, #0
 8000df2:	0018      	movs	r0, r3
 8000df4:	f001 fca6 	bl	8002744 <HAL_ADC_RegisterCallback>
}
 8000df8:	46c0      	nop			@ (mov r8, r8)
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	46c0      	nop			@ (mov r8, r8)
 8000e00:	08000e11 	.word	0x08000e11
 8000e04:	200001cc 	.word	0x200001cc
 8000e08:	08001091 	.word	0x08001091
 8000e0c:	2000002c 	.word	0x2000002c

08000e10 <TIM16_callback>:
#include "custom_callbacks.h"

void TIM16_callback(TIM_HandleTypeDef *htim)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
	//TIM16 interrupt flag is already cleared by stm32g0xx_it.c

	TIM16_callback_active = YES;
 8000e18:	4b77      	ldr	r3, [pc, #476]	@ (8000ff8 <TIM16_callback+0x1e8>)
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	701a      	strb	r2, [r3, #0]
	Global_Interrupt_Disable();
 8000e1e:	f000 fbd1 	bl	80015c4 <Global_Interrupt_Disable>
	HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 1);
 8000e22:	2380      	movs	r3, #128	@ 0x80
 8000e24:	0159      	lsls	r1, r3, #5
 8000e26:	23a0      	movs	r3, #160	@ 0xa0
 8000e28:	05db      	lsls	r3, r3, #23
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	0018      	movs	r0, r3
 8000e2e:	f002 fed3 	bl	8003bd8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TEMPO_GPIO_Port, TEMPO_Pin, 1);
	}
	else{
		HAL_GPIO_WritePin(TEMPO_GPIO_Port, TEMPO_Pin, 0);
	}*/
	TIM16->EGR |= TIM_EGR_UG; //DO NOT DELETE THIS LINE, IT LITERALLY MAKES OR BREAKS THE BASTARD - It triggers an 'update' event
 8000e32:	4b72      	ldr	r3, [pc, #456]	@ (8000ffc <TIM16_callback+0x1ec>)
 8000e34:	695a      	ldr	r2, [r3, #20]
 8000e36:	4b71      	ldr	r3, [pc, #452]	@ (8000ffc <TIM16_callback+0x1ec>)
 8000e38:	2101      	movs	r1, #1
 8000e3a:	430a      	orrs	r2, r1
 8000e3c:	615a      	str	r2, [r3, #20]
	__HAL_TIM_SET_COUNTER(&htim16, TIM16_final_start_value_locked); //this line must go here, or at least very near the beginning!
 8000e3e:	4b70      	ldr	r3, [pc, #448]	@ (8001000 <TIM16_callback+0x1f0>)
 8000e40:	881b      	ldrh	r3, [r3, #0]
 8000e42:	b29a      	uxth	r2, r3
 8000e44:	4b6f      	ldr	r3, [pc, #444]	@ (8001004 <TIM16_callback+0x1f4>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_PRESCALER(&htim16, (TIM16_prescaler_divisors[TIM16_prescaler_divisors_final_index_locked]) - 1); //have to take one off the divisor
 8000e4a:	4b6f      	ldr	r3, [pc, #444]	@ (8001008 <TIM16_callback+0x1f8>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	001a      	movs	r2, r3
 8000e52:	4b6e      	ldr	r3, [pc, #440]	@ (800100c <TIM16_callback+0x1fc>)
 8000e54:	0052      	lsls	r2, r2, #1
 8000e56:	5ad3      	ldrh	r3, [r2, r3]
 8000e58:	1e5a      	subs	r2, r3, #1
 8000e5a:	4b6a      	ldr	r3, [pc, #424]	@ (8001004 <TIM16_callback+0x1f4>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, prev_duty); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 8000e60:	4b6b      	ldr	r3, [pc, #428]	@ (8001010 <TIM16_callback+0x200>)
 8000e62:	881b      	ldrh	r3, [r3, #0]
 8000e64:	b29a      	uxth	r2, r3
 8000e66:	4b6b      	ldr	r3, [pc, #428]	@ (8001014 <TIM16_callback+0x204>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	635a      	str	r2, [r3, #52]	@ 0x34
	/////////////////////////////
	//CALCULATE THE NEXT VALUES//
	/////////////////////////////
	current_index++;
 8000e6c:	4b6a      	ldr	r3, [pc, #424]	@ (8001018 <TIM16_callback+0x208>)
 8000e6e:	881b      	ldrh	r3, [r3, #0]
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	3301      	adds	r3, #1
 8000e74:	b29a      	uxth	r2, r3
 8000e76:	4b68      	ldr	r3, [pc, #416]	@ (8001018 <TIM16_callback+0x208>)
 8000e78:	801a      	strh	r2, [r3, #0]

	if(current_index == FINAL_INDEX + 1){
 8000e7a:	4b67      	ldr	r3, [pc, #412]	@ (8001018 <TIM16_callback+0x208>)
 8000e7c:	881b      	ldrh	r3, [r3, #0]
 8000e7e:	b29a      	uxth	r2, r3
 8000e80:	2380      	movs	r3, #128	@ 0x80
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d108      	bne.n	8000e9a <TIM16_callback+0x8a>
		current_quadrant = FIRST_QUADRANT;
 8000e88:	4b64      	ldr	r3, [pc, #400]	@ (800101c <TIM16_callback+0x20c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	701a      	strb	r2, [r3, #0]
		current_halfcycle = FIRST_HALFCYCLE;
 8000e8e:	4b64      	ldr	r3, [pc, #400]	@ (8001020 <TIM16_callback+0x210>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	701a      	strb	r2, [r3, #0]
		current_index = 0;
 8000e94:	4b60      	ldr	r3, [pc, #384]	@ (8001018 <TIM16_callback+0x208>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	801a      	strh	r2, [r3, #0]
	}

	if(current_waveshape == TRIANGLE_MODE){
 8000e9a:	4b62      	ldr	r3, [pc, #392]	@ (8001024 <TIM16_callback+0x214>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d109      	bne.n	8000eb8 <TIM16_callback+0xa8>
		duty = tri_wavetable[current_index];
 8000ea4:	4b5c      	ldr	r3, [pc, #368]	@ (8001018 <TIM16_callback+0x208>)
 8000ea6:	881b      	ldrh	r3, [r3, #0]
 8000ea8:	b29b      	uxth	r3, r3
 8000eaa:	001a      	movs	r2, r3
 8000eac:	4b5e      	ldr	r3, [pc, #376]	@ (8001028 <TIM16_callback+0x218>)
 8000eae:	0052      	lsls	r2, r2, #1
 8000eb0:	5ad2      	ldrh	r2, [r2, r3]
 8000eb2:	4b5e      	ldr	r3, [pc, #376]	@ (800102c <TIM16_callback+0x21c>)
 8000eb4:	801a      	strh	r2, [r3, #0]
 8000eb6:	e029      	b.n	8000f0c <TIM16_callback+0xfc>
	}
	else if(current_waveshape == SINE_MODE){
 8000eb8:	4b5a      	ldr	r3, [pc, #360]	@ (8001024 <TIM16_callback+0x214>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d109      	bne.n	8000ed6 <TIM16_callback+0xc6>
		duty = sine_wavetable[current_index];
 8000ec2:	4b55      	ldr	r3, [pc, #340]	@ (8001018 <TIM16_callback+0x208>)
 8000ec4:	881b      	ldrh	r3, [r3, #0]
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	001a      	movs	r2, r3
 8000eca:	4b59      	ldr	r3, [pc, #356]	@ (8001030 <TIM16_callback+0x220>)
 8000ecc:	0052      	lsls	r2, r2, #1
 8000ece:	5ad2      	ldrh	r2, [r2, r3]
 8000ed0:	4b56      	ldr	r3, [pc, #344]	@ (800102c <TIM16_callback+0x21c>)
 8000ed2:	801a      	strh	r2, [r3, #0]
 8000ed4:	e01a      	b.n	8000f0c <TIM16_callback+0xfc>
	}
	else if((current_waveshape == SQUARE_MODE) && (current_index < THIRD_QUADRANT_START_INDEX)){
 8000ed6:	4b53      	ldr	r3, [pc, #332]	@ (8001024 <TIM16_callback+0x214>)
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d108      	bne.n	8000ef2 <TIM16_callback+0xe2>
 8000ee0:	4b4d      	ldr	r3, [pc, #308]	@ (8001018 <TIM16_callback+0x208>)
 8000ee2:	881b      	ldrh	r3, [r3, #0]
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	2bff      	cmp	r3, #255	@ 0xff
 8000ee8:	d803      	bhi.n	8000ef2 <TIM16_callback+0xe2>
		duty = 1023;
 8000eea:	4b50      	ldr	r3, [pc, #320]	@ (800102c <TIM16_callback+0x21c>)
 8000eec:	4a51      	ldr	r2, [pc, #324]	@ (8001034 <TIM16_callback+0x224>)
 8000eee:	801a      	strh	r2, [r3, #0]
 8000ef0:	e00c      	b.n	8000f0c <TIM16_callback+0xfc>
	}
	else if((current_waveshape == SQUARE_MODE) && (current_index >= THIRD_QUADRANT_START_INDEX)){
 8000ef2:	4b4c      	ldr	r3, [pc, #304]	@ (8001024 <TIM16_callback+0x214>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	2b02      	cmp	r3, #2
 8000efa:	d107      	bne.n	8000f0c <TIM16_callback+0xfc>
 8000efc:	4b46      	ldr	r3, [pc, #280]	@ (8001018 <TIM16_callback+0x208>)
 8000efe:	881b      	ldrh	r3, [r3, #0]
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	2bff      	cmp	r3, #255	@ 0xff
 8000f04:	d902      	bls.n	8000f0c <TIM16_callback+0xfc>
			duty = 0;
 8000f06:	4b49      	ldr	r3, [pc, #292]	@ (800102c <TIM16_callback+0x21c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	801a      	strh	r2, [r3, #0]
	}

	if(current_index == FIRST_QUADRANT_START_INDEX){
 8000f0c:	4b42      	ldr	r3, [pc, #264]	@ (8001018 <TIM16_callback+0x208>)
 8000f0e:	881b      	ldrh	r3, [r3, #0]
 8000f10:	b29b      	uxth	r3, r3
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d106      	bne.n	8000f24 <TIM16_callback+0x114>
		current_quadrant = FIRST_QUADRANT;
 8000f16:	4b41      	ldr	r3, [pc, #260]	@ (800101c <TIM16_callback+0x20c>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
		current_halfcycle = FIRST_HALFCYCLE;
 8000f1c:	4b40      	ldr	r3, [pc, #256]	@ (8001020 <TIM16_callback+0x210>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	701a      	strb	r2, [r3, #0]
 8000f22:	e026      	b.n	8000f72 <TIM16_callback+0x162>
	}
	else if(current_index == SECOND_QUADRANT_START_INDEX){
 8000f24:	4b3c      	ldr	r3, [pc, #240]	@ (8001018 <TIM16_callback+0x208>)
 8000f26:	881b      	ldrh	r3, [r3, #0]
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	2b80      	cmp	r3, #128	@ 0x80
 8000f2c:	d106      	bne.n	8000f3c <TIM16_callback+0x12c>
		current_quadrant = SECOND_QUADRANT;
 8000f2e:	4b3b      	ldr	r3, [pc, #236]	@ (800101c <TIM16_callback+0x20c>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	701a      	strb	r2, [r3, #0]
		current_halfcycle = FIRST_HALFCYCLE;
 8000f34:	4b3a      	ldr	r3, [pc, #232]	@ (8001020 <TIM16_callback+0x210>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	701a      	strb	r2, [r3, #0]
 8000f3a:	e01a      	b.n	8000f72 <TIM16_callback+0x162>
	}
	else if(current_index == THIRD_QUADRANT_START_INDEX){
 8000f3c:	4b36      	ldr	r3, [pc, #216]	@ (8001018 <TIM16_callback+0x208>)
 8000f3e:	881b      	ldrh	r3, [r3, #0]
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	2380      	movs	r3, #128	@ 0x80
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d106      	bne.n	8000f58 <TIM16_callback+0x148>
		current_quadrant = FIRST_QUADRANT;
 8000f4a:	4b34      	ldr	r3, [pc, #208]	@ (800101c <TIM16_callback+0x20c>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	701a      	strb	r2, [r3, #0]
		current_halfcycle = SECOND_HALFCYCLE;
 8000f50:	4b33      	ldr	r3, [pc, #204]	@ (8001020 <TIM16_callback+0x210>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	701a      	strb	r2, [r3, #0]
 8000f56:	e00c      	b.n	8000f72 <TIM16_callback+0x162>
	}
	else if(current_index == FOURTH_QUADRANT_START_INDEX){
 8000f58:	4b2f      	ldr	r3, [pc, #188]	@ (8001018 <TIM16_callback+0x208>)
 8000f5a:	881b      	ldrh	r3, [r3, #0]
 8000f5c:	b29a      	uxth	r2, r3
 8000f5e:	23c0      	movs	r3, #192	@ 0xc0
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	429a      	cmp	r2, r3
 8000f64:	d105      	bne.n	8000f72 <TIM16_callback+0x162>
		current_quadrant = SECOND_QUADRANT;
 8000f66:	4b2d      	ldr	r3, [pc, #180]	@ (800101c <TIM16_callback+0x20c>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	701a      	strb	r2, [r3, #0]
		current_halfcycle = SECOND_HALFCYCLE;
 8000f6c:	4b2c      	ldr	r3, [pc, #176]	@ (8001020 <TIM16_callback+0x210>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	701a      	strb	r2, [r3, #0]

	//APPLY DEPTH
	#if DEPTH_ON_OR_OFF == 1

		//Apply Depth
		if(current_depth == 255){
 8000f72:	4b31      	ldr	r3, [pc, #196]	@ (8001038 <TIM16_callback+0x228>)
 8000f74:	881b      	ldrh	r3, [r3, #0]
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	2bff      	cmp	r3, #255	@ 0xff
 8000f7a:	d108      	bne.n	8000f8e <TIM16_callback+0x17e>
			duty = 1023 - duty;
 8000f7c:	4b2b      	ldr	r3, [pc, #172]	@ (800102c <TIM16_callback+0x21c>)
 8000f7e:	881b      	ldrh	r3, [r3, #0]
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	4a2c      	ldr	r2, [pc, #176]	@ (8001034 <TIM16_callback+0x224>)
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	4b28      	ldr	r3, [pc, #160]	@ (800102c <TIM16_callback+0x21c>)
 8000f8a:	801a      	strh	r2, [r3, #0]
 8000f8c:	e00a      	b.n	8000fa4 <TIM16_callback+0x194>
		}
		else if(current_depth != 0){
 8000f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8001038 <TIM16_callback+0x228>)
 8000f90:	881b      	ldrh	r3, [r3, #0]
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d002      	beq.n	8000f9e <TIM16_callback+0x18e>
			//duty = 1023 - duty*(current_depth >> 8);
			Multiply_Duty_By_Current_Depth_and_Divide_By_256();
 8000f98:	f000 f858 	bl	800104c <Multiply_Duty_By_Current_Depth_and_Divide_By_256>
 8000f9c:	e002      	b.n	8000fa4 <TIM16_callback+0x194>
		}
		else{
			duty = 1023; //if depth is 0, just output 1023
 8000f9e:	4b23      	ldr	r3, [pc, #140]	@ (800102c <TIM16_callback+0x21c>)
 8000fa0:	4a24      	ldr	r2, [pc, #144]	@ (8001034 <TIM16_callback+0x224>)
 8000fa2:	801a      	strh	r2, [r3, #0]
		}

	#endif

	prev_duty = duty;
 8000fa4:	4b21      	ldr	r3, [pc, #132]	@ (800102c <TIM16_callback+0x21c>)
 8000fa6:	881b      	ldrh	r3, [r3, #0]
 8000fa8:	b29a      	uxth	r2, r3
 8000faa:	4b19      	ldr	r3, [pc, #100]	@ (8001010 <TIM16_callback+0x200>)
 8000fac:	801a      	strh	r2, [r3, #0]

	Global_Interrupt_Enable();
 8000fae:	f000 fb01 	bl	80015b4 <Global_Interrupt_Enable>
	HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 0);
 8000fb2:	2380      	movs	r3, #128	@ 0x80
 8000fb4:	0159      	lsls	r1, r3, #5
 8000fb6:	23a0      	movs	r3, #160	@ 0xa0
 8000fb8:	05db      	lsls	r3, r3, #23
 8000fba:	2200      	movs	r2, #0
 8000fbc:	0018      	movs	r0, r3
 8000fbe:	f002 fe0b 	bl	8003bd8 <HAL_GPIO_WritePin>
	TIM16_callback_active = NO;
 8000fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff8 <TIM16_callback+0x1e8>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 1);
 8000fc8:	2380      	movs	r3, #128	@ 0x80
 8000fca:	0159      	lsls	r1, r3, #5
 8000fcc:	23a0      	movs	r3, #160	@ 0xa0
 8000fce:	05db      	lsls	r3, r3, #23
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f002 fe00 	bl	8003bd8 <HAL_GPIO_WritePin>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions); //this function takes ages to execute!
 8000fd8:	4b18      	ldr	r3, [pc, #96]	@ (800103c <TIM16_callback+0x22c>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	001a      	movs	r2, r3
 8000fde:	4918      	ldr	r1, [pc, #96]	@ (8001040 <TIM16_callback+0x230>)
 8000fe0:	4b18      	ldr	r3, [pc, #96]	@ (8001044 <TIM16_callback+0x234>)
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	f001 fc3a 	bl	800285c <HAL_ADC_Start_DMA>

	isr_done = YES;
 8000fe8:	4b17      	ldr	r3, [pc, #92]	@ (8001048 <TIM16_callback+0x238>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	701a      	strb	r2, [r3, #0]
}
 8000fee:	46c0      	nop			@ (mov r8, r8)
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	b002      	add	sp, #8
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	46c0      	nop			@ (mov r8, r8)
 8000ff8:	20000575 	.word	0x20000575
 8000ffc:	40014400 	.word	0x40014400
 8001000:	20000576 	.word	0x20000576
 8001004:	200001cc 	.word	0x200001cc
 8001008:	2000056b 	.word	0x2000056b
 800100c:	08007854 	.word	0x08007854
 8001010:	20000578 	.word	0x20000578
 8001014:	20000110 	.word	0x20000110
 8001018:	2000055c 	.word	0x2000055c
 800101c:	2000055f 	.word	0x2000055f
 8001020:	2000055e 	.word	0x2000055e
 8001024:	20000550 	.word	0x20000550
 8001028:	08007454 	.word	0x08007454
 800102c:	20000568 	.word	0x20000568
 8001030:	08007054 	.word	0x08007054
 8001034:	000003ff 	.word	0x000003ff
 8001038:	20000554 	.word	0x20000554
 800103c:	08007860 	.word	0x08007860
 8001040:	2000056c 	.word	0x2000056c
 8001044:	2000002c 	.word	0x2000002c
 8001048:	20000000 	.word	0x20000000

0800104c <Multiply_Duty_By_Current_Depth_and_Divide_By_256>:

uint8_t Multiply_Duty_By_Current_Depth_and_Divide_By_256(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
	volatile uint32_t multiply_product = 0;
 8001052:	2300      	movs	r3, #0
 8001054:	607b      	str	r3, [r7, #4]

	//Perform: (duty*current_depth) / 256
	multiply_product = duty * current_depth; //compiler should compile this as a hardware multiplication, but need to check
 8001056:	4b0b      	ldr	r3, [pc, #44]	@ (8001084 <Multiply_Duty_By_Current_Depth_and_Divide_By_256+0x38>)
 8001058:	881b      	ldrh	r3, [r3, #0]
 800105a:	b29b      	uxth	r3, r3
 800105c:	001a      	movs	r2, r3
 800105e:	4b0a      	ldr	r3, [pc, #40]	@ (8001088 <Multiply_Duty_By_Current_Depth_and_Divide_By_256+0x3c>)
 8001060:	881b      	ldrh	r3, [r3, #0]
 8001062:	b29b      	uxth	r3, r3
 8001064:	4353      	muls	r3, r2
 8001066:	607b      	str	r3, [r7, #4]
    duty = 1023 - (uint16_t)(multiply_product >> 8);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	0a1b      	lsrs	r3, r3, #8
 800106c:	b29b      	uxth	r3, r3
 800106e:	4a07      	ldr	r2, [pc, #28]	@ (800108c <Multiply_Duty_By_Current_Depth_and_Divide_By_256+0x40>)
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	b29a      	uxth	r2, r3
 8001074:	4b03      	ldr	r3, [pc, #12]	@ (8001084 <Multiply_Duty_By_Current_Depth_and_Divide_By_256+0x38>)
 8001076:	801a      	strh	r2, [r3, #0]

    return 1;
 8001078:	2301      	movs	r3, #1
}
 800107a:	0018      	movs	r0, r3
 800107c:	46bd      	mov	sp, r7
 800107e:	b002      	add	sp, #8
 8001080:	bd80      	pop	{r7, pc}
 8001082:	46c0      	nop			@ (mov r8, r8)
 8001084:	20000568 	.word	0x20000568
 8001088:	20000554 	.word	0x20000554
 800108c:	000003ff 	.word	0x000003ff

08001090 <ADC_DMA_conversion_complete_callback>:

void ADC_DMA_conversion_complete_callback(ADC_HandleTypeDef *hadc)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop_DMA(hadc); //disable ADC DMA
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	0018      	movs	r0, r3
 800109c:	f001 fc6c 	bl	8002978 <HAL_ADC_Stop_DMA>

	//GET WAVESHAPE
	uint16_t ADC_result = ADCResultsDMA[0]; //set ADC_Result to waveshape index value
 80010a0:	210e      	movs	r1, #14
 80010a2:	187b      	adds	r3, r7, r1
 80010a4:	4a28      	ldr	r2, [pc, #160]	@ (8001148 <ADC_DMA_conversion_complete_callback+0xb8>)
 80010a6:	8812      	ldrh	r2, [r2, #0]
 80010a8:	801a      	strh	r2, [r3, #0]

	if(ADC_result <= TRIANGLE_MODE_ADC_THRESHOLD){
 80010aa:	187b      	adds	r3, r7, r1
 80010ac:	881b      	ldrh	r3, [r3, #0]
 80010ae:	4a27      	ldr	r2, [pc, #156]	@ (800114c <ADC_DMA_conversion_complete_callback+0xbc>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d803      	bhi.n	80010bc <ADC_DMA_conversion_complete_callback+0x2c>
		current_waveshape = TRIANGLE_MODE; //triangle wave
 80010b4:	4b26      	ldr	r3, [pc, #152]	@ (8001150 <ADC_DMA_conversion_complete_callback+0xc0>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	701a      	strb	r2, [r3, #0]
 80010ba:	e017      	b.n	80010ec <ADC_DMA_conversion_complete_callback+0x5c>
	}
	else if (ADC_result <= SINE_MODE_ADC_THRESHOLD){
 80010bc:	230e      	movs	r3, #14
 80010be:	18fb      	adds	r3, r7, r3
 80010c0:	881b      	ldrh	r3, [r3, #0]
 80010c2:	4a24      	ldr	r2, [pc, #144]	@ (8001154 <ADC_DMA_conversion_complete_callback+0xc4>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d803      	bhi.n	80010d0 <ADC_DMA_conversion_complete_callback+0x40>
		current_waveshape = SINE_MODE; //sine wave
 80010c8:	4b21      	ldr	r3, [pc, #132]	@ (8001150 <ADC_DMA_conversion_complete_callback+0xc0>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	701a      	strb	r2, [r3, #0]
 80010ce:	e00d      	b.n	80010ec <ADC_DMA_conversion_complete_callback+0x5c>
	}
	else if (ADC_result <= SQUARE_MODE_ADC_THRESHOLD){
 80010d0:	230e      	movs	r3, #14
 80010d2:	18fb      	adds	r3, r7, r3
 80010d4:	881a      	ldrh	r2, [r3, #0]
 80010d6:	2380      	movs	r3, #128	@ 0x80
 80010d8:	015b      	lsls	r3, r3, #5
 80010da:	429a      	cmp	r2, r3
 80010dc:	d203      	bcs.n	80010e6 <ADC_DMA_conversion_complete_callback+0x56>
		current_waveshape = SQUARE_MODE; //square wave
 80010de:	4b1c      	ldr	r3, [pc, #112]	@ (8001150 <ADC_DMA_conversion_complete_callback+0xc0>)
 80010e0:	2202      	movs	r2, #2
 80010e2:	701a      	strb	r2, [r3, #0]
 80010e4:	e002      	b.n	80010ec <ADC_DMA_conversion_complete_callback+0x5c>
	}
	else{
		current_waveshape = SINE_MODE; //if error, return sine
 80010e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001150 <ADC_DMA_conversion_complete_callback+0xc0>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	701a      	strb	r2, [r3, #0]
	}

	//GET SPEED
	current_speed = ADCResultsDMA[1] >> 2; //convert to 10-bit
 80010ec:	4b16      	ldr	r3, [pc, #88]	@ (8001148 <ADC_DMA_conversion_complete_callback+0xb8>)
 80010ee:	885b      	ldrh	r3, [r3, #2]
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	089b      	lsrs	r3, r3, #2
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	4b18      	ldr	r3, [pc, #96]	@ (8001158 <ADC_DMA_conversion_complete_callback+0xc8>)
 80010f8:	801a      	strh	r2, [r3, #0]

	//GET DEPTH
	#if DEPTH_ON_OR_OFF == ON
		current_depth = ADCResultsDMA[2] >> 4; //convert to 8-bit
 80010fa:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <ADC_DMA_conversion_complete_callback+0xb8>)
 80010fc:	889b      	ldrh	r3, [r3, #4]
 80010fe:	b29b      	uxth	r3, r3
 8001100:	091b      	lsrs	r3, r3, #4
 8001102:	b29a      	uxth	r2, r3
 8001104:	4b15      	ldr	r3, [pc, #84]	@ (800115c <ADC_DMA_conversion_complete_callback+0xcc>)
 8001106:	801a      	strh	r2, [r3, #0]
			current_symmetry = ADCResultsDMA[3] >> 2;

		#endif

		#if SYMMETRY_ADC_RESOLUTION == 8
			current_symmetry = ADCResultsDMA[3] >> 4;
 8001108:	4b0f      	ldr	r3, [pc, #60]	@ (8001148 <ADC_DMA_conversion_complete_callback+0xb8>)
 800110a:	88db      	ldrh	r3, [r3, #6]
 800110c:	b29b      	uxth	r3, r3
 800110e:	091b      	lsrs	r3, r3, #4
 8001110:	b29b      	uxth	r3, r3
 8001112:	001a      	movs	r2, r3
 8001114:	4b12      	ldr	r3, [pc, #72]	@ (8001160 <ADC_DMA_conversion_complete_callback+0xd0>)
 8001116:	601a      	str	r2, [r3, #0]
		#endif

	#endif

	//after initial conversion is complete, set the conversion complete flag
	if(initial_ADC_conversion_complete == NO){
 8001118:	4b12      	ldr	r3, [pc, #72]	@ (8001164 <ADC_DMA_conversion_complete_callback+0xd4>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	b2db      	uxtb	r3, r3
 800111e:	2b00      	cmp	r3, #0
 8001120:	d102      	bne.n	8001128 <ADC_DMA_conversion_complete_callback+0x98>
		initial_ADC_conversion_complete = YES;
 8001122:	4b10      	ldr	r3, [pc, #64]	@ (8001164 <ADC_DMA_conversion_complete_callback+0xd4>)
 8001124:	2201      	movs	r2, #1
 8001126:	701a      	strb	r2, [r3, #0]
	}
	HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 0);
 8001128:	2380      	movs	r3, #128	@ 0x80
 800112a:	0159      	lsls	r1, r3, #5
 800112c:	23a0      	movs	r3, #160	@ 0xa0
 800112e:	05db      	lsls	r3, r3, #23
 8001130:	2200      	movs	r2, #0
 8001132:	0018      	movs	r0, r3
 8001134:	f002 fd50 	bl	8003bd8 <HAL_GPIO_WritePin>
	adc_values_ready = YES;
 8001138:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <ADC_DMA_conversion_complete_callback+0xd8>)
 800113a:	2201      	movs	r2, #1
 800113c:	701a      	strb	r2, [r3, #0]
}
 800113e:	46c0      	nop			@ (mov r8, r8)
 8001140:	46bd      	mov	sp, r7
 8001142:	b004      	add	sp, #16
 8001144:	bd80      	pop	{r7, pc}
 8001146:	46c0      	nop			@ (mov r8, r8)
 8001148:	2000056c 	.word	0x2000056c
 800114c:	00000555 	.word	0x00000555
 8001150:	20000550 	.word	0x20000550
 8001154:	00000aaa 	.word	0x00000aaa
 8001158:	20000552 	.word	0x20000552
 800115c:	20000554 	.word	0x20000554
 8001160:	20000558 	.word	0x20000558
 8001164:	20000574 	.word	0x20000574
 8001168:	2000057a 	.word	0x2000057a

0800116c <main>:

//INCLUDES
#include "system.h"

int main(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
	System_Init();
 8001170:	f7ff fe1e 	bl	8000db0 <System_Init>

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions);
 8001174:	4b27      	ldr	r3, [pc, #156]	@ (8001214 <main+0xa8>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	001a      	movs	r2, r3
 800117a:	4927      	ldr	r1, [pc, #156]	@ (8001218 <main+0xac>)
 800117c:	4b27      	ldr	r3, [pc, #156]	@ (800121c <main+0xb0>)
 800117e:	0018      	movs	r0, r3
 8001180:	f001 fb6c 	bl	800285c <HAL_ADC_Start_DMA>

	//WAIT
	while(initial_ADC_conversion_complete == NO){}; //wait while first ADC conversion is ongoing
 8001184:	46c0      	nop			@ (mov r8, r8)
 8001186:	4b26      	ldr	r3, [pc, #152]	@ (8001220 <main+0xb4>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	b2db      	uxtb	r3, r3
 800118c:	2b00      	cmp	r3, #0
 800118e:	d0fa      	beq.n	8001186 <main+0x1a>

	HAL_ADC_Stop_DMA(&hadc1);
 8001190:	4b22      	ldr	r3, [pc, #136]	@ (800121c <main+0xb0>)
 8001192:	0018      	movs	r0, r3
 8001194:	f001 fbf0 	bl	8002978 <HAL_ADC_Stop_DMA>

	//PROCESS RAW AND FINAL FREQ. GEN. TIMER START VALUES AND PRESCALER
	Process_TIM16_Raw_Start_Value_and_Raw_Prescaler();
 8001198:	f000 fa92 	bl	80016c0 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler>
	Process_TIM16_Final_Start_Value_and_Prescaler_Adjust();
 800119c:	f000 fb00 	bl	80017a0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust>

	//START FREQ. GEN and PWM GEN TIMERS and ENABLE PWM OUTPUT
	Start_PWM_Gen_Timer();
 80011a0:	f000 fa18 	bl	80015d4 <Start_PWM_Gen_Timer>
	Start_Freq_Gen_Timer();
 80011a4:	f000 fa30 	bl	8001608 <Start_Freq_Gen_Timer>

	//ENABLE INTERRUPTS
	Global_Interrupt_Enable();
 80011a8:	f000 fa04 	bl	80015b4 <Global_Interrupt_Enable>

	while (1)
	{
		if((isr_done == YES) && (adc_values_ready == YES)){
 80011ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001224 <main+0xb8>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d1fa      	bne.n	80011ac <main+0x40>
 80011b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001228 <main+0xbc>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d1f5      	bne.n	80011ac <main+0x40>

			Global_Interrupt_Disable(); //DO NOT DELETE
 80011c0:	f000 fa00 	bl	80015c4 <Global_Interrupt_Disable>

			HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 1);
 80011c4:	2380      	movs	r3, #128	@ 0x80
 80011c6:	0159      	lsls	r1, r3, #5
 80011c8:	23a0      	movs	r3, #160	@ 0xa0
 80011ca:	05db      	lsls	r3, r3, #23
 80011cc:	2201      	movs	r2, #1
 80011ce:	0018      	movs	r0, r3
 80011d0:	f002 fd02 	bl	8003bd8 <HAL_GPIO_WritePin>

			Process_TIM16_Raw_Start_Value_and_Raw_Prescaler();
 80011d4:	f000 fa74 	bl	80016c0 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler>
			Process_TIM16_Final_Start_Value_and_Prescaler_Adjust();
 80011d8:	f000 fae2 	bl	80017a0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust>

			TIM16_final_start_value_locked = TIM16_final_start_value;
 80011dc:	4b13      	ldr	r3, [pc, #76]	@ (800122c <main+0xc0>)
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	b29a      	uxth	r2, r3
 80011e2:	4b13      	ldr	r3, [pc, #76]	@ (8001230 <main+0xc4>)
 80011e4:	801a      	strh	r2, [r3, #0]
			TIM16_prescaler_divisors_final_index_locked = TIM16_prescaler_divisors_final_index;
 80011e6:	4b13      	ldr	r3, [pc, #76]	@ (8001234 <main+0xc8>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b2da      	uxtb	r2, r3
 80011ec:	4b12      	ldr	r3, [pc, #72]	@ (8001238 <main+0xcc>)
 80011ee:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 0);
 80011f0:	2380      	movs	r3, #128	@ 0x80
 80011f2:	0159      	lsls	r1, r3, #5
 80011f4:	23a0      	movs	r3, #160	@ 0xa0
 80011f6:	05db      	lsls	r3, r3, #23
 80011f8:	2200      	movs	r2, #0
 80011fa:	0018      	movs	r0, r3
 80011fc:	f002 fcec 	bl	8003bd8 <HAL_GPIO_WritePin>

			isr_done = NO;
 8001200:	4b08      	ldr	r3, [pc, #32]	@ (8001224 <main+0xb8>)
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]
			adc_values_ready = NO;
 8001206:	4b08      	ldr	r3, [pc, #32]	@ (8001228 <main+0xbc>)
 8001208:	2200      	movs	r2, #0
 800120a:	701a      	strb	r2, [r3, #0]

			Global_Interrupt_Enable(); //DO NOT DELETE
 800120c:	f000 f9d2 	bl	80015b4 <Global_Interrupt_Enable>
		if((isr_done == YES) && (adc_values_ready == YES)){
 8001210:	e7cc      	b.n	80011ac <main+0x40>
 8001212:	46c0      	nop			@ (mov r8, r8)
 8001214:	08007860 	.word	0x08007860
 8001218:	2000056c 	.word	0x2000056c
 800121c:	2000002c 	.word	0x2000002c
 8001220:	20000574 	.word	0x20000574
 8001224:	20000000 	.word	0x20000000
 8001228:	2000057a 	.word	0x2000057a
 800122c:	20000560 	.word	0x20000560
 8001230:	20000576 	.word	0x20000576
 8001234:	2000056a 	.word	0x2000056a
 8001238:	2000056b 	.word	0x2000056b

0800123c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001242:	4b0f      	ldr	r3, [pc, #60]	@ (8001280 <HAL_MspInit+0x44>)
 8001244:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001246:	4b0e      	ldr	r3, [pc, #56]	@ (8001280 <HAL_MspInit+0x44>)
 8001248:	2101      	movs	r1, #1
 800124a:	430a      	orrs	r2, r1
 800124c:	641a      	str	r2, [r3, #64]	@ 0x40
 800124e:	4b0c      	ldr	r3, [pc, #48]	@ (8001280 <HAL_MspInit+0x44>)
 8001250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001252:	2201      	movs	r2, #1
 8001254:	4013      	ands	r3, r2
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800125a:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <HAL_MspInit+0x44>)
 800125c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800125e:	4b08      	ldr	r3, [pc, #32]	@ (8001280 <HAL_MspInit+0x44>)
 8001260:	2180      	movs	r1, #128	@ 0x80
 8001262:	0549      	lsls	r1, r1, #21
 8001264:	430a      	orrs	r2, r1
 8001266:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001268:	4b05      	ldr	r3, [pc, #20]	@ (8001280 <HAL_MspInit+0x44>)
 800126a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800126c:	2380      	movs	r3, #128	@ 0x80
 800126e:	055b      	lsls	r3, r3, #21
 8001270:	4013      	ands	r3, r2
 8001272:	603b      	str	r3, [r7, #0]
 8001274:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001276:	46c0      	nop			@ (mov r8, r8)
 8001278:	46bd      	mov	sp, r7
 800127a:	b002      	add	sp, #8
 800127c:	bd80      	pop	{r7, pc}
 800127e:	46c0      	nop			@ (mov r8, r8)
 8001280:	40021000 	.word	0x40021000

08001284 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001284:	b590      	push	{r4, r7, lr}
 8001286:	b08b      	sub	sp, #44	@ 0x2c
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128c:	2414      	movs	r4, #20
 800128e:	193b      	adds	r3, r7, r4
 8001290:	0018      	movs	r0, r3
 8001292:	2314      	movs	r3, #20
 8001294:	001a      	movs	r2, r3
 8001296:	2100      	movs	r1, #0
 8001298:	f005 fea4 	bl	8006fe4 <memset>
  if(hadc->Instance==ADC1)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a2d      	ldr	r2, [pc, #180]	@ (8001358 <HAL_ADC_MspInit+0xd4>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d154      	bne.n	8001350 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80012a6:	4b2d      	ldr	r3, [pc, #180]	@ (800135c <HAL_ADC_MspInit+0xd8>)
 80012a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012aa:	4b2c      	ldr	r3, [pc, #176]	@ (800135c <HAL_ADC_MspInit+0xd8>)
 80012ac:	2180      	movs	r1, #128	@ 0x80
 80012ae:	0349      	lsls	r1, r1, #13
 80012b0:	430a      	orrs	r2, r1
 80012b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80012b4:	4b29      	ldr	r3, [pc, #164]	@ (800135c <HAL_ADC_MspInit+0xd8>)
 80012b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012b8:	2380      	movs	r3, #128	@ 0x80
 80012ba:	035b      	lsls	r3, r3, #13
 80012bc:	4013      	ands	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
 80012c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c2:	4b26      	ldr	r3, [pc, #152]	@ (800135c <HAL_ADC_MspInit+0xd8>)
 80012c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012c6:	4b25      	ldr	r3, [pc, #148]	@ (800135c <HAL_ADC_MspInit+0xd8>)
 80012c8:	2101      	movs	r1, #1
 80012ca:	430a      	orrs	r2, r1
 80012cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80012ce:	4b23      	ldr	r3, [pc, #140]	@ (800135c <HAL_ADC_MspInit+0xd8>)
 80012d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012d2:	2201      	movs	r2, #1
 80012d4:	4013      	ands	r3, r2
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80012da:	193b      	adds	r3, r7, r4
 80012dc:	2233      	movs	r2, #51	@ 0x33
 80012de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012e0:	193b      	adds	r3, r7, r4
 80012e2:	2203      	movs	r2, #3
 80012e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	193b      	adds	r3, r7, r4
 80012e8:	2200      	movs	r2, #0
 80012ea:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ec:	193a      	adds	r2, r7, r4
 80012ee:	23a0      	movs	r3, #160	@ 0xa0
 80012f0:	05db      	lsls	r3, r3, #23
 80012f2:	0011      	movs	r1, r2
 80012f4:	0018      	movs	r0, r3
 80012f6:	f002 fb0b 	bl	8003910 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80012fa:	4b19      	ldr	r3, [pc, #100]	@ (8001360 <HAL_ADC_MspInit+0xdc>)
 80012fc:	4a19      	ldr	r2, [pc, #100]	@ (8001364 <HAL_ADC_MspInit+0xe0>)
 80012fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001300:	4b17      	ldr	r3, [pc, #92]	@ (8001360 <HAL_ADC_MspInit+0xdc>)
 8001302:	2205      	movs	r2, #5
 8001304:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001306:	4b16      	ldr	r3, [pc, #88]	@ (8001360 <HAL_ADC_MspInit+0xdc>)
 8001308:	2200      	movs	r2, #0
 800130a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800130c:	4b14      	ldr	r3, [pc, #80]	@ (8001360 <HAL_ADC_MspInit+0xdc>)
 800130e:	2200      	movs	r2, #0
 8001310:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001312:	4b13      	ldr	r3, [pc, #76]	@ (8001360 <HAL_ADC_MspInit+0xdc>)
 8001314:	2280      	movs	r2, #128	@ 0x80
 8001316:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001318:	4b11      	ldr	r3, [pc, #68]	@ (8001360 <HAL_ADC_MspInit+0xdc>)
 800131a:	2280      	movs	r2, #128	@ 0x80
 800131c:	0052      	lsls	r2, r2, #1
 800131e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001320:	4b0f      	ldr	r3, [pc, #60]	@ (8001360 <HAL_ADC_MspInit+0xdc>)
 8001322:	2280      	movs	r2, #128	@ 0x80
 8001324:	00d2      	lsls	r2, r2, #3
 8001326:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001328:	4b0d      	ldr	r3, [pc, #52]	@ (8001360 <HAL_ADC_MspInit+0xdc>)
 800132a:	2200      	movs	r2, #0
 800132c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800132e:	4b0c      	ldr	r3, [pc, #48]	@ (8001360 <HAL_ADC_MspInit+0xdc>)
 8001330:	2200      	movs	r2, #0
 8001332:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001334:	4b0a      	ldr	r3, [pc, #40]	@ (8001360 <HAL_ADC_MspInit+0xdc>)
 8001336:	0018      	movs	r0, r3
 8001338:	f002 f836 	bl	80033a8 <HAL_DMA_Init>
 800133c:	1e03      	subs	r3, r0, #0
 800133e:	d001      	beq.n	8001344 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8001340:	f7ff fd30 	bl	8000da4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	4a06      	ldr	r2, [pc, #24]	@ (8001360 <HAL_ADC_MspInit+0xdc>)
 8001348:	651a      	str	r2, [r3, #80]	@ 0x50
 800134a:	4b05      	ldr	r3, [pc, #20]	@ (8001360 <HAL_ADC_MspInit+0xdc>)
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001350:	46c0      	nop			@ (mov r8, r8)
 8001352:	46bd      	mov	sp, r7
 8001354:	b00b      	add	sp, #44	@ 0x2c
 8001356:	bd90      	pop	{r4, r7, pc}
 8001358:	40012400 	.word	0x40012400
 800135c:	40021000 	.word	0x40021000
 8001360:	200000b4 	.word	0x200000b4
 8001364:	40020008 	.word	0x40020008

08001368 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a26      	ldr	r2, [pc, #152]	@ (8001410 <HAL_TIM_Base_MspInit+0xa8>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d10e      	bne.n	8001398 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800137a:	4b26      	ldr	r3, [pc, #152]	@ (8001414 <HAL_TIM_Base_MspInit+0xac>)
 800137c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800137e:	4b25      	ldr	r3, [pc, #148]	@ (8001414 <HAL_TIM_Base_MspInit+0xac>)
 8001380:	2180      	movs	r1, #128	@ 0x80
 8001382:	0209      	lsls	r1, r1, #8
 8001384:	430a      	orrs	r2, r1
 8001386:	641a      	str	r2, [r3, #64]	@ 0x40
 8001388:	4b22      	ldr	r3, [pc, #136]	@ (8001414 <HAL_TIM_Base_MspInit+0xac>)
 800138a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800138c:	2380      	movs	r3, #128	@ 0x80
 800138e:	021b      	lsls	r3, r3, #8
 8001390:	4013      	ands	r3, r2
 8001392:	617b      	str	r3, [r7, #20]
 8001394:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001396:	e036      	b.n	8001406 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM16)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a1e      	ldr	r2, [pc, #120]	@ (8001418 <HAL_TIM_Base_MspInit+0xb0>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d116      	bne.n	80013d0 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80013a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001414 <HAL_TIM_Base_MspInit+0xac>)
 80013a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001414 <HAL_TIM_Base_MspInit+0xac>)
 80013a8:	2180      	movs	r1, #128	@ 0x80
 80013aa:	0289      	lsls	r1, r1, #10
 80013ac:	430a      	orrs	r2, r1
 80013ae:	641a      	str	r2, [r3, #64]	@ 0x40
 80013b0:	4b18      	ldr	r3, [pc, #96]	@ (8001414 <HAL_TIM_Base_MspInit+0xac>)
 80013b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013b4:	2380      	movs	r3, #128	@ 0x80
 80013b6:	029b      	lsls	r3, r3, #10
 80013b8:	4013      	ands	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
 80013bc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80013be:	2200      	movs	r2, #0
 80013c0:	2100      	movs	r1, #0
 80013c2:	2015      	movs	r0, #21
 80013c4:	f001 ffbe 	bl	8003344 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80013c8:	2015      	movs	r0, #21
 80013ca:	f001 ffd0 	bl	800336e <HAL_NVIC_EnableIRQ>
}
 80013ce:	e01a      	b.n	8001406 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM17)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a11      	ldr	r2, [pc, #68]	@ (800141c <HAL_TIM_Base_MspInit+0xb4>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d115      	bne.n	8001406 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80013da:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <HAL_TIM_Base_MspInit+0xac>)
 80013dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013de:	4b0d      	ldr	r3, [pc, #52]	@ (8001414 <HAL_TIM_Base_MspInit+0xac>)
 80013e0:	2180      	movs	r1, #128	@ 0x80
 80013e2:	02c9      	lsls	r1, r1, #11
 80013e4:	430a      	orrs	r2, r1
 80013e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80013e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001414 <HAL_TIM_Base_MspInit+0xac>)
 80013ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013ec:	2380      	movs	r3, #128	@ 0x80
 80013ee:	02db      	lsls	r3, r3, #11
 80013f0:	4013      	ands	r3, r2
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2100      	movs	r1, #0
 80013fa:	2016      	movs	r0, #22
 80013fc:	f001 ffa2 	bl	8003344 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001400:	2016      	movs	r0, #22
 8001402:	f001 ffb4 	bl	800336e <HAL_NVIC_EnableIRQ>
}
 8001406:	46c0      	nop			@ (mov r8, r8)
 8001408:	46bd      	mov	sp, r7
 800140a:	b006      	add	sp, #24
 800140c:	bd80      	pop	{r7, pc}
 800140e:	46c0      	nop			@ (mov r8, r8)
 8001410:	40002000 	.word	0x40002000
 8001414:	40021000 	.word	0x40021000
 8001418:	40014400 	.word	0x40014400
 800141c:	40014800 	.word	0x40014800

08001420 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001420:	b590      	push	{r4, r7, lr}
 8001422:	b089      	sub	sp, #36	@ 0x24
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	240c      	movs	r4, #12
 800142a:	193b      	adds	r3, r7, r4
 800142c:	0018      	movs	r0, r3
 800142e:	2314      	movs	r3, #20
 8001430:	001a      	movs	r2, r3
 8001432:	2100      	movs	r1, #0
 8001434:	f005 fdd6 	bl	8006fe4 <memset>
  if(htim->Instance==TIM14)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a14      	ldr	r2, [pc, #80]	@ (8001490 <HAL_TIM_MspPostInit+0x70>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d122      	bne.n	8001488 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM14_MspPostInit 0 */

  /* USER CODE END TIM14_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001442:	4b14      	ldr	r3, [pc, #80]	@ (8001494 <HAL_TIM_MspPostInit+0x74>)
 8001444:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001446:	4b13      	ldr	r3, [pc, #76]	@ (8001494 <HAL_TIM_MspPostInit+0x74>)
 8001448:	2101      	movs	r1, #1
 800144a:	430a      	orrs	r2, r1
 800144c:	635a      	str	r2, [r3, #52]	@ 0x34
 800144e:	4b11      	ldr	r3, [pc, #68]	@ (8001494 <HAL_TIM_MspPostInit+0x74>)
 8001450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001452:	2201      	movs	r2, #1
 8001454:	4013      	ands	r3, r2
 8001456:	60bb      	str	r3, [r7, #8]
 8001458:	68bb      	ldr	r3, [r7, #8]
    /**TIM14 GPIO Configuration
    PA7     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800145a:	0021      	movs	r1, r4
 800145c:	187b      	adds	r3, r7, r1
 800145e:	2280      	movs	r2, #128	@ 0x80
 8001460:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001462:	187b      	adds	r3, r7, r1
 8001464:	2202      	movs	r2, #2
 8001466:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	187b      	adds	r3, r7, r1
 800146a:	2200      	movs	r2, #0
 800146c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146e:	187b      	adds	r3, r7, r1
 8001470:	2200      	movs	r2, #0
 8001472:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 8001474:	187b      	adds	r3, r7, r1
 8001476:	2204      	movs	r2, #4
 8001478:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800147a:	187a      	adds	r2, r7, r1
 800147c:	23a0      	movs	r3, #160	@ 0xa0
 800147e:	05db      	lsls	r3, r3, #23
 8001480:	0011      	movs	r1, r2
 8001482:	0018      	movs	r0, r3
 8001484:	f002 fa44 	bl	8003910 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001488:	46c0      	nop			@ (mov r8, r8)
 800148a:	46bd      	mov	sp, r7
 800148c:	b009      	add	sp, #36	@ 0x24
 800148e:	bd90      	pop	{r4, r7, pc}
 8001490:	40002000 	.word	0x40002000
 8001494:	40021000 	.word	0x40021000

08001498 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001498:	b590      	push	{r4, r7, lr}
 800149a:	b08b      	sub	sp, #44	@ 0x2c
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a0:	2414      	movs	r4, #20
 80014a2:	193b      	adds	r3, r7, r4
 80014a4:	0018      	movs	r0, r3
 80014a6:	2314      	movs	r3, #20
 80014a8:	001a      	movs	r2, r3
 80014aa:	2100      	movs	r1, #0
 80014ac:	f005 fd9a 	bl	8006fe4 <memset>
  if(huart->Instance==USART2)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001524 <HAL_UART_MspInit+0x8c>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d130      	bne.n	800151c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001528 <HAL_UART_MspInit+0x90>)
 80014bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014be:	4b1a      	ldr	r3, [pc, #104]	@ (8001528 <HAL_UART_MspInit+0x90>)
 80014c0:	2180      	movs	r1, #128	@ 0x80
 80014c2:	0289      	lsls	r1, r1, #10
 80014c4:	430a      	orrs	r2, r1
 80014c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80014c8:	4b17      	ldr	r3, [pc, #92]	@ (8001528 <HAL_UART_MspInit+0x90>)
 80014ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014cc:	2380      	movs	r3, #128	@ 0x80
 80014ce:	029b      	lsls	r3, r3, #10
 80014d0:	4013      	ands	r3, r2
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d6:	4b14      	ldr	r3, [pc, #80]	@ (8001528 <HAL_UART_MspInit+0x90>)
 80014d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014da:	4b13      	ldr	r3, [pc, #76]	@ (8001528 <HAL_UART_MspInit+0x90>)
 80014dc:	2101      	movs	r1, #1
 80014de:	430a      	orrs	r2, r1
 80014e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80014e2:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <HAL_UART_MspInit+0x90>)
 80014e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014e6:	2201      	movs	r2, #1
 80014e8:	4013      	ands	r3, r2
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 80014ee:	0021      	movs	r1, r4
 80014f0:	187b      	adds	r3, r7, r1
 80014f2:	220c      	movs	r2, #12
 80014f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f6:	187b      	adds	r3, r7, r1
 80014f8:	2202      	movs	r2, #2
 80014fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	187b      	adds	r3, r7, r1
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001502:	187b      	adds	r3, r7, r1
 8001504:	2200      	movs	r2, #0
 8001506:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001508:	187b      	adds	r3, r7, r1
 800150a:	2201      	movs	r2, #1
 800150c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150e:	187a      	adds	r2, r7, r1
 8001510:	23a0      	movs	r3, #160	@ 0xa0
 8001512:	05db      	lsls	r3, r3, #23
 8001514:	0011      	movs	r1, r2
 8001516:	0018      	movs	r0, r3
 8001518:	f002 f9fa 	bl	8003910 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800151c:	46c0      	nop			@ (mov r8, r8)
 800151e:	46bd      	mov	sp, r7
 8001520:	b00b      	add	sp, #44	@ 0x2c
 8001522:	bd90      	pop	{r4, r7, pc}
 8001524:	40004400 	.word	0x40004400
 8001528:	40021000 	.word	0x40021000

0800152c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001530:	46c0      	nop			@ (mov r8, r8)
 8001532:	e7fd      	b.n	8001530 <NMI_Handler+0x4>

08001534 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001538:	46c0      	nop			@ (mov r8, r8)
 800153a:	e7fd      	b.n	8001538 <HardFault_Handler+0x4>

0800153c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001540:	46c0      	nop			@ (mov r8, r8)
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001546:	b580      	push	{r7, lr}
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001554:	f000 fd98 	bl	8002088 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001558:	46c0      	nop			@ (mov r8, r8)
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
	...

08001560 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001564:	4b03      	ldr	r3, [pc, #12]	@ (8001574 <DMA1_Channel1_IRQHandler+0x14>)
 8001566:	0018      	movs	r0, r3
 8001568:	f002 f890 	bl	800368c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800156c:	46c0      	nop			@ (mov r8, r8)
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	46c0      	nop			@ (mov r8, r8)
 8001574:	200000b4 	.word	0x200000b4

08001578 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE BEGIN DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */
}
 800157c:	46c0      	nop			@ (mov r8, r8)
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
	...

08001584 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001588:	4b03      	ldr	r3, [pc, #12]	@ (8001598 <TIM16_IRQHandler+0x14>)
 800158a:	0018      	movs	r0, r3
 800158c:	f003 fc50 	bl	8004e30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8001590:	46c0      	nop			@ (mov r8, r8)
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	46c0      	nop			@ (mov r8, r8)
 8001598:	200001cc 	.word	0x200001cc

0800159c <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80015a0:	4b03      	ldr	r3, [pc, #12]	@ (80015b0 <TIM17_IRQHandler+0x14>)
 80015a2:	0018      	movs	r0, r3
 80015a4:	f003 fc44 	bl	8004e30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80015a8:	46c0      	nop			@ (mov r8, r8)
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	46c0      	nop			@ (mov r8, r8)
 80015b0:	20000400 	.word	0x20000400

080015b4 <Global_Interrupt_Enable>:
volatile uint16_t prev_duty = 0;
volatile enum Validate isr_done = YES;
volatile enum Validate adc_values_ready = NO;

//FUNCTION DEFINITIONS
uint8_t Global_Interrupt_Enable(void){
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 80015b8:	b662      	cpsie	i
}
 80015ba:	46c0      	nop			@ (mov r8, r8)

	__enable_irq();
	return 1;
 80015bc:	2301      	movs	r3, #1
}
 80015be:	0018      	movs	r0, r3
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <Global_Interrupt_Disable>:

uint8_t Global_Interrupt_Disable(void){
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80015c8:	b672      	cpsid	i
}
 80015ca:	46c0      	nop			@ (mov r8, r8)

	__disable_irq();
	return 1;
 80015cc:	2301      	movs	r3, #1
}
 80015ce:	0018      	movs	r0, r3
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <Start_PWM_Gen_Timer>:

	return ok;
}

uint8_t Start_PWM_Gen_Timer(void)
{
 80015d4:	b590      	push	{r4, r7, lr}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
	uint8_t ok = Start_PWM_TIM(&htim14, TIM_CHANNEL_1); //start PWM
 80015da:	1dfc      	adds	r4, r7, #7
 80015dc:	4b09      	ldr	r3, [pc, #36]	@ (8001604 <Start_PWM_Gen_Timer+0x30>)
 80015de:	2100      	movs	r1, #0
 80015e0:	0018      	movs	r0, r3
 80015e2:	f000 f82b 	bl	800163c <Start_PWM_TIM>
 80015e6:	0003      	movs	r3, r0
 80015e8:	7023      	strb	r3, [r4, #0]

	if(ok != HAL_OK){
 80015ea:	1dfb      	adds	r3, r7, #7
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <Start_PWM_Gen_Timer+0x22>

		Error_Handler();
 80015f2:	f7ff fbd7 	bl	8000da4 <Error_Handler>
	}

	return ok;
 80015f6:	1dfb      	adds	r3, r7, #7
 80015f8:	781b      	ldrb	r3, [r3, #0]
}
 80015fa:	0018      	movs	r0, r3
 80015fc:	46bd      	mov	sp, r7
 80015fe:	b003      	add	sp, #12
 8001600:	bd90      	pop	{r4, r7, pc}
 8001602:	46c0      	nop			@ (mov r8, r8)
 8001604:	20000110 	.word	0x20000110

08001608 <Start_Freq_Gen_Timer>:

uint8_t Start_Freq_Gen_Timer(void)
{
 8001608:	b590      	push	{r4, r7, lr}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
	uint8_t ok = Start_OC_TIM(&htim16, TIM_CHANNEL_1); //start freq. gen.
 800160e:	1dfc      	adds	r4, r7, #7
 8001610:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <Start_Freq_Gen_Timer+0x30>)
 8001612:	2100      	movs	r1, #0
 8001614:	0018      	movs	r0, r3
 8001616:	f000 f837 	bl	8001688 <Start_OC_TIM>
 800161a:	0003      	movs	r3, r0
 800161c:	7023      	strb	r3, [r4, #0]

	if(ok != HAL_OK){
 800161e:	1dfb      	adds	r3, r7, #7
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <Start_Freq_Gen_Timer+0x22>

		Error_Handler();
 8001626:	f7ff fbbd 	bl	8000da4 <Error_Handler>
	}

	return ok;
 800162a:	1dfb      	adds	r3, r7, #7
 800162c:	781b      	ldrb	r3, [r3, #0]
}
 800162e:	0018      	movs	r0, r3
 8001630:	46bd      	mov	sp, r7
 8001632:	b003      	add	sp, #12
 8001634:	bd90      	pop	{r4, r7, pc}
 8001636:	46c0      	nop			@ (mov r8, r8)
 8001638:	200001cc 	.word	0x200001cc

0800163c <Start_PWM_TIM>:

uint8_t Start_PWM_TIM(TIM_HandleTypeDef *TIM, uint32_t PWM_TIM_channel){
 800163c:	b5b0      	push	{r4, r5, r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]

	uint8_t ok = 0;
 8001646:	250f      	movs	r5, #15
 8001648:	197b      	adds	r3, r7, r5
 800164a:	2200      	movs	r2, #0
 800164c:	701a      	strb	r2, [r3, #0]
	ok = HAL_TIM_Base_Start(TIM);
 800164e:	197c      	adds	r4, r7, r5
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	0018      	movs	r0, r3
 8001654:	f003 f854 	bl	8004700 <HAL_TIM_Base_Start>
 8001658:	0003      	movs	r3, r0
 800165a:	7023      	strb	r3, [r4, #0]
	ok = HAL_TIM_PWM_Start(TIM, PWM_TIM_channel);
 800165c:	197c      	adds	r4, r7, r5
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	0011      	movs	r1, r2
 8001664:	0018      	movs	r0, r3
 8001666:	f003 fa97 	bl	8004b98 <HAL_TIM_PWM_Start>
 800166a:	0003      	movs	r3, r0
 800166c:	7023      	strb	r3, [r4, #0]

	if(ok != HAL_OK){
 800166e:	197b      	adds	r3, r7, r5
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <Start_PWM_TIM+0x3e>

		Error_Handler();
 8001676:	f7ff fb95 	bl	8000da4 <Error_Handler>
	}

	return ok;
 800167a:	230f      	movs	r3, #15
 800167c:	18fb      	adds	r3, r7, r3
 800167e:	781b      	ldrb	r3, [r3, #0]
}
 8001680:	0018      	movs	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	b004      	add	sp, #16
 8001686:	bdb0      	pop	{r4, r5, r7, pc}

08001688 <Start_OC_TIM>:

uint8_t Start_OC_TIM(TIM_HandleTypeDef *TIM, uint32_t OC_TIM_channel){
 8001688:	b5b0      	push	{r4, r5, r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]

	uint8_t ok = HAL_TIM_OC_Start_IT(TIM, OC_TIM_channel); //_IT variant of function
 8001692:	250f      	movs	r5, #15
 8001694:	197c      	adds	r4, r7, r5
 8001696:	683a      	ldr	r2, [r7, #0]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	0011      	movs	r1, r2
 800169c:	0018      	movs	r0, r3
 800169e:	f003 f8e9 	bl	8004874 <HAL_TIM_OC_Start_IT>
 80016a2:	0003      	movs	r3, r0
 80016a4:	7023      	strb	r3, [r4, #0]
	//means the timer will generate an interrupt on delay_elapsed (CNT = CCR) condition

	if(ok != HAL_OK){
 80016a6:	197b      	adds	r3, r7, r5
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <Start_OC_TIM+0x2a>

		Error_Handler();
 80016ae:	f7ff fb79 	bl	8000da4 <Error_Handler>
	}

	return ok;
 80016b2:	230f      	movs	r3, #15
 80016b4:	18fb      	adds	r3, r7, r3
 80016b6:	781b      	ldrb	r3, [r3, #0]
}
 80016b8:	0018      	movs	r0, r3
 80016ba:	46bd      	mov	sp, r7
 80016bc:	b004      	add	sp, #16
 80016be:	bdb0      	pop	{r4, r5, r7, pc}

080016c0 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler>:
	}

	return ok;
}

uint8_t Process_TIM16_Raw_Start_Value_and_Raw_Prescaler(void){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0

	uint32_t speed_control = 0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	607b      	str	r3, [r7, #4]
	uint8_t how_many_128 = 0;
 80016ca:	1cfb      	adds	r3, r7, #3
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]

    speed_control = current_speed * NUMBER_OF_FREQUENCY_STEPS;
 80016d0:	4b1e      	ldr	r3, [pc, #120]	@ (800174c <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x8c>)
 80016d2:	881b      	ldrh	r3, [r3, #0]
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	001a      	movs	r2, r3
 80016d8:	0013      	movs	r3, r2
 80016da:	015b      	lsls	r3, r3, #5
 80016dc:	1a9b      	subs	r3, r3, r2
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	189b      	adds	r3, r3, r2
 80016e2:	009a      	lsls	r2, r3, #2
 80016e4:	189b      	adds	r3, r3, r2
 80016e6:	607b      	str	r3, [r7, #4]
    speed_control = speed_control >> 10;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	0a9b      	lsrs	r3, r3, #10
 80016ec:	607b      	str	r3, [r7, #4]

    //speed_control = (speed_adc_10_bit/1024)*883

        if(speed_control <= (127-12)){ //inequality is correct!
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2b73      	cmp	r3, #115	@ 0x73
 80016f2:	d809      	bhi.n	8001708 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x48>

            TIM16_raw_start_value = (uint8_t) speed_control + 12;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	330c      	adds	r3, #12
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	4b14      	ldr	r3, [pc, #80]	@ (8001750 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x90>)
 80016fe:	801a      	strh	r2, [r3, #0]
            TIM16_base_prescaler_divisors_index = 1;
 8001700:	4b14      	ldr	r3, [pc, #80]	@ (8001754 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x94>)
 8001702:	2201      	movs	r2, #1
 8001704:	701a      	strb	r2, [r3, #0]
 8001706:	e01c      	b.n	8001742 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x82>
        }
        else{ 	//(speed_control > (127-12))

            uint16_t speed_control_subtracted;
            speed_control_subtracted = speed_control - (127-12);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	b29a      	uxth	r2, r3
 800170c:	003b      	movs	r3, r7
 800170e:	3a73      	subs	r2, #115	@ 0x73
 8001710:	801a      	strh	r2, [r3, #0]
            how_many_128 = (uint8_t)(speed_control_subtracted >> 7); //divide by 128, i.e. return how many 128s go into the speed_control
 8001712:	003b      	movs	r3, r7
 8001714:	881b      	ldrh	r3, [r3, #0]
 8001716:	09db      	lsrs	r3, r3, #7
 8001718:	b29a      	uxth	r2, r3
 800171a:	1cfb      	adds	r3, r7, #3
 800171c:	701a      	strb	r2, [r3, #0]
            TIM16_raw_start_value = (uint8_t)(speed_control_subtracted - (uint16_t)(how_many_128 << 7)); //how_many_128*128, set TMR0
 800171e:	003b      	movs	r3, r7
 8001720:	881b      	ldrh	r3, [r3, #0]
 8001722:	b2da      	uxtb	r2, r3
 8001724:	1cfb      	adds	r3, r7, #3
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	01db      	lsls	r3, r3, #7
 800172a:	b2db      	uxtb	r3, r3
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	b2db      	uxtb	r3, r3
 8001730:	001a      	movs	r2, r3
 8001732:	4b07      	ldr	r3, [pc, #28]	@ (8001750 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x90>)
 8001734:	801a      	strh	r2, [r3, #0]
            //biggest how_many_128 for NUMBER_OF_FREQUENCY_STEPS == 600 is 3
            //biggest base_prescaler_divisors_index == 5 for NUMBER_OF_FREQUENCY_STEPS == 600
            TIM16_base_prescaler_divisors_index = (uint8_t)(how_many_128 + 2);
 8001736:	1cfb      	adds	r3, r7, #3
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	3302      	adds	r3, #2
 800173c:	b2da      	uxtb	r2, r3
 800173e:	4b05      	ldr	r3, [pc, #20]	@ (8001754 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x94>)
 8001740:	701a      	strb	r2, [r3, #0]
        }
    return 1;
 8001742:	2301      	movs	r3, #1
}
 8001744:	0018      	movs	r0, r3
 8001746:	46bd      	mov	sp, r7
 8001748:	b002      	add	sp, #8
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20000552 	.word	0x20000552
 8001750:	20000564 	.word	0x20000564
 8001754:	20000566 	.word	0x20000566

08001758 <Adjust_TIM16_Prescaler>:

uint8_t Adjust_TIM16_Prescaler(uint8_t TIM16_prescaler_adjust_arg){
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	0002      	movs	r2, r0
 8001760:	1dfb      	adds	r3, r7, #7
 8001762:	701a      	strb	r2, [r3, #0]

    if(TIM16_prescaler_adjust_arg == MULTIPLY_BY_TWO){
 8001764:	1dfb      	adds	r3, r7, #7
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d107      	bne.n	800177c <Adjust_TIM16_Prescaler+0x24>
    	TIM16_prescaler_divisors_final_index = TIM16_base_prescaler_divisors_index - 1;
 800176c:	4b0a      	ldr	r3, [pc, #40]	@ (8001798 <Adjust_TIM16_Prescaler+0x40>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	b2db      	uxtb	r3, r3
 8001772:	3b01      	subs	r3, #1
 8001774:	b2da      	uxtb	r2, r3
 8001776:	4b09      	ldr	r3, [pc, #36]	@ (800179c <Adjust_TIM16_Prescaler+0x44>)
 8001778:	701a      	strb	r2, [r3, #0]
 800177a:	e008      	b.n	800178e <Adjust_TIM16_Prescaler+0x36>
    }
    else if(TIM16_prescaler_adjust_arg == DO_NOTHING){
 800177c:	1dfb      	adds	r3, r7, #7
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d104      	bne.n	800178e <Adjust_TIM16_Prescaler+0x36>
    	TIM16_prescaler_divisors_final_index = TIM16_base_prescaler_divisors_index;
 8001784:	4b04      	ldr	r3, [pc, #16]	@ (8001798 <Adjust_TIM16_Prescaler+0x40>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	b2da      	uxtb	r2, r3
 800178a:	4b04      	ldr	r3, [pc, #16]	@ (800179c <Adjust_TIM16_Prescaler+0x44>)
 800178c:	701a      	strb	r2, [r3, #0]
    }
    return 1;
 800178e:	2301      	movs	r3, #1
}
 8001790:	0018      	movs	r0, r3
 8001792:	46bd      	mov	sp, r7
 8001794:	b002      	add	sp, #8
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20000566 	.word	0x20000566
 800179c:	2000056a 	.word	0x2000056a

080017a0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust>:

uint8_t Process_TIM16_Final_Start_Value_and_Prescaler_Adjust(void){
 80017a0:	b5b0      	push	{r4, r5, r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0

    #if SYMMETRY_ON_OR_OFF == ON

		volatile enum TIM16_final_start_value_Oscillation_Mode TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80017a6:	1d7b      	adds	r3, r7, #5
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]
		volatile enum Symmetry_Type symmetry_type_for_halfcycle = SHORTEN;
 80017ac:	1d3b      	adds	r3, r7, #4
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]

		volatile uint8_t pot_rotation_corrected = 0;
 80017b2:	1cfb      	adds	r3, r7, #3
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]
		volatile uint8_t symmetry_status = CW;
 80017b8:	1cbb      	adds	r3, r7, #2
 80017ba:	2200      	movs	r2, #0
 80017bc:	701a      	strb	r2, [r3, #0]

		if(current_symmetry < SYMMETRY_ADC_HALF_SCALE){ //adc = 0-127
 80017be:	4bb5      	ldr	r3, [pc, #724]	@ (8001a94 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f4>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80017c4:	d803      	bhi.n	80017ce <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e>
			symmetry_status = CW;
 80017c6:	1cbb      	adds	r3, r7, #2
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]
 80017cc:	e002      	b.n	80017d4 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x34>
		}
		else{ //adc is 128-255
			symmetry_status = CCW;
 80017ce:	1cbb      	adds	r3, r7, #2
 80017d0:	2201      	movs	r2, #1
 80017d2:	701a      	strb	r2, [r3, #0]
		}

		if((current_waveshape == SINE_MODE) || (current_waveshape == TRIANGLE_MODE)){
 80017d4:	4bb0      	ldr	r3, [pc, #704]	@ (8001a98 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f8>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d004      	beq.n	80017e8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x48>
 80017de:	4bae      	ldr	r3, [pc, #696]	@ (8001a98 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f8>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d142      	bne.n	800186e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xce>

			if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == FIRST_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == SECOND_QUADRANT)){
 80017e8:	4bac      	ldr	r3, [pc, #688]	@ (8001a9c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2fc>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d104      	bne.n	80017fc <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5c>
 80017f2:	4bab      	ldr	r3, [pc, #684]	@ (8001aa0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x300>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d009      	beq.n	8001810 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x70>
 80017fc:	4ba7      	ldr	r3, [pc, #668]	@ (8001a9c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2fc>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	b2db      	uxtb	r3, r3
 8001802:	2b01      	cmp	r3, #1
 8001804:	d111      	bne.n	800182a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x8a>
 8001806:	4ba6      	ldr	r3, [pc, #664]	@ (8001aa0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x300>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	b2db      	uxtb	r3, r3
 800180c:	2b01      	cmp	r3, #1
 800180e:	d10c      	bne.n	800182a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x8a>

				if(symmetry_status == CW){
 8001810:	1cbb      	adds	r3, r7, #2
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	b2db      	uxtb	r3, r3
 8001816:	2b00      	cmp	r3, #0
 8001818:	d103      	bne.n	8001822 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x82>

					symmetry_type_for_halfcycle = LENGTHEN;
 800181a:	1d3b      	adds	r3, r7, #4
 800181c:	2201      	movs	r2, #1
 800181e:	701a      	strb	r2, [r3, #0]
				if(symmetry_status == CW){
 8001820:	e024      	b.n	800186c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xcc>
				}
				else{

					symmetry_type_for_halfcycle = SHORTEN;
 8001822:	1d3b      	adds	r3, r7, #4
 8001824:	2200      	movs	r2, #0
 8001826:	701a      	strb	r2, [r3, #0]
				if(symmetry_status == CW){
 8001828:	e020      	b.n	800186c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xcc>
				}
			}
			else if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == SECOND_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == FIRST_QUADRANT)){
 800182a:	4b9c      	ldr	r3, [pc, #624]	@ (8001a9c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2fc>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2b00      	cmp	r3, #0
 8001832:	d104      	bne.n	800183e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x9e>
 8001834:	4b9a      	ldr	r3, [pc, #616]	@ (8001aa0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x300>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	b2db      	uxtb	r3, r3
 800183a:	2b01      	cmp	r3, #1
 800183c:	d009      	beq.n	8001852 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xb2>
 800183e:	4b97      	ldr	r3, [pc, #604]	@ (8001a9c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2fc>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	b2db      	uxtb	r3, r3
 8001844:	2b01      	cmp	r3, #1
 8001846:	d136      	bne.n	80018b6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x116>
 8001848:	4b95      	ldr	r3, [pc, #596]	@ (8001aa0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x300>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b00      	cmp	r3, #0
 8001850:	d131      	bne.n	80018b6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x116>

				if(symmetry_status == CW){
 8001852:	1cbb      	adds	r3, r7, #2
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	b2db      	uxtb	r3, r3
 8001858:	2b00      	cmp	r3, #0
 800185a:	d103      	bne.n	8001864 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xc4>

					symmetry_type_for_halfcycle = SHORTEN;
 800185c:	1d3b      	adds	r3, r7, #4
 800185e:	2200      	movs	r2, #0
 8001860:	701a      	strb	r2, [r3, #0]
			if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == FIRST_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == SECOND_QUADRANT)){
 8001862:	e028      	b.n	80018b6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x116>
				}
				else{

					symmetry_type_for_halfcycle = LENGTHEN;
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	2201      	movs	r2, #1
 8001868:	701a      	strb	r2, [r3, #0]
			if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == FIRST_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == SECOND_QUADRANT)){
 800186a:	e024      	b.n	80018b6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x116>
 800186c:	e023      	b.n	80018b6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x116>
				}
			}
		}
		else if(current_waveshape == SQUARE_MODE){
 800186e:	4b8a      	ldr	r3, [pc, #552]	@ (8001a98 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f8>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	b2db      	uxtb	r3, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d11f      	bne.n	80018b8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x118>

			if(current_halfcycle == FIRST_HALFCYCLE){
 8001878:	4b88      	ldr	r3, [pc, #544]	@ (8001a9c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2fc>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	b2db      	uxtb	r3, r3
 800187e:	2b00      	cmp	r3, #0
 8001880:	d10c      	bne.n	800189c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xfc>

				if(symmetry_status == CW){
 8001882:	1cbb      	adds	r3, r7, #2
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	b2db      	uxtb	r3, r3
 8001888:	2b00      	cmp	r3, #0
 800188a:	d103      	bne.n	8001894 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xf4>

					symmetry_type_for_halfcycle = LENGTHEN;
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	2201      	movs	r2, #1
 8001890:	701a      	strb	r2, [r3, #0]
 8001892:	e011      	b.n	80018b8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x118>
				}
				else{

					symmetry_type_for_halfcycle = SHORTEN;
 8001894:	1d3b      	adds	r3, r7, #4
 8001896:	2200      	movs	r2, #0
 8001898:	701a      	strb	r2, [r3, #0]
 800189a:	e00d      	b.n	80018b8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x118>
				}
			}
			else{

				if(symmetry_status == CW){
 800189c:	1cbb      	adds	r3, r7, #2
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d103      	bne.n	80018ae <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x10e>

					symmetry_type_for_halfcycle = SHORTEN;
 80018a6:	1d3b      	adds	r3, r7, #4
 80018a8:	2200      	movs	r2, #0
 80018aa:	701a      	strb	r2, [r3, #0]
 80018ac:	e004      	b.n	80018b8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x118>
				}
				else{

					symmetry_type_for_halfcycle = LENGTHEN;
 80018ae:	1d3b      	adds	r3, r7, #4
 80018b0:	2201      	movs	r2, #1
 80018b2:	701a      	strb	r2, [r3, #0]
 80018b4:	e000      	b.n	80018b8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x118>
			if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == FIRST_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == SECOND_QUADRANT)){
 80018b6:	46c0      	nop			@ (mov r8, r8)
				}
			}
		}

		if(symmetry_status == CW){
 80018b8:	1cbb      	adds	r3, r7, #2
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d108      	bne.n	80018d4 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x134>

			pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - current_symmetry;
 80018c2:	4b74      	ldr	r3, [pc, #464]	@ (8001a94 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f4>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	227f      	movs	r2, #127	@ 0x7f
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	b2da      	uxtb	r2, r3
 80018ce:	1cfb      	adds	r3, r7, #3
 80018d0:	701a      	strb	r2, [r3, #0]
 80018d2:	e006      	b.n	80018e2 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x142>
		}
		else{ //CCW

			pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - (SYMMETRY_ADC_FULL_SCALE - current_symmetry);
 80018d4:	4b6f      	ldr	r3, [pc, #444]	@ (8001a94 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f4>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	3b80      	subs	r3, #128	@ 0x80
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	1cfb      	adds	r3, r7, #3
 80018e0:	701a      	strb	r2, [r3, #0]
		}

		//HAVE TO BE uin16_t FOR 1ST AND 3RD VARIABLES HERE BECAUSE A uint8_t IS LIMITED TO 255!
		uint16_t two_fifty_six_minus_TIM16_raw_start_value = 256 - TIM16_raw_start_value;
 80018e2:	4b70      	ldr	r3, [pc, #448]	@ (8001aa4 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x304>)
 80018e4:	881b      	ldrh	r3, [r3, #0]
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	200a      	movs	r0, #10
 80018ea:	183b      	adds	r3, r7, r0
 80018ec:	2180      	movs	r1, #128	@ 0x80
 80018ee:	0049      	lsls	r1, r1, #1
 80018f0:	1a8a      	subs	r2, r1, r2
 80018f2:	801a      	strh	r2, [r3, #0]

		uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC = two_fifty_six_minus_TIM16_raw_start_value * pot_rotation_corrected;
 80018f4:	1cfb      	adds	r3, r7, #3
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	0019      	movs	r1, r3
 80018fc:	2408      	movs	r4, #8
 80018fe:	193b      	adds	r3, r7, r4
 8001900:	183a      	adds	r2, r7, r0
 8001902:	8812      	ldrh	r2, [r2, #0]
 8001904:	434a      	muls	r2, r1
 8001906:	801a      	strh	r2, [r3, #0]

		uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits = (uint16_t)(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC >> SYMMETRY_ADC_NUM_BITS);
 8001908:	1dbb      	adds	r3, r7, #6
 800190a:	193a      	adds	r2, r7, r4
 800190c:	8812      	ldrh	r2, [r2, #0]
 800190e:	0a12      	lsrs	r2, r2, #8
 8001910:	801a      	strh	r2, [r3, #0]


		//HAVE TO BE uin16_t HERE BECAUSE A uint8_t IS LIMITED TO 255!
		uint16_t manipulated_period_shorten = two_fifty_six_minus_TIM16_raw_start_value - two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated shorten will always be less than 256
 8001912:	230e      	movs	r3, #14
 8001914:	18fb      	adds	r3, r7, r3
 8001916:	1839      	adds	r1, r7, r0
 8001918:	1dba      	adds	r2, r7, #6
 800191a:	8809      	ldrh	r1, [r1, #0]
 800191c:	8812      	ldrh	r2, [r2, #0]
 800191e:	1a8a      	subs	r2, r1, r2
 8001920:	801a      	strh	r2, [r3, #0]

		uint16_t manipulated_period_lengthen = two_fifty_six_minus_TIM16_raw_start_value + two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated lengthen can be greater than 256 up to 381
 8001922:	250c      	movs	r5, #12
 8001924:	197b      	adds	r3, r7, r5
 8001926:	1839      	adds	r1, r7, r0
 8001928:	1dba      	adds	r2, r7, #6
 800192a:	8809      	ldrh	r1, [r1, #0]
 800192c:	8812      	ldrh	r2, [r2, #0]
 800192e:	188a      	adds	r2, r1, r2
 8001930:	801a      	strh	r2, [r3, #0]


		if((manipulated_period_lengthen < 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0))){
 8001932:	197b      	adds	r3, r7, r5
 8001934:	881b      	ldrh	r3, [r3, #0]
 8001936:	2bff      	cmp	r3, #255	@ 0xff
 8001938:	d90f      	bls.n	800195a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1ba>
 800193a:	197b      	adds	r3, r7, r5
 800193c:	881a      	ldrh	r2, [r3, #0]
 800193e:	2380      	movs	r3, #128	@ 0x80
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	429a      	cmp	r2, r3
 8001944:	d000      	beq.n	8001948 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1a8>
 8001946:	e0b1      	b.n	8001aac <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x30c>
 8001948:	193b      	adds	r3, r7, r4
 800194a:	881b      	ldrh	r3, [r3, #0]
 800194c:	2108      	movs	r1, #8
 800194e:	0018      	movs	r0, r3
 8001950:	f000 faec 	bl	8001f2c <unsigned_bitwise_modulo>
 8001954:	1e03      	subs	r3, r0, #0
 8001956:	d000      	beq.n	800195a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1ba>
 8001958:	e0a8      	b.n	8001aac <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x30c>

			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 800195a:	2308      	movs	r3, #8
 800195c:	18fb      	adds	r3, r7, r3
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	2108      	movs	r1, #8
 8001962:	0018      	movs	r0, r3
 8001964:	f000 fae2 	bl	8001f2c <unsigned_bitwise_modulo>
 8001968:	0003      	movs	r3, r0
 800196a:	2b80      	cmp	r3, #128	@ 0x80
 800196c:	d114      	bne.n	8001998 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1f8>
				//remainder is 128, which means two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits ends in 0.5

				//manipulated_period_shorten should oscillate over the halfperiod between manipulated_period_shorten and manipulated_period_shorten - 1; //DONE
				//manipulated_period_lengthen should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1; //DONE

				if(symmetry_type_for_halfcycle == SHORTEN){
 800196e:	1d3b      	adds	r3, r7, #4
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b00      	cmp	r3, #0
 8001976:	d103      	bne.n	8001980 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1e0>

					TIM16_final_start_value_oscillation_mode = OSCILLATE_DOWNWARDS;
 8001978:	1d7b      	adds	r3, r7, #5
 800197a:	2202      	movs	r2, #2
 800197c:	701a      	strb	r2, [r3, #0]
 800197e:	e007      	b.n	8001990 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1f0>
				}
				else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001980:	1d3b      	adds	r3, r7, #4
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	b2db      	uxtb	r3, r3
 8001986:	2b01      	cmp	r3, #1
 8001988:	d102      	bne.n	8001990 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1f0>

					TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 800198a:	1d7b      	adds	r3, r7, #5
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
				}
				TIM16_prescaler_adjust = DO_NOTHING;
 8001990:	4b45      	ldr	r3, [pc, #276]	@ (8001aa8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x308>)
 8001992:	2200      	movs	r2, #0
 8001994:	701a      	strb	r2, [r3, #0]
			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 8001996:	e202      	b.n	8001d9e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5fe>
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0){
 8001998:	2308      	movs	r3, #8
 800199a:	18fb      	adds	r3, r7, r3
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	2108      	movs	r1, #8
 80019a0:	0018      	movs	r0, r3
 80019a2:	f000 fac3 	bl	8001f2c <unsigned_bitwise_modulo>
 80019a6:	1e03      	subs	r3, r0, #0
 80019a8:	d11e      	bne.n	80019e8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x248>

				//remainder is zero, which means both shortened and lengthened manipulated periods have no no remainder

				manipulated_period_shorten = manipulated_period_shorten; //do nothing //DONE
 80019aa:	220e      	movs	r2, #14
 80019ac:	18bb      	adds	r3, r7, r2
 80019ae:	18ba      	adds	r2, r7, r2
 80019b0:	8812      	ldrh	r2, [r2, #0]
 80019b2:	801a      	strh	r2, [r3, #0]
				manipulated_period_lengthen = manipulated_period_lengthen; //do nothing //DONE
 80019b4:	220c      	movs	r2, #12
 80019b6:	18bb      	adds	r3, r7, r2
 80019b8:	18ba      	adds	r2, r7, r2
 80019ba:	8812      	ldrh	r2, [r2, #0]
 80019bc:	801a      	strh	r2, [r3, #0]

				if(symmetry_type_for_halfcycle == SHORTEN){
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d103      	bne.n	80019d0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x230>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80019c8:	1d7b      	adds	r3, r7, #5
 80019ca:	2200      	movs	r2, #0
 80019cc:	701a      	strb	r2, [r3, #0]
 80019ce:	e007      	b.n	80019e0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x240>
				}
				else if(symmetry_type_for_halfcycle == LENGTHEN){
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d102      	bne.n	80019e0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x240>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80019da:	1d7b      	adds	r3, r7, #5
 80019dc:	2200      	movs	r2, #0
 80019de:	701a      	strb	r2, [r3, #0]
				}
				TIM16_prescaler_adjust = DO_NOTHING;
 80019e0:	4b31      	ldr	r3, [pc, #196]	@ (8001aa8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x308>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	701a      	strb	r2, [r3, #0]
			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 80019e6:	e1da      	b.n	8001d9e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5fe>
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 80019e8:	2308      	movs	r3, #8
 80019ea:	18fb      	adds	r3, r7, r3
 80019ec:	881b      	ldrh	r3, [r3, #0]
 80019ee:	2108      	movs	r1, #8
 80019f0:	0018      	movs	r0, r3
 80019f2:	f000 fa9b 	bl	8001f2c <unsigned_bitwise_modulo>
 80019f6:	0003      	movs	r3, r0
 80019f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80019fa:	d81e      	bhi.n	8001a3a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x29a>

				//remainder is less than 128, which means two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits ends in less than 0.5

				manipulated_period_shorten = manipulated_period_shorten; //do nothing //DONE
 80019fc:	220e      	movs	r2, #14
 80019fe:	18bb      	adds	r3, r7, r2
 8001a00:	18ba      	adds	r2, r7, r2
 8001a02:	8812      	ldrh	r2, [r2, #0]
 8001a04:	801a      	strh	r2, [r3, #0]
				manipulated_period_lengthen = manipulated_period_lengthen; //do nothing //DONE
 8001a06:	220c      	movs	r2, #12
 8001a08:	18bb      	adds	r3, r7, r2
 8001a0a:	18ba      	adds	r2, r7, r2
 8001a0c:	8812      	ldrh	r2, [r2, #0]
 8001a0e:	801a      	strh	r2, [r3, #0]

				if(symmetry_type_for_halfcycle == SHORTEN){
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d103      	bne.n	8001a22 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x282>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001a1a:	1d7b      	adds	r3, r7, #5
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	701a      	strb	r2, [r3, #0]
 8001a20:	e007      	b.n	8001a32 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x292>
				}
				else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001a22:	1d3b      	adds	r3, r7, #4
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d102      	bne.n	8001a32 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x292>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001a2c:	1d7b      	adds	r3, r7, #5
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]
				}
				TIM16_prescaler_adjust = DO_NOTHING;
 8001a32:	4b1d      	ldr	r3, [pc, #116]	@ (8001aa8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x308>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	701a      	strb	r2, [r3, #0]
			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 8001a38:	e1b1      	b.n	8001d9e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5fe>
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 8001a3a:	2308      	movs	r3, #8
 8001a3c:	18fb      	adds	r3, r7, r3
 8001a3e:	881b      	ldrh	r3, [r3, #0]
 8001a40:	2108      	movs	r1, #8
 8001a42:	0018      	movs	r0, r3
 8001a44:	f000 fa72 	bl	8001f2c <unsigned_bitwise_modulo>
 8001a48:	0003      	movs	r3, r0
 8001a4a:	2b80      	cmp	r3, #128	@ 0x80
 8001a4c:	d800      	bhi.n	8001a50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2b0>
 8001a4e:	e1a6      	b.n	8001d9e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5fe>

				//remainder is greater than 128, which means two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits ends in more than 0.5

				manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8001a50:	220e      	movs	r2, #14
 8001a52:	18bb      	adds	r3, r7, r2
 8001a54:	18ba      	adds	r2, r7, r2
 8001a56:	8812      	ldrh	r2, [r2, #0]
 8001a58:	3a01      	subs	r2, #1
 8001a5a:	801a      	strh	r2, [r3, #0]
				manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8001a5c:	220c      	movs	r2, #12
 8001a5e:	18bb      	adds	r3, r7, r2
 8001a60:	18ba      	adds	r2, r7, r2
 8001a62:	8812      	ldrh	r2, [r2, #0]
 8001a64:	3201      	adds	r2, #1
 8001a66:	801a      	strh	r2, [r3, #0]

				if(symmetry_type_for_halfcycle == SHORTEN){
 8001a68:	1d3b      	adds	r3, r7, #4
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d103      	bne.n	8001a7a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2da>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001a72:	1d7b      	adds	r3, r7, #5
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
 8001a78:	e007      	b.n	8001a8a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ea>
				}
				else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001a7a:	1d3b      	adds	r3, r7, #4
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d102      	bne.n	8001a8a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ea>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001a84:	1d7b      	adds	r3, r7, #5
 8001a86:	2200      	movs	r2, #0
 8001a88:	701a      	strb	r2, [r3, #0]
				}
				TIM16_prescaler_adjust = DO_NOTHING;
 8001a8a:	4b07      	ldr	r3, [pc, #28]	@ (8001aa8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x308>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	701a      	strb	r2, [r3, #0]
			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 8001a90:	e185      	b.n	8001d9e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5fe>
 8001a92:	46c0      	nop			@ (mov r8, r8)
 8001a94:	20000558 	.word	0x20000558
 8001a98:	20000550 	.word	0x20000550
 8001a9c:	2000055e 	.word	0x2000055e
 8001aa0:	2000055f 	.word	0x2000055f
 8001aa4:	20000564 	.word	0x20000564
 8001aa8:	20000562 	.word	0x20000562
			}
		}

		else if((manipulated_period_lengthen > 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 0))){
 8001aac:	210c      	movs	r1, #12
 8001aae:	187b      	adds	r3, r7, r1
 8001ab0:	881a      	ldrh	r2, [r3, #0]
 8001ab2:	2380      	movs	r3, #128	@ 0x80
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d810      	bhi.n	8001adc <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x33c>
 8001aba:	187b      	adds	r3, r7, r1
 8001abc:	881a      	ldrh	r2, [r3, #0]
 8001abe:	2380      	movs	r3, #128	@ 0x80
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d000      	beq.n	8001ac8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x328>
 8001ac6:	e16b      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
 8001ac8:	2308      	movs	r3, #8
 8001aca:	18fb      	adds	r3, r7, r3
 8001acc:	881b      	ldrh	r3, [r3, #0]
 8001ace:	2108      	movs	r1, #8
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f000 fa2b 	bl	8001f2c <unsigned_bitwise_modulo>
 8001ad6:	1e03      	subs	r3, r0, #0
 8001ad8:	d100      	bne.n	8001adc <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x33c>
 8001ada:	e161      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>

			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 8001adc:	2308      	movs	r3, #8
 8001ade:	18fb      	adds	r3, r7, r3
 8001ae0:	881b      	ldrh	r3, [r3, #0]
 8001ae2:	2108      	movs	r1, #8
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f000 fa21 	bl	8001f2c <unsigned_bitwise_modulo>
 8001aea:	0003      	movs	r3, r0
 8001aec:	2b80      	cmp	r3, #128	@ 0x80
 8001aee:	d151      	bne.n	8001b94 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3f4>

				manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8001af0:	220e      	movs	r2, #14
 8001af2:	18bb      	adds	r3, r7, r2
 8001af4:	18ba      	adds	r2, r7, r2
 8001af6:	8812      	ldrh	r2, [r2, #0]
 8001af8:	3a01      	subs	r2, #1
 8001afa:	801a      	strh	r2, [r3, #0]
				//NO NEED TO CHECK IF MANIPULATED_PERIOD_SHORTEN ENDS IN 0.5 AS IN THIS SPECIFIC CONDITION, WE HAVE ELIMINATED THAT POSSIBILITY
				manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8001afc:	210c      	movs	r1, #12
 8001afe:	187b      	adds	r3, r7, r1
 8001b00:	187a      	adds	r2, r7, r1
 8001b02:	8812      	ldrh	r2, [r2, #0]
 8001b04:	3201      	adds	r2, #1
 8001b06:	801a      	strh	r2, [r3, #0]

				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001b08:	000c      	movs	r4, r1
 8001b0a:	187b      	adds	r3, r7, r1
 8001b0c:	881b      	ldrh	r3, [r3, #0]
 8001b0e:	2101      	movs	r1, #1
 8001b10:	0018      	movs	r0, r3
 8001b12:	f000 fa0b 	bl	8001f2c <unsigned_bitwise_modulo>
 8001b16:	1e03      	subs	r3, r0, #0
 8001b18:	d11d      	bne.n	8001b56 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3b6>

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001b1a:	193b      	adds	r3, r7, r4
 8001b1c:	193a      	adds	r2, r7, r4
 8001b1e:	8812      	ldrh	r2, [r2, #0]
 8001b20:	0852      	lsrs	r2, r2, #1
 8001b22:	801a      	strh	r2, [r3, #0]
					//DO NOT OSCILLATE BETWEEN VALUES //DONE
					//prescaler during lengthened halfperiod should be set to half //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001b24:	1d3b      	adds	r3, r7, #4
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d106      	bne.n	8001b3c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x39c>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001b2e:	1d7b      	adds	r3, r7, #5
 8001b30:	2200      	movs	r2, #0
 8001b32:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001b34:	4bc6      	ldr	r3, [pc, #792]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	701a      	strb	r2, [r3, #0]
 8001b3a:	e131      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d000      	beq.n	8001b48 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3a8>
 8001b46:	e12b      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001b48:	1d7b      	adds	r3, r7, #5
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001b4e:	4bc0      	ldr	r3, [pc, #768]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]
 8001b54:	e124      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
				}
				else{

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001b56:	220c      	movs	r2, #12
 8001b58:	18bb      	adds	r3, r7, r2
 8001b5a:	18ba      	adds	r2, r7, r2
 8001b5c:	8812      	ldrh	r2, [r2, #0]
 8001b5e:	0852      	lsrs	r2, r2, #1
 8001b60:	801a      	strh	r2, [r3, #0]
					//prescaler during lengthened halfperiod should be set to half //DONE
					//manipulated period_lengthened should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1. //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001b62:	1d3b      	adds	r3, r7, #4
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d106      	bne.n	8001b7a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3da>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001b6c:	1d7b      	adds	r3, r7, #5
 8001b6e:	2200      	movs	r2, #0
 8001b70:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001b72:	4bb7      	ldr	r3, [pc, #732]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	701a      	strb	r2, [r3, #0]
 8001b78:	e112      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001b7a:	1d3b      	adds	r3, r7, #4
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d000      	beq.n	8001b86 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3e6>
 8001b84:	e10c      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 8001b86:	1d7b      	adds	r3, r7, #5
 8001b88:	2201      	movs	r2, #1
 8001b8a:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001b8c:	4bb0      	ldr	r3, [pc, #704]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	701a      	strb	r2, [r3, #0]
 8001b92:	e105      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
				}
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0){
 8001b94:	2308      	movs	r3, #8
 8001b96:	18fb      	adds	r3, r7, r3
 8001b98:	881b      	ldrh	r3, [r3, #0]
 8001b9a:	2108      	movs	r1, #8
 8001b9c:	0018      	movs	r0, r3
 8001b9e:	f000 f9c5 	bl	8001f2c <unsigned_bitwise_modulo>
 8001ba2:	1e03      	subs	r3, r0, #0
 8001ba4:	d14a      	bne.n	8001c3c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x49c>

				manipulated_period_shorten = manipulated_period_shorten; //do nothing// //DONE
 8001ba6:	220e      	movs	r2, #14
 8001ba8:	18bb      	adds	r3, r7, r2
 8001baa:	18ba      	adds	r2, r7, r2
 8001bac:	8812      	ldrh	r2, [r2, #0]
 8001bae:	801a      	strh	r2, [r3, #0]

				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001bb0:	240c      	movs	r4, #12
 8001bb2:	193b      	adds	r3, r7, r4
 8001bb4:	881b      	ldrh	r3, [r3, #0]
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	0018      	movs	r0, r3
 8001bba:	f000 f9b7 	bl	8001f2c <unsigned_bitwise_modulo>
 8001bbe:	1e03      	subs	r3, r0, #0
 8001bc0:	d11d      	bne.n	8001bfe <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x45e>

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001bc2:	193b      	adds	r3, r7, r4
 8001bc4:	193a      	adds	r2, r7, r4
 8001bc6:	8812      	ldrh	r2, [r2, #0]
 8001bc8:	0852      	lsrs	r2, r2, #1
 8001bca:	801a      	strh	r2, [r3, #0]
					//DO NOT OSCILLATE BETWEEN VALUES //DONE
					//prescaler during lengthened halfperiod should be set to half //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001bcc:	1d3b      	adds	r3, r7, #4
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d106      	bne.n	8001be4 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x444>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001bd6:	1d7b      	adds	r3, r7, #5
 8001bd8:	2200      	movs	r2, #0
 8001bda:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001bdc:	4b9c      	ldr	r3, [pc, #624]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	701a      	strb	r2, [r3, #0]
 8001be2:	e0dd      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d000      	beq.n	8001bf0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x450>
 8001bee:	e0d7      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001bf0:	1d7b      	adds	r3, r7, #5
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001bf6:	4b96      	ldr	r3, [pc, #600]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	701a      	strb	r2, [r3, #0]
 8001bfc:	e0d0      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
				}
				else{

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001bfe:	220c      	movs	r2, #12
 8001c00:	18bb      	adds	r3, r7, r2
 8001c02:	18ba      	adds	r2, r7, r2
 8001c04:	8812      	ldrh	r2, [r2, #0]
 8001c06:	0852      	lsrs	r2, r2, #1
 8001c08:	801a      	strh	r2, [r3, #0]
					//prescaler during lengthened halfperiod should be set to half //DONE
					//manipulated period_lengthened should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1. //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001c0a:	1d3b      	adds	r3, r7, #4
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d106      	bne.n	8001c22 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x482>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001c14:	1d7b      	adds	r3, r7, #5
 8001c16:	2200      	movs	r2, #0
 8001c18:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001c1a:	4b8d      	ldr	r3, [pc, #564]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	701a      	strb	r2, [r3, #0]
 8001c20:	e0be      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d000      	beq.n	8001c2e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x48e>
 8001c2c:	e0b8      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 8001c2e:	1d7b      	adds	r3, r7, #5
 8001c30:	2201      	movs	r2, #1
 8001c32:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001c34:	4b86      	ldr	r3, [pc, #536]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001c36:	2201      	movs	r2, #1
 8001c38:	701a      	strb	r2, [r3, #0]
 8001c3a:	e0b1      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
				}
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 8001c3c:	2308      	movs	r3, #8
 8001c3e:	18fb      	adds	r3, r7, r3
 8001c40:	881b      	ldrh	r3, [r3, #0]
 8001c42:	2108      	movs	r1, #8
 8001c44:	0018      	movs	r0, r3
 8001c46:	f000 f971 	bl	8001f2c <unsigned_bitwise_modulo>
 8001c4a:	0003      	movs	r3, r0
 8001c4c:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c4e:	d84d      	bhi.n	8001cec <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x54c>

				manipulated_period_shorten = manipulated_period_shorten; //do nothing// //DONE
 8001c50:	220e      	movs	r2, #14
 8001c52:	18bb      	adds	r3, r7, r2
 8001c54:	18ba      	adds	r2, r7, r2
 8001c56:	8812      	ldrh	r2, [r2, #0]
 8001c58:	801a      	strh	r2, [r3, #0]
				//NO NEED TO CHECK IF MANIPULATED_PERIOD_SHORTEN ENDS IN 0.5 AS IN THIS SPECIFIC CONDITION, WE HAVE ELIMINATED THAT POSSIBILITY
				manipulated_period_lengthen = manipulated_period_lengthen; //do nothing //DONE
 8001c5a:	240c      	movs	r4, #12
 8001c5c:	193b      	adds	r3, r7, r4
 8001c5e:	193a      	adds	r2, r7, r4
 8001c60:	8812      	ldrh	r2, [r2, #0]
 8001c62:	801a      	strh	r2, [r3, #0]

				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001c64:	193b      	adds	r3, r7, r4
 8001c66:	881b      	ldrh	r3, [r3, #0]
 8001c68:	2101      	movs	r1, #1
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	f000 f95e 	bl	8001f2c <unsigned_bitwise_modulo>
 8001c70:	1e03      	subs	r3, r0, #0
 8001c72:	d11d      	bne.n	8001cb0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x510>

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001c74:	193b      	adds	r3, r7, r4
 8001c76:	193a      	adds	r2, r7, r4
 8001c78:	8812      	ldrh	r2, [r2, #0]
 8001c7a:	0852      	lsrs	r2, r2, #1
 8001c7c:	801a      	strh	r2, [r3, #0]
					//DO NOT OSCILLATE BETWEEN VALUES //DONE
					//prescaler during lengthened halfperiod should be set to half //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001c7e:	1d3b      	adds	r3, r7, #4
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d106      	bne.n	8001c96 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x4f6>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001c88:	1d7b      	adds	r3, r7, #5
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001c8e:	4b70      	ldr	r3, [pc, #448]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	701a      	strb	r2, [r3, #0]
 8001c94:	e084      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d000      	beq.n	8001ca2 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x502>
 8001ca0:	e07e      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001ca2:	1d7b      	adds	r3, r7, #5
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001ca8:	4b69      	ldr	r3, [pc, #420]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]
 8001cae:	e077      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
				}
				else{

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001cb0:	220c      	movs	r2, #12
 8001cb2:	18bb      	adds	r3, r7, r2
 8001cb4:	18ba      	adds	r2, r7, r2
 8001cb6:	8812      	ldrh	r2, [r2, #0]
 8001cb8:	0852      	lsrs	r2, r2, #1
 8001cba:	801a      	strh	r2, [r3, #0]
					//prescaler during lengthened halfperiod should be set to half //DONE
					//manipulated period_lengthened should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1. //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001cbc:	1d3b      	adds	r3, r7, #4
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d106      	bne.n	8001cd4 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x534>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001cc6:	1d7b      	adds	r3, r7, #5
 8001cc8:	2200      	movs	r2, #0
 8001cca:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001ccc:	4b60      	ldr	r3, [pc, #384]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	701a      	strb	r2, [r3, #0]
 8001cd2:	e065      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001cd4:	1d3b      	adds	r3, r7, #4
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d160      	bne.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 8001cde:	1d7b      	adds	r3, r7, #5
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001ce4:	4b5a      	ldr	r3, [pc, #360]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	701a      	strb	r2, [r3, #0]
 8001cea:	e059      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
				}
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 8001cec:	2308      	movs	r3, #8
 8001cee:	18fb      	adds	r3, r7, r3
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	2108      	movs	r1, #8
 8001cf4:	0018      	movs	r0, r3
 8001cf6:	f000 f919 	bl	8001f2c <unsigned_bitwise_modulo>
 8001cfa:	0003      	movs	r3, r0
 8001cfc:	2b80      	cmp	r3, #128	@ 0x80
 8001cfe:	d94f      	bls.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>

				manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8001d00:	220e      	movs	r2, #14
 8001d02:	18bb      	adds	r3, r7, r2
 8001d04:	18ba      	adds	r2, r7, r2
 8001d06:	8812      	ldrh	r2, [r2, #0]
 8001d08:	3a01      	subs	r2, #1
 8001d0a:	801a      	strh	r2, [r3, #0]
				//NO NEED TO CHECK IF MANIPULATED_PERIOD_SHORTEN ENDS IN 0.5 AS IN THIS SPECIFIC CONDITION, WE HAVE ELIMINATED THAT POSSIBILITY
				manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8001d0c:	240c      	movs	r4, #12
 8001d0e:	193b      	adds	r3, r7, r4
 8001d10:	193a      	adds	r2, r7, r4
 8001d12:	8812      	ldrh	r2, [r2, #0]
 8001d14:	3201      	adds	r2, #1
 8001d16:	801a      	strh	r2, [r3, #0]

				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001d18:	193b      	adds	r3, r7, r4
 8001d1a:	881b      	ldrh	r3, [r3, #0]
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	0018      	movs	r0, r3
 8001d20:	f000 f904 	bl	8001f2c <unsigned_bitwise_modulo>
 8001d24:	1e03      	subs	r3, r0, #0
 8001d26:	d11c      	bne.n	8001d62 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5c2>

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001d28:	193b      	adds	r3, r7, r4
 8001d2a:	193a      	adds	r2, r7, r4
 8001d2c:	8812      	ldrh	r2, [r2, #0]
 8001d2e:	0852      	lsrs	r2, r2, #1
 8001d30:	801a      	strh	r2, [r3, #0]
					//DO NOT OSCILLATE BETWEEN VALUES //DONE
					//prescaler during lengthened halfperiod should be set to half //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001d32:	1d3b      	adds	r3, r7, #4
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d106      	bne.n	8001d4a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5aa>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001d3c:	1d7b      	adds	r3, r7, #5
 8001d3e:	2200      	movs	r2, #0
 8001d40:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001d42:	4b43      	ldr	r3, [pc, #268]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	701a      	strb	r2, [r3, #0]
 8001d48:	e02a      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001d4a:	1d3b      	adds	r3, r7, #4
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d125      	bne.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001d54:	1d7b      	adds	r3, r7, #5
 8001d56:	2200      	movs	r2, #0
 8001d58:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001d5a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	701a      	strb	r2, [r3, #0]
 8001d60:	e01e      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
				}
				else{

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001d62:	220c      	movs	r2, #12
 8001d64:	18bb      	adds	r3, r7, r2
 8001d66:	18ba      	adds	r2, r7, r2
 8001d68:	8812      	ldrh	r2, [r2, #0]
 8001d6a:	0852      	lsrs	r2, r2, #1
 8001d6c:	801a      	strh	r2, [r3, #0]
					//prescaler during lengthened halfperiod should be set to half //DONE
					//manipulated period_lengthened should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1. //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d106      	bne.n	8001d86 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5e6>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001d78:	1d7b      	adds	r3, r7, #5
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001d7e:	4b34      	ldr	r3, [pc, #208]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	701a      	strb	r2, [r3, #0]
 8001d84:	e00c      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001d86:	1d3b      	adds	r3, r7, #4
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d107      	bne.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 8001d90:	1d7b      	adds	r3, r7, #5
 8001d92:	2201      	movs	r2, #1
 8001d94:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001d96:	4b2e      	ldr	r3, [pc, #184]	@ (8001e50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b0>)
 8001d98:	2201      	movs	r2, #1
 8001d9a:	701a      	strb	r2, [r3, #0]
 8001d9c:	e000      	b.n	8001da0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>
			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 8001d9e:	46c0      	nop			@ (mov r8, r8)
		}

	//DETERMINE THE TIM16_FINAL_START_VALUE FROM MANIPULATED_PERIOD_LENGTHEN/SHORTEN CALCULATED
	//NOTE INVERSE RELATIONSHIP BETWEEN TIM16_FINAL_START_VALUE AND MANIPULATED_PERIOD_LENGTHEN/SHORTEN BECAUSE 256-TIM16_FINAL_START_VALUE = MANIPULATED_PERIOD_LENGTHEN/SHORTEN
	//ODD VALUES OF CURRENT_INDEX WILL FEATURE THE ADJUSTED(OSCILLATED) VALUE
	if(symmetry_type_for_halfcycle == SHORTEN){
 8001da0:	1d3b      	adds	r3, r7, #4
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d158      	bne.n	8001e5c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6bc>

		if(TIM16_final_start_value_oscillation_mode == DO_NOT_OSCILLATE){
 8001daa:	1d7b      	adds	r3, r7, #5
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d109      	bne.n	8001dc8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x628>

			TIM16_final_start_value = 256 - manipulated_period_shorten;
 8001db4:	230e      	movs	r3, #14
 8001db6:	18fb      	adds	r3, r7, r3
 8001db8:	881b      	ldrh	r3, [r3, #0]
 8001dba:	2280      	movs	r2, #128	@ 0x80
 8001dbc:	0052      	lsls	r2, r2, #1
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	4b24      	ldr	r3, [pc, #144]	@ (8001e54 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b4>)
 8001dc4:	801a      	strh	r2, [r3, #0]
 8001dc6:	e09f      	b.n	8001f08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x768>
		}
		else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_UPWARDS){
 8001dc8:	1d7b      	adds	r3, r7, #5
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d11b      	bne.n	8001e0a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x66a>

			if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001dd2:	4b21      	ldr	r3, [pc, #132]	@ (8001e58 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b8>)
 8001dd4:	881b      	ldrh	r3, [r3, #0]
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	2101      	movs	r1, #1
 8001dda:	0018      	movs	r0, r3
 8001ddc:	f000 f8a6 	bl	8001f2c <unsigned_bitwise_modulo>
 8001de0:	1e03      	subs	r3, r0, #0
 8001de2:	d109      	bne.n	8001df8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>

				TIM16_final_start_value = 256 - manipulated_period_shorten;
 8001de4:	230e      	movs	r3, #14
 8001de6:	18fb      	adds	r3, r7, r3
 8001de8:	881b      	ldrh	r3, [r3, #0]
 8001dea:	2280      	movs	r2, #128	@ 0x80
 8001dec:	0052      	lsls	r2, r2, #1
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	4b18      	ldr	r3, [pc, #96]	@ (8001e54 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b4>)
 8001df4:	801a      	strh	r2, [r3, #0]
 8001df6:	e087      	b.n	8001f08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x768>
			}
			else{ //if current index is odd

				TIM16_final_start_value = 256 - manipulated_period_shorten - 1;
 8001df8:	230e      	movs	r3, #14
 8001dfa:	18fb      	adds	r3, r7, r3
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	22ff      	movs	r2, #255	@ 0xff
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	4b13      	ldr	r3, [pc, #76]	@ (8001e54 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b4>)
 8001e06:	801a      	strh	r2, [r3, #0]
 8001e08:	e07e      	b.n	8001f08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x768>
			}
		}
		else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_DOWNWARDS){
 8001e0a:	1d7b      	adds	r3, r7, #5
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d000      	beq.n	8001e16 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x676>
 8001e14:	e078      	b.n	8001f08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x768>

			if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001e16:	4b10      	ldr	r3, [pc, #64]	@ (8001e58 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b8>)
 8001e18:	881b      	ldrh	r3, [r3, #0]
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	0018      	movs	r0, r3
 8001e20:	f000 f884 	bl	8001f2c <unsigned_bitwise_modulo>
 8001e24:	1e03      	subs	r3, r0, #0
 8001e26:	d109      	bne.n	8001e3c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x69c>

				TIM16_final_start_value = 256 - manipulated_period_shorten;
 8001e28:	230e      	movs	r3, #14
 8001e2a:	18fb      	adds	r3, r7, r3
 8001e2c:	881b      	ldrh	r3, [r3, #0]
 8001e2e:	2280      	movs	r2, #128	@ 0x80
 8001e30:	0052      	lsls	r2, r2, #1
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	b29a      	uxth	r2, r3
 8001e36:	4b07      	ldr	r3, [pc, #28]	@ (8001e54 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b4>)
 8001e38:	801a      	strh	r2, [r3, #0]
 8001e3a:	e065      	b.n	8001f08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x768>
			}
			else{ //if current index is odd

				TIM16_final_start_value = 256 - manipulated_period_shorten + 1;
 8001e3c:	230e      	movs	r3, #14
 8001e3e:	18fb      	adds	r3, r7, r3
 8001e40:	881b      	ldrh	r3, [r3, #0]
 8001e42:	2202      	movs	r2, #2
 8001e44:	32ff      	adds	r2, #255	@ 0xff
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	4b02      	ldr	r3, [pc, #8]	@ (8001e54 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6b4>)
 8001e4c:	801a      	strh	r2, [r3, #0]
 8001e4e:	e05b      	b.n	8001f08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x768>
 8001e50:	20000562 	.word	0x20000562
 8001e54:	20000560 	.word	0x20000560
 8001e58:	2000055c 	.word	0x2000055c
			}
		}
	}
	else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001e5c:	1d3b      	adds	r3, r7, #4
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d150      	bne.n	8001f08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x768>

		if(TIM16_final_start_value_oscillation_mode == DO_NOT_OSCILLATE){
 8001e66:	1d7b      	adds	r3, r7, #5
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d109      	bne.n	8001e84 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6e4>

			TIM16_final_start_value = 256 - manipulated_period_lengthen;
 8001e70:	230c      	movs	r3, #12
 8001e72:	18fb      	adds	r3, r7, r3
 8001e74:	881b      	ldrh	r3, [r3, #0]
 8001e76:	2280      	movs	r2, #128	@ 0x80
 8001e78:	0052      	lsls	r2, r2, #1
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	4b28      	ldr	r3, [pc, #160]	@ (8001f20 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x780>)
 8001e80:	801a      	strh	r2, [r3, #0]
 8001e82:	e041      	b.n	8001f08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x768>
		}
		else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_UPWARDS){
 8001e84:	1d7b      	adds	r3, r7, #5
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d11b      	bne.n	8001ec6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x726>

			if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001e8e:	4b25      	ldr	r3, [pc, #148]	@ (8001f24 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x784>)
 8001e90:	881b      	ldrh	r3, [r3, #0]
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	2101      	movs	r1, #1
 8001e96:	0018      	movs	r0, r3
 8001e98:	f000 f848 	bl	8001f2c <unsigned_bitwise_modulo>
 8001e9c:	1e03      	subs	r3, r0, #0
 8001e9e:	d109      	bne.n	8001eb4 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x714>

				TIM16_final_start_value = 256 - manipulated_period_lengthen;
 8001ea0:	230c      	movs	r3, #12
 8001ea2:	18fb      	adds	r3, r7, r3
 8001ea4:	881b      	ldrh	r3, [r3, #0]
 8001ea6:	2280      	movs	r2, #128	@ 0x80
 8001ea8:	0052      	lsls	r2, r2, #1
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	4b1c      	ldr	r3, [pc, #112]	@ (8001f20 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x780>)
 8001eb0:	801a      	strh	r2, [r3, #0]
 8001eb2:	e029      	b.n	8001f08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x768>
			}
			else{ //if current index is odd

				TIM16_final_start_value = 256 - manipulated_period_lengthen - 1;
 8001eb4:	230c      	movs	r3, #12
 8001eb6:	18fb      	adds	r3, r7, r3
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	22ff      	movs	r2, #255	@ 0xff
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	4b17      	ldr	r3, [pc, #92]	@ (8001f20 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x780>)
 8001ec2:	801a      	strh	r2, [r3, #0]
 8001ec4:	e020      	b.n	8001f08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x768>
			}
		}
		else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_DOWNWARDS){
 8001ec6:	1d7b      	adds	r3, r7, #5
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d11b      	bne.n	8001f08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x768>

			if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001ed0:	4b14      	ldr	r3, [pc, #80]	@ (8001f24 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x784>)
 8001ed2:	881b      	ldrh	r3, [r3, #0]
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	0018      	movs	r0, r3
 8001eda:	f000 f827 	bl	8001f2c <unsigned_bitwise_modulo>
 8001ede:	1e03      	subs	r3, r0, #0
 8001ee0:	d109      	bne.n	8001ef6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x756>

				TIM16_final_start_value = 256 - manipulated_period_lengthen;
 8001ee2:	230c      	movs	r3, #12
 8001ee4:	18fb      	adds	r3, r7, r3
 8001ee6:	881b      	ldrh	r3, [r3, #0]
 8001ee8:	2280      	movs	r2, #128	@ 0x80
 8001eea:	0052      	lsls	r2, r2, #1
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f20 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x780>)
 8001ef2:	801a      	strh	r2, [r3, #0]
 8001ef4:	e008      	b.n	8001f08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x768>
			}
			else{ //if current index is odd

				TIM16_final_start_value = 256 - manipulated_period_lengthen + 1;
 8001ef6:	230c      	movs	r3, #12
 8001ef8:	18fb      	adds	r3, r7, r3
 8001efa:	881b      	ldrh	r3, [r3, #0]
 8001efc:	2202      	movs	r2, #2
 8001efe:	32ff      	adds	r2, #255	@ 0xff
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x780>)
 8001f06:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	Adjust_TIM16_Prescaler(TIM16_prescaler_adjust);
 8001f08:	4b07      	ldr	r3, [pc, #28]	@ (8001f28 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x788>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	0018      	movs	r0, r3
 8001f10:	f7ff fc22 	bl	8001758 <Adjust_TIM16_Prescaler>
        TIM16_final_start_value = TIM16_raw_start_value;
        TIM16_prescaler_adjust = DO_NOTHING;
        Adjust_TIM16_Prescaler(TIM16_prescaler_adjust);
    #endif

    return 1;
 8001f14:	2301      	movs	r3, #1
}
 8001f16:	0018      	movs	r0, r3
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	b004      	add	sp, #16
 8001f1c:	bdb0      	pop	{r4, r5, r7, pc}
 8001f1e:	46c0      	nop			@ (mov r8, r8)
 8001f20:	20000560 	.word	0x20000560
 8001f24:	2000055c 	.word	0x2000055c
 8001f28:	20000562 	.word	0x20000562

08001f2c <unsigned_bitwise_modulo>:

uint32_t unsigned_bitwise_modulo(uint32_t dividend, uint8_t base_2_exponent){
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	000a      	movs	r2, r1
 8001f36:	1cfb      	adds	r3, r7, #3
 8001f38:	701a      	strb	r2, [r3, #0]

    return dividend & ((1 << base_2_exponent) - 1);
 8001f3a:	1cfb      	adds	r3, r7, #3
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	409a      	lsls	r2, r3
 8001f42:	0013      	movs	r3, r2
 8001f44:	3b01      	subs	r3, #1
 8001f46:	001a      	movs	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	4013      	ands	r3, r2
}
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	b002      	add	sp, #8
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f58:	46c0      	nop			@ (mov r8, r8)
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
	...

08001f60 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f60:	480d      	ldr	r0, [pc, #52]	@ (8001f98 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f62:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f64:	f7ff fff6 	bl	8001f54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f68:	480c      	ldr	r0, [pc, #48]	@ (8001f9c <LoopForever+0x6>)
  ldr r1, =_edata
 8001f6a:	490d      	ldr	r1, [pc, #52]	@ (8001fa0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa4 <LoopForever+0xe>)
  movs r3, #0
 8001f6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f70:	e002      	b.n	8001f78 <LoopCopyDataInit>

08001f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f76:	3304      	adds	r3, #4

08001f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f7c:	d3f9      	bcc.n	8001f72 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f80:	4c0a      	ldr	r4, [pc, #40]	@ (8001fac <LoopForever+0x16>)
  movs r3, #0
 8001f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f84:	e001      	b.n	8001f8a <LoopFillZerobss>

08001f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f88:	3204      	adds	r2, #4

08001f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f8c:	d3fb      	bcc.n	8001f86 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001f8e:	f005 f831 	bl	8006ff4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001f92:	f7ff f8eb 	bl	800116c <main>

08001f96 <LoopForever>:

LoopForever:
  b LoopForever
 8001f96:	e7fe      	b.n	8001f96 <LoopForever>
  ldr   r0, =_estack
 8001f98:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001fa4:	08007a68 	.word	0x08007a68
  ldr r2, =_sbss
 8001fa8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001fac:	20000580 	.word	0x20000580

08001fb0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fb0:	e7fe      	b.n	8001fb0 <ADC1_IRQHandler>
	...

08001fb4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fba:	1dfb      	adds	r3, r7, #7
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff0 <HAL_Init+0x3c>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff0 <HAL_Init+0x3c>)
 8001fc6:	2180      	movs	r1, #128	@ 0x80
 8001fc8:	0049      	lsls	r1, r1, #1
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f000 f810 	bl	8001ff4 <HAL_InitTick>
 8001fd4:	1e03      	subs	r3, r0, #0
 8001fd6:	d003      	beq.n	8001fe0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001fd8:	1dfb      	adds	r3, r7, #7
 8001fda:	2201      	movs	r2, #1
 8001fdc:	701a      	strb	r2, [r3, #0]
 8001fde:	e001      	b.n	8001fe4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001fe0:	f7ff f92c 	bl	800123c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fe4:	1dfb      	adds	r3, r7, #7
 8001fe6:	781b      	ldrb	r3, [r3, #0]
}
 8001fe8:	0018      	movs	r0, r3
 8001fea:	46bd      	mov	sp, r7
 8001fec:	b002      	add	sp, #8
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40022000 	.word	0x40022000

08001ff4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ff4:	b590      	push	{r4, r7, lr}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ffc:	230f      	movs	r3, #15
 8001ffe:	18fb      	adds	r3, r7, r3
 8002000:	2200      	movs	r2, #0
 8002002:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002004:	4b1d      	ldr	r3, [pc, #116]	@ (800207c <HAL_InitTick+0x88>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d02b      	beq.n	8002064 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800200c:	4b1c      	ldr	r3, [pc, #112]	@ (8002080 <HAL_InitTick+0x8c>)
 800200e:	681c      	ldr	r4, [r3, #0]
 8002010:	4b1a      	ldr	r3, [pc, #104]	@ (800207c <HAL_InitTick+0x88>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	0019      	movs	r1, r3
 8002016:	23fa      	movs	r3, #250	@ 0xfa
 8002018:	0098      	lsls	r0, r3, #2
 800201a:	f7fe f873 	bl	8000104 <__udivsi3>
 800201e:	0003      	movs	r3, r0
 8002020:	0019      	movs	r1, r3
 8002022:	0020      	movs	r0, r4
 8002024:	f7fe f86e 	bl	8000104 <__udivsi3>
 8002028:	0003      	movs	r3, r0
 800202a:	0018      	movs	r0, r3
 800202c:	f001 f9af 	bl	800338e <HAL_SYSTICK_Config>
 8002030:	1e03      	subs	r3, r0, #0
 8002032:	d112      	bne.n	800205a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b03      	cmp	r3, #3
 8002038:	d80a      	bhi.n	8002050 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800203a:	6879      	ldr	r1, [r7, #4]
 800203c:	2301      	movs	r3, #1
 800203e:	425b      	negs	r3, r3
 8002040:	2200      	movs	r2, #0
 8002042:	0018      	movs	r0, r3
 8002044:	f001 f97e 	bl	8003344 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002048:	4b0e      	ldr	r3, [pc, #56]	@ (8002084 <HAL_InitTick+0x90>)
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	e00d      	b.n	800206c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002050:	230f      	movs	r3, #15
 8002052:	18fb      	adds	r3, r7, r3
 8002054:	2201      	movs	r2, #1
 8002056:	701a      	strb	r2, [r3, #0]
 8002058:	e008      	b.n	800206c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800205a:	230f      	movs	r3, #15
 800205c:	18fb      	adds	r3, r7, r3
 800205e:	2201      	movs	r2, #1
 8002060:	701a      	strb	r2, [r3, #0]
 8002062:	e003      	b.n	800206c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002064:	230f      	movs	r3, #15
 8002066:	18fb      	adds	r3, r7, r3
 8002068:	2201      	movs	r2, #1
 800206a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800206c:	230f      	movs	r3, #15
 800206e:	18fb      	adds	r3, r7, r3
 8002070:	781b      	ldrb	r3, [r3, #0]
}
 8002072:	0018      	movs	r0, r3
 8002074:	46bd      	mov	sp, r7
 8002076:	b005      	add	sp, #20
 8002078:	bd90      	pop	{r4, r7, pc}
 800207a:	46c0      	nop			@ (mov r8, r8)
 800207c:	2000000c 	.word	0x2000000c
 8002080:	20000004 	.word	0x20000004
 8002084:	20000008 	.word	0x20000008

08002088 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800208c:	4b05      	ldr	r3, [pc, #20]	@ (80020a4 <HAL_IncTick+0x1c>)
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	001a      	movs	r2, r3
 8002092:	4b05      	ldr	r3, [pc, #20]	@ (80020a8 <HAL_IncTick+0x20>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	18d2      	adds	r2, r2, r3
 8002098:	4b03      	ldr	r3, [pc, #12]	@ (80020a8 <HAL_IncTick+0x20>)
 800209a:	601a      	str	r2, [r3, #0]
}
 800209c:	46c0      	nop			@ (mov r8, r8)
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	46c0      	nop			@ (mov r8, r8)
 80020a4:	2000000c 	.word	0x2000000c
 80020a8:	2000057c 	.word	0x2000057c

080020ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  return uwTick;
 80020b0:	4b02      	ldr	r3, [pc, #8]	@ (80020bc <HAL_GetTick+0x10>)
 80020b2:	681b      	ldr	r3, [r3, #0]
}
 80020b4:	0018      	movs	r0, r3
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	46c0      	nop			@ (mov r8, r8)
 80020bc:	2000057c 	.word	0x2000057c

080020c0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a05      	ldr	r2, [pc, #20]	@ (80020e4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80020d0:	401a      	ands	r2, r3
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	431a      	orrs	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	601a      	str	r2, [r3, #0]
}
 80020da:	46c0      	nop			@ (mov r8, r8)
 80020dc:	46bd      	mov	sp, r7
 80020de:	b002      	add	sp, #8
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	46c0      	nop			@ (mov r8, r8)
 80020e4:	fe3fffff 	.word	0xfe3fffff

080020e8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	23e0      	movs	r3, #224	@ 0xe0
 80020f6:	045b      	lsls	r3, r3, #17
 80020f8:	4013      	ands	r3, r2
}
 80020fa:	0018      	movs	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	b002      	add	sp, #8
 8002100:	bd80      	pop	{r7, pc}

08002102 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	b084      	sub	sp, #16
 8002106:	af00      	add	r7, sp, #0
 8002108:	60f8      	str	r0, [r7, #12]
 800210a:	60b9      	str	r1, [r7, #8]
 800210c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	695b      	ldr	r3, [r3, #20]
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	2104      	movs	r1, #4
 8002116:	400a      	ands	r2, r1
 8002118:	2107      	movs	r1, #7
 800211a:	4091      	lsls	r1, r2
 800211c:	000a      	movs	r2, r1
 800211e:	43d2      	mvns	r2, r2
 8002120:	401a      	ands	r2, r3
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	2104      	movs	r1, #4
 8002126:	400b      	ands	r3, r1
 8002128:	6879      	ldr	r1, [r7, #4]
 800212a:	4099      	lsls	r1, r3
 800212c:	000b      	movs	r3, r1
 800212e:	431a      	orrs	r2, r3
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002134:	46c0      	nop			@ (mov r8, r8)
 8002136:	46bd      	mov	sp, r7
 8002138:	b004      	add	sp, #16
 800213a:	bd80      	pop	{r7, pc}

0800213c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	695b      	ldr	r3, [r3, #20]
 800214a:	683a      	ldr	r2, [r7, #0]
 800214c:	2104      	movs	r1, #4
 800214e:	400a      	ands	r2, r1
 8002150:	2107      	movs	r1, #7
 8002152:	4091      	lsls	r1, r2
 8002154:	000a      	movs	r2, r1
 8002156:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	2104      	movs	r1, #4
 800215c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800215e:	40da      	lsrs	r2, r3
 8002160:	0013      	movs	r3, r2
}
 8002162:	0018      	movs	r0, r3
 8002164:	46bd      	mov	sp, r7
 8002166:	b002      	add	sp, #8
 8002168:	bd80      	pop	{r7, pc}

0800216a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b082      	sub	sp, #8
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	68da      	ldr	r2, [r3, #12]
 8002176:	23c0      	movs	r3, #192	@ 0xc0
 8002178:	011b      	lsls	r3, r3, #4
 800217a:	4013      	ands	r3, r2
 800217c:	d101      	bne.n	8002182 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800217e:	2301      	movs	r3, #1
 8002180:	e000      	b.n	8002184 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002182:	2300      	movs	r3, #0
}
 8002184:	0018      	movs	r0, r3
 8002186:	46bd      	mov	sp, r7
 8002188:	b002      	add	sp, #8
 800218a:	bd80      	pop	{r7, pc}

0800218c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800219c:	68ba      	ldr	r2, [r7, #8]
 800219e:	211f      	movs	r1, #31
 80021a0:	400a      	ands	r2, r1
 80021a2:	210f      	movs	r1, #15
 80021a4:	4091      	lsls	r1, r2
 80021a6:	000a      	movs	r2, r1
 80021a8:	43d2      	mvns	r2, r2
 80021aa:	401a      	ands	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	0e9b      	lsrs	r3, r3, #26
 80021b0:	210f      	movs	r1, #15
 80021b2:	4019      	ands	r1, r3
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	201f      	movs	r0, #31
 80021b8:	4003      	ands	r3, r0
 80021ba:	4099      	lsls	r1, r3
 80021bc:	000b      	movs	r3, r1
 80021be:	431a      	orrs	r2, r3
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021c4:	46c0      	nop			@ (mov r8, r8)
 80021c6:	46bd      	mov	sp, r7
 80021c8:	b004      	add	sp, #16
 80021ca:	bd80      	pop	{r7, pc}

080021cc <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	035b      	lsls	r3, r3, #13
 80021de:	0b5b      	lsrs	r3, r3, #13
 80021e0:	431a      	orrs	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80021e6:	46c0      	nop			@ (mov r8, r8)
 80021e8:	46bd      	mov	sp, r7
 80021ea:	b002      	add	sp, #8
 80021ec:	bd80      	pop	{r7, pc}

080021ee <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b082      	sub	sp, #8
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
 80021f6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fc:	683a      	ldr	r2, [r7, #0]
 80021fe:	0352      	lsls	r2, r2, #13
 8002200:	0b52      	lsrs	r2, r2, #13
 8002202:	43d2      	mvns	r2, r2
 8002204:	401a      	ands	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800220a:	46c0      	nop			@ (mov r8, r8)
 800220c:	46bd      	mov	sp, r7
 800220e:	b002      	add	sp, #8
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	68ba      	ldr	r2, [r7, #8]
 8002226:	0212      	lsls	r2, r2, #8
 8002228:	43d2      	mvns	r2, r2
 800222a:	401a      	ands	r2, r3
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	021b      	lsls	r3, r3, #8
 8002230:	6879      	ldr	r1, [r7, #4]
 8002232:	400b      	ands	r3, r1
 8002234:	4904      	ldr	r1, [pc, #16]	@ (8002248 <LL_ADC_SetChannelSamplingTime+0x34>)
 8002236:	400b      	ands	r3, r1
 8002238:	431a      	orrs	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800223e:	46c0      	nop			@ (mov r8, r8)
 8002240:	46bd      	mov	sp, r7
 8002242:	b004      	add	sp, #16
 8002244:	bd80      	pop	{r7, pc}
 8002246:	46c0      	nop			@ (mov r8, r8)
 8002248:	07ffff00 	.word	0x07ffff00

0800224c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	4a05      	ldr	r2, [pc, #20]	@ (8002270 <LL_ADC_EnableInternalRegulator+0x24>)
 800225a:	4013      	ands	r3, r2
 800225c:	2280      	movs	r2, #128	@ 0x80
 800225e:	0552      	lsls	r2, r2, #21
 8002260:	431a      	orrs	r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002266:	46c0      	nop			@ (mov r8, r8)
 8002268:	46bd      	mov	sp, r7
 800226a:	b002      	add	sp, #8
 800226c:	bd80      	pop	{r7, pc}
 800226e:	46c0      	nop			@ (mov r8, r8)
 8002270:	6fffffe8 	.word	0x6fffffe8

08002274 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689a      	ldr	r2, [r3, #8]
 8002280:	2380      	movs	r3, #128	@ 0x80
 8002282:	055b      	lsls	r3, r3, #21
 8002284:	401a      	ands	r2, r3
 8002286:	2380      	movs	r3, #128	@ 0x80
 8002288:	055b      	lsls	r3, r3, #21
 800228a:	429a      	cmp	r2, r3
 800228c:	d101      	bne.n	8002292 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800228e:	2301      	movs	r3, #1
 8002290:	e000      	b.n	8002294 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002292:	2300      	movs	r3, #0
}
 8002294:	0018      	movs	r0, r3
 8002296:	46bd      	mov	sp, r7
 8002298:	b002      	add	sp, #8
 800229a:	bd80      	pop	{r7, pc}

0800229c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	4a04      	ldr	r2, [pc, #16]	@ (80022bc <LL_ADC_Enable+0x20>)
 80022aa:	4013      	ands	r3, r2
 80022ac:	2201      	movs	r2, #1
 80022ae:	431a      	orrs	r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80022b4:	46c0      	nop			@ (mov r8, r8)
 80022b6:	46bd      	mov	sp, r7
 80022b8:	b002      	add	sp, #8
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	7fffffe8 	.word	0x7fffffe8

080022c0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	4a04      	ldr	r2, [pc, #16]	@ (80022e0 <LL_ADC_Disable+0x20>)
 80022ce:	4013      	ands	r3, r2
 80022d0:	2202      	movs	r2, #2
 80022d2:	431a      	orrs	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80022d8:	46c0      	nop			@ (mov r8, r8)
 80022da:	46bd      	mov	sp, r7
 80022dc:	b002      	add	sp, #8
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	7fffffe8 	.word	0x7fffffe8

080022e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	2201      	movs	r2, #1
 80022f2:	4013      	ands	r3, r2
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d101      	bne.n	80022fc <LL_ADC_IsEnabled+0x18>
 80022f8:	2301      	movs	r3, #1
 80022fa:	e000      	b.n	80022fe <LL_ADC_IsEnabled+0x1a>
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	0018      	movs	r0, r3
 8002300:	46bd      	mov	sp, r7
 8002302:	b002      	add	sp, #8
 8002304:	bd80      	pop	{r7, pc}

08002306 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b082      	sub	sp, #8
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	2202      	movs	r2, #2
 8002314:	4013      	ands	r3, r2
 8002316:	2b02      	cmp	r3, #2
 8002318:	d101      	bne.n	800231e <LL_ADC_IsDisableOngoing+0x18>
 800231a:	2301      	movs	r3, #1
 800231c:	e000      	b.n	8002320 <LL_ADC_IsDisableOngoing+0x1a>
 800231e:	2300      	movs	r3, #0
}
 8002320:	0018      	movs	r0, r3
 8002322:	46bd      	mov	sp, r7
 8002324:	b002      	add	sp, #8
 8002326:	bd80      	pop	{r7, pc}

08002328 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	4a04      	ldr	r2, [pc, #16]	@ (8002348 <LL_ADC_REG_StartConversion+0x20>)
 8002336:	4013      	ands	r3, r2
 8002338:	2204      	movs	r2, #4
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002340:	46c0      	nop			@ (mov r8, r8)
 8002342:	46bd      	mov	sp, r7
 8002344:	b002      	add	sp, #8
 8002346:	bd80      	pop	{r7, pc}
 8002348:	7fffffe8 	.word	0x7fffffe8

0800234c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	4a04      	ldr	r2, [pc, #16]	@ (800236c <LL_ADC_REG_StopConversion+0x20>)
 800235a:	4013      	ands	r3, r2
 800235c:	2210      	movs	r2, #16
 800235e:	431a      	orrs	r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002364:	46c0      	nop			@ (mov r8, r8)
 8002366:	46bd      	mov	sp, r7
 8002368:	b002      	add	sp, #8
 800236a:	bd80      	pop	{r7, pc}
 800236c:	7fffffe8 	.word	0x7fffffe8

08002370 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	2204      	movs	r2, #4
 800237e:	4013      	ands	r3, r2
 8002380:	2b04      	cmp	r3, #4
 8002382:	d101      	bne.n	8002388 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002384:	2301      	movs	r3, #1
 8002386:	e000      	b.n	800238a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002388:	2300      	movs	r3, #0
}
 800238a:	0018      	movs	r0, r3
 800238c:	46bd      	mov	sp, r7
 800238e:	b002      	add	sp, #8
 8002390:	bd80      	pop	{r7, pc}
	...

08002394 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b088      	sub	sp, #32
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800239c:	231f      	movs	r3, #31
 800239e:	18fb      	adds	r3, r7, r3
 80023a0:	2200      	movs	r2, #0
 80023a2:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80023ac:	2300      	movs	r3, #0
 80023ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d101      	bne.n	80023ba <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e19f      	b.n	80026fa <HAL_ADC_Init+0x366>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d12a      	bne.n	8002418 <HAL_ADC_Init+0x84>
  {
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    /* Init the ADC Callback settings */
    hadc->ConvCpltCallback              = HAL_ADC_ConvCpltCallback;                 /* Legacy weak callback */
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4acf      	ldr	r2, [pc, #828]	@ (8002704 <HAL_ADC_Init+0x370>)
 80023c6:	665a      	str	r2, [r3, #100]	@ 0x64
    hadc->ConvHalfCpltCallback          = HAL_ADC_ConvHalfCpltCallback;             /* Legacy weak callback */
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4acf      	ldr	r2, [pc, #828]	@ (8002708 <HAL_ADC_Init+0x374>)
 80023cc:	669a      	str	r2, [r3, #104]	@ 0x68
    hadc->LevelOutOfWindowCallback      = HAL_ADC_LevelOutOfWindowCallback;         /* Legacy weak callback */
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4ace      	ldr	r2, [pc, #824]	@ (800270c <HAL_ADC_Init+0x378>)
 80023d2:	66da      	str	r2, [r3, #108]	@ 0x6c
    hadc->ErrorCallback                 = HAL_ADC_ErrorCallback;                    /* Legacy weak callback */
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4ace      	ldr	r2, [pc, #824]	@ (8002710 <HAL_ADC_Init+0x37c>)
 80023d8:	671a      	str	r2, [r3, #112]	@ 0x70
    hadc->LevelOutOfWindow2Callback     = HAL_ADCEx_LevelOutOfWindow2Callback;      /* Legacy weak callback */
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4acd      	ldr	r2, [pc, #820]	@ (8002714 <HAL_ADC_Init+0x380>)
 80023de:	675a      	str	r2, [r3, #116]	@ 0x74
    hadc->LevelOutOfWindow3Callback     = HAL_ADCEx_LevelOutOfWindow3Callback;      /* Legacy weak callback */
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4acd      	ldr	r2, [pc, #820]	@ (8002718 <HAL_ADC_Init+0x384>)
 80023e4:	679a      	str	r2, [r3, #120]	@ 0x78
    hadc->EndOfSamplingCallback         = HAL_ADCEx_EndOfSamplingCallback;          /* Legacy weak callback */
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4acc      	ldr	r2, [pc, #816]	@ (800271c <HAL_ADC_Init+0x388>)
 80023ea:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (hadc->MspInitCallback == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2280      	movs	r2, #128	@ 0x80
 80023f0:	589b      	ldr	r3, [r3, r2]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d103      	bne.n	80023fe <HAL_ADC_Init+0x6a>
    {
      hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit  */
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2180      	movs	r1, #128	@ 0x80
 80023fa:	4ac9      	ldr	r2, [pc, #804]	@ (8002720 <HAL_ADC_Init+0x38c>)
 80023fc:	505a      	str	r2, [r3, r1]
    }

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2280      	movs	r2, #128	@ 0x80
 8002402:	589b      	ldr	r3, [r3, r2]
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	0010      	movs	r0, r2
 8002408:	4798      	blx	r3
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2254      	movs	r2, #84	@ 0x54
 8002414:	2100      	movs	r1, #0
 8002416:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	0018      	movs	r0, r3
 800241e:	f7ff ff29 	bl	8002274 <LL_ADC_IsInternalRegulatorEnabled>
 8002422:	1e03      	subs	r3, r0, #0
 8002424:	d115      	bne.n	8002452 <HAL_ADC_Init+0xbe>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	0018      	movs	r0, r3
 800242c:	f7ff ff0e 	bl	800224c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002430:	4bbc      	ldr	r3, [pc, #752]	@ (8002724 <HAL_ADC_Init+0x390>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	49bc      	ldr	r1, [pc, #752]	@ (8002728 <HAL_ADC_Init+0x394>)
 8002436:	0018      	movs	r0, r3
 8002438:	f7fd fe64 	bl	8000104 <__udivsi3>
 800243c:	0003      	movs	r3, r0
 800243e:	3301      	adds	r3, #1
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002444:	e002      	b.n	800244c <HAL_ADC_Init+0xb8>
    {
      wait_loop_index--;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	3b01      	subs	r3, #1
 800244a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1f9      	bne.n	8002446 <HAL_ADC_Init+0xb2>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	0018      	movs	r0, r3
 8002458:	f7ff ff0c 	bl	8002274 <LL_ADC_IsInternalRegulatorEnabled>
 800245c:	1e03      	subs	r3, r0, #0
 800245e:	d10f      	bne.n	8002480 <HAL_ADC_Init+0xec>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002464:	2210      	movs	r2, #16
 8002466:	431a      	orrs	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002470:	2201      	movs	r2, #1
 8002472:	431a      	orrs	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002478:	231f      	movs	r3, #31
 800247a:	18fb      	adds	r3, r7, r3
 800247c:	2201      	movs	r2, #1
 800247e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	0018      	movs	r0, r3
 8002486:	f7ff ff73 	bl	8002370 <LL_ADC_REG_IsConversionOngoing>
 800248a:	0003      	movs	r3, r0
 800248c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002492:	2210      	movs	r2, #16
 8002494:	4013      	ands	r3, r2
 8002496:	d000      	beq.n	800249a <HAL_ADC_Init+0x106>
 8002498:	e122      	b.n	80026e0 <HAL_ADC_Init+0x34c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d000      	beq.n	80024a2 <HAL_ADC_Init+0x10e>
 80024a0:	e11e      	b.n	80026e0 <HAL_ADC_Init+0x34c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024a6:	4aa1      	ldr	r2, [pc, #644]	@ (800272c <HAL_ADC_Init+0x398>)
 80024a8:	4013      	ands	r3, r2
 80024aa:	2202      	movs	r2, #2
 80024ac:	431a      	orrs	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	0018      	movs	r0, r3
 80024b8:	f7ff ff14 	bl	80022e4 <LL_ADC_IsEnabled>
 80024bc:	1e03      	subs	r3, r0, #0
 80024be:	d000      	beq.n	80024c2 <HAL_ADC_Init+0x12e>
 80024c0:	e0ad      	b.n	800261e <HAL_ADC_Init+0x28a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	7e1b      	ldrb	r3, [r3, #24]
 80024ca:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80024cc:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	7e5b      	ldrb	r3, [r3, #25]
 80024d2:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80024d4:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	7e9b      	ldrb	r3, [r3, #26]
 80024da:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80024dc:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d002      	beq.n	80024ec <HAL_ADC_Init+0x158>
 80024e6:	2380      	movs	r3, #128	@ 0x80
 80024e8:	015b      	lsls	r3, r3, #5
 80024ea:	e000      	b.n	80024ee <HAL_ADC_Init+0x15a>
 80024ec:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80024ee:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80024f4:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	da04      	bge.n	8002508 <HAL_ADC_Init+0x174>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	085b      	lsrs	r3, r3, #1
 8002506:	e001      	b.n	800250c <HAL_ADC_Init+0x178>
 8002508:	2380      	movs	r3, #128	@ 0x80
 800250a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800250c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	212c      	movs	r1, #44	@ 0x2c
 8002512:	5c5b      	ldrb	r3, [r3, r1]
 8002514:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002516:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	4313      	orrs	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2220      	movs	r2, #32
 8002522:	5c9b      	ldrb	r3, [r3, r2]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d115      	bne.n	8002554 <HAL_ADC_Init+0x1c0>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	7e9b      	ldrb	r3, [r3, #26]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d105      	bne.n	800253c <HAL_ADC_Init+0x1a8>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8002530:	69bb      	ldr	r3, [r7, #24]
 8002532:	2280      	movs	r2, #128	@ 0x80
 8002534:	0252      	lsls	r2, r2, #9
 8002536:	4313      	orrs	r3, r2
 8002538:	61bb      	str	r3, [r7, #24]
 800253a:	e00b      	b.n	8002554 <HAL_ADC_Init+0x1c0>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002540:	2220      	movs	r2, #32
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800254c:	2201      	movs	r2, #1
 800254e:	431a      	orrs	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002558:	2b00      	cmp	r3, #0
 800255a:	d00a      	beq.n	8002572 <HAL_ADC_Init+0x1de>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002560:	23e0      	movs	r3, #224	@ 0xe0
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800256a:	4313      	orrs	r3, r2
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	4313      	orrs	r3, r2
 8002570:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	4a6d      	ldr	r2, [pc, #436]	@ (8002730 <HAL_ADC_Init+0x39c>)
 800257a:	4013      	ands	r3, r2
 800257c:	0019      	movs	r1, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	430a      	orrs	r2, r1
 8002586:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	0f9b      	lsrs	r3, r3, #30
 800258e:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002594:	4313      	orrs	r3, r2
 8002596:	697a      	ldr	r2, [r7, #20]
 8002598:	4313      	orrs	r3, r2
 800259a:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	223c      	movs	r2, #60	@ 0x3c
 80025a0:	5c9b      	ldrb	r3, [r3, r2]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d111      	bne.n	80025ca <HAL_ADC_Init+0x236>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	0f9b      	lsrs	r3, r3, #30
 80025ac:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80025b2:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80025b8:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80025be:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	2201      	movs	r2, #1
 80025c6:	4313      	orrs	r3, r2
 80025c8:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	691b      	ldr	r3, [r3, #16]
 80025d0:	4a58      	ldr	r2, [pc, #352]	@ (8002734 <HAL_ADC_Init+0x3a0>)
 80025d2:	4013      	ands	r3, r2
 80025d4:	0019      	movs	r1, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	430a      	orrs	r2, r1
 80025de:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685a      	ldr	r2, [r3, #4]
 80025e4:	23c0      	movs	r3, #192	@ 0xc0
 80025e6:	061b      	lsls	r3, r3, #24
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d018      	beq.n	800261e <HAL_ADC_Init+0x28a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80025f0:	2380      	movs	r3, #128	@ 0x80
 80025f2:	05db      	lsls	r3, r3, #23
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d012      	beq.n	800261e <HAL_ADC_Init+0x28a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80025fc:	2380      	movs	r3, #128	@ 0x80
 80025fe:	061b      	lsls	r3, r3, #24
 8002600:	429a      	cmp	r2, r3
 8002602:	d00c      	beq.n	800261e <HAL_ADC_Init+0x28a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002604:	4b4c      	ldr	r3, [pc, #304]	@ (8002738 <HAL_ADC_Init+0x3a4>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a4c      	ldr	r2, [pc, #304]	@ (800273c <HAL_ADC_Init+0x3a8>)
 800260a:	4013      	ands	r3, r2
 800260c:	0019      	movs	r1, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	23f0      	movs	r3, #240	@ 0xf0
 8002614:	039b      	lsls	r3, r3, #14
 8002616:	401a      	ands	r2, r3
 8002618:	4b47      	ldr	r3, [pc, #284]	@ (8002738 <HAL_ADC_Init+0x3a4>)
 800261a:	430a      	orrs	r2, r1
 800261c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6818      	ldr	r0, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002626:	001a      	movs	r2, r3
 8002628:	2100      	movs	r1, #0
 800262a:	f7ff fd6a 	bl	8002102 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6818      	ldr	r0, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002636:	4942      	ldr	r1, [pc, #264]	@ (8002740 <HAL_ADC_Init+0x3ac>)
 8002638:	001a      	movs	r2, r3
 800263a:	f7ff fd62 	bl	8002102 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	691b      	ldr	r3, [r3, #16]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d109      	bne.n	800265a <HAL_ADC_Init+0x2c6>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2110      	movs	r1, #16
 8002652:	4249      	negs	r1, r1
 8002654:	430a      	orrs	r2, r1
 8002656:	629a      	str	r2, [r3, #40]	@ 0x28
 8002658:	e018      	b.n	800268c <HAL_ADC_Init+0x2f8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691a      	ldr	r2, [r3, #16]
 800265e:	2380      	movs	r3, #128	@ 0x80
 8002660:	039b      	lsls	r3, r3, #14
 8002662:	429a      	cmp	r2, r3
 8002664:	d112      	bne.n	800268c <HAL_ADC_Init+0x2f8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	3b01      	subs	r3, #1
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	221c      	movs	r2, #28
 8002676:	4013      	ands	r3, r2
 8002678:	2210      	movs	r2, #16
 800267a:	4252      	negs	r2, r2
 800267c:	409a      	lsls	r2, r3
 800267e:	0011      	movs	r1, r2
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2100      	movs	r1, #0
 8002692:	0018      	movs	r0, r3
 8002694:	f7ff fd52 	bl	800213c <LL_ADC_GetSamplingTimeCommonChannels>
 8002698:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800269e:	429a      	cmp	r2, r3
 80026a0:	d10b      	bne.n	80026ba <HAL_ADC_Init+0x326>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ac:	2203      	movs	r2, #3
 80026ae:	4393      	bics	r3, r2
 80026b0:	2201      	movs	r2, #1
 80026b2:	431a      	orrs	r2, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80026b8:	e01c      	b.n	80026f4 <HAL_ADC_Init+0x360>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026be:	2212      	movs	r2, #18
 80026c0:	4393      	bics	r3, r2
 80026c2:	2210      	movs	r2, #16
 80026c4:	431a      	orrs	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ce:	2201      	movs	r2, #1
 80026d0:	431a      	orrs	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80026d6:	231f      	movs	r3, #31
 80026d8:	18fb      	adds	r3, r7, r3
 80026da:	2201      	movs	r2, #1
 80026dc:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80026de:	e009      	b.n	80026f4 <HAL_ADC_Init+0x360>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e4:	2210      	movs	r2, #16
 80026e6:	431a      	orrs	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80026ec:	231f      	movs	r3, #31
 80026ee:	18fb      	adds	r3, r7, r3
 80026f0:	2201      	movs	r2, #1
 80026f2:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80026f4:	231f      	movs	r3, #31
 80026f6:	18fb      	adds	r3, r7, r3
 80026f8:	781b      	ldrb	r3, [r3, #0]
}
 80026fa:	0018      	movs	r0, r3
 80026fc:	46bd      	mov	sp, r7
 80026fe:	b008      	add	sp, #32
 8002700:	bd80      	pop	{r7, pc}
 8002702:	46c0      	nop			@ (mov r8, r8)
 8002704:	08002a5d 	.word	0x08002a5d
 8002708:	08002a6d 	.word	0x08002a6d
 800270c:	08002a7d 	.word	0x08002a7d
 8002710:	08002a8d 	.word	0x08002a8d
 8002714:	080031bd 	.word	0x080031bd
 8002718:	080031cd 	.word	0x080031cd
 800271c:	080031dd 	.word	0x080031dd
 8002720:	08001285 	.word	0x08001285
 8002724:	20000004 	.word	0x20000004
 8002728:	00030d40 	.word	0x00030d40
 800272c:	fffffefd 	.word	0xfffffefd
 8002730:	ffde0201 	.word	0xffde0201
 8002734:	1ffffc02 	.word	0x1ffffc02
 8002738:	40012708 	.word	0x40012708
 800273c:	ffc3ffff 	.word	0xffc3ffff
 8002740:	07ffff04 	.word	0x07ffff04

08002744 <HAL_ADC_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_RegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID,
                                           pADC_CallbackTypeDef pCallback)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	607a      	str	r2, [r7, #4]
 800274e:	230b      	movs	r3, #11
 8002750:	18fb      	adds	r3, r7, r3
 8002752:	1c0a      	adds	r2, r1, #0
 8002754:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002756:	2317      	movs	r3, #23
 8002758:	18fb      	adds	r3, r7, r3
 800275a:	2200      	movs	r2, #0
 800275c:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d107      	bne.n	8002774 <HAL_ADC_RegisterCallback+0x30>
  {
    /* Update the error code */
    hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002768:	2210      	movs	r2, #16
 800276a:	431a      	orrs	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	65da      	str	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e06d      	b.n	8002850 <HAL_ADC_RegisterCallback+0x10c>
  }

  if ((hadc->State & HAL_ADC_STATE_READY) != 0UL)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002778:	2201      	movs	r2, #1
 800277a:	4013      	ands	r3, r2
 800277c:	d03a      	beq.n	80027f4 <HAL_ADC_RegisterCallback+0xb0>
  {
    switch (CallbackID)
 800277e:	230b      	movs	r3, #11
 8002780:	18fb      	adds	r3, r7, r3
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	2b0a      	cmp	r3, #10
 8002786:	d82a      	bhi.n	80027de <HAL_ADC_RegisterCallback+0x9a>
 8002788:	009a      	lsls	r2, r3, #2
 800278a:	4b33      	ldr	r3, [pc, #204]	@ (8002858 <HAL_ADC_RegisterCallback+0x114>)
 800278c:	18d3      	adds	r3, r2, r3
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	469f      	mov	pc, r3
    {
      case HAL_ADC_CONVERSION_COMPLETE_CB_ID :
        hadc->ConvCpltCallback = pCallback;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8002798:	e057      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_CONVERSION_HALF_CB_ID :
        hadc->ConvHalfCpltCallback = pCallback;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 80027a0:	e053      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID :
        hadc->LevelOutOfWindowCallback = pCallback;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 80027a8:	e04f      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_ERROR_CB_ID :
        hadc->ErrorCallback = pCallback;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 80027b0:	e04b      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID :
        hadc->LevelOutOfWindow2Callback = pCallback;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80027b8:	e047      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID :
        hadc->LevelOutOfWindow3Callback = pCallback;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80027c0:	e043      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_END_OF_SAMPLING_CB_ID :
        hadc->EndOfSamplingCallback = pCallback;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80027c8:	e03f      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_MSPINIT_CB_ID :
        hadc->MspInitCallback = pCallback;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2180      	movs	r1, #128	@ 0x80
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	505a      	str	r2, [r3, r1]
        break;
 80027d2:	e03a      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_MSPDEINIT_CB_ID :
        hadc->MspDeInitCallback = pCallback;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2184      	movs	r1, #132	@ 0x84
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	505a      	str	r2, [r3, r1]
        break;
 80027dc:	e035      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>

      default :
        /* Update the error code */
        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e2:	2210      	movs	r2, #16
 80027e4:	431a      	orrs	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Return error status */
        status = HAL_ERROR;
 80027ea:	2317      	movs	r3, #23
 80027ec:	18fb      	adds	r3, r7, r3
 80027ee:	2201      	movs	r2, #1
 80027f0:	701a      	strb	r2, [r3, #0]
        break;
 80027f2:	e02a      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>
    }
  }
  else if (HAL_ADC_STATE_RESET == hadc->State)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d11c      	bne.n	8002836 <HAL_ADC_RegisterCallback+0xf2>
  {
    switch (CallbackID)
 80027fc:	230b      	movs	r3, #11
 80027fe:	18fb      	adds	r3, r7, r3
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	2b09      	cmp	r3, #9
 8002804:	d002      	beq.n	800280c <HAL_ADC_RegisterCallback+0xc8>
 8002806:	2b0a      	cmp	r3, #10
 8002808:	d005      	beq.n	8002816 <HAL_ADC_RegisterCallback+0xd2>
 800280a:	e009      	b.n	8002820 <HAL_ADC_RegisterCallback+0xdc>
    {
      case HAL_ADC_MSPINIT_CB_ID :
        hadc->MspInitCallback = pCallback;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2180      	movs	r1, #128	@ 0x80
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	505a      	str	r2, [r3, r1]
        break;
 8002814:	e019      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_MSPDEINIT_CB_ID :
        hadc->MspDeInitCallback = pCallback;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2184      	movs	r1, #132	@ 0x84
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	505a      	str	r2, [r3, r1]
        break;
 800281e:	e014      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>

      default :
        /* Update the error code */
        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002824:	2210      	movs	r2, #16
 8002826:	431a      	orrs	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Return error status */
        status = HAL_ERROR;
 800282c:	2317      	movs	r3, #23
 800282e:	18fb      	adds	r3, r7, r3
 8002830:	2201      	movs	r2, #1
 8002832:	701a      	strb	r2, [r3, #0]
        break;
 8002834:	e009      	b.n	800284a <HAL_ADC_RegisterCallback+0x106>
    }
  }
  else
  {
    /* Update the error code */
    hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283a:	2210      	movs	r2, #16
 800283c:	431a      	orrs	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Return error status */
    status =  HAL_ERROR;
 8002842:	2317      	movs	r3, #23
 8002844:	18fb      	adds	r3, r7, r3
 8002846:	2201      	movs	r2, #1
 8002848:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800284a:	2317      	movs	r3, #23
 800284c:	18fb      	adds	r3, r7, r3
 800284e:	781b      	ldrb	r3, [r3, #0]
}
 8002850:	0018      	movs	r0, r3
 8002852:	46bd      	mov	sp, r7
 8002854:	b006      	add	sp, #24
 8002856:	bd80      	pop	{r7, pc}
 8002858:	080078c4 	.word	0x080078c4

0800285c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800285c:	b5b0      	push	{r4, r5, r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	0018      	movs	r0, r3
 800286e:	f7ff fd7f 	bl	8002370 <LL_ADC_REG_IsConversionOngoing>
 8002872:	1e03      	subs	r3, r0, #0
 8002874:	d16c      	bne.n	8002950 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2254      	movs	r2, #84	@ 0x54
 800287a:	5c9b      	ldrb	r3, [r3, r2]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d101      	bne.n	8002884 <HAL_ADC_Start_DMA+0x28>
 8002880:	2302      	movs	r3, #2
 8002882:	e06c      	b.n	800295e <HAL_ADC_Start_DMA+0x102>
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2254      	movs	r2, #84	@ 0x54
 8002888:	2101      	movs	r1, #1
 800288a:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	2201      	movs	r2, #1
 8002894:	4013      	ands	r3, r2
 8002896:	d113      	bne.n	80028c0 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	0018      	movs	r0, r3
 800289e:	f7ff fd21 	bl	80022e4 <LL_ADC_IsEnabled>
 80028a2:	1e03      	subs	r3, r0, #0
 80028a4:	d004      	beq.n	80028b0 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	0018      	movs	r0, r3
 80028ac:	f7ff fd08 	bl	80022c0 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	68da      	ldr	r2, [r3, #12]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2101      	movs	r1, #1
 80028bc:	430a      	orrs	r2, r1
 80028be:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80028c0:	2517      	movs	r5, #23
 80028c2:	197c      	adds	r4, r7, r5
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	0018      	movs	r0, r3
 80028c8:	f000 fb02 	bl	8002ed0 <ADC_Enable>
 80028cc:	0003      	movs	r3, r0
 80028ce:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80028d0:	002c      	movs	r4, r5
 80028d2:	193b      	adds	r3, r7, r4
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d13e      	bne.n	8002958 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028de:	4a22      	ldr	r2, [pc, #136]	@ (8002968 <HAL_ADC_Start_DMA+0x10c>)
 80028e0:	4013      	ands	r3, r2
 80028e2:	2280      	movs	r2, #128	@ 0x80
 80028e4:	0052      	lsls	r2, r2, #1
 80028e6:	431a      	orrs	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028f6:	4a1d      	ldr	r2, [pc, #116]	@ (800296c <HAL_ADC_Start_DMA+0x110>)
 80028f8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002970 <HAL_ADC_Start_DMA+0x114>)
 8002900:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002906:	4a1b      	ldr	r2, [pc, #108]	@ (8002974 <HAL_ADC_Start_DMA+0x118>)
 8002908:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	221c      	movs	r2, #28
 8002910:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2254      	movs	r2, #84	@ 0x54
 8002916:	2100      	movs	r1, #0
 8002918:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	685a      	ldr	r2, [r3, #4]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2110      	movs	r1, #16
 8002926:	430a      	orrs	r2, r1
 8002928:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	3340      	adds	r3, #64	@ 0x40
 8002934:	0019      	movs	r1, r3
 8002936:	68ba      	ldr	r2, [r7, #8]
 8002938:	193c      	adds	r4, r7, r4
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f000 fdbe 	bl	80034bc <HAL_DMA_Start_IT>
 8002940:	0003      	movs	r3, r0
 8002942:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	0018      	movs	r0, r3
 800294a:	f7ff fced 	bl	8002328 <LL_ADC_REG_StartConversion>
 800294e:	e003      	b.n	8002958 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002950:	2317      	movs	r3, #23
 8002952:	18fb      	adds	r3, r7, r3
 8002954:	2202      	movs	r2, #2
 8002956:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002958:	2317      	movs	r3, #23
 800295a:	18fb      	adds	r3, r7, r3
 800295c:	781b      	ldrb	r3, [r3, #0]
}
 800295e:	0018      	movs	r0, r3
 8002960:	46bd      	mov	sp, r7
 8002962:	b006      	add	sp, #24
 8002964:	bdb0      	pop	{r4, r5, r7, pc}
 8002966:	46c0      	nop			@ (mov r8, r8)
 8002968:	fffff0fe 	.word	0xfffff0fe
 800296c:	08003099 	.word	0x08003099
 8002970:	08003165 	.word	0x08003165
 8002974:	08003185 	.word	0x08003185

08002978 <HAL_ADC_Stop_DMA>:
  *         ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002978:	b5b0      	push	{r4, r5, r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2254      	movs	r2, #84	@ 0x54
 8002984:	5c9b      	ldrb	r3, [r3, r2]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d101      	bne.n	800298e <HAL_ADC_Stop_DMA+0x16>
 800298a:	2302      	movs	r3, #2
 800298c:	e05f      	b.n	8002a4e <HAL_ADC_Stop_DMA+0xd6>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2254      	movs	r2, #84	@ 0x54
 8002992:	2101      	movs	r1, #1
 8002994:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002996:	250f      	movs	r5, #15
 8002998:	197c      	adds	r4, r7, r5
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	0018      	movs	r0, r3
 800299e:	f000 fa55 	bl	8002e4c <ADC_ConversionStop>
 80029a2:	0003      	movs	r3, r0
 80029a4:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80029a6:	0029      	movs	r1, r5
 80029a8:	187b      	adds	r3, r7, r1
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d147      	bne.n	8002a40 <HAL_ADC_Stop_DMA+0xc8>
  {
    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029b4:	2225      	movs	r2, #37	@ 0x25
 80029b6:	5c9b      	ldrb	r3, [r3, r2]
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d112      	bne.n	80029e4 <HAL_ADC_Stop_DMA+0x6c>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029c2:	000d      	movs	r5, r1
 80029c4:	187c      	adds	r4, r7, r1
 80029c6:	0018      	movs	r0, r3
 80029c8:	f000 fdfe 	bl	80035c8 <HAL_DMA_Abort>
 80029cc:	0003      	movs	r3, r0
 80029ce:	7023      	strb	r3, [r4, #0]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80029d0:	197b      	adds	r3, r7, r5
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d005      	beq.n	80029e4 <HAL_ADC_Stop_DMA+0x6c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029dc:	2240      	movs	r2, #64	@ 0x40
 80029de:	431a      	orrs	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2110      	movs	r1, #16
 80029f0:	438a      	bics	r2, r1
 80029f2:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 80029f4:	220f      	movs	r2, #15
 80029f6:	18bb      	adds	r3, r7, r2
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d107      	bne.n	8002a0e <HAL_ADC_Stop_DMA+0x96>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80029fe:	18bc      	adds	r4, r7, r2
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	0018      	movs	r0, r3
 8002a04:	f000 faea 	bl	8002fdc <ADC_Disable>
 8002a08:	0003      	movs	r3, r0
 8002a0a:	7023      	strb	r3, [r4, #0]
 8002a0c:	e003      	b.n	8002a16 <HAL_ADC_Stop_DMA+0x9e>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	0018      	movs	r0, r3
 8002a12:	f000 fae3 	bl	8002fdc <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002a16:	230f      	movs	r3, #15
 8002a18:	18fb      	adds	r3, r7, r3
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d107      	bne.n	8002a30 <HAL_ADC_Stop_DMA+0xb8>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a24:	4a0c      	ldr	r2, [pc, #48]	@ (8002a58 <HAL_ADC_Stop_DMA+0xe0>)
 8002a26:	4013      	ands	r3, r2
 8002a28:	2201      	movs	r2, #1
 8002a2a:	431a      	orrs	r2, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }

    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	68da      	ldr	r2, [r3, #12]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	438a      	bics	r2, r1
 8002a3e:	60da      	str	r2, [r3, #12]
  }

  __HAL_UNLOCK(hadc);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2254      	movs	r2, #84	@ 0x54
 8002a44:	2100      	movs	r1, #0
 8002a46:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002a48:	230f      	movs	r3, #15
 8002a4a:	18fb      	adds	r3, r7, r3
 8002a4c:	781b      	ldrb	r3, [r3, #0]
}
 8002a4e:	0018      	movs	r0, r3
 8002a50:	46bd      	mov	sp, r7
 8002a52:	b004      	add	sp, #16
 8002a54:	bdb0      	pop	{r4, r5, r7, pc}
 8002a56:	46c0      	nop			@ (mov r8, r8)
 8002a58:	fffffefe 	.word	0xfffffefe

08002a5c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002a64:	46c0      	nop			@ (mov r8, r8)
 8002a66:	46bd      	mov	sp, r7
 8002a68:	b002      	add	sp, #8
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002a74:	46c0      	nop			@ (mov r8, r8)
 8002a76:	46bd      	mov	sp, r7
 8002a78:	b002      	add	sp, #8
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002a84:	46c0      	nop			@ (mov r8, r8)
 8002a86:	46bd      	mov	sp, r7
 8002a88:	b002      	add	sp, #8
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002a94:	46c0      	nop			@ (mov r8, r8)
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b002      	add	sp, #8
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002aa6:	2317      	movs	r3, #23
 8002aa8:	18fb      	adds	r3, r7, r3
 8002aaa:	2200      	movs	r2, #0
 8002aac:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2254      	movs	r2, #84	@ 0x54
 8002ab6:	5c9b      	ldrb	r3, [r3, r2]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d101      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x24>
 8002abc:	2302      	movs	r3, #2
 8002abe:	e1c0      	b.n	8002e42 <HAL_ADC_ConfigChannel+0x3a6>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2254      	movs	r2, #84	@ 0x54
 8002ac4:	2101      	movs	r1, #1
 8002ac6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	0018      	movs	r0, r3
 8002ace:	f7ff fc4f 	bl	8002370 <LL_ADC_REG_IsConversionOngoing>
 8002ad2:	1e03      	subs	r3, r0, #0
 8002ad4:	d000      	beq.n	8002ad8 <HAL_ADC_ConfigChannel+0x3c>
 8002ad6:	e1a3      	b.n	8002e20 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d100      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x46>
 8002ae0:	e143      	b.n	8002d6a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	691a      	ldr	r2, [r3, #16]
 8002ae6:	2380      	movs	r3, #128	@ 0x80
 8002ae8:	061b      	lsls	r3, r3, #24
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d004      	beq.n	8002af8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002af2:	4ac1      	ldr	r2, [pc, #772]	@ (8002df8 <HAL_ADC_ConfigChannel+0x35c>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d108      	bne.n	8002b0a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	0019      	movs	r1, r3
 8002b02:	0010      	movs	r0, r2
 8002b04:	f7ff fb62 	bl	80021cc <LL_ADC_REG_SetSequencerChAdd>
 8002b08:	e0c9      	b.n	8002c9e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	211f      	movs	r1, #31
 8002b14:	400b      	ands	r3, r1
 8002b16:	210f      	movs	r1, #15
 8002b18:	4099      	lsls	r1, r3
 8002b1a:	000b      	movs	r3, r1
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	4013      	ands	r3, r2
 8002b20:	0019      	movs	r1, r3
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	035b      	lsls	r3, r3, #13
 8002b28:	0b5b      	lsrs	r3, r3, #13
 8002b2a:	d105      	bne.n	8002b38 <HAL_ADC_ConfigChannel+0x9c>
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	0e9b      	lsrs	r3, r3, #26
 8002b32:	221f      	movs	r2, #31
 8002b34:	4013      	ands	r3, r2
 8002b36:	e098      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	4013      	ands	r3, r2
 8002b40:	d000      	beq.n	8002b44 <HAL_ADC_ConfigChannel+0xa8>
 8002b42:	e091      	b.n	8002c68 <HAL_ADC_ConfigChannel+0x1cc>
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2202      	movs	r2, #2
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	d000      	beq.n	8002b50 <HAL_ADC_ConfigChannel+0xb4>
 8002b4e:	e089      	b.n	8002c64 <HAL_ADC_ConfigChannel+0x1c8>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2204      	movs	r2, #4
 8002b56:	4013      	ands	r3, r2
 8002b58:	d000      	beq.n	8002b5c <HAL_ADC_ConfigChannel+0xc0>
 8002b5a:	e081      	b.n	8002c60 <HAL_ADC_ConfigChannel+0x1c4>
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2208      	movs	r2, #8
 8002b62:	4013      	ands	r3, r2
 8002b64:	d000      	beq.n	8002b68 <HAL_ADC_ConfigChannel+0xcc>
 8002b66:	e079      	b.n	8002c5c <HAL_ADC_ConfigChannel+0x1c0>
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2210      	movs	r2, #16
 8002b6e:	4013      	ands	r3, r2
 8002b70:	d000      	beq.n	8002b74 <HAL_ADC_ConfigChannel+0xd8>
 8002b72:	e071      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x1bc>
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	d000      	beq.n	8002b80 <HAL_ADC_ConfigChannel+0xe4>
 8002b7e:	e069      	b.n	8002c54 <HAL_ADC_ConfigChannel+0x1b8>
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2240      	movs	r2, #64	@ 0x40
 8002b86:	4013      	ands	r3, r2
 8002b88:	d000      	beq.n	8002b8c <HAL_ADC_ConfigChannel+0xf0>
 8002b8a:	e061      	b.n	8002c50 <HAL_ADC_ConfigChannel+0x1b4>
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2280      	movs	r2, #128	@ 0x80
 8002b92:	4013      	ands	r3, r2
 8002b94:	d000      	beq.n	8002b98 <HAL_ADC_ConfigChannel+0xfc>
 8002b96:	e059      	b.n	8002c4c <HAL_ADC_ConfigChannel+0x1b0>
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	2380      	movs	r3, #128	@ 0x80
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	d151      	bne.n	8002c48 <HAL_ADC_ConfigChannel+0x1ac>
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	2380      	movs	r3, #128	@ 0x80
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4013      	ands	r3, r2
 8002bae:	d149      	bne.n	8002c44 <HAL_ADC_ConfigChannel+0x1a8>
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	2380      	movs	r3, #128	@ 0x80
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	4013      	ands	r3, r2
 8002bba:	d141      	bne.n	8002c40 <HAL_ADC_ConfigChannel+0x1a4>
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	2380      	movs	r3, #128	@ 0x80
 8002bc2:	011b      	lsls	r3, r3, #4
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	d139      	bne.n	8002c3c <HAL_ADC_ConfigChannel+0x1a0>
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	2380      	movs	r3, #128	@ 0x80
 8002bce:	015b      	lsls	r3, r3, #5
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	d131      	bne.n	8002c38 <HAL_ADC_ConfigChannel+0x19c>
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	2380      	movs	r3, #128	@ 0x80
 8002bda:	019b      	lsls	r3, r3, #6
 8002bdc:	4013      	ands	r3, r2
 8002bde:	d129      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x198>
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	2380      	movs	r3, #128	@ 0x80
 8002be6:	01db      	lsls	r3, r3, #7
 8002be8:	4013      	ands	r3, r2
 8002bea:	d121      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x194>
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	2380      	movs	r3, #128	@ 0x80
 8002bf2:	021b      	lsls	r3, r3, #8
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	d119      	bne.n	8002c2c <HAL_ADC_ConfigChannel+0x190>
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	2380      	movs	r3, #128	@ 0x80
 8002bfe:	025b      	lsls	r3, r3, #9
 8002c00:	4013      	ands	r3, r2
 8002c02:	d111      	bne.n	8002c28 <HAL_ADC_ConfigChannel+0x18c>
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	2380      	movs	r3, #128	@ 0x80
 8002c0a:	029b      	lsls	r3, r3, #10
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	d109      	bne.n	8002c24 <HAL_ADC_ConfigChannel+0x188>
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	2380      	movs	r3, #128	@ 0x80
 8002c16:	02db      	lsls	r3, r3, #11
 8002c18:	4013      	ands	r3, r2
 8002c1a:	d001      	beq.n	8002c20 <HAL_ADC_ConfigChannel+0x184>
 8002c1c:	2312      	movs	r3, #18
 8002c1e:	e024      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c20:	2300      	movs	r3, #0
 8002c22:	e022      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c24:	2311      	movs	r3, #17
 8002c26:	e020      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c28:	2310      	movs	r3, #16
 8002c2a:	e01e      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c2c:	230f      	movs	r3, #15
 8002c2e:	e01c      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c30:	230e      	movs	r3, #14
 8002c32:	e01a      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c34:	230d      	movs	r3, #13
 8002c36:	e018      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c38:	230c      	movs	r3, #12
 8002c3a:	e016      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c3c:	230b      	movs	r3, #11
 8002c3e:	e014      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c40:	230a      	movs	r3, #10
 8002c42:	e012      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c44:	2309      	movs	r3, #9
 8002c46:	e010      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c48:	2308      	movs	r3, #8
 8002c4a:	e00e      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c4c:	2307      	movs	r3, #7
 8002c4e:	e00c      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c50:	2306      	movs	r3, #6
 8002c52:	e00a      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c54:	2305      	movs	r3, #5
 8002c56:	e008      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c58:	2304      	movs	r3, #4
 8002c5a:	e006      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e004      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c60:	2302      	movs	r3, #2
 8002c62:	e002      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c64:	2301      	movs	r3, #1
 8002c66:	e000      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x1ce>
 8002c68:	2300      	movs	r3, #0
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	6852      	ldr	r2, [r2, #4]
 8002c6e:	201f      	movs	r0, #31
 8002c70:	4002      	ands	r2, r0
 8002c72:	4093      	lsls	r3, r2
 8002c74:	000a      	movs	r2, r1
 8002c76:	431a      	orrs	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	089b      	lsrs	r3, r3, #2
 8002c82:	1c5a      	adds	r2, r3, #1
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	69db      	ldr	r3, [r3, #28]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d808      	bhi.n	8002c9e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6818      	ldr	r0, [r3, #0]
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	6859      	ldr	r1, [r3, #4]
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	001a      	movs	r2, r3
 8002c9a:	f7ff fa77 	bl	800218c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6818      	ldr	r0, [r3, #0]
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	6819      	ldr	r1, [r3, #0]
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	001a      	movs	r2, r3
 8002cac:	f7ff fab2 	bl	8002214 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	db00      	blt.n	8002cba <HAL_ADC_ConfigChannel+0x21e>
 8002cb8:	e0bc      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002cba:	4b50      	ldr	r3, [pc, #320]	@ (8002dfc <HAL_ADC_ConfigChannel+0x360>)
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	f7ff fa13 	bl	80020e8 <LL_ADC_GetCommonPathInternalCh>
 8002cc2:	0003      	movs	r3, r0
 8002cc4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a4d      	ldr	r2, [pc, #308]	@ (8002e00 <HAL_ADC_ConfigChannel+0x364>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d122      	bne.n	8002d16 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002cd0:	693a      	ldr	r2, [r7, #16]
 8002cd2:	2380      	movs	r3, #128	@ 0x80
 8002cd4:	041b      	lsls	r3, r3, #16
 8002cd6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002cd8:	d11d      	bne.n	8002d16 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	2280      	movs	r2, #128	@ 0x80
 8002cde:	0412      	lsls	r2, r2, #16
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	4a46      	ldr	r2, [pc, #280]	@ (8002dfc <HAL_ADC_ConfigChannel+0x360>)
 8002ce4:	0019      	movs	r1, r3
 8002ce6:	0010      	movs	r0, r2
 8002ce8:	f7ff f9ea 	bl	80020c0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cec:	4b45      	ldr	r3, [pc, #276]	@ (8002e04 <HAL_ADC_ConfigChannel+0x368>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4945      	ldr	r1, [pc, #276]	@ (8002e08 <HAL_ADC_ConfigChannel+0x36c>)
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	f7fd fa06 	bl	8000104 <__udivsi3>
 8002cf8:	0003      	movs	r3, r0
 8002cfa:	1c5a      	adds	r2, r3, #1
 8002cfc:	0013      	movs	r3, r2
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	189b      	adds	r3, r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002d06:	e002      	b.n	8002d0e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d1f9      	bne.n	8002d08 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002d14:	e08e      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a3c      	ldr	r2, [pc, #240]	@ (8002e0c <HAL_ADC_ConfigChannel+0x370>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d10e      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002d20:	693a      	ldr	r2, [r7, #16]
 8002d22:	2380      	movs	r3, #128	@ 0x80
 8002d24:	045b      	lsls	r3, r3, #17
 8002d26:	4013      	ands	r3, r2
 8002d28:	d109      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	2280      	movs	r2, #128	@ 0x80
 8002d2e:	0452      	lsls	r2, r2, #17
 8002d30:	4313      	orrs	r3, r2
 8002d32:	4a32      	ldr	r2, [pc, #200]	@ (8002dfc <HAL_ADC_ConfigChannel+0x360>)
 8002d34:	0019      	movs	r1, r3
 8002d36:	0010      	movs	r0, r2
 8002d38:	f7ff f9c2 	bl	80020c0 <LL_ADC_SetCommonPathInternalCh>
 8002d3c:	e07a      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a33      	ldr	r2, [pc, #204]	@ (8002e10 <HAL_ADC_ConfigChannel+0x374>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d000      	beq.n	8002d4a <HAL_ADC_ConfigChannel+0x2ae>
 8002d48:	e074      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	2380      	movs	r3, #128	@ 0x80
 8002d4e:	03db      	lsls	r3, r3, #15
 8002d50:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002d52:	d000      	beq.n	8002d56 <HAL_ADC_ConfigChannel+0x2ba>
 8002d54:	e06e      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	2280      	movs	r2, #128	@ 0x80
 8002d5a:	03d2      	lsls	r2, r2, #15
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	4a27      	ldr	r2, [pc, #156]	@ (8002dfc <HAL_ADC_ConfigChannel+0x360>)
 8002d60:	0019      	movs	r1, r3
 8002d62:	0010      	movs	r0, r2
 8002d64:	f7ff f9ac 	bl	80020c0 <LL_ADC_SetCommonPathInternalCh>
 8002d68:	e064      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	691a      	ldr	r2, [r3, #16]
 8002d6e:	2380      	movs	r3, #128	@ 0x80
 8002d70:	061b      	lsls	r3, r3, #24
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d004      	beq.n	8002d80 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002d7a:	4a1f      	ldr	r2, [pc, #124]	@ (8002df8 <HAL_ADC_ConfigChannel+0x35c>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d107      	bne.n	8002d90 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	0019      	movs	r1, r3
 8002d8a:	0010      	movs	r0, r2
 8002d8c:	f7ff fa2f 	bl	80021ee <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	da4d      	bge.n	8002e34 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d98:	4b18      	ldr	r3, [pc, #96]	@ (8002dfc <HAL_ADC_ConfigChannel+0x360>)
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	f7ff f9a4 	bl	80020e8 <LL_ADC_GetCommonPathInternalCh>
 8002da0:	0003      	movs	r3, r0
 8002da2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a15      	ldr	r2, [pc, #84]	@ (8002e00 <HAL_ADC_ConfigChannel+0x364>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d108      	bne.n	8002dc0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	4a18      	ldr	r2, [pc, #96]	@ (8002e14 <HAL_ADC_ConfigChannel+0x378>)
 8002db2:	4013      	ands	r3, r2
 8002db4:	4a11      	ldr	r2, [pc, #68]	@ (8002dfc <HAL_ADC_ConfigChannel+0x360>)
 8002db6:	0019      	movs	r1, r3
 8002db8:	0010      	movs	r0, r2
 8002dba:	f7ff f981 	bl	80020c0 <LL_ADC_SetCommonPathInternalCh>
 8002dbe:	e039      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a11      	ldr	r2, [pc, #68]	@ (8002e0c <HAL_ADC_ConfigChannel+0x370>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d108      	bne.n	8002ddc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	4a12      	ldr	r2, [pc, #72]	@ (8002e18 <HAL_ADC_ConfigChannel+0x37c>)
 8002dce:	4013      	ands	r3, r2
 8002dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8002dfc <HAL_ADC_ConfigChannel+0x360>)
 8002dd2:	0019      	movs	r1, r3
 8002dd4:	0010      	movs	r0, r2
 8002dd6:	f7ff f973 	bl	80020c0 <LL_ADC_SetCommonPathInternalCh>
 8002dda:	e02b      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a0b      	ldr	r2, [pc, #44]	@ (8002e10 <HAL_ADC_ConfigChannel+0x374>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d126      	bne.n	8002e34 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	4a0c      	ldr	r2, [pc, #48]	@ (8002e1c <HAL_ADC_ConfigChannel+0x380>)
 8002dea:	4013      	ands	r3, r2
 8002dec:	4a03      	ldr	r2, [pc, #12]	@ (8002dfc <HAL_ADC_ConfigChannel+0x360>)
 8002dee:	0019      	movs	r1, r3
 8002df0:	0010      	movs	r0, r2
 8002df2:	f7ff f965 	bl	80020c0 <LL_ADC_SetCommonPathInternalCh>
 8002df6:	e01d      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x398>
 8002df8:	80000004 	.word	0x80000004
 8002dfc:	40012708 	.word	0x40012708
 8002e00:	b0001000 	.word	0xb0001000
 8002e04:	20000004 	.word	0x20000004
 8002e08:	00030d40 	.word	0x00030d40
 8002e0c:	b8004000 	.word	0xb8004000
 8002e10:	b4002000 	.word	0xb4002000
 8002e14:	ff7fffff 	.word	0xff7fffff
 8002e18:	feffffff 	.word	0xfeffffff
 8002e1c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e24:	2220      	movs	r2, #32
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002e2c:	2317      	movs	r3, #23
 8002e2e:	18fb      	adds	r3, r7, r3
 8002e30:	2201      	movs	r2, #1
 8002e32:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2254      	movs	r2, #84	@ 0x54
 8002e38:	2100      	movs	r1, #0
 8002e3a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002e3c:	2317      	movs	r3, #23
 8002e3e:	18fb      	adds	r3, r7, r3
 8002e40:	781b      	ldrb	r3, [r3, #0]
}
 8002e42:	0018      	movs	r0, r3
 8002e44:	46bd      	mov	sp, r7
 8002e46:	b006      	add	sp, #24
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	46c0      	nop			@ (mov r8, r8)

08002e4c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	0018      	movs	r0, r3
 8002e5a:	f7ff fa89 	bl	8002370 <LL_ADC_REG_IsConversionOngoing>
 8002e5e:	1e03      	subs	r3, r0, #0
 8002e60:	d031      	beq.n	8002ec6 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	0018      	movs	r0, r3
 8002e68:	f7ff fa4d 	bl	8002306 <LL_ADC_IsDisableOngoing>
 8002e6c:	1e03      	subs	r3, r0, #0
 8002e6e:	d104      	bne.n	8002e7a <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	0018      	movs	r0, r3
 8002e76:	f7ff fa69 	bl	800234c <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e7a:	f7ff f917 	bl	80020ac <HAL_GetTick>
 8002e7e:	0003      	movs	r3, r0
 8002e80:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002e82:	e01a      	b.n	8002eba <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002e84:	f7ff f912 	bl	80020ac <HAL_GetTick>
 8002e88:	0002      	movs	r2, r0
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d913      	bls.n	8002eba <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	2204      	movs	r2, #4
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	d00d      	beq.n	8002eba <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea2:	2210      	movs	r2, #16
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eae:	2201      	movs	r2, #1
 8002eb0:	431a      	orrs	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e006      	b.n	8002ec8 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	2204      	movs	r2, #4
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d1de      	bne.n	8002e84 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	0018      	movs	r0, r3
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	b004      	add	sp, #16
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	f7ff f9ff 	bl	80022e4 <LL_ADC_IsEnabled>
 8002ee6:	1e03      	subs	r3, r0, #0
 8002ee8:	d000      	beq.n	8002eec <ADC_Enable+0x1c>
 8002eea:	e069      	b.n	8002fc0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	4a36      	ldr	r2, [pc, #216]	@ (8002fcc <ADC_Enable+0xfc>)
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	d00d      	beq.n	8002f14 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002efc:	2210      	movs	r2, #16
 8002efe:	431a      	orrs	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f08:	2201      	movs	r2, #1
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e056      	b.n	8002fc2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f7ff f9bf 	bl	800229c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8002f1e:	4b2c      	ldr	r3, [pc, #176]	@ (8002fd0 <ADC_Enable+0x100>)
 8002f20:	0018      	movs	r0, r3
 8002f22:	f7ff f8e1 	bl	80020e8 <LL_ADC_GetCommonPathInternalCh>
 8002f26:	0002      	movs	r2, r0
 8002f28:	2380      	movs	r3, #128	@ 0x80
 8002f2a:	041b      	lsls	r3, r3, #16
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	d00f      	beq.n	8002f50 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f30:	4b28      	ldr	r3, [pc, #160]	@ (8002fd4 <ADC_Enable+0x104>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4928      	ldr	r1, [pc, #160]	@ (8002fd8 <ADC_Enable+0x108>)
 8002f36:	0018      	movs	r0, r3
 8002f38:	f7fd f8e4 	bl	8000104 <__udivsi3>
 8002f3c:	0003      	movs	r3, r0
 8002f3e:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8002f40:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002f42:	e002      	b.n	8002f4a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	3b01      	subs	r3, #1
 8002f48:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1f9      	bne.n	8002f44 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	7e5b      	ldrb	r3, [r3, #25]
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d033      	beq.n	8002fc0 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002f58:	f7ff f8a8 	bl	80020ac <HAL_GetTick>
 8002f5c:	0003      	movs	r3, r0
 8002f5e:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f60:	e027      	b.n	8002fb2 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	0018      	movs	r0, r3
 8002f68:	f7ff f9bc 	bl	80022e4 <LL_ADC_IsEnabled>
 8002f6c:	1e03      	subs	r3, r0, #0
 8002f6e:	d104      	bne.n	8002f7a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	0018      	movs	r0, r3
 8002f76:	f7ff f991 	bl	800229c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f7a:	f7ff f897 	bl	80020ac <HAL_GetTick>
 8002f7e:	0002      	movs	r2, r0
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	2b02      	cmp	r3, #2
 8002f86:	d914      	bls.n	8002fb2 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	4013      	ands	r3, r2
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d00d      	beq.n	8002fb2 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f9a:	2210      	movs	r2, #16
 8002f9c:	431a      	orrs	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	431a      	orrs	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e007      	b.n	8002fc2 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	4013      	ands	r3, r2
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d1d0      	bne.n	8002f62 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	b004      	add	sp, #16
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	46c0      	nop			@ (mov r8, r8)
 8002fcc:	80000017 	.word	0x80000017
 8002fd0:	40012708 	.word	0x40012708
 8002fd4:	20000004 	.word	0x20000004
 8002fd8:	00030d40 	.word	0x00030d40

08002fdc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f7ff f98c 	bl	8002306 <LL_ADC_IsDisableOngoing>
 8002fee:	0003      	movs	r3, r0
 8002ff0:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	0018      	movs	r0, r3
 8002ff8:	f7ff f974 	bl	80022e4 <LL_ADC_IsEnabled>
 8002ffc:	1e03      	subs	r3, r0, #0
 8002ffe:	d046      	beq.n	800308e <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d143      	bne.n	800308e <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	2205      	movs	r2, #5
 800300e:	4013      	ands	r3, r2
 8003010:	2b01      	cmp	r3, #1
 8003012:	d10d      	bne.n	8003030 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	0018      	movs	r0, r3
 800301a:	f7ff f951 	bl	80022c0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2203      	movs	r2, #3
 8003024:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003026:	f7ff f841 	bl	80020ac <HAL_GetTick>
 800302a:	0003      	movs	r3, r0
 800302c:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800302e:	e028      	b.n	8003082 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003034:	2210      	movs	r2, #16
 8003036:	431a      	orrs	r2, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003040:	2201      	movs	r2, #1
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e021      	b.n	8003090 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800304c:	f7ff f82e 	bl	80020ac <HAL_GetTick>
 8003050:	0002      	movs	r2, r0
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d913      	bls.n	8003082 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	2201      	movs	r2, #1
 8003062:	4013      	ands	r3, r2
 8003064:	d00d      	beq.n	8003082 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800306a:	2210      	movs	r2, #16
 800306c:	431a      	orrs	r2, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003076:	2201      	movs	r2, #1
 8003078:	431a      	orrs	r2, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e006      	b.n	8003090 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	2201      	movs	r2, #1
 800308a:	4013      	ands	r3, r2
 800308c:	d1de      	bne.n	800304c <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	0018      	movs	r0, r3
 8003092:	46bd      	mov	sp, r7
 8003094:	b004      	add	sp, #16
 8003096:	bd80      	pop	{r7, pc}

08003098 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030aa:	2250      	movs	r2, #80	@ 0x50
 80030ac:	4013      	ands	r3, r2
 80030ae:	d142      	bne.n	8003136 <ADC_DMAConvCplt+0x9e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030b4:	2280      	movs	r2, #128	@ 0x80
 80030b6:	0092      	lsls	r2, r2, #2
 80030b8:	431a      	orrs	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	0018      	movs	r0, r3
 80030c4:	f7ff f851 	bl	800216a <LL_ADC_REG_IsTriggerSourceSWStart>
 80030c8:	1e03      	subs	r3, r0, #0
 80030ca:	d02e      	beq.n	800312a <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	7e9b      	ldrb	r3, [r3, #26]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d12a      	bne.n	800312a <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2208      	movs	r2, #8
 80030dc:	4013      	ands	r3, r2
 80030de:	2b08      	cmp	r3, #8
 80030e0:	d123      	bne.n	800312a <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	0018      	movs	r0, r3
 80030e8:	f7ff f942 	bl	8002370 <LL_ADC_REG_IsConversionOngoing>
 80030ec:	1e03      	subs	r3, r0, #0
 80030ee:	d110      	bne.n	8003112 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	685a      	ldr	r2, [r3, #4]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	210c      	movs	r1, #12
 80030fc:	438a      	bics	r2, r1
 80030fe:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003104:	4a16      	ldr	r2, [pc, #88]	@ (8003160 <ADC_DMAConvCplt+0xc8>)
 8003106:	4013      	ands	r3, r2
 8003108:	2201      	movs	r2, #1
 800310a:	431a      	orrs	r2, r3
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003110:	e00b      	b.n	800312a <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003116:	2220      	movs	r2, #32
 8003118:	431a      	orrs	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003122:	2201      	movs	r2, #1
 8003124:	431a      	orrs	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	0010      	movs	r0, r2
 8003132:	4798      	blx	r3
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003134:	e010      	b.n	8003158 <ADC_DMAConvCplt+0xc0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313a:	2210      	movs	r2, #16
 800313c:	4013      	ands	r3, r2
 800313e:	d005      	beq.n	800314c <ADC_DMAConvCplt+0xb4>
      hadc->ErrorCallback(hadc);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	0010      	movs	r0, r2
 8003148:	4798      	blx	r3
}
 800314a:	e005      	b.n	8003158 <ADC_DMAConvCplt+0xc0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	0010      	movs	r0, r2
 8003156:	4798      	blx	r3
}
 8003158:	46c0      	nop			@ (mov r8, r8)
 800315a:	46bd      	mov	sp, r7
 800315c:	b004      	add	sp, #16
 800315e:	bd80      	pop	{r7, pc}
 8003160:	fffffefe 	.word	0xfffffefe

08003164 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003170:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	0010      	movs	r0, r2
 800317a:	4798      	blx	r3
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800317c:	46c0      	nop			@ (mov r8, r8)
 800317e:	46bd      	mov	sp, r7
 8003180:	b004      	add	sp, #16
 8003182:	bd80      	pop	{r7, pc}

08003184 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003190:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003196:	2240      	movs	r2, #64	@ 0x40
 8003198:	431a      	orrs	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a2:	2204      	movs	r2, #4
 80031a4:	431a      	orrs	r2, r3
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	0010      	movs	r0, r2
 80031b2:	4798      	blx	r3
#else
  HAL_ADC_ErrorCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031b4:	46c0      	nop			@ (mov r8, r8)
 80031b6:	46bd      	mov	sp, r7
 80031b8:	b004      	add	sp, #16
 80031ba:	bd80      	pop	{r7, pc}

080031bc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80031c4:	46c0      	nop			@ (mov r8, r8)
 80031c6:	46bd      	mov	sp, r7
 80031c8:	b002      	add	sp, #8
 80031ca:	bd80      	pop	{r7, pc}

080031cc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80031d4:	46c0      	nop			@ (mov r8, r8)
 80031d6:	46bd      	mov	sp, r7
 80031d8:	b002      	add	sp, #8
 80031da:	bd80      	pop	{r7, pc}

080031dc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80031e4:	46c0      	nop			@ (mov r8, r8)
 80031e6:	46bd      	mov	sp, r7
 80031e8:	b002      	add	sp, #8
 80031ea:	bd80      	pop	{r7, pc}

080031ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	0002      	movs	r2, r0
 80031f4:	1dfb      	adds	r3, r7, #7
 80031f6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80031f8:	1dfb      	adds	r3, r7, #7
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80031fe:	d809      	bhi.n	8003214 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003200:	1dfb      	adds	r3, r7, #7
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	001a      	movs	r2, r3
 8003206:	231f      	movs	r3, #31
 8003208:	401a      	ands	r2, r3
 800320a:	4b04      	ldr	r3, [pc, #16]	@ (800321c <__NVIC_EnableIRQ+0x30>)
 800320c:	2101      	movs	r1, #1
 800320e:	4091      	lsls	r1, r2
 8003210:	000a      	movs	r2, r1
 8003212:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003214:	46c0      	nop			@ (mov r8, r8)
 8003216:	46bd      	mov	sp, r7
 8003218:	b002      	add	sp, #8
 800321a:	bd80      	pop	{r7, pc}
 800321c:	e000e100 	.word	0xe000e100

08003220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003220:	b590      	push	{r4, r7, lr}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	0002      	movs	r2, r0
 8003228:	6039      	str	r1, [r7, #0]
 800322a:	1dfb      	adds	r3, r7, #7
 800322c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800322e:	1dfb      	adds	r3, r7, #7
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	2b7f      	cmp	r3, #127	@ 0x7f
 8003234:	d828      	bhi.n	8003288 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003236:	4a2f      	ldr	r2, [pc, #188]	@ (80032f4 <__NVIC_SetPriority+0xd4>)
 8003238:	1dfb      	adds	r3, r7, #7
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	b25b      	sxtb	r3, r3
 800323e:	089b      	lsrs	r3, r3, #2
 8003240:	33c0      	adds	r3, #192	@ 0xc0
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	589b      	ldr	r3, [r3, r2]
 8003246:	1dfa      	adds	r2, r7, #7
 8003248:	7812      	ldrb	r2, [r2, #0]
 800324a:	0011      	movs	r1, r2
 800324c:	2203      	movs	r2, #3
 800324e:	400a      	ands	r2, r1
 8003250:	00d2      	lsls	r2, r2, #3
 8003252:	21ff      	movs	r1, #255	@ 0xff
 8003254:	4091      	lsls	r1, r2
 8003256:	000a      	movs	r2, r1
 8003258:	43d2      	mvns	r2, r2
 800325a:	401a      	ands	r2, r3
 800325c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	019b      	lsls	r3, r3, #6
 8003262:	22ff      	movs	r2, #255	@ 0xff
 8003264:	401a      	ands	r2, r3
 8003266:	1dfb      	adds	r3, r7, #7
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	0018      	movs	r0, r3
 800326c:	2303      	movs	r3, #3
 800326e:	4003      	ands	r3, r0
 8003270:	00db      	lsls	r3, r3, #3
 8003272:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003274:	481f      	ldr	r0, [pc, #124]	@ (80032f4 <__NVIC_SetPriority+0xd4>)
 8003276:	1dfb      	adds	r3, r7, #7
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	b25b      	sxtb	r3, r3
 800327c:	089b      	lsrs	r3, r3, #2
 800327e:	430a      	orrs	r2, r1
 8003280:	33c0      	adds	r3, #192	@ 0xc0
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003286:	e031      	b.n	80032ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003288:	4a1b      	ldr	r2, [pc, #108]	@ (80032f8 <__NVIC_SetPriority+0xd8>)
 800328a:	1dfb      	adds	r3, r7, #7
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	0019      	movs	r1, r3
 8003290:	230f      	movs	r3, #15
 8003292:	400b      	ands	r3, r1
 8003294:	3b08      	subs	r3, #8
 8003296:	089b      	lsrs	r3, r3, #2
 8003298:	3306      	adds	r3, #6
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	18d3      	adds	r3, r2, r3
 800329e:	3304      	adds	r3, #4
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	1dfa      	adds	r2, r7, #7
 80032a4:	7812      	ldrb	r2, [r2, #0]
 80032a6:	0011      	movs	r1, r2
 80032a8:	2203      	movs	r2, #3
 80032aa:	400a      	ands	r2, r1
 80032ac:	00d2      	lsls	r2, r2, #3
 80032ae:	21ff      	movs	r1, #255	@ 0xff
 80032b0:	4091      	lsls	r1, r2
 80032b2:	000a      	movs	r2, r1
 80032b4:	43d2      	mvns	r2, r2
 80032b6:	401a      	ands	r2, r3
 80032b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	019b      	lsls	r3, r3, #6
 80032be:	22ff      	movs	r2, #255	@ 0xff
 80032c0:	401a      	ands	r2, r3
 80032c2:	1dfb      	adds	r3, r7, #7
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	0018      	movs	r0, r3
 80032c8:	2303      	movs	r3, #3
 80032ca:	4003      	ands	r3, r0
 80032cc:	00db      	lsls	r3, r3, #3
 80032ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032d0:	4809      	ldr	r0, [pc, #36]	@ (80032f8 <__NVIC_SetPriority+0xd8>)
 80032d2:	1dfb      	adds	r3, r7, #7
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	001c      	movs	r4, r3
 80032d8:	230f      	movs	r3, #15
 80032da:	4023      	ands	r3, r4
 80032dc:	3b08      	subs	r3, #8
 80032de:	089b      	lsrs	r3, r3, #2
 80032e0:	430a      	orrs	r2, r1
 80032e2:	3306      	adds	r3, #6
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	18c3      	adds	r3, r0, r3
 80032e8:	3304      	adds	r3, #4
 80032ea:	601a      	str	r2, [r3, #0]
}
 80032ec:	46c0      	nop			@ (mov r8, r8)
 80032ee:	46bd      	mov	sp, r7
 80032f0:	b003      	add	sp, #12
 80032f2:	bd90      	pop	{r4, r7, pc}
 80032f4:	e000e100 	.word	0xe000e100
 80032f8:	e000ed00 	.word	0xe000ed00

080032fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	1e5a      	subs	r2, r3, #1
 8003308:	2380      	movs	r3, #128	@ 0x80
 800330a:	045b      	lsls	r3, r3, #17
 800330c:	429a      	cmp	r2, r3
 800330e:	d301      	bcc.n	8003314 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003310:	2301      	movs	r3, #1
 8003312:	e010      	b.n	8003336 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003314:	4b0a      	ldr	r3, [pc, #40]	@ (8003340 <SysTick_Config+0x44>)
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	3a01      	subs	r2, #1
 800331a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800331c:	2301      	movs	r3, #1
 800331e:	425b      	negs	r3, r3
 8003320:	2103      	movs	r1, #3
 8003322:	0018      	movs	r0, r3
 8003324:	f7ff ff7c 	bl	8003220 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003328:	4b05      	ldr	r3, [pc, #20]	@ (8003340 <SysTick_Config+0x44>)
 800332a:	2200      	movs	r2, #0
 800332c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800332e:	4b04      	ldr	r3, [pc, #16]	@ (8003340 <SysTick_Config+0x44>)
 8003330:	2207      	movs	r2, #7
 8003332:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003334:	2300      	movs	r3, #0
}
 8003336:	0018      	movs	r0, r3
 8003338:	46bd      	mov	sp, r7
 800333a:	b002      	add	sp, #8
 800333c:	bd80      	pop	{r7, pc}
 800333e:	46c0      	nop			@ (mov r8, r8)
 8003340:	e000e010 	.word	0xe000e010

08003344 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	60b9      	str	r1, [r7, #8]
 800334c:	607a      	str	r2, [r7, #4]
 800334e:	210f      	movs	r1, #15
 8003350:	187b      	adds	r3, r7, r1
 8003352:	1c02      	adds	r2, r0, #0
 8003354:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003356:	68ba      	ldr	r2, [r7, #8]
 8003358:	187b      	adds	r3, r7, r1
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	b25b      	sxtb	r3, r3
 800335e:	0011      	movs	r1, r2
 8003360:	0018      	movs	r0, r3
 8003362:	f7ff ff5d 	bl	8003220 <__NVIC_SetPriority>
}
 8003366:	46c0      	nop			@ (mov r8, r8)
 8003368:	46bd      	mov	sp, r7
 800336a:	b004      	add	sp, #16
 800336c:	bd80      	pop	{r7, pc}

0800336e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b082      	sub	sp, #8
 8003372:	af00      	add	r7, sp, #0
 8003374:	0002      	movs	r2, r0
 8003376:	1dfb      	adds	r3, r7, #7
 8003378:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800337a:	1dfb      	adds	r3, r7, #7
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	b25b      	sxtb	r3, r3
 8003380:	0018      	movs	r0, r3
 8003382:	f7ff ff33 	bl	80031ec <__NVIC_EnableIRQ>
}
 8003386:	46c0      	nop			@ (mov r8, r8)
 8003388:	46bd      	mov	sp, r7
 800338a:	b002      	add	sp, #8
 800338c:	bd80      	pop	{r7, pc}

0800338e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800338e:	b580      	push	{r7, lr}
 8003390:	b082      	sub	sp, #8
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	0018      	movs	r0, r3
 800339a:	f7ff ffaf 	bl	80032fc <SysTick_Config>
 800339e:	0003      	movs	r3, r0
}
 80033a0:	0018      	movs	r0, r3
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b002      	add	sp, #8
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e077      	b.n	80034aa <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a3d      	ldr	r2, [pc, #244]	@ (80034b4 <HAL_DMA_Init+0x10c>)
 80033c0:	4694      	mov	ip, r2
 80033c2:	4463      	add	r3, ip
 80033c4:	2114      	movs	r1, #20
 80033c6:	0018      	movs	r0, r3
 80033c8:	f7fc fe9c 	bl	8000104 <__udivsi3>
 80033cc:	0003      	movs	r3, r0
 80033ce:	009a      	lsls	r2, r3, #2
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2225      	movs	r2, #37	@ 0x25
 80033d8:	2102      	movs	r1, #2
 80033da:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4934      	ldr	r1, [pc, #208]	@ (80034b8 <HAL_DMA_Init+0x110>)
 80033e8:	400a      	ands	r2, r1
 80033ea:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	6819      	ldr	r1, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	689a      	ldr	r2, [r3, #8]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	691b      	ldr	r3, [r3, #16]
 8003400:	431a      	orrs	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	695b      	ldr	r3, [r3, #20]
 8003406:	431a      	orrs	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	431a      	orrs	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	69db      	ldr	r3, [r3, #28]
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a1b      	ldr	r3, [r3, #32]
 8003418:	431a      	orrs	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	0018      	movs	r0, r3
 8003426:	f000 fa23 	bl	8003870 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	689a      	ldr	r2, [r3, #8]
 800342e:	2380      	movs	r3, #128	@ 0x80
 8003430:	01db      	lsls	r3, r3, #7
 8003432:	429a      	cmp	r2, r3
 8003434:	d102      	bne.n	800343c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685a      	ldr	r2, [r3, #4]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003444:	213f      	movs	r1, #63	@ 0x3f
 8003446:	400a      	ands	r2, r1
 8003448:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003452:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d011      	beq.n	8003480 <HAL_DMA_Init+0xd8>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	2b04      	cmp	r3, #4
 8003462:	d80d      	bhi.n	8003480 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	0018      	movs	r0, r3
 8003468:	f000 fa2e 	bl	80038c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	e008      	b.n	8003492 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2225      	movs	r2, #37	@ 0x25
 800349c:	2101      	movs	r1, #1
 800349e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2224      	movs	r2, #36	@ 0x24
 80034a4:	2100      	movs	r1, #0
 80034a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	0018      	movs	r0, r3
 80034ac:	46bd      	mov	sp, r7
 80034ae:	b002      	add	sp, #8
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	46c0      	nop			@ (mov r8, r8)
 80034b4:	bffdfff8 	.word	0xbffdfff8
 80034b8:	ffff800f 	.word	0xffff800f

080034bc <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b086      	sub	sp, #24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	607a      	str	r2, [r7, #4]
 80034c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034ca:	2317      	movs	r3, #23
 80034cc:	18fb      	adds	r3, r7, r3
 80034ce:	2200      	movs	r2, #0
 80034d0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2224      	movs	r2, #36	@ 0x24
 80034d6:	5c9b      	ldrb	r3, [r3, r2]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d101      	bne.n	80034e0 <HAL_DMA_Start_IT+0x24>
 80034dc:	2302      	movs	r3, #2
 80034de:	e06f      	b.n	80035c0 <HAL_DMA_Start_IT+0x104>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2224      	movs	r2, #36	@ 0x24
 80034e4:	2101      	movs	r1, #1
 80034e6:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2225      	movs	r2, #37	@ 0x25
 80034ec:	5c9b      	ldrb	r3, [r3, r2]
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d157      	bne.n	80035a4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2225      	movs	r2, #37	@ 0x25
 80034f8:	2102      	movs	r1, #2
 80034fa:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2101      	movs	r1, #1
 800350e:	438a      	bics	r2, r1
 8003510:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	68b9      	ldr	r1, [r7, #8]
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	f000 f969 	bl	80037f0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003522:	2b00      	cmp	r3, #0
 8003524:	d008      	beq.n	8003538 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	210e      	movs	r1, #14
 8003532:	430a      	orrs	r2, r1
 8003534:	601a      	str	r2, [r3, #0]
 8003536:	e00f      	b.n	8003558 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2104      	movs	r1, #4
 8003544:	438a      	bics	r2, r1
 8003546:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	210a      	movs	r1, #10
 8003554:	430a      	orrs	r2, r1
 8003556:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	2380      	movs	r3, #128	@ 0x80
 8003560:	025b      	lsls	r3, r3, #9
 8003562:	4013      	ands	r3, r2
 8003564:	d008      	beq.n	8003578 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003570:	2180      	movs	r1, #128	@ 0x80
 8003572:	0049      	lsls	r1, r1, #1
 8003574:	430a      	orrs	r2, r1
 8003576:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800357c:	2b00      	cmp	r3, #0
 800357e:	d008      	beq.n	8003592 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800358a:	2180      	movs	r1, #128	@ 0x80
 800358c:	0049      	lsls	r1, r1, #1
 800358e:	430a      	orrs	r2, r1
 8003590:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2101      	movs	r1, #1
 800359e:	430a      	orrs	r2, r1
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	e00a      	b.n	80035ba <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2280      	movs	r2, #128	@ 0x80
 80035a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2224      	movs	r2, #36	@ 0x24
 80035ae:	2100      	movs	r1, #0
 80035b0:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80035b2:	2317      	movs	r3, #23
 80035b4:	18fb      	adds	r3, r7, r3
 80035b6:	2201      	movs	r2, #1
 80035b8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80035ba:	2317      	movs	r3, #23
 80035bc:	18fb      	adds	r3, r7, r3
 80035be:	781b      	ldrb	r3, [r3, #0]
}
 80035c0:	0018      	movs	r0, r3
 80035c2:	46bd      	mov	sp, r7
 80035c4:	b006      	add	sp, #24
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e050      	b.n	800367c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2225      	movs	r2, #37	@ 0x25
 80035de:	5c9b      	ldrb	r3, [r3, r2]
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d008      	beq.n	80035f8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2204      	movs	r2, #4
 80035ea:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2224      	movs	r2, #36	@ 0x24
 80035f0:	2100      	movs	r1, #0
 80035f2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e041      	b.n	800367c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	210e      	movs	r1, #14
 8003604:	438a      	bics	r2, r1
 8003606:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003612:	491c      	ldr	r1, [pc, #112]	@ (8003684 <HAL_DMA_Abort+0xbc>)
 8003614:	400a      	ands	r2, r1
 8003616:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2101      	movs	r1, #1
 8003624:	438a      	bics	r2, r1
 8003626:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8003628:	4b17      	ldr	r3, [pc, #92]	@ (8003688 <HAL_DMA_Abort+0xc0>)
 800362a:	6859      	ldr	r1, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003630:	221c      	movs	r2, #28
 8003632:	4013      	ands	r3, r2
 8003634:	2201      	movs	r2, #1
 8003636:	409a      	lsls	r2, r3
 8003638:	4b13      	ldr	r3, [pc, #76]	@ (8003688 <HAL_DMA_Abort+0xc0>)
 800363a:	430a      	orrs	r2, r1
 800363c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003646:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00c      	beq.n	800366a <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800365a:	490a      	ldr	r1, [pc, #40]	@ (8003684 <HAL_DMA_Abort+0xbc>)
 800365c:	400a      	ands	r2, r1
 800365e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003668:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2225      	movs	r2, #37	@ 0x25
 800366e:	2101      	movs	r1, #1
 8003670:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2224      	movs	r2, #36	@ 0x24
 8003676:	2100      	movs	r1, #0
 8003678:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800367a:	2300      	movs	r3, #0
}
 800367c:	0018      	movs	r0, r3
 800367e:	46bd      	mov	sp, r7
 8003680:	b002      	add	sp, #8
 8003682:	bd80      	pop	{r7, pc}
 8003684:	fffffeff 	.word	0xfffffeff
 8003688:	40020000 	.word	0x40020000

0800368c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8003694:	4b55      	ldr	r3, [pc, #340]	@ (80037ec <HAL_DMA_IRQHandler+0x160>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	221c      	movs	r2, #28
 80036a8:	4013      	ands	r3, r2
 80036aa:	2204      	movs	r2, #4
 80036ac:	409a      	lsls	r2, r3
 80036ae:	0013      	movs	r3, r2
 80036b0:	68fa      	ldr	r2, [r7, #12]
 80036b2:	4013      	ands	r3, r2
 80036b4:	d027      	beq.n	8003706 <HAL_DMA_IRQHandler+0x7a>
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	2204      	movs	r2, #4
 80036ba:	4013      	ands	r3, r2
 80036bc:	d023      	beq.n	8003706 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2220      	movs	r2, #32
 80036c6:	4013      	ands	r3, r2
 80036c8:	d107      	bne.n	80036da <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2104      	movs	r1, #4
 80036d6:	438a      	bics	r2, r1
 80036d8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80036da:	4b44      	ldr	r3, [pc, #272]	@ (80037ec <HAL_DMA_IRQHandler+0x160>)
 80036dc:	6859      	ldr	r1, [r3, #4]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e2:	221c      	movs	r2, #28
 80036e4:	4013      	ands	r3, r2
 80036e6:	2204      	movs	r2, #4
 80036e8:	409a      	lsls	r2, r3
 80036ea:	4b40      	ldr	r3, [pc, #256]	@ (80037ec <HAL_DMA_IRQHandler+0x160>)
 80036ec:	430a      	orrs	r2, r1
 80036ee:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d100      	bne.n	80036fa <HAL_DMA_IRQHandler+0x6e>
 80036f8:	e073      	b.n	80037e2 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	0010      	movs	r0, r2
 8003702:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003704:	e06d      	b.n	80037e2 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370a:	221c      	movs	r2, #28
 800370c:	4013      	ands	r3, r2
 800370e:	2202      	movs	r2, #2
 8003710:	409a      	lsls	r2, r3
 8003712:	0013      	movs	r3, r2
 8003714:	68fa      	ldr	r2, [r7, #12]
 8003716:	4013      	ands	r3, r2
 8003718:	d02e      	beq.n	8003778 <HAL_DMA_IRQHandler+0xec>
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	2202      	movs	r2, #2
 800371e:	4013      	ands	r3, r2
 8003720:	d02a      	beq.n	8003778 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2220      	movs	r2, #32
 800372a:	4013      	ands	r3, r2
 800372c:	d10b      	bne.n	8003746 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	210a      	movs	r1, #10
 800373a:	438a      	bics	r2, r1
 800373c:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2225      	movs	r2, #37	@ 0x25
 8003742:	2101      	movs	r1, #1
 8003744:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003746:	4b29      	ldr	r3, [pc, #164]	@ (80037ec <HAL_DMA_IRQHandler+0x160>)
 8003748:	6859      	ldr	r1, [r3, #4]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374e:	221c      	movs	r2, #28
 8003750:	4013      	ands	r3, r2
 8003752:	2202      	movs	r2, #2
 8003754:	409a      	lsls	r2, r3
 8003756:	4b25      	ldr	r3, [pc, #148]	@ (80037ec <HAL_DMA_IRQHandler+0x160>)
 8003758:	430a      	orrs	r2, r1
 800375a:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2224      	movs	r2, #36	@ 0x24
 8003760:	2100      	movs	r1, #0
 8003762:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003768:	2b00      	cmp	r3, #0
 800376a:	d03a      	beq.n	80037e2 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	0010      	movs	r0, r2
 8003774:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003776:	e034      	b.n	80037e2 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377c:	221c      	movs	r2, #28
 800377e:	4013      	ands	r3, r2
 8003780:	2208      	movs	r2, #8
 8003782:	409a      	lsls	r2, r3
 8003784:	0013      	movs	r3, r2
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	4013      	ands	r3, r2
 800378a:	d02b      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x158>
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	2208      	movs	r2, #8
 8003790:	4013      	ands	r3, r2
 8003792:	d027      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	210e      	movs	r1, #14
 80037a0:	438a      	bics	r2, r1
 80037a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80037a4:	4b11      	ldr	r3, [pc, #68]	@ (80037ec <HAL_DMA_IRQHandler+0x160>)
 80037a6:	6859      	ldr	r1, [r3, #4]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ac:	221c      	movs	r2, #28
 80037ae:	4013      	ands	r3, r2
 80037b0:	2201      	movs	r2, #1
 80037b2:	409a      	lsls	r2, r3
 80037b4:	4b0d      	ldr	r3, [pc, #52]	@ (80037ec <HAL_DMA_IRQHandler+0x160>)
 80037b6:	430a      	orrs	r2, r1
 80037b8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2201      	movs	r2, #1
 80037be:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2225      	movs	r2, #37	@ 0x25
 80037c4:	2101      	movs	r1, #1
 80037c6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2224      	movs	r2, #36	@ 0x24
 80037cc:	2100      	movs	r1, #0
 80037ce:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d005      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037dc:	687a      	ldr	r2, [r7, #4]
 80037de:	0010      	movs	r0, r2
 80037e0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80037e2:	46c0      	nop			@ (mov r8, r8)
 80037e4:	46c0      	nop			@ (mov r8, r8)
}
 80037e6:	46bd      	mov	sp, r7
 80037e8:	b004      	add	sp, #16
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	40020000 	.word	0x40020000

080037f0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
 80037fc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003802:	68fa      	ldr	r2, [r7, #12]
 8003804:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003806:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800380c:	2b00      	cmp	r3, #0
 800380e:	d004      	beq.n	800381a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003818:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800381a:	4b14      	ldr	r3, [pc, #80]	@ (800386c <DMA_SetConfig+0x7c>)
 800381c:	6859      	ldr	r1, [r3, #4]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003822:	221c      	movs	r2, #28
 8003824:	4013      	ands	r3, r2
 8003826:	2201      	movs	r2, #1
 8003828:	409a      	lsls	r2, r3
 800382a:	4b10      	ldr	r3, [pc, #64]	@ (800386c <DMA_SetConfig+0x7c>)
 800382c:	430a      	orrs	r2, r1
 800382e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	683a      	ldr	r2, [r7, #0]
 8003836:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	2b10      	cmp	r3, #16
 800383e:	d108      	bne.n	8003852 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68ba      	ldr	r2, [r7, #8]
 800384e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003850:	e007      	b.n	8003862 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	68ba      	ldr	r2, [r7, #8]
 8003858:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	60da      	str	r2, [r3, #12]
}
 8003862:	46c0      	nop			@ (mov r8, r8)
 8003864:	46bd      	mov	sp, r7
 8003866:	b004      	add	sp, #16
 8003868:	bd80      	pop	{r7, pc}
 800386a:	46c0      	nop			@ (mov r8, r8)
 800386c:	40020000 	.word	0x40020000

08003870 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387c:	089b      	lsrs	r3, r3, #2
 800387e:	4a10      	ldr	r2, [pc, #64]	@ (80038c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003880:	4694      	mov	ip, r2
 8003882:	4463      	add	r3, ip
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	001a      	movs	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	001a      	movs	r2, r3
 8003892:	23ff      	movs	r3, #255	@ 0xff
 8003894:	4013      	ands	r3, r2
 8003896:	3b08      	subs	r3, #8
 8003898:	2114      	movs	r1, #20
 800389a:	0018      	movs	r0, r3
 800389c:	f7fc fc32 	bl	8000104 <__udivsi3>
 80038a0:	0003      	movs	r3, r0
 80038a2:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a07      	ldr	r2, [pc, #28]	@ (80038c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80038a8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	221f      	movs	r2, #31
 80038ae:	4013      	ands	r3, r2
 80038b0:	2201      	movs	r2, #1
 80038b2:	409a      	lsls	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80038b8:	46c0      	nop			@ (mov r8, r8)
 80038ba:	46bd      	mov	sp, r7
 80038bc:	b004      	add	sp, #16
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	10008200 	.word	0x10008200
 80038c4:	40020880 	.word	0x40020880

080038c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	223f      	movs	r2, #63	@ 0x3f
 80038d6:	4013      	ands	r3, r2
 80038d8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003908 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80038de:	4694      	mov	ip, r2
 80038e0:	4463      	add	r3, ip
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	001a      	movs	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a07      	ldr	r2, [pc, #28]	@ (800390c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80038ee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	3b01      	subs	r3, #1
 80038f4:	2203      	movs	r2, #3
 80038f6:	4013      	ands	r3, r2
 80038f8:	2201      	movs	r2, #1
 80038fa:	409a      	lsls	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8003900:	46c0      	nop			@ (mov r8, r8)
 8003902:	46bd      	mov	sp, r7
 8003904:	b004      	add	sp, #16
 8003906:	bd80      	pop	{r7, pc}
 8003908:	1000823f 	.word	0x1000823f
 800390c:	40020940 	.word	0x40020940

08003910 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b086      	sub	sp, #24
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800391a:	2300      	movs	r3, #0
 800391c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800391e:	e147      	b.n	8003bb0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2101      	movs	r1, #1
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	4091      	lsls	r1, r2
 800392a:	000a      	movs	r2, r1
 800392c:	4013      	ands	r3, r2
 800392e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d100      	bne.n	8003938 <HAL_GPIO_Init+0x28>
 8003936:	e138      	b.n	8003baa <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	2203      	movs	r2, #3
 800393e:	4013      	ands	r3, r2
 8003940:	2b01      	cmp	r3, #1
 8003942:	d005      	beq.n	8003950 <HAL_GPIO_Init+0x40>
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	2203      	movs	r2, #3
 800394a:	4013      	ands	r3, r2
 800394c:	2b02      	cmp	r3, #2
 800394e:	d130      	bne.n	80039b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	2203      	movs	r2, #3
 800395c:	409a      	lsls	r2, r3
 800395e:	0013      	movs	r3, r2
 8003960:	43da      	mvns	r2, r3
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	4013      	ands	r3, r2
 8003966:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	68da      	ldr	r2, [r3, #12]
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	005b      	lsls	r3, r3, #1
 8003970:	409a      	lsls	r2, r3
 8003972:	0013      	movs	r3, r2
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	4313      	orrs	r3, r2
 8003978:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	693a      	ldr	r2, [r7, #16]
 800397e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003986:	2201      	movs	r2, #1
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	409a      	lsls	r2, r3
 800398c:	0013      	movs	r3, r2
 800398e:	43da      	mvns	r2, r3
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	4013      	ands	r3, r2
 8003994:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	091b      	lsrs	r3, r3, #4
 800399c:	2201      	movs	r2, #1
 800399e:	401a      	ands	r2, r3
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	409a      	lsls	r2, r3
 80039a4:	0013      	movs	r3, r2
 80039a6:	693a      	ldr	r2, [r7, #16]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	2203      	movs	r2, #3
 80039b8:	4013      	ands	r3, r2
 80039ba:	2b03      	cmp	r3, #3
 80039bc:	d017      	beq.n	80039ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	2203      	movs	r2, #3
 80039ca:	409a      	lsls	r2, r3
 80039cc:	0013      	movs	r3, r2
 80039ce:	43da      	mvns	r2, r3
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	4013      	ands	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	689a      	ldr	r2, [r3, #8]
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	409a      	lsls	r2, r3
 80039e0:	0013      	movs	r3, r2
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2203      	movs	r2, #3
 80039f4:	4013      	ands	r3, r2
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d123      	bne.n	8003a42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	08da      	lsrs	r2, r3, #3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	3208      	adds	r2, #8
 8003a02:	0092      	lsls	r2, r2, #2
 8003a04:	58d3      	ldr	r3, [r2, r3]
 8003a06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	2207      	movs	r2, #7
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	220f      	movs	r2, #15
 8003a12:	409a      	lsls	r2, r3
 8003a14:	0013      	movs	r3, r2
 8003a16:	43da      	mvns	r2, r3
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	691a      	ldr	r2, [r3, #16]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	2107      	movs	r1, #7
 8003a26:	400b      	ands	r3, r1
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	409a      	lsls	r2, r3
 8003a2c:	0013      	movs	r3, r2
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	08da      	lsrs	r2, r3, #3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	3208      	adds	r2, #8
 8003a3c:	0092      	lsls	r2, r2, #2
 8003a3e:	6939      	ldr	r1, [r7, #16]
 8003a40:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	2203      	movs	r2, #3
 8003a4e:	409a      	lsls	r2, r3
 8003a50:	0013      	movs	r3, r2
 8003a52:	43da      	mvns	r2, r3
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	4013      	ands	r3, r2
 8003a58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	2203      	movs	r2, #3
 8003a60:	401a      	ands	r2, r3
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	005b      	lsls	r3, r3, #1
 8003a66:	409a      	lsls	r2, r3
 8003a68:	0013      	movs	r3, r2
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	685a      	ldr	r2, [r3, #4]
 8003a7a:	23c0      	movs	r3, #192	@ 0xc0
 8003a7c:	029b      	lsls	r3, r3, #10
 8003a7e:	4013      	ands	r3, r2
 8003a80:	d100      	bne.n	8003a84 <HAL_GPIO_Init+0x174>
 8003a82:	e092      	b.n	8003baa <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003a84:	4a50      	ldr	r2, [pc, #320]	@ (8003bc8 <HAL_GPIO_Init+0x2b8>)
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	089b      	lsrs	r3, r3, #2
 8003a8a:	3318      	adds	r3, #24
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	589b      	ldr	r3, [r3, r2]
 8003a90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	2203      	movs	r2, #3
 8003a96:	4013      	ands	r3, r2
 8003a98:	00db      	lsls	r3, r3, #3
 8003a9a:	220f      	movs	r2, #15
 8003a9c:	409a      	lsls	r2, r3
 8003a9e:	0013      	movs	r3, r2
 8003aa0:	43da      	mvns	r2, r3
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	23a0      	movs	r3, #160	@ 0xa0
 8003aac:	05db      	lsls	r3, r3, #23
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d013      	beq.n	8003ada <HAL_GPIO_Init+0x1ca>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a45      	ldr	r2, [pc, #276]	@ (8003bcc <HAL_GPIO_Init+0x2bc>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d00d      	beq.n	8003ad6 <HAL_GPIO_Init+0x1c6>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a44      	ldr	r2, [pc, #272]	@ (8003bd0 <HAL_GPIO_Init+0x2c0>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d007      	beq.n	8003ad2 <HAL_GPIO_Init+0x1c2>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a43      	ldr	r2, [pc, #268]	@ (8003bd4 <HAL_GPIO_Init+0x2c4>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d101      	bne.n	8003ace <HAL_GPIO_Init+0x1be>
 8003aca:	2303      	movs	r3, #3
 8003acc:	e006      	b.n	8003adc <HAL_GPIO_Init+0x1cc>
 8003ace:	2305      	movs	r3, #5
 8003ad0:	e004      	b.n	8003adc <HAL_GPIO_Init+0x1cc>
 8003ad2:	2302      	movs	r3, #2
 8003ad4:	e002      	b.n	8003adc <HAL_GPIO_Init+0x1cc>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e000      	b.n	8003adc <HAL_GPIO_Init+0x1cc>
 8003ada:	2300      	movs	r3, #0
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	2103      	movs	r1, #3
 8003ae0:	400a      	ands	r2, r1
 8003ae2:	00d2      	lsls	r2, r2, #3
 8003ae4:	4093      	lsls	r3, r2
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003aec:	4936      	ldr	r1, [pc, #216]	@ (8003bc8 <HAL_GPIO_Init+0x2b8>)
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	089b      	lsrs	r3, r3, #2
 8003af2:	3318      	adds	r3, #24
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003afa:	4b33      	ldr	r3, [pc, #204]	@ (8003bc8 <HAL_GPIO_Init+0x2b8>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	43da      	mvns	r2, r3
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	4013      	ands	r3, r2
 8003b08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	685a      	ldr	r2, [r3, #4]
 8003b0e:	2380      	movs	r3, #128	@ 0x80
 8003b10:	035b      	lsls	r3, r3, #13
 8003b12:	4013      	ands	r3, r2
 8003b14:	d003      	beq.n	8003b1e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003b16:	693a      	ldr	r2, [r7, #16]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b1e:	4b2a      	ldr	r3, [pc, #168]	@ (8003bc8 <HAL_GPIO_Init+0x2b8>)
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003b24:	4b28      	ldr	r3, [pc, #160]	@ (8003bc8 <HAL_GPIO_Init+0x2b8>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	43da      	mvns	r2, r3
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	4013      	ands	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	685a      	ldr	r2, [r3, #4]
 8003b38:	2380      	movs	r3, #128	@ 0x80
 8003b3a:	039b      	lsls	r3, r3, #14
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	d003      	beq.n	8003b48 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b48:	4b1f      	ldr	r3, [pc, #124]	@ (8003bc8 <HAL_GPIO_Init+0x2b8>)
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8003bc8 <HAL_GPIO_Init+0x2b8>)
 8003b50:	2384      	movs	r3, #132	@ 0x84
 8003b52:	58d3      	ldr	r3, [r2, r3]
 8003b54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	43da      	mvns	r2, r3
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685a      	ldr	r2, [r3, #4]
 8003b64:	2380      	movs	r3, #128	@ 0x80
 8003b66:	029b      	lsls	r3, r3, #10
 8003b68:	4013      	ands	r3, r2
 8003b6a:	d003      	beq.n	8003b74 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b74:	4914      	ldr	r1, [pc, #80]	@ (8003bc8 <HAL_GPIO_Init+0x2b8>)
 8003b76:	2284      	movs	r2, #132	@ 0x84
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003b7c:	4a12      	ldr	r2, [pc, #72]	@ (8003bc8 <HAL_GPIO_Init+0x2b8>)
 8003b7e:	2380      	movs	r3, #128	@ 0x80
 8003b80:	58d3      	ldr	r3, [r2, r3]
 8003b82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	43da      	mvns	r2, r3
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	685a      	ldr	r2, [r3, #4]
 8003b92:	2380      	movs	r3, #128	@ 0x80
 8003b94:	025b      	lsls	r3, r3, #9
 8003b96:	4013      	ands	r3, r2
 8003b98:	d003      	beq.n	8003ba2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003b9a:	693a      	ldr	r2, [r7, #16]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ba2:	4909      	ldr	r1, [pc, #36]	@ (8003bc8 <HAL_GPIO_Init+0x2b8>)
 8003ba4:	2280      	movs	r2, #128	@ 0x80
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	3301      	adds	r3, #1
 8003bae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	40da      	lsrs	r2, r3
 8003bb8:	1e13      	subs	r3, r2, #0
 8003bba:	d000      	beq.n	8003bbe <HAL_GPIO_Init+0x2ae>
 8003bbc:	e6b0      	b.n	8003920 <HAL_GPIO_Init+0x10>
  }
}
 8003bbe:	46c0      	nop			@ (mov r8, r8)
 8003bc0:	46c0      	nop			@ (mov r8, r8)
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	b006      	add	sp, #24
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	40021800 	.word	0x40021800
 8003bcc:	50000400 	.word	0x50000400
 8003bd0:	50000800 	.word	0x50000800
 8003bd4:	50000c00 	.word	0x50000c00

08003bd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	0008      	movs	r0, r1
 8003be2:	0011      	movs	r1, r2
 8003be4:	1cbb      	adds	r3, r7, #2
 8003be6:	1c02      	adds	r2, r0, #0
 8003be8:	801a      	strh	r2, [r3, #0]
 8003bea:	1c7b      	adds	r3, r7, #1
 8003bec:	1c0a      	adds	r2, r1, #0
 8003bee:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bf0:	1c7b      	adds	r3, r7, #1
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d004      	beq.n	8003c02 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bf8:	1cbb      	adds	r3, r7, #2
 8003bfa:	881a      	ldrh	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c00:	e003      	b.n	8003c0a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c02:	1cbb      	adds	r3, r7, #2
 8003c04:	881a      	ldrh	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003c0a:	46c0      	nop			@ (mov r8, r8)
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	b002      	add	sp, #8
 8003c10:	bd80      	pop	{r7, pc}
	...

08003c14 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003c1c:	4b19      	ldr	r3, [pc, #100]	@ (8003c84 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a19      	ldr	r2, [pc, #100]	@ (8003c88 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003c22:	4013      	ands	r3, r2
 8003c24:	0019      	movs	r1, r3
 8003c26:	4b17      	ldr	r3, [pc, #92]	@ (8003c84 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	2380      	movs	r3, #128	@ 0x80
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d11f      	bne.n	8003c78 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003c38:	4b14      	ldr	r3, [pc, #80]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	0013      	movs	r3, r2
 8003c3e:	005b      	lsls	r3, r3, #1
 8003c40:	189b      	adds	r3, r3, r2
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	4912      	ldr	r1, [pc, #72]	@ (8003c90 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003c46:	0018      	movs	r0, r3
 8003c48:	f7fc fa5c 	bl	8000104 <__udivsi3>
 8003c4c:	0003      	movs	r3, r0
 8003c4e:	3301      	adds	r3, #1
 8003c50:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c52:	e008      	b.n	8003c66 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d003      	beq.n	8003c62 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	60fb      	str	r3, [r7, #12]
 8003c60:	e001      	b.n	8003c66 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e009      	b.n	8003c7a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c66:	4b07      	ldr	r3, [pc, #28]	@ (8003c84 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003c68:	695a      	ldr	r2, [r3, #20]
 8003c6a:	2380      	movs	r3, #128	@ 0x80
 8003c6c:	00db      	lsls	r3, r3, #3
 8003c6e:	401a      	ands	r2, r3
 8003c70:	2380      	movs	r3, #128	@ 0x80
 8003c72:	00db      	lsls	r3, r3, #3
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d0ed      	beq.n	8003c54 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	b004      	add	sp, #16
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	46c0      	nop			@ (mov r8, r8)
 8003c84:	40007000 	.word	0x40007000
 8003c88:	fffff9ff 	.word	0xfffff9ff
 8003c8c:	20000004 	.word	0x20000004
 8003c90:	000f4240 	.word	0x000f4240

08003c94 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003c98:	4b03      	ldr	r3, [pc, #12]	@ (8003ca8 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	23e0      	movs	r3, #224	@ 0xe0
 8003c9e:	01db      	lsls	r3, r3, #7
 8003ca0:	4013      	ands	r3, r2
}
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	40021000 	.word	0x40021000

08003cac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b088      	sub	sp, #32
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e2fe      	b.n	80042bc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	d100      	bne.n	8003cca <HAL_RCC_OscConfig+0x1e>
 8003cc8:	e07c      	b.n	8003dc4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cca:	4bc3      	ldr	r3, [pc, #780]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	2238      	movs	r2, #56	@ 0x38
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cd4:	4bc0      	ldr	r3, [pc, #768]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	2203      	movs	r2, #3
 8003cda:	4013      	ands	r3, r2
 8003cdc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	2b10      	cmp	r3, #16
 8003ce2:	d102      	bne.n	8003cea <HAL_RCC_OscConfig+0x3e>
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	2b03      	cmp	r3, #3
 8003ce8:	d002      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	2b08      	cmp	r3, #8
 8003cee:	d10b      	bne.n	8003d08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf0:	4bb9      	ldr	r3, [pc, #740]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	2380      	movs	r3, #128	@ 0x80
 8003cf6:	029b      	lsls	r3, r3, #10
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	d062      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x116>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d15e      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e2d9      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685a      	ldr	r2, [r3, #4]
 8003d0c:	2380      	movs	r3, #128	@ 0x80
 8003d0e:	025b      	lsls	r3, r3, #9
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d107      	bne.n	8003d24 <HAL_RCC_OscConfig+0x78>
 8003d14:	4bb0      	ldr	r3, [pc, #704]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	4baf      	ldr	r3, [pc, #700]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003d1a:	2180      	movs	r1, #128	@ 0x80
 8003d1c:	0249      	lsls	r1, r1, #9
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	601a      	str	r2, [r3, #0]
 8003d22:	e020      	b.n	8003d66 <HAL_RCC_OscConfig+0xba>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685a      	ldr	r2, [r3, #4]
 8003d28:	23a0      	movs	r3, #160	@ 0xa0
 8003d2a:	02db      	lsls	r3, r3, #11
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d10e      	bne.n	8003d4e <HAL_RCC_OscConfig+0xa2>
 8003d30:	4ba9      	ldr	r3, [pc, #676]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	4ba8      	ldr	r3, [pc, #672]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003d36:	2180      	movs	r1, #128	@ 0x80
 8003d38:	02c9      	lsls	r1, r1, #11
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	601a      	str	r2, [r3, #0]
 8003d3e:	4ba6      	ldr	r3, [pc, #664]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	4ba5      	ldr	r3, [pc, #660]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003d44:	2180      	movs	r1, #128	@ 0x80
 8003d46:	0249      	lsls	r1, r1, #9
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	601a      	str	r2, [r3, #0]
 8003d4c:	e00b      	b.n	8003d66 <HAL_RCC_OscConfig+0xba>
 8003d4e:	4ba2      	ldr	r3, [pc, #648]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	4ba1      	ldr	r3, [pc, #644]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003d54:	49a1      	ldr	r1, [pc, #644]	@ (8003fdc <HAL_RCC_OscConfig+0x330>)
 8003d56:	400a      	ands	r2, r1
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	4b9f      	ldr	r3, [pc, #636]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	4b9e      	ldr	r3, [pc, #632]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003d60:	499f      	ldr	r1, [pc, #636]	@ (8003fe0 <HAL_RCC_OscConfig+0x334>)
 8003d62:	400a      	ands	r2, r1
 8003d64:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d014      	beq.n	8003d98 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d6e:	f7fe f99d 	bl	80020ac <HAL_GetTick>
 8003d72:	0003      	movs	r3, r0
 8003d74:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d78:	f7fe f998 	bl	80020ac <HAL_GetTick>
 8003d7c:	0002      	movs	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b64      	cmp	r3, #100	@ 0x64
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e298      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d8a:	4b93      	ldr	r3, [pc, #588]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	2380      	movs	r3, #128	@ 0x80
 8003d90:	029b      	lsls	r3, r3, #10
 8003d92:	4013      	ands	r3, r2
 8003d94:	d0f0      	beq.n	8003d78 <HAL_RCC_OscConfig+0xcc>
 8003d96:	e015      	b.n	8003dc4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d98:	f7fe f988 	bl	80020ac <HAL_GetTick>
 8003d9c:	0003      	movs	r3, r0
 8003d9e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003da0:	e008      	b.n	8003db4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003da2:	f7fe f983 	bl	80020ac <HAL_GetTick>
 8003da6:	0002      	movs	r2, r0
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	2b64      	cmp	r3, #100	@ 0x64
 8003dae:	d901      	bls.n	8003db4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003db0:	2303      	movs	r3, #3
 8003db2:	e283      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003db4:	4b88      	ldr	r3, [pc, #544]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	2380      	movs	r3, #128	@ 0x80
 8003dba:	029b      	lsls	r3, r3, #10
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	d1f0      	bne.n	8003da2 <HAL_RCC_OscConfig+0xf6>
 8003dc0:	e000      	b.n	8003dc4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dc2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2202      	movs	r2, #2
 8003dca:	4013      	ands	r3, r2
 8003dcc:	d100      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x124>
 8003dce:	e099      	b.n	8003f04 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dd0:	4b81      	ldr	r3, [pc, #516]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	2238      	movs	r2, #56	@ 0x38
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dda:	4b7f      	ldr	r3, [pc, #508]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	2203      	movs	r2, #3
 8003de0:	4013      	ands	r3, r2
 8003de2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	2b10      	cmp	r3, #16
 8003de8:	d102      	bne.n	8003df0 <HAL_RCC_OscConfig+0x144>
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d002      	beq.n	8003df6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d135      	bne.n	8003e62 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003df6:	4b78      	ldr	r3, [pc, #480]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	2380      	movs	r3, #128	@ 0x80
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	4013      	ands	r3, r2
 8003e00:	d005      	beq.n	8003e0e <HAL_RCC_OscConfig+0x162>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e256      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e0e:	4b72      	ldr	r3, [pc, #456]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	4a74      	ldr	r2, [pc, #464]	@ (8003fe4 <HAL_RCC_OscConfig+0x338>)
 8003e14:	4013      	ands	r3, r2
 8003e16:	0019      	movs	r1, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	021a      	lsls	r2, r3, #8
 8003e1e:	4b6e      	ldr	r3, [pc, #440]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003e20:	430a      	orrs	r2, r1
 8003e22:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d112      	bne.n	8003e50 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003e2a:	4b6b      	ldr	r3, [pc, #428]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a6e      	ldr	r2, [pc, #440]	@ (8003fe8 <HAL_RCC_OscConfig+0x33c>)
 8003e30:	4013      	ands	r3, r2
 8003e32:	0019      	movs	r1, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	691a      	ldr	r2, [r3, #16]
 8003e38:	4b67      	ldr	r3, [pc, #412]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003e3e:	4b66      	ldr	r3, [pc, #408]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	0adb      	lsrs	r3, r3, #11
 8003e44:	2207      	movs	r2, #7
 8003e46:	4013      	ands	r3, r2
 8003e48:	4a68      	ldr	r2, [pc, #416]	@ (8003fec <HAL_RCC_OscConfig+0x340>)
 8003e4a:	40da      	lsrs	r2, r3
 8003e4c:	4b68      	ldr	r3, [pc, #416]	@ (8003ff0 <HAL_RCC_OscConfig+0x344>)
 8003e4e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003e50:	4b68      	ldr	r3, [pc, #416]	@ (8003ff4 <HAL_RCC_OscConfig+0x348>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	0018      	movs	r0, r3
 8003e56:	f7fe f8cd 	bl	8001ff4 <HAL_InitTick>
 8003e5a:	1e03      	subs	r3, r0, #0
 8003e5c:	d051      	beq.n	8003f02 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e22c      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d030      	beq.n	8003ecc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003e6a:	4b5b      	ldr	r3, [pc, #364]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a5e      	ldr	r2, [pc, #376]	@ (8003fe8 <HAL_RCC_OscConfig+0x33c>)
 8003e70:	4013      	ands	r3, r2
 8003e72:	0019      	movs	r1, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	691a      	ldr	r2, [r3, #16]
 8003e78:	4b57      	ldr	r3, [pc, #348]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003e7e:	4b56      	ldr	r3, [pc, #344]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	4b55      	ldr	r3, [pc, #340]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003e84:	2180      	movs	r1, #128	@ 0x80
 8003e86:	0049      	lsls	r1, r1, #1
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8c:	f7fe f90e 	bl	80020ac <HAL_GetTick>
 8003e90:	0003      	movs	r3, r0
 8003e92:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e94:	e008      	b.n	8003ea8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e96:	f7fe f909 	bl	80020ac <HAL_GetTick>
 8003e9a:	0002      	movs	r2, r0
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d901      	bls.n	8003ea8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e209      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ea8:	4b4b      	ldr	r3, [pc, #300]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	2380      	movs	r3, #128	@ 0x80
 8003eae:	00db      	lsls	r3, r3, #3
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	d0f0      	beq.n	8003e96 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eb4:	4b48      	ldr	r3, [pc, #288]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	4a4a      	ldr	r2, [pc, #296]	@ (8003fe4 <HAL_RCC_OscConfig+0x338>)
 8003eba:	4013      	ands	r3, r2
 8003ebc:	0019      	movs	r1, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	021a      	lsls	r2, r3, #8
 8003ec4:	4b44      	ldr	r3, [pc, #272]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	605a      	str	r2, [r3, #4]
 8003eca:	e01b      	b.n	8003f04 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003ecc:	4b42      	ldr	r3, [pc, #264]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	4b41      	ldr	r3, [pc, #260]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003ed2:	4949      	ldr	r1, [pc, #292]	@ (8003ff8 <HAL_RCC_OscConfig+0x34c>)
 8003ed4:	400a      	ands	r2, r1
 8003ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed8:	f7fe f8e8 	bl	80020ac <HAL_GetTick>
 8003edc:	0003      	movs	r3, r0
 8003ede:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ee0:	e008      	b.n	8003ef4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ee2:	f7fe f8e3 	bl	80020ac <HAL_GetTick>
 8003ee6:	0002      	movs	r2, r0
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e1e3      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ef4:	4b38      	ldr	r3, [pc, #224]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	2380      	movs	r3, #128	@ 0x80
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	4013      	ands	r3, r2
 8003efe:	d1f0      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x236>
 8003f00:	e000      	b.n	8003f04 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f02:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2208      	movs	r2, #8
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	d047      	beq.n	8003f9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003f0e:	4b32      	ldr	r3, [pc, #200]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	2238      	movs	r2, #56	@ 0x38
 8003f14:	4013      	ands	r3, r2
 8003f16:	2b18      	cmp	r3, #24
 8003f18:	d10a      	bne.n	8003f30 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003f1a:	4b2f      	ldr	r3, [pc, #188]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003f1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f1e:	2202      	movs	r2, #2
 8003f20:	4013      	ands	r3, r2
 8003f22:	d03c      	beq.n	8003f9e <HAL_RCC_OscConfig+0x2f2>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	699b      	ldr	r3, [r3, #24]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d138      	bne.n	8003f9e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e1c5      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	699b      	ldr	r3, [r3, #24]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d019      	beq.n	8003f6c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003f38:	4b27      	ldr	r3, [pc, #156]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003f3a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003f3c:	4b26      	ldr	r3, [pc, #152]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003f3e:	2101      	movs	r1, #1
 8003f40:	430a      	orrs	r2, r1
 8003f42:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f44:	f7fe f8b2 	bl	80020ac <HAL_GetTick>
 8003f48:	0003      	movs	r3, r0
 8003f4a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f4c:	e008      	b.n	8003f60 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f4e:	f7fe f8ad 	bl	80020ac <HAL_GetTick>
 8003f52:	0002      	movs	r2, r0
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d901      	bls.n	8003f60 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e1ad      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f60:	4b1d      	ldr	r3, [pc, #116]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003f62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f64:	2202      	movs	r2, #2
 8003f66:	4013      	ands	r3, r2
 8003f68:	d0f1      	beq.n	8003f4e <HAL_RCC_OscConfig+0x2a2>
 8003f6a:	e018      	b.n	8003f9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003f6e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003f70:	4b19      	ldr	r3, [pc, #100]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003f72:	2101      	movs	r1, #1
 8003f74:	438a      	bics	r2, r1
 8003f76:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f78:	f7fe f898 	bl	80020ac <HAL_GetTick>
 8003f7c:	0003      	movs	r3, r0
 8003f7e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f80:	e008      	b.n	8003f94 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f82:	f7fe f893 	bl	80020ac <HAL_GetTick>
 8003f86:	0002      	movs	r2, r0
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d901      	bls.n	8003f94 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e193      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f94:	4b10      	ldr	r3, [pc, #64]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003f96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f98:	2202      	movs	r2, #2
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	d1f1      	bne.n	8003f82 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2204      	movs	r2, #4
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	d100      	bne.n	8003faa <HAL_RCC_OscConfig+0x2fe>
 8003fa8:	e0c6      	b.n	8004138 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003faa:	231f      	movs	r3, #31
 8003fac:	18fb      	adds	r3, r7, r3
 8003fae:	2200      	movs	r2, #0
 8003fb0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003fb2:	4b09      	ldr	r3, [pc, #36]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	2238      	movs	r2, #56	@ 0x38
 8003fb8:	4013      	ands	r3, r2
 8003fba:	2b20      	cmp	r3, #32
 8003fbc:	d11e      	bne.n	8003ffc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003fbe:	4b06      	ldr	r3, [pc, #24]	@ (8003fd8 <HAL_RCC_OscConfig+0x32c>)
 8003fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc2:	2202      	movs	r2, #2
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	d100      	bne.n	8003fca <HAL_RCC_OscConfig+0x31e>
 8003fc8:	e0b6      	b.n	8004138 <HAL_RCC_OscConfig+0x48c>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d000      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x328>
 8003fd2:	e0b1      	b.n	8004138 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e171      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
 8003fd8:	40021000 	.word	0x40021000
 8003fdc:	fffeffff 	.word	0xfffeffff
 8003fe0:	fffbffff 	.word	0xfffbffff
 8003fe4:	ffff80ff 	.word	0xffff80ff
 8003fe8:	ffffc7ff 	.word	0xffffc7ff
 8003fec:	00f42400 	.word	0x00f42400
 8003ff0:	20000004 	.word	0x20000004
 8003ff4:	20000008 	.word	0x20000008
 8003ff8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ffc:	4bb1      	ldr	r3, [pc, #708]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8003ffe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004000:	2380      	movs	r3, #128	@ 0x80
 8004002:	055b      	lsls	r3, r3, #21
 8004004:	4013      	ands	r3, r2
 8004006:	d101      	bne.n	800400c <HAL_RCC_OscConfig+0x360>
 8004008:	2301      	movs	r3, #1
 800400a:	e000      	b.n	800400e <HAL_RCC_OscConfig+0x362>
 800400c:	2300      	movs	r3, #0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d011      	beq.n	8004036 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004012:	4bac      	ldr	r3, [pc, #688]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004014:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004016:	4bab      	ldr	r3, [pc, #684]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004018:	2180      	movs	r1, #128	@ 0x80
 800401a:	0549      	lsls	r1, r1, #21
 800401c:	430a      	orrs	r2, r1
 800401e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004020:	4ba8      	ldr	r3, [pc, #672]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004022:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004024:	2380      	movs	r3, #128	@ 0x80
 8004026:	055b      	lsls	r3, r3, #21
 8004028:	4013      	ands	r3, r2
 800402a:	60fb      	str	r3, [r7, #12]
 800402c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800402e:	231f      	movs	r3, #31
 8004030:	18fb      	adds	r3, r7, r3
 8004032:	2201      	movs	r2, #1
 8004034:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004036:	4ba4      	ldr	r3, [pc, #656]	@ (80042c8 <HAL_RCC_OscConfig+0x61c>)
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	2380      	movs	r3, #128	@ 0x80
 800403c:	005b      	lsls	r3, r3, #1
 800403e:	4013      	ands	r3, r2
 8004040:	d11a      	bne.n	8004078 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004042:	4ba1      	ldr	r3, [pc, #644]	@ (80042c8 <HAL_RCC_OscConfig+0x61c>)
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	4ba0      	ldr	r3, [pc, #640]	@ (80042c8 <HAL_RCC_OscConfig+0x61c>)
 8004048:	2180      	movs	r1, #128	@ 0x80
 800404a:	0049      	lsls	r1, r1, #1
 800404c:	430a      	orrs	r2, r1
 800404e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004050:	f7fe f82c 	bl	80020ac <HAL_GetTick>
 8004054:	0003      	movs	r3, r0
 8004056:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004058:	e008      	b.n	800406c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800405a:	f7fe f827 	bl	80020ac <HAL_GetTick>
 800405e:	0002      	movs	r2, r0
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	2b02      	cmp	r3, #2
 8004066:	d901      	bls.n	800406c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004068:	2303      	movs	r3, #3
 800406a:	e127      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800406c:	4b96      	ldr	r3, [pc, #600]	@ (80042c8 <HAL_RCC_OscConfig+0x61c>)
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	2380      	movs	r3, #128	@ 0x80
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	4013      	ands	r3, r2
 8004076:	d0f0      	beq.n	800405a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d106      	bne.n	800408e <HAL_RCC_OscConfig+0x3e2>
 8004080:	4b90      	ldr	r3, [pc, #576]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004082:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004084:	4b8f      	ldr	r3, [pc, #572]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004086:	2101      	movs	r1, #1
 8004088:	430a      	orrs	r2, r1
 800408a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800408c:	e01c      	b.n	80040c8 <HAL_RCC_OscConfig+0x41c>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	2b05      	cmp	r3, #5
 8004094:	d10c      	bne.n	80040b0 <HAL_RCC_OscConfig+0x404>
 8004096:	4b8b      	ldr	r3, [pc, #556]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004098:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800409a:	4b8a      	ldr	r3, [pc, #552]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 800409c:	2104      	movs	r1, #4
 800409e:	430a      	orrs	r2, r1
 80040a0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80040a2:	4b88      	ldr	r3, [pc, #544]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80040a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040a6:	4b87      	ldr	r3, [pc, #540]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80040a8:	2101      	movs	r1, #1
 80040aa:	430a      	orrs	r2, r1
 80040ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 80040ae:	e00b      	b.n	80040c8 <HAL_RCC_OscConfig+0x41c>
 80040b0:	4b84      	ldr	r3, [pc, #528]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80040b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040b4:	4b83      	ldr	r3, [pc, #524]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80040b6:	2101      	movs	r1, #1
 80040b8:	438a      	bics	r2, r1
 80040ba:	65da      	str	r2, [r3, #92]	@ 0x5c
 80040bc:	4b81      	ldr	r3, [pc, #516]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80040be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040c0:	4b80      	ldr	r3, [pc, #512]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80040c2:	2104      	movs	r1, #4
 80040c4:	438a      	bics	r2, r1
 80040c6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d014      	beq.n	80040fa <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d0:	f7fd ffec 	bl	80020ac <HAL_GetTick>
 80040d4:	0003      	movs	r3, r0
 80040d6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040d8:	e009      	b.n	80040ee <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040da:	f7fd ffe7 	bl	80020ac <HAL_GetTick>
 80040de:	0002      	movs	r2, r0
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	4a79      	ldr	r2, [pc, #484]	@ (80042cc <HAL_RCC_OscConfig+0x620>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e0e6      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040ee:	4b75      	ldr	r3, [pc, #468]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80040f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040f2:	2202      	movs	r2, #2
 80040f4:	4013      	ands	r3, r2
 80040f6:	d0f0      	beq.n	80040da <HAL_RCC_OscConfig+0x42e>
 80040f8:	e013      	b.n	8004122 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040fa:	f7fd ffd7 	bl	80020ac <HAL_GetTick>
 80040fe:	0003      	movs	r3, r0
 8004100:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004102:	e009      	b.n	8004118 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004104:	f7fd ffd2 	bl	80020ac <HAL_GetTick>
 8004108:	0002      	movs	r2, r0
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	4a6f      	ldr	r2, [pc, #444]	@ (80042cc <HAL_RCC_OscConfig+0x620>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d901      	bls.n	8004118 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e0d1      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004118:	4b6a      	ldr	r3, [pc, #424]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 800411a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800411c:	2202      	movs	r2, #2
 800411e:	4013      	ands	r3, r2
 8004120:	d1f0      	bne.n	8004104 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004122:	231f      	movs	r3, #31
 8004124:	18fb      	adds	r3, r7, r3
 8004126:	781b      	ldrb	r3, [r3, #0]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d105      	bne.n	8004138 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800412c:	4b65      	ldr	r3, [pc, #404]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 800412e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004130:	4b64      	ldr	r3, [pc, #400]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004132:	4967      	ldr	r1, [pc, #412]	@ (80042d0 <HAL_RCC_OscConfig+0x624>)
 8004134:	400a      	ands	r2, r1
 8004136:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	69db      	ldr	r3, [r3, #28]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d100      	bne.n	8004142 <HAL_RCC_OscConfig+0x496>
 8004140:	e0bb      	b.n	80042ba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004142:	4b60      	ldr	r3, [pc, #384]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	2238      	movs	r2, #56	@ 0x38
 8004148:	4013      	ands	r3, r2
 800414a:	2b10      	cmp	r3, #16
 800414c:	d100      	bne.n	8004150 <HAL_RCC_OscConfig+0x4a4>
 800414e:	e07b      	b.n	8004248 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	69db      	ldr	r3, [r3, #28]
 8004154:	2b02      	cmp	r3, #2
 8004156:	d156      	bne.n	8004206 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004158:	4b5a      	ldr	r3, [pc, #360]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	4b59      	ldr	r3, [pc, #356]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 800415e:	495d      	ldr	r1, [pc, #372]	@ (80042d4 <HAL_RCC_OscConfig+0x628>)
 8004160:	400a      	ands	r2, r1
 8004162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004164:	f7fd ffa2 	bl	80020ac <HAL_GetTick>
 8004168:	0003      	movs	r3, r0
 800416a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800416c:	e008      	b.n	8004180 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800416e:	f7fd ff9d 	bl	80020ac <HAL_GetTick>
 8004172:	0002      	movs	r2, r0
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d901      	bls.n	8004180 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e09d      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004180:	4b50      	ldr	r3, [pc, #320]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	2380      	movs	r3, #128	@ 0x80
 8004186:	049b      	lsls	r3, r3, #18
 8004188:	4013      	ands	r3, r2
 800418a:	d1f0      	bne.n	800416e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800418c:	4b4d      	ldr	r3, [pc, #308]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	4a51      	ldr	r2, [pc, #324]	@ (80042d8 <HAL_RCC_OscConfig+0x62c>)
 8004192:	4013      	ands	r3, r2
 8004194:	0019      	movs	r1, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a1a      	ldr	r2, [r3, #32]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419e:	431a      	orrs	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a4:	021b      	lsls	r3, r3, #8
 80041a6:	431a      	orrs	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ac:	431a      	orrs	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b2:	431a      	orrs	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041b8:	431a      	orrs	r2, r3
 80041ba:	4b42      	ldr	r3, [pc, #264]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80041bc:	430a      	orrs	r2, r1
 80041be:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041c0:	4b40      	ldr	r3, [pc, #256]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	4b3f      	ldr	r3, [pc, #252]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80041c6:	2180      	movs	r1, #128	@ 0x80
 80041c8:	0449      	lsls	r1, r1, #17
 80041ca:	430a      	orrs	r2, r1
 80041cc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80041ce:	4b3d      	ldr	r3, [pc, #244]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80041d0:	68da      	ldr	r2, [r3, #12]
 80041d2:	4b3c      	ldr	r3, [pc, #240]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80041d4:	2180      	movs	r1, #128	@ 0x80
 80041d6:	0549      	lsls	r1, r1, #21
 80041d8:	430a      	orrs	r2, r1
 80041da:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041dc:	f7fd ff66 	bl	80020ac <HAL_GetTick>
 80041e0:	0003      	movs	r3, r0
 80041e2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041e4:	e008      	b.n	80041f8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041e6:	f7fd ff61 	bl	80020ac <HAL_GetTick>
 80041ea:	0002      	movs	r2, r0
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d901      	bls.n	80041f8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e061      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041f8:	4b32      	ldr	r3, [pc, #200]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	2380      	movs	r3, #128	@ 0x80
 80041fe:	049b      	lsls	r3, r3, #18
 8004200:	4013      	ands	r3, r2
 8004202:	d0f0      	beq.n	80041e6 <HAL_RCC_OscConfig+0x53a>
 8004204:	e059      	b.n	80042ba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004206:	4b2f      	ldr	r3, [pc, #188]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	4b2e      	ldr	r3, [pc, #184]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 800420c:	4931      	ldr	r1, [pc, #196]	@ (80042d4 <HAL_RCC_OscConfig+0x628>)
 800420e:	400a      	ands	r2, r1
 8004210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004212:	f7fd ff4b 	bl	80020ac <HAL_GetTick>
 8004216:	0003      	movs	r3, r0
 8004218:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800421c:	f7fd ff46 	bl	80020ac <HAL_GetTick>
 8004220:	0002      	movs	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e046      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800422e:	4b25      	ldr	r3, [pc, #148]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	2380      	movs	r3, #128	@ 0x80
 8004234:	049b      	lsls	r3, r3, #18
 8004236:	4013      	ands	r3, r2
 8004238:	d1f0      	bne.n	800421c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800423a:	4b22      	ldr	r3, [pc, #136]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 800423c:	68da      	ldr	r2, [r3, #12]
 800423e:	4b21      	ldr	r3, [pc, #132]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004240:	4926      	ldr	r1, [pc, #152]	@ (80042dc <HAL_RCC_OscConfig+0x630>)
 8004242:	400a      	ands	r2, r1
 8004244:	60da      	str	r2, [r3, #12]
 8004246:	e038      	b.n	80042ba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	69db      	ldr	r3, [r3, #28]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d101      	bne.n	8004254 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e033      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004254:	4b1b      	ldr	r3, [pc, #108]	@ (80042c4 <HAL_RCC_OscConfig+0x618>)
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	2203      	movs	r2, #3
 800425e:	401a      	ands	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	429a      	cmp	r2, r3
 8004266:	d126      	bne.n	80042b6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	2270      	movs	r2, #112	@ 0x70
 800426c:	401a      	ands	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004272:	429a      	cmp	r2, r3
 8004274:	d11f      	bne.n	80042b6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004276:	697a      	ldr	r2, [r7, #20]
 8004278:	23fe      	movs	r3, #254	@ 0xfe
 800427a:	01db      	lsls	r3, r3, #7
 800427c:	401a      	ands	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004282:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004284:	429a      	cmp	r2, r3
 8004286:	d116      	bne.n	80042b6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004288:	697a      	ldr	r2, [r7, #20]
 800428a:	23f8      	movs	r3, #248	@ 0xf8
 800428c:	039b      	lsls	r3, r3, #14
 800428e:	401a      	ands	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004294:	429a      	cmp	r2, r3
 8004296:	d10e      	bne.n	80042b6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	23e0      	movs	r3, #224	@ 0xe0
 800429c:	051b      	lsls	r3, r3, #20
 800429e:	401a      	ands	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d106      	bne.n	80042b6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	0f5b      	lsrs	r3, r3, #29
 80042ac:	075a      	lsls	r2, r3, #29
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d001      	beq.n	80042ba <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e000      	b.n	80042bc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	0018      	movs	r0, r3
 80042be:	46bd      	mov	sp, r7
 80042c0:	b008      	add	sp, #32
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	40021000 	.word	0x40021000
 80042c8:	40007000 	.word	0x40007000
 80042cc:	00001388 	.word	0x00001388
 80042d0:	efffffff 	.word	0xefffffff
 80042d4:	feffffff 	.word	0xfeffffff
 80042d8:	11c1808c 	.word	0x11c1808c
 80042dc:	eefefffc 	.word	0xeefefffc

080042e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d101      	bne.n	80042f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e0e9      	b.n	80044c8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042f4:	4b76      	ldr	r3, [pc, #472]	@ (80044d0 <HAL_RCC_ClockConfig+0x1f0>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2207      	movs	r2, #7
 80042fa:	4013      	ands	r3, r2
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d91e      	bls.n	8004340 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004302:	4b73      	ldr	r3, [pc, #460]	@ (80044d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2207      	movs	r2, #7
 8004308:	4393      	bics	r3, r2
 800430a:	0019      	movs	r1, r3
 800430c:	4b70      	ldr	r3, [pc, #448]	@ (80044d0 <HAL_RCC_ClockConfig+0x1f0>)
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004314:	f7fd feca 	bl	80020ac <HAL_GetTick>
 8004318:	0003      	movs	r3, r0
 800431a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800431c:	e009      	b.n	8004332 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800431e:	f7fd fec5 	bl	80020ac <HAL_GetTick>
 8004322:	0002      	movs	r2, r0
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	4a6a      	ldr	r2, [pc, #424]	@ (80044d4 <HAL_RCC_ClockConfig+0x1f4>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e0ca      	b.n	80044c8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004332:	4b67      	ldr	r3, [pc, #412]	@ (80044d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2207      	movs	r2, #7
 8004338:	4013      	ands	r3, r2
 800433a:	683a      	ldr	r2, [r7, #0]
 800433c:	429a      	cmp	r2, r3
 800433e:	d1ee      	bne.n	800431e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2202      	movs	r2, #2
 8004346:	4013      	ands	r3, r2
 8004348:	d015      	beq.n	8004376 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2204      	movs	r2, #4
 8004350:	4013      	ands	r3, r2
 8004352:	d006      	beq.n	8004362 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004354:	4b60      	ldr	r3, [pc, #384]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	4b5f      	ldr	r3, [pc, #380]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 800435a:	21e0      	movs	r1, #224	@ 0xe0
 800435c:	01c9      	lsls	r1, r1, #7
 800435e:	430a      	orrs	r2, r1
 8004360:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004362:	4b5d      	ldr	r3, [pc, #372]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	4a5d      	ldr	r2, [pc, #372]	@ (80044dc <HAL_RCC_ClockConfig+0x1fc>)
 8004368:	4013      	ands	r3, r2
 800436a:	0019      	movs	r1, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	4b59      	ldr	r3, [pc, #356]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 8004372:	430a      	orrs	r2, r1
 8004374:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	2201      	movs	r2, #1
 800437c:	4013      	ands	r3, r2
 800437e:	d057      	beq.n	8004430 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	2b01      	cmp	r3, #1
 8004386:	d107      	bne.n	8004398 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004388:	4b53      	ldr	r3, [pc, #332]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	2380      	movs	r3, #128	@ 0x80
 800438e:	029b      	lsls	r3, r3, #10
 8004390:	4013      	ands	r3, r2
 8004392:	d12b      	bne.n	80043ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e097      	b.n	80044c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	2b02      	cmp	r3, #2
 800439e:	d107      	bne.n	80043b0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043a0:	4b4d      	ldr	r3, [pc, #308]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	2380      	movs	r3, #128	@ 0x80
 80043a6:	049b      	lsls	r3, r3, #18
 80043a8:	4013      	ands	r3, r2
 80043aa:	d11f      	bne.n	80043ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e08b      	b.n	80044c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d107      	bne.n	80043c8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043b8:	4b47      	ldr	r3, [pc, #284]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	2380      	movs	r3, #128	@ 0x80
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	4013      	ands	r3, r2
 80043c2:	d113      	bne.n	80043ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e07f      	b.n	80044c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	2b03      	cmp	r3, #3
 80043ce:	d106      	bne.n	80043de <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043d0:	4b41      	ldr	r3, [pc, #260]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 80043d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043d4:	2202      	movs	r2, #2
 80043d6:	4013      	ands	r3, r2
 80043d8:	d108      	bne.n	80043ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e074      	b.n	80044c8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043de:	4b3e      	ldr	r3, [pc, #248]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 80043e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043e2:	2202      	movs	r2, #2
 80043e4:	4013      	ands	r3, r2
 80043e6:	d101      	bne.n	80043ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e06d      	b.n	80044c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80043ec:	4b3a      	ldr	r3, [pc, #232]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	2207      	movs	r2, #7
 80043f2:	4393      	bics	r3, r2
 80043f4:	0019      	movs	r1, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	4b37      	ldr	r3, [pc, #220]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 80043fc:	430a      	orrs	r2, r1
 80043fe:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004400:	f7fd fe54 	bl	80020ac <HAL_GetTick>
 8004404:	0003      	movs	r3, r0
 8004406:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004408:	e009      	b.n	800441e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800440a:	f7fd fe4f 	bl	80020ac <HAL_GetTick>
 800440e:	0002      	movs	r2, r0
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	4a2f      	ldr	r2, [pc, #188]	@ (80044d4 <HAL_RCC_ClockConfig+0x1f4>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d901      	bls.n	800441e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e054      	b.n	80044c8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800441e:	4b2e      	ldr	r3, [pc, #184]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	2238      	movs	r2, #56	@ 0x38
 8004424:	401a      	ands	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	00db      	lsls	r3, r3, #3
 800442c:	429a      	cmp	r2, r3
 800442e:	d1ec      	bne.n	800440a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004430:	4b27      	ldr	r3, [pc, #156]	@ (80044d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2207      	movs	r2, #7
 8004436:	4013      	ands	r3, r2
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	429a      	cmp	r2, r3
 800443c:	d21e      	bcs.n	800447c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800443e:	4b24      	ldr	r3, [pc, #144]	@ (80044d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2207      	movs	r2, #7
 8004444:	4393      	bics	r3, r2
 8004446:	0019      	movs	r1, r3
 8004448:	4b21      	ldr	r3, [pc, #132]	@ (80044d0 <HAL_RCC_ClockConfig+0x1f0>)
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	430a      	orrs	r2, r1
 800444e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004450:	f7fd fe2c 	bl	80020ac <HAL_GetTick>
 8004454:	0003      	movs	r3, r0
 8004456:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004458:	e009      	b.n	800446e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800445a:	f7fd fe27 	bl	80020ac <HAL_GetTick>
 800445e:	0002      	movs	r2, r0
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	4a1b      	ldr	r2, [pc, #108]	@ (80044d4 <HAL_RCC_ClockConfig+0x1f4>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d901      	bls.n	800446e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e02c      	b.n	80044c8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800446e:	4b18      	ldr	r3, [pc, #96]	@ (80044d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2207      	movs	r2, #7
 8004474:	4013      	ands	r3, r2
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	429a      	cmp	r2, r3
 800447a:	d1ee      	bne.n	800445a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2204      	movs	r2, #4
 8004482:	4013      	ands	r3, r2
 8004484:	d009      	beq.n	800449a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004486:	4b14      	ldr	r3, [pc, #80]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	4a15      	ldr	r2, [pc, #84]	@ (80044e0 <HAL_RCC_ClockConfig+0x200>)
 800448c:	4013      	ands	r3, r2
 800448e:	0019      	movs	r1, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	68da      	ldr	r2, [r3, #12]
 8004494:	4b10      	ldr	r3, [pc, #64]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 8004496:	430a      	orrs	r2, r1
 8004498:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800449a:	f000 f829 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 800449e:	0001      	movs	r1, r0
 80044a0:	4b0d      	ldr	r3, [pc, #52]	@ (80044d8 <HAL_RCC_ClockConfig+0x1f8>)
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	0a1b      	lsrs	r3, r3, #8
 80044a6:	220f      	movs	r2, #15
 80044a8:	401a      	ands	r2, r3
 80044aa:	4b0e      	ldr	r3, [pc, #56]	@ (80044e4 <HAL_RCC_ClockConfig+0x204>)
 80044ac:	0092      	lsls	r2, r2, #2
 80044ae:	58d3      	ldr	r3, [r2, r3]
 80044b0:	221f      	movs	r2, #31
 80044b2:	4013      	ands	r3, r2
 80044b4:	000a      	movs	r2, r1
 80044b6:	40da      	lsrs	r2, r3
 80044b8:	4b0b      	ldr	r3, [pc, #44]	@ (80044e8 <HAL_RCC_ClockConfig+0x208>)
 80044ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80044bc:	4b0b      	ldr	r3, [pc, #44]	@ (80044ec <HAL_RCC_ClockConfig+0x20c>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	0018      	movs	r0, r3
 80044c2:	f7fd fd97 	bl	8001ff4 <HAL_InitTick>
 80044c6:	0003      	movs	r3, r0
}
 80044c8:	0018      	movs	r0, r3
 80044ca:	46bd      	mov	sp, r7
 80044cc:	b004      	add	sp, #16
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	40022000 	.word	0x40022000
 80044d4:	00001388 	.word	0x00001388
 80044d8:	40021000 	.word	0x40021000
 80044dc:	fffff0ff 	.word	0xfffff0ff
 80044e0:	ffff8fff 	.word	0xffff8fff
 80044e4:	08007864 	.word	0x08007864
 80044e8:	20000004 	.word	0x20000004
 80044ec:	20000008 	.word	0x20000008

080044f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044f6:	4b3c      	ldr	r3, [pc, #240]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	2238      	movs	r2, #56	@ 0x38
 80044fc:	4013      	ands	r3, r2
 80044fe:	d10f      	bne.n	8004520 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004500:	4b39      	ldr	r3, [pc, #228]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	0adb      	lsrs	r3, r3, #11
 8004506:	2207      	movs	r2, #7
 8004508:	4013      	ands	r3, r2
 800450a:	2201      	movs	r2, #1
 800450c:	409a      	lsls	r2, r3
 800450e:	0013      	movs	r3, r2
 8004510:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004512:	6839      	ldr	r1, [r7, #0]
 8004514:	4835      	ldr	r0, [pc, #212]	@ (80045ec <HAL_RCC_GetSysClockFreq+0xfc>)
 8004516:	f7fb fdf5 	bl	8000104 <__udivsi3>
 800451a:	0003      	movs	r3, r0
 800451c:	613b      	str	r3, [r7, #16]
 800451e:	e05d      	b.n	80045dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004520:	4b31      	ldr	r3, [pc, #196]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	2238      	movs	r2, #56	@ 0x38
 8004526:	4013      	ands	r3, r2
 8004528:	2b08      	cmp	r3, #8
 800452a:	d102      	bne.n	8004532 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800452c:	4b30      	ldr	r3, [pc, #192]	@ (80045f0 <HAL_RCC_GetSysClockFreq+0x100>)
 800452e:	613b      	str	r3, [r7, #16]
 8004530:	e054      	b.n	80045dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004532:	4b2d      	ldr	r3, [pc, #180]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	2238      	movs	r2, #56	@ 0x38
 8004538:	4013      	ands	r3, r2
 800453a:	2b10      	cmp	r3, #16
 800453c:	d138      	bne.n	80045b0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800453e:	4b2a      	ldr	r3, [pc, #168]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	2203      	movs	r2, #3
 8004544:	4013      	ands	r3, r2
 8004546:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004548:	4b27      	ldr	r3, [pc, #156]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	091b      	lsrs	r3, r3, #4
 800454e:	2207      	movs	r2, #7
 8004550:	4013      	ands	r3, r2
 8004552:	3301      	adds	r3, #1
 8004554:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2b03      	cmp	r3, #3
 800455a:	d10d      	bne.n	8004578 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800455c:	68b9      	ldr	r1, [r7, #8]
 800455e:	4824      	ldr	r0, [pc, #144]	@ (80045f0 <HAL_RCC_GetSysClockFreq+0x100>)
 8004560:	f7fb fdd0 	bl	8000104 <__udivsi3>
 8004564:	0003      	movs	r3, r0
 8004566:	0019      	movs	r1, r3
 8004568:	4b1f      	ldr	r3, [pc, #124]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	0a1b      	lsrs	r3, r3, #8
 800456e:	227f      	movs	r2, #127	@ 0x7f
 8004570:	4013      	ands	r3, r2
 8004572:	434b      	muls	r3, r1
 8004574:	617b      	str	r3, [r7, #20]
        break;
 8004576:	e00d      	b.n	8004594 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004578:	68b9      	ldr	r1, [r7, #8]
 800457a:	481c      	ldr	r0, [pc, #112]	@ (80045ec <HAL_RCC_GetSysClockFreq+0xfc>)
 800457c:	f7fb fdc2 	bl	8000104 <__udivsi3>
 8004580:	0003      	movs	r3, r0
 8004582:	0019      	movs	r1, r3
 8004584:	4b18      	ldr	r3, [pc, #96]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	0a1b      	lsrs	r3, r3, #8
 800458a:	227f      	movs	r2, #127	@ 0x7f
 800458c:	4013      	ands	r3, r2
 800458e:	434b      	muls	r3, r1
 8004590:	617b      	str	r3, [r7, #20]
        break;
 8004592:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004594:	4b14      	ldr	r3, [pc, #80]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	0f5b      	lsrs	r3, r3, #29
 800459a:	2207      	movs	r2, #7
 800459c:	4013      	ands	r3, r2
 800459e:	3301      	adds	r3, #1
 80045a0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80045a2:	6879      	ldr	r1, [r7, #4]
 80045a4:	6978      	ldr	r0, [r7, #20]
 80045a6:	f7fb fdad 	bl	8000104 <__udivsi3>
 80045aa:	0003      	movs	r3, r0
 80045ac:	613b      	str	r3, [r7, #16]
 80045ae:	e015      	b.n	80045dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80045b0:	4b0d      	ldr	r3, [pc, #52]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	2238      	movs	r2, #56	@ 0x38
 80045b6:	4013      	ands	r3, r2
 80045b8:	2b20      	cmp	r3, #32
 80045ba:	d103      	bne.n	80045c4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80045bc:	2380      	movs	r3, #128	@ 0x80
 80045be:	021b      	lsls	r3, r3, #8
 80045c0:	613b      	str	r3, [r7, #16]
 80045c2:	e00b      	b.n	80045dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80045c4:	4b08      	ldr	r3, [pc, #32]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	2238      	movs	r2, #56	@ 0x38
 80045ca:	4013      	ands	r3, r2
 80045cc:	2b18      	cmp	r3, #24
 80045ce:	d103      	bne.n	80045d8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80045d0:	23fa      	movs	r3, #250	@ 0xfa
 80045d2:	01db      	lsls	r3, r3, #7
 80045d4:	613b      	str	r3, [r7, #16]
 80045d6:	e001      	b.n	80045dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80045d8:	2300      	movs	r3, #0
 80045da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80045dc:	693b      	ldr	r3, [r7, #16]
}
 80045de:	0018      	movs	r0, r3
 80045e0:	46bd      	mov	sp, r7
 80045e2:	b006      	add	sp, #24
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	46c0      	nop			@ (mov r8, r8)
 80045e8:	40021000 	.word	0x40021000
 80045ec:	00f42400 	.word	0x00f42400
 80045f0:	007a1200 	.word	0x007a1200

080045f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045f8:	4b02      	ldr	r3, [pc, #8]	@ (8004604 <HAL_RCC_GetHCLKFreq+0x10>)
 80045fa:	681b      	ldr	r3, [r3, #0]
}
 80045fc:	0018      	movs	r0, r3
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	46c0      	nop			@ (mov r8, r8)
 8004604:	20000004 	.word	0x20000004

08004608 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004608:	b5b0      	push	{r4, r5, r7, lr}
 800460a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800460c:	f7ff fff2 	bl	80045f4 <HAL_RCC_GetHCLKFreq>
 8004610:	0004      	movs	r4, r0
 8004612:	f7ff fb3f 	bl	8003c94 <LL_RCC_GetAPB1Prescaler>
 8004616:	0003      	movs	r3, r0
 8004618:	0b1a      	lsrs	r2, r3, #12
 800461a:	4b05      	ldr	r3, [pc, #20]	@ (8004630 <HAL_RCC_GetPCLK1Freq+0x28>)
 800461c:	0092      	lsls	r2, r2, #2
 800461e:	58d3      	ldr	r3, [r2, r3]
 8004620:	221f      	movs	r2, #31
 8004622:	4013      	ands	r3, r2
 8004624:	40dc      	lsrs	r4, r3
 8004626:	0023      	movs	r3, r4
}
 8004628:	0018      	movs	r0, r3
 800462a:	46bd      	mov	sp, r7
 800462c:	bdb0      	pop	{r4, r5, r7, pc}
 800462e:	46c0      	nop			@ (mov r8, r8)
 8004630:	080078a4 	.word	0x080078a4

08004634 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d101      	bne.n	8004646 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e056      	b.n	80046f4 <HAL_TIM_Base_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	223d      	movs	r2, #61	@ 0x3d
 800464a:	5c9b      	ldrb	r3, [r3, r2]
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d113      	bne.n	800467a <HAL_TIM_Base_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	223c      	movs	r2, #60	@ 0x3c
 8004656:	2100      	movs	r1, #0
 8004658:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	0018      	movs	r0, r3
 800465e:	f001 fe3f 	bl	80062e0 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004666:	2b00      	cmp	r3, #0
 8004668:	d102      	bne.n	8004670 <HAL_TIM_Base_Init+0x3c>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a23      	ldr	r2, [pc, #140]	@ (80046fc <HAL_TIM_Base_Init+0xc8>)
 800466e:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	0010      	movs	r0, r2
 8004678:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	223d      	movs	r2, #61	@ 0x3d
 800467e:	2102      	movs	r1, #2
 8004680:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	3304      	adds	r3, #4
 800468a:	0019      	movs	r1, r3
 800468c:	0010      	movs	r0, r2
 800468e:	f001 f929 	bl	80058e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2248      	movs	r2, #72	@ 0x48
 8004696:	2101      	movs	r1, #1
 8004698:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	223e      	movs	r2, #62	@ 0x3e
 800469e:	2101      	movs	r1, #1
 80046a0:	5499      	strb	r1, [r3, r2]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	223f      	movs	r2, #63	@ 0x3f
 80046a6:	2101      	movs	r1, #1
 80046a8:	5499      	strb	r1, [r3, r2]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2240      	movs	r2, #64	@ 0x40
 80046ae:	2101      	movs	r1, #1
 80046b0:	5499      	strb	r1, [r3, r2]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2241      	movs	r2, #65	@ 0x41
 80046b6:	2101      	movs	r1, #1
 80046b8:	5499      	strb	r1, [r3, r2]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2242      	movs	r2, #66	@ 0x42
 80046be:	2101      	movs	r1, #1
 80046c0:	5499      	strb	r1, [r3, r2]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2243      	movs	r2, #67	@ 0x43
 80046c6:	2101      	movs	r1, #1
 80046c8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2244      	movs	r2, #68	@ 0x44
 80046ce:	2101      	movs	r1, #1
 80046d0:	5499      	strb	r1, [r3, r2]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2245      	movs	r2, #69	@ 0x45
 80046d6:	2101      	movs	r1, #1
 80046d8:	5499      	strb	r1, [r3, r2]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2246      	movs	r2, #70	@ 0x46
 80046de:	2101      	movs	r1, #1
 80046e0:	5499      	strb	r1, [r3, r2]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2247      	movs	r2, #71	@ 0x47
 80046e6:	2101      	movs	r1, #1
 80046e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	223d      	movs	r2, #61	@ 0x3d
 80046ee:	2101      	movs	r1, #1
 80046f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80046f2:	2300      	movs	r3, #0
}
 80046f4:	0018      	movs	r0, r3
 80046f6:	46bd      	mov	sp, r7
 80046f8:	b002      	add	sp, #8
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	08001369 	.word	0x08001369

08004700 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	223d      	movs	r2, #61	@ 0x3d
 800470c:	5c9b      	ldrb	r3, [r3, r2]
 800470e:	b2db      	uxtb	r3, r3
 8004710:	2b01      	cmp	r3, #1
 8004712:	d001      	beq.n	8004718 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e035      	b.n	8004784 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	223d      	movs	r2, #61	@ 0x3d
 800471c:	2102      	movs	r1, #2
 800471e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a19      	ldr	r2, [pc, #100]	@ (800478c <HAL_TIM_Base_Start+0x8c>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d00a      	beq.n	8004740 <HAL_TIM_Base_Start+0x40>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	2380      	movs	r3, #128	@ 0x80
 8004730:	05db      	lsls	r3, r3, #23
 8004732:	429a      	cmp	r2, r3
 8004734:	d004      	beq.n	8004740 <HAL_TIM_Base_Start+0x40>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a15      	ldr	r2, [pc, #84]	@ (8004790 <HAL_TIM_Base_Start+0x90>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d116      	bne.n	800476e <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	4a13      	ldr	r2, [pc, #76]	@ (8004794 <HAL_TIM_Base_Start+0x94>)
 8004748:	4013      	ands	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2b06      	cmp	r3, #6
 8004750:	d016      	beq.n	8004780 <HAL_TIM_Base_Start+0x80>
 8004752:	68fa      	ldr	r2, [r7, #12]
 8004754:	2380      	movs	r3, #128	@ 0x80
 8004756:	025b      	lsls	r3, r3, #9
 8004758:	429a      	cmp	r2, r3
 800475a:	d011      	beq.n	8004780 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	2101      	movs	r1, #1
 8004768:	430a      	orrs	r2, r1
 800476a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800476c:	e008      	b.n	8004780 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2101      	movs	r1, #1
 800477a:	430a      	orrs	r2, r1
 800477c:	601a      	str	r2, [r3, #0]
 800477e:	e000      	b.n	8004782 <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004780:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	0018      	movs	r0, r3
 8004786:	46bd      	mov	sp, r7
 8004788:	b004      	add	sp, #16
 800478a:	bd80      	pop	{r7, pc}
 800478c:	40012c00 	.word	0x40012c00
 8004790:	40000400 	.word	0x40000400
 8004794:	00010007 	.word	0x00010007

08004798 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e056      	b.n	8004858 <HAL_TIM_OC_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	223d      	movs	r2, #61	@ 0x3d
 80047ae:	5c9b      	ldrb	r3, [r3, r2]
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d113      	bne.n	80047de <HAL_TIM_OC_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	223c      	movs	r2, #60	@ 0x3c
 80047ba:	2100      	movs	r1, #0
 80047bc:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	0018      	movs	r0, r3
 80047c2:	f001 fd8d 	bl	80062e0 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d102      	bne.n	80047d4 <HAL_TIM_OC_Init+0x3c>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a23      	ldr	r2, [pc, #140]	@ (8004860 <HAL_TIM_OC_Init+0xc8>)
 80047d2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	0010      	movs	r0, r2
 80047dc:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	223d      	movs	r2, #61	@ 0x3d
 80047e2:	2102      	movs	r1, #2
 80047e4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	3304      	adds	r3, #4
 80047ee:	0019      	movs	r1, r3
 80047f0:	0010      	movs	r0, r2
 80047f2:	f001 f877 	bl	80058e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2248      	movs	r2, #72	@ 0x48
 80047fa:	2101      	movs	r1, #1
 80047fc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	223e      	movs	r2, #62	@ 0x3e
 8004802:	2101      	movs	r1, #1
 8004804:	5499      	strb	r1, [r3, r2]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	223f      	movs	r2, #63	@ 0x3f
 800480a:	2101      	movs	r1, #1
 800480c:	5499      	strb	r1, [r3, r2]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2240      	movs	r2, #64	@ 0x40
 8004812:	2101      	movs	r1, #1
 8004814:	5499      	strb	r1, [r3, r2]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2241      	movs	r2, #65	@ 0x41
 800481a:	2101      	movs	r1, #1
 800481c:	5499      	strb	r1, [r3, r2]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2242      	movs	r2, #66	@ 0x42
 8004822:	2101      	movs	r1, #1
 8004824:	5499      	strb	r1, [r3, r2]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2243      	movs	r2, #67	@ 0x43
 800482a:	2101      	movs	r1, #1
 800482c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2244      	movs	r2, #68	@ 0x44
 8004832:	2101      	movs	r1, #1
 8004834:	5499      	strb	r1, [r3, r2]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2245      	movs	r2, #69	@ 0x45
 800483a:	2101      	movs	r1, #1
 800483c:	5499      	strb	r1, [r3, r2]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2246      	movs	r2, #70	@ 0x46
 8004842:	2101      	movs	r1, #1
 8004844:	5499      	strb	r1, [r3, r2]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2247      	movs	r2, #71	@ 0x47
 800484a:	2101      	movs	r1, #1
 800484c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	223d      	movs	r2, #61	@ 0x3d
 8004852:	2101      	movs	r1, #1
 8004854:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	0018      	movs	r0, r3
 800485a:	46bd      	mov	sp, r7
 800485c:	b002      	add	sp, #8
 800485e:	bd80      	pop	{r7, pc}
 8004860:	08004865 	.word	0x08004865

08004864 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b082      	sub	sp, #8
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800486c:	46c0      	nop			@ (mov r8, r8)
 800486e:	46bd      	mov	sp, r7
 8004870:	b002      	add	sp, #8
 8004872:	bd80      	pop	{r7, pc}

08004874 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800487e:	230f      	movs	r3, #15
 8004880:	18fb      	adds	r3, r7, r3
 8004882:	2200      	movs	r2, #0
 8004884:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d108      	bne.n	800489e <HAL_TIM_OC_Start_IT+0x2a>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	223e      	movs	r2, #62	@ 0x3e
 8004890:	5c9b      	ldrb	r3, [r3, r2]
 8004892:	b2db      	uxtb	r3, r3
 8004894:	3b01      	subs	r3, #1
 8004896:	1e5a      	subs	r2, r3, #1
 8004898:	4193      	sbcs	r3, r2
 800489a:	b2db      	uxtb	r3, r3
 800489c:	e037      	b.n	800490e <HAL_TIM_OC_Start_IT+0x9a>
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b04      	cmp	r3, #4
 80048a2:	d108      	bne.n	80048b6 <HAL_TIM_OC_Start_IT+0x42>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	223f      	movs	r2, #63	@ 0x3f
 80048a8:	5c9b      	ldrb	r3, [r3, r2]
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	3b01      	subs	r3, #1
 80048ae:	1e5a      	subs	r2, r3, #1
 80048b0:	4193      	sbcs	r3, r2
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	e02b      	b.n	800490e <HAL_TIM_OC_Start_IT+0x9a>
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	2b08      	cmp	r3, #8
 80048ba:	d108      	bne.n	80048ce <HAL_TIM_OC_Start_IT+0x5a>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2240      	movs	r2, #64	@ 0x40
 80048c0:	5c9b      	ldrb	r3, [r3, r2]
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	3b01      	subs	r3, #1
 80048c6:	1e5a      	subs	r2, r3, #1
 80048c8:	4193      	sbcs	r3, r2
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	e01f      	b.n	800490e <HAL_TIM_OC_Start_IT+0x9a>
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	2b0c      	cmp	r3, #12
 80048d2:	d108      	bne.n	80048e6 <HAL_TIM_OC_Start_IT+0x72>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2241      	movs	r2, #65	@ 0x41
 80048d8:	5c9b      	ldrb	r3, [r3, r2]
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	3b01      	subs	r3, #1
 80048de:	1e5a      	subs	r2, r3, #1
 80048e0:	4193      	sbcs	r3, r2
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	e013      	b.n	800490e <HAL_TIM_OC_Start_IT+0x9a>
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	2b10      	cmp	r3, #16
 80048ea:	d108      	bne.n	80048fe <HAL_TIM_OC_Start_IT+0x8a>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2242      	movs	r2, #66	@ 0x42
 80048f0:	5c9b      	ldrb	r3, [r3, r2]
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	3b01      	subs	r3, #1
 80048f6:	1e5a      	subs	r2, r3, #1
 80048f8:	4193      	sbcs	r3, r2
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	e007      	b.n	800490e <HAL_TIM_OC_Start_IT+0x9a>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2243      	movs	r2, #67	@ 0x43
 8004902:	5c9b      	ldrb	r3, [r3, r2]
 8004904:	b2db      	uxtb	r3, r3
 8004906:	3b01      	subs	r3, #1
 8004908:	1e5a      	subs	r2, r3, #1
 800490a:	4193      	sbcs	r3, r2
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b00      	cmp	r3, #0
 8004910:	d001      	beq.n	8004916 <HAL_TIM_OC_Start_IT+0xa2>
  {
    return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e0c4      	b.n	8004aa0 <HAL_TIM_OC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d104      	bne.n	8004926 <HAL_TIM_OC_Start_IT+0xb2>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	223e      	movs	r2, #62	@ 0x3e
 8004920:	2102      	movs	r1, #2
 8004922:	5499      	strb	r1, [r3, r2]
 8004924:	e023      	b.n	800496e <HAL_TIM_OC_Start_IT+0xfa>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	2b04      	cmp	r3, #4
 800492a:	d104      	bne.n	8004936 <HAL_TIM_OC_Start_IT+0xc2>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	223f      	movs	r2, #63	@ 0x3f
 8004930:	2102      	movs	r1, #2
 8004932:	5499      	strb	r1, [r3, r2]
 8004934:	e01b      	b.n	800496e <HAL_TIM_OC_Start_IT+0xfa>
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	2b08      	cmp	r3, #8
 800493a:	d104      	bne.n	8004946 <HAL_TIM_OC_Start_IT+0xd2>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2240      	movs	r2, #64	@ 0x40
 8004940:	2102      	movs	r1, #2
 8004942:	5499      	strb	r1, [r3, r2]
 8004944:	e013      	b.n	800496e <HAL_TIM_OC_Start_IT+0xfa>
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	2b0c      	cmp	r3, #12
 800494a:	d104      	bne.n	8004956 <HAL_TIM_OC_Start_IT+0xe2>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2241      	movs	r2, #65	@ 0x41
 8004950:	2102      	movs	r1, #2
 8004952:	5499      	strb	r1, [r3, r2]
 8004954:	e00b      	b.n	800496e <HAL_TIM_OC_Start_IT+0xfa>
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	2b10      	cmp	r3, #16
 800495a:	d104      	bne.n	8004966 <HAL_TIM_OC_Start_IT+0xf2>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2242      	movs	r2, #66	@ 0x42
 8004960:	2102      	movs	r1, #2
 8004962:	5499      	strb	r1, [r3, r2]
 8004964:	e003      	b.n	800496e <HAL_TIM_OC_Start_IT+0xfa>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2243      	movs	r2, #67	@ 0x43
 800496a:	2102      	movs	r1, #2
 800496c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b0c      	cmp	r3, #12
 8004972:	d02a      	beq.n	80049ca <HAL_TIM_OC_Start_IT+0x156>
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	2b0c      	cmp	r3, #12
 8004978:	d830      	bhi.n	80049dc <HAL_TIM_OC_Start_IT+0x168>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b08      	cmp	r3, #8
 800497e:	d01b      	beq.n	80049b8 <HAL_TIM_OC_Start_IT+0x144>
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	2b08      	cmp	r3, #8
 8004984:	d82a      	bhi.n	80049dc <HAL_TIM_OC_Start_IT+0x168>
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <HAL_TIM_OC_Start_IT+0x120>
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	2b04      	cmp	r3, #4
 8004990:	d009      	beq.n	80049a6 <HAL_TIM_OC_Start_IT+0x132>
 8004992:	e023      	b.n	80049dc <HAL_TIM_OC_Start_IT+0x168>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68da      	ldr	r2, [r3, #12]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2102      	movs	r1, #2
 80049a0:	430a      	orrs	r2, r1
 80049a2:	60da      	str	r2, [r3, #12]
      break;
 80049a4:	e01f      	b.n	80049e6 <HAL_TIM_OC_Start_IT+0x172>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68da      	ldr	r2, [r3, #12]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2104      	movs	r1, #4
 80049b2:	430a      	orrs	r2, r1
 80049b4:	60da      	str	r2, [r3, #12]
      break;
 80049b6:	e016      	b.n	80049e6 <HAL_TIM_OC_Start_IT+0x172>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68da      	ldr	r2, [r3, #12]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2108      	movs	r1, #8
 80049c4:	430a      	orrs	r2, r1
 80049c6:	60da      	str	r2, [r3, #12]
      break;
 80049c8:	e00d      	b.n	80049e6 <HAL_TIM_OC_Start_IT+0x172>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68da      	ldr	r2, [r3, #12]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2110      	movs	r1, #16
 80049d6:	430a      	orrs	r2, r1
 80049d8:	60da      	str	r2, [r3, #12]
      break;
 80049da:	e004      	b.n	80049e6 <HAL_TIM_OC_Start_IT+0x172>
    }

    default:
      status = HAL_ERROR;
 80049dc:	230f      	movs	r3, #15
 80049de:	18fb      	adds	r3, r7, r3
 80049e0:	2201      	movs	r2, #1
 80049e2:	701a      	strb	r2, [r3, #0]
      break;
 80049e4:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 80049e6:	230f      	movs	r3, #15
 80049e8:	18fb      	adds	r3, r7, r3
 80049ea:	781b      	ldrb	r3, [r3, #0]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d154      	bne.n	8004a9a <HAL_TIM_OC_Start_IT+0x226>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6839      	ldr	r1, [r7, #0]
 80049f6:	2201      	movs	r2, #1
 80049f8:	0018      	movs	r0, r3
 80049fa:	f001 fc4d 	bl	8006298 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a29      	ldr	r2, [pc, #164]	@ (8004aa8 <HAL_TIM_OC_Start_IT+0x234>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d009      	beq.n	8004a1c <HAL_TIM_OC_Start_IT+0x1a8>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a27      	ldr	r2, [pc, #156]	@ (8004aac <HAL_TIM_OC_Start_IT+0x238>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d004      	beq.n	8004a1c <HAL_TIM_OC_Start_IT+0x1a8>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a26      	ldr	r2, [pc, #152]	@ (8004ab0 <HAL_TIM_OC_Start_IT+0x23c>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d101      	bne.n	8004a20 <HAL_TIM_OC_Start_IT+0x1ac>
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e000      	b.n	8004a22 <HAL_TIM_OC_Start_IT+0x1ae>
 8004a20:	2300      	movs	r3, #0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d008      	beq.n	8004a38 <HAL_TIM_OC_Start_IT+0x1c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2180      	movs	r1, #128	@ 0x80
 8004a32:	0209      	lsls	r1, r1, #8
 8004a34:	430a      	orrs	r2, r1
 8004a36:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a1a      	ldr	r2, [pc, #104]	@ (8004aa8 <HAL_TIM_OC_Start_IT+0x234>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d00a      	beq.n	8004a58 <HAL_TIM_OC_Start_IT+0x1e4>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	2380      	movs	r3, #128	@ 0x80
 8004a48:	05db      	lsls	r3, r3, #23
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d004      	beq.n	8004a58 <HAL_TIM_OC_Start_IT+0x1e4>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a18      	ldr	r2, [pc, #96]	@ (8004ab4 <HAL_TIM_OC_Start_IT+0x240>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d116      	bne.n	8004a86 <HAL_TIM_OC_Start_IT+0x212>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	4a16      	ldr	r2, [pc, #88]	@ (8004ab8 <HAL_TIM_OC_Start_IT+0x244>)
 8004a60:	4013      	ands	r3, r2
 8004a62:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	2b06      	cmp	r3, #6
 8004a68:	d016      	beq.n	8004a98 <HAL_TIM_OC_Start_IT+0x224>
 8004a6a:	68ba      	ldr	r2, [r7, #8]
 8004a6c:	2380      	movs	r3, #128	@ 0x80
 8004a6e:	025b      	lsls	r3, r3, #9
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d011      	beq.n	8004a98 <HAL_TIM_OC_Start_IT+0x224>
      {
        __HAL_TIM_ENABLE(htim);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2101      	movs	r1, #1
 8004a80:	430a      	orrs	r2, r1
 8004a82:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a84:	e008      	b.n	8004a98 <HAL_TIM_OC_Start_IT+0x224>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2101      	movs	r1, #1
 8004a92:	430a      	orrs	r2, r1
 8004a94:	601a      	str	r2, [r3, #0]
 8004a96:	e000      	b.n	8004a9a <HAL_TIM_OC_Start_IT+0x226>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a98:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8004a9a:	230f      	movs	r3, #15
 8004a9c:	18fb      	adds	r3, r7, r3
 8004a9e:	781b      	ldrb	r3, [r3, #0]
}
 8004aa0:	0018      	movs	r0, r3
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	b004      	add	sp, #16
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	40012c00 	.word	0x40012c00
 8004aac:	40014400 	.word	0x40014400
 8004ab0:	40014800 	.word	0x40014800
 8004ab4:	40000400 	.word	0x40000400
 8004ab8:	00010007 	.word	0x00010007

08004abc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b082      	sub	sp, #8
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e056      	b.n	8004b7c <HAL_TIM_PWM_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	223d      	movs	r2, #61	@ 0x3d
 8004ad2:	5c9b      	ldrb	r3, [r3, r2]
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d113      	bne.n	8004b02 <HAL_TIM_PWM_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	223c      	movs	r2, #60	@ 0x3c
 8004ade:	2100      	movs	r1, #0
 8004ae0:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	0018      	movs	r0, r3
 8004ae6:	f001 fbfb 	bl	80062e0 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d102      	bne.n	8004af8 <HAL_TIM_PWM_Init+0x3c>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a23      	ldr	r2, [pc, #140]	@ (8004b84 <HAL_TIM_PWM_Init+0xc8>)
 8004af6:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	0010      	movs	r0, r2
 8004b00:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	223d      	movs	r2, #61	@ 0x3d
 8004b06:	2102      	movs	r1, #2
 8004b08:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	3304      	adds	r3, #4
 8004b12:	0019      	movs	r1, r3
 8004b14:	0010      	movs	r0, r2
 8004b16:	f000 fee5 	bl	80058e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2248      	movs	r2, #72	@ 0x48
 8004b1e:	2101      	movs	r1, #1
 8004b20:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	223e      	movs	r2, #62	@ 0x3e
 8004b26:	2101      	movs	r1, #1
 8004b28:	5499      	strb	r1, [r3, r2]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	223f      	movs	r2, #63	@ 0x3f
 8004b2e:	2101      	movs	r1, #1
 8004b30:	5499      	strb	r1, [r3, r2]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2240      	movs	r2, #64	@ 0x40
 8004b36:	2101      	movs	r1, #1
 8004b38:	5499      	strb	r1, [r3, r2]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2241      	movs	r2, #65	@ 0x41
 8004b3e:	2101      	movs	r1, #1
 8004b40:	5499      	strb	r1, [r3, r2]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2242      	movs	r2, #66	@ 0x42
 8004b46:	2101      	movs	r1, #1
 8004b48:	5499      	strb	r1, [r3, r2]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2243      	movs	r2, #67	@ 0x43
 8004b4e:	2101      	movs	r1, #1
 8004b50:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2244      	movs	r2, #68	@ 0x44
 8004b56:	2101      	movs	r1, #1
 8004b58:	5499      	strb	r1, [r3, r2]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2245      	movs	r2, #69	@ 0x45
 8004b5e:	2101      	movs	r1, #1
 8004b60:	5499      	strb	r1, [r3, r2]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2246      	movs	r2, #70	@ 0x46
 8004b66:	2101      	movs	r1, #1
 8004b68:	5499      	strb	r1, [r3, r2]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2247      	movs	r2, #71	@ 0x47
 8004b6e:	2101      	movs	r1, #1
 8004b70:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	223d      	movs	r2, #61	@ 0x3d
 8004b76:	2101      	movs	r1, #1
 8004b78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b7a:	2300      	movs	r3, #0
}
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	b002      	add	sp, #8
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	08004b89 	.word	0x08004b89

08004b88 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004b90:	46c0      	nop			@ (mov r8, r8)
 8004b92:	46bd      	mov	sp, r7
 8004b94:	b002      	add	sp, #8
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d108      	bne.n	8004bba <HAL_TIM_PWM_Start+0x22>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	223e      	movs	r2, #62	@ 0x3e
 8004bac:	5c9b      	ldrb	r3, [r3, r2]
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	1e5a      	subs	r2, r3, #1
 8004bb4:	4193      	sbcs	r3, r2
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	e037      	b.n	8004c2a <HAL_TIM_PWM_Start+0x92>
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	2b04      	cmp	r3, #4
 8004bbe:	d108      	bne.n	8004bd2 <HAL_TIM_PWM_Start+0x3a>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	223f      	movs	r2, #63	@ 0x3f
 8004bc4:	5c9b      	ldrb	r3, [r3, r2]
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	1e5a      	subs	r2, r3, #1
 8004bcc:	4193      	sbcs	r3, r2
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	e02b      	b.n	8004c2a <HAL_TIM_PWM_Start+0x92>
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	2b08      	cmp	r3, #8
 8004bd6:	d108      	bne.n	8004bea <HAL_TIM_PWM_Start+0x52>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2240      	movs	r2, #64	@ 0x40
 8004bdc:	5c9b      	ldrb	r3, [r3, r2]
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	3b01      	subs	r3, #1
 8004be2:	1e5a      	subs	r2, r3, #1
 8004be4:	4193      	sbcs	r3, r2
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	e01f      	b.n	8004c2a <HAL_TIM_PWM_Start+0x92>
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b0c      	cmp	r3, #12
 8004bee:	d108      	bne.n	8004c02 <HAL_TIM_PWM_Start+0x6a>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2241      	movs	r2, #65	@ 0x41
 8004bf4:	5c9b      	ldrb	r3, [r3, r2]
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	3b01      	subs	r3, #1
 8004bfa:	1e5a      	subs	r2, r3, #1
 8004bfc:	4193      	sbcs	r3, r2
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	e013      	b.n	8004c2a <HAL_TIM_PWM_Start+0x92>
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	2b10      	cmp	r3, #16
 8004c06:	d108      	bne.n	8004c1a <HAL_TIM_PWM_Start+0x82>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2242      	movs	r2, #66	@ 0x42
 8004c0c:	5c9b      	ldrb	r3, [r3, r2]
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	3b01      	subs	r3, #1
 8004c12:	1e5a      	subs	r2, r3, #1
 8004c14:	4193      	sbcs	r3, r2
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	e007      	b.n	8004c2a <HAL_TIM_PWM_Start+0x92>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2243      	movs	r2, #67	@ 0x43
 8004c1e:	5c9b      	ldrb	r3, [r3, r2]
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	3b01      	subs	r3, #1
 8004c24:	1e5a      	subs	r2, r3, #1
 8004c26:	4193      	sbcs	r3, r2
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d001      	beq.n	8004c32 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e081      	b.n	8004d36 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d104      	bne.n	8004c42 <HAL_TIM_PWM_Start+0xaa>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	223e      	movs	r2, #62	@ 0x3e
 8004c3c:	2102      	movs	r1, #2
 8004c3e:	5499      	strb	r1, [r3, r2]
 8004c40:	e023      	b.n	8004c8a <HAL_TIM_PWM_Start+0xf2>
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2b04      	cmp	r3, #4
 8004c46:	d104      	bne.n	8004c52 <HAL_TIM_PWM_Start+0xba>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	223f      	movs	r2, #63	@ 0x3f
 8004c4c:	2102      	movs	r1, #2
 8004c4e:	5499      	strb	r1, [r3, r2]
 8004c50:	e01b      	b.n	8004c8a <HAL_TIM_PWM_Start+0xf2>
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	2b08      	cmp	r3, #8
 8004c56:	d104      	bne.n	8004c62 <HAL_TIM_PWM_Start+0xca>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2240      	movs	r2, #64	@ 0x40
 8004c5c:	2102      	movs	r1, #2
 8004c5e:	5499      	strb	r1, [r3, r2]
 8004c60:	e013      	b.n	8004c8a <HAL_TIM_PWM_Start+0xf2>
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	2b0c      	cmp	r3, #12
 8004c66:	d104      	bne.n	8004c72 <HAL_TIM_PWM_Start+0xda>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2241      	movs	r2, #65	@ 0x41
 8004c6c:	2102      	movs	r1, #2
 8004c6e:	5499      	strb	r1, [r3, r2]
 8004c70:	e00b      	b.n	8004c8a <HAL_TIM_PWM_Start+0xf2>
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	2b10      	cmp	r3, #16
 8004c76:	d104      	bne.n	8004c82 <HAL_TIM_PWM_Start+0xea>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2242      	movs	r2, #66	@ 0x42
 8004c7c:	2102      	movs	r1, #2
 8004c7e:	5499      	strb	r1, [r3, r2]
 8004c80:	e003      	b.n	8004c8a <HAL_TIM_PWM_Start+0xf2>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2243      	movs	r2, #67	@ 0x43
 8004c86:	2102      	movs	r1, #2
 8004c88:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	6839      	ldr	r1, [r7, #0]
 8004c90:	2201      	movs	r2, #1
 8004c92:	0018      	movs	r0, r3
 8004c94:	f001 fb00 	bl	8006298 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a28      	ldr	r2, [pc, #160]	@ (8004d40 <HAL_TIM_PWM_Start+0x1a8>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d009      	beq.n	8004cb6 <HAL_TIM_PWM_Start+0x11e>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a27      	ldr	r2, [pc, #156]	@ (8004d44 <HAL_TIM_PWM_Start+0x1ac>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d004      	beq.n	8004cb6 <HAL_TIM_PWM_Start+0x11e>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a25      	ldr	r2, [pc, #148]	@ (8004d48 <HAL_TIM_PWM_Start+0x1b0>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d101      	bne.n	8004cba <HAL_TIM_PWM_Start+0x122>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e000      	b.n	8004cbc <HAL_TIM_PWM_Start+0x124>
 8004cba:	2300      	movs	r3, #0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d008      	beq.n	8004cd2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2180      	movs	r1, #128	@ 0x80
 8004ccc:	0209      	lsls	r1, r1, #8
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a1a      	ldr	r2, [pc, #104]	@ (8004d40 <HAL_TIM_PWM_Start+0x1a8>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d00a      	beq.n	8004cf2 <HAL_TIM_PWM_Start+0x15a>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	2380      	movs	r3, #128	@ 0x80
 8004ce2:	05db      	lsls	r3, r3, #23
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d004      	beq.n	8004cf2 <HAL_TIM_PWM_Start+0x15a>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a17      	ldr	r2, [pc, #92]	@ (8004d4c <HAL_TIM_PWM_Start+0x1b4>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d116      	bne.n	8004d20 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	4a15      	ldr	r2, [pc, #84]	@ (8004d50 <HAL_TIM_PWM_Start+0x1b8>)
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2b06      	cmp	r3, #6
 8004d02:	d016      	beq.n	8004d32 <HAL_TIM_PWM_Start+0x19a>
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	2380      	movs	r3, #128	@ 0x80
 8004d08:	025b      	lsls	r3, r3, #9
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d011      	beq.n	8004d32 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2101      	movs	r1, #1
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d1e:	e008      	b.n	8004d32 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2101      	movs	r1, #1
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	601a      	str	r2, [r3, #0]
 8004d30:	e000      	b.n	8004d34 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d32:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	0018      	movs	r0, r3
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	b004      	add	sp, #16
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	46c0      	nop			@ (mov r8, r8)
 8004d40:	40012c00 	.word	0x40012c00
 8004d44:	40014400 	.word	0x40014400
 8004d48:	40014800 	.word	0x40014800
 8004d4c:	40000400 	.word	0x40000400
 8004d50:	00010007 	.word	0x00010007

08004d54 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b082      	sub	sp, #8
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e056      	b.n	8004e14 <HAL_TIM_IC_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	223d      	movs	r2, #61	@ 0x3d
 8004d6a:	5c9b      	ldrb	r3, [r3, r2]
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d113      	bne.n	8004d9a <HAL_TIM_IC_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	223c      	movs	r2, #60	@ 0x3c
 8004d76:	2100      	movs	r1, #0
 8004d78:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	0018      	movs	r0, r3
 8004d7e:	f001 faaf 	bl	80062e0 <TIM_ResetCallback>

    if (htim->IC_MspInitCallback == NULL)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d102      	bne.n	8004d90 <HAL_TIM_IC_Init+0x3c>
    {
      htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a23      	ldr	r2, [pc, #140]	@ (8004e1c <HAL_TIM_IC_Init+0xc8>)
 8004d8e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	0010      	movs	r0, r2
 8004d98:	4798      	blx	r3
    HAL_TIM_IC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	223d      	movs	r2, #61	@ 0x3d
 8004d9e:	2102      	movs	r1, #2
 8004da0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	3304      	adds	r3, #4
 8004daa:	0019      	movs	r1, r3
 8004dac:	0010      	movs	r0, r2
 8004dae:	f000 fd99 	bl	80058e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2248      	movs	r2, #72	@ 0x48
 8004db6:	2101      	movs	r1, #1
 8004db8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	223e      	movs	r2, #62	@ 0x3e
 8004dbe:	2101      	movs	r1, #1
 8004dc0:	5499      	strb	r1, [r3, r2]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	223f      	movs	r2, #63	@ 0x3f
 8004dc6:	2101      	movs	r1, #1
 8004dc8:	5499      	strb	r1, [r3, r2]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2240      	movs	r2, #64	@ 0x40
 8004dce:	2101      	movs	r1, #1
 8004dd0:	5499      	strb	r1, [r3, r2]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2241      	movs	r2, #65	@ 0x41
 8004dd6:	2101      	movs	r1, #1
 8004dd8:	5499      	strb	r1, [r3, r2]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2242      	movs	r2, #66	@ 0x42
 8004dde:	2101      	movs	r1, #1
 8004de0:	5499      	strb	r1, [r3, r2]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2243      	movs	r2, #67	@ 0x43
 8004de6:	2101      	movs	r1, #1
 8004de8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2244      	movs	r2, #68	@ 0x44
 8004dee:	2101      	movs	r1, #1
 8004df0:	5499      	strb	r1, [r3, r2]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2245      	movs	r2, #69	@ 0x45
 8004df6:	2101      	movs	r1, #1
 8004df8:	5499      	strb	r1, [r3, r2]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2246      	movs	r2, #70	@ 0x46
 8004dfe:	2101      	movs	r1, #1
 8004e00:	5499      	strb	r1, [r3, r2]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2247      	movs	r2, #71	@ 0x47
 8004e06:	2101      	movs	r1, #1
 8004e08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	223d      	movs	r2, #61	@ 0x3d
 8004e0e:	2101      	movs	r1, #1
 8004e10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	0018      	movs	r0, r3
 8004e16:	46bd      	mov	sp, r7
 8004e18:	b002      	add	sp, #8
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	08004e21 	.word	0x08004e21

08004e20 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004e28:	46c0      	nop			@ (mov r8, r8)
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	b002      	add	sp, #8
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	d027      	beq.n	8004ea0 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2202      	movs	r2, #2
 8004e54:	4013      	ands	r3, r2
 8004e56:	d023      	beq.n	8004ea0 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2203      	movs	r2, #3
 8004e5e:	4252      	negs	r2, r2
 8004e60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2201      	movs	r2, #1
 8004e66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	2203      	movs	r2, #3
 8004e70:	4013      	ands	r3, r2
 8004e72:	d006      	beq.n	8004e82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2294      	movs	r2, #148	@ 0x94
 8004e78:	589b      	ldr	r3, [r3, r2]
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	0010      	movs	r0, r2
 8004e7e:	4798      	blx	r3
 8004e80:	e00b      	b.n	8004e9a <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	229c      	movs	r2, #156	@ 0x9c
 8004e86:	589b      	ldr	r3, [r3, r2]
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	0010      	movs	r0, r2
 8004e8c:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	22a0      	movs	r2, #160	@ 0xa0
 8004e92:	589b      	ldr	r3, [r3, r2]
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	0010      	movs	r0, r2
 8004e98:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	2204      	movs	r2, #4
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	d028      	beq.n	8004efa <HAL_TIM_IRQHandler+0xca>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2204      	movs	r2, #4
 8004eac:	4013      	ands	r3, r2
 8004eae:	d024      	beq.n	8004efa <HAL_TIM_IRQHandler+0xca>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2205      	movs	r2, #5
 8004eb6:	4252      	negs	r2, r2
 8004eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2202      	movs	r2, #2
 8004ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	699a      	ldr	r2, [r3, #24]
 8004ec6:	23c0      	movs	r3, #192	@ 0xc0
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	4013      	ands	r3, r2
 8004ecc:	d006      	beq.n	8004edc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2294      	movs	r2, #148	@ 0x94
 8004ed2:	589b      	ldr	r3, [r3, r2]
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	0010      	movs	r0, r2
 8004ed8:	4798      	blx	r3
 8004eda:	e00b      	b.n	8004ef4 <HAL_TIM_IRQHandler+0xc4>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	229c      	movs	r2, #156	@ 0x9c
 8004ee0:	589b      	ldr	r3, [r3, r2]
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	0010      	movs	r0, r2
 8004ee6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	22a0      	movs	r2, #160	@ 0xa0
 8004eec:	589b      	ldr	r3, [r3, r2]
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	0010      	movs	r0, r2
 8004ef2:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	2208      	movs	r2, #8
 8004efe:	4013      	ands	r3, r2
 8004f00:	d027      	beq.n	8004f52 <HAL_TIM_IRQHandler+0x122>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2208      	movs	r2, #8
 8004f06:	4013      	ands	r3, r2
 8004f08:	d023      	beq.n	8004f52 <HAL_TIM_IRQHandler+0x122>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2209      	movs	r2, #9
 8004f10:	4252      	negs	r2, r2
 8004f12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2204      	movs	r2, #4
 8004f18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	69db      	ldr	r3, [r3, #28]
 8004f20:	2203      	movs	r2, #3
 8004f22:	4013      	ands	r3, r2
 8004f24:	d006      	beq.n	8004f34 <HAL_TIM_IRQHandler+0x104>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2294      	movs	r2, #148	@ 0x94
 8004f2a:	589b      	ldr	r3, [r3, r2]
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	0010      	movs	r0, r2
 8004f30:	4798      	blx	r3
 8004f32:	e00b      	b.n	8004f4c <HAL_TIM_IRQHandler+0x11c>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	229c      	movs	r2, #156	@ 0x9c
 8004f38:	589b      	ldr	r3, [r3, r2]
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	0010      	movs	r0, r2
 8004f3e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	22a0      	movs	r2, #160	@ 0xa0
 8004f44:	589b      	ldr	r3, [r3, r2]
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	0010      	movs	r0, r2
 8004f4a:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	2210      	movs	r2, #16
 8004f56:	4013      	ands	r3, r2
 8004f58:	d028      	beq.n	8004fac <HAL_TIM_IRQHandler+0x17c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2210      	movs	r2, #16
 8004f5e:	4013      	ands	r3, r2
 8004f60:	d024      	beq.n	8004fac <HAL_TIM_IRQHandler+0x17c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2211      	movs	r2, #17
 8004f68:	4252      	negs	r2, r2
 8004f6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2208      	movs	r2, #8
 8004f70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	69da      	ldr	r2, [r3, #28]
 8004f78:	23c0      	movs	r3, #192	@ 0xc0
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	d006      	beq.n	8004f8e <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2294      	movs	r2, #148	@ 0x94
 8004f84:	589b      	ldr	r3, [r3, r2]
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	0010      	movs	r0, r2
 8004f8a:	4798      	blx	r3
 8004f8c:	e00b      	b.n	8004fa6 <HAL_TIM_IRQHandler+0x176>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	229c      	movs	r2, #156	@ 0x9c
 8004f92:	589b      	ldr	r3, [r3, r2]
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	0010      	movs	r0, r2
 8004f98:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	22a0      	movs	r2, #160	@ 0xa0
 8004f9e:	589b      	ldr	r3, [r3, r2]
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	0010      	movs	r0, r2
 8004fa4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	d00e      	beq.n	8004fd2 <HAL_TIM_IRQHandler+0x1a2>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	4013      	ands	r3, r2
 8004fba:	d00a      	beq.n	8004fd2 <HAL_TIM_IRQHandler+0x1a2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2202      	movs	r2, #2
 8004fc2:	4252      	negs	r2, r2
 8004fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2284      	movs	r2, #132	@ 0x84
 8004fca:	589b      	ldr	r3, [r3, r2]
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	0010      	movs	r0, r2
 8004fd0:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	2280      	movs	r2, #128	@ 0x80
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	d104      	bne.n	8004fe4 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004fda:	68ba      	ldr	r2, [r7, #8]
 8004fdc:	2380      	movs	r3, #128	@ 0x80
 8004fde:	019b      	lsls	r3, r3, #6
 8004fe0:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004fe2:	d00d      	beq.n	8005000 <HAL_TIM_IRQHandler+0x1d0>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2280      	movs	r2, #128	@ 0x80
 8004fe8:	4013      	ands	r3, r2
 8004fea:	d009      	beq.n	8005000 <HAL_TIM_IRQHandler+0x1d0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a22      	ldr	r2, [pc, #136]	@ (800507c <HAL_TIM_IRQHandler+0x24c>)
 8004ff2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	22b4      	movs	r2, #180	@ 0xb4
 8004ff8:	589b      	ldr	r3, [r3, r2]
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	0010      	movs	r0, r2
 8004ffe:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	2380      	movs	r3, #128	@ 0x80
 8005004:	005b      	lsls	r3, r3, #1
 8005006:	4013      	ands	r3, r2
 8005008:	d00d      	beq.n	8005026 <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2280      	movs	r2, #128	@ 0x80
 800500e:	4013      	ands	r3, r2
 8005010:	d009      	beq.n	8005026 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a1a      	ldr	r2, [pc, #104]	@ (8005080 <HAL_TIM_IRQHandler+0x250>)
 8005018:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	22b8      	movs	r2, #184	@ 0xb8
 800501e:	589b      	ldr	r3, [r3, r2]
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	0010      	movs	r0, r2
 8005024:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	2240      	movs	r2, #64	@ 0x40
 800502a:	4013      	ands	r3, r2
 800502c:	d00e      	beq.n	800504c <HAL_TIM_IRQHandler+0x21c>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2240      	movs	r2, #64	@ 0x40
 8005032:	4013      	ands	r3, r2
 8005034:	d00a      	beq.n	800504c <HAL_TIM_IRQHandler+0x21c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	2241      	movs	r2, #65	@ 0x41
 800503c:	4252      	negs	r2, r2
 800503e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	228c      	movs	r2, #140	@ 0x8c
 8005044:	589b      	ldr	r3, [r3, r2]
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	0010      	movs	r0, r2
 800504a:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	2220      	movs	r2, #32
 8005050:	4013      	ands	r3, r2
 8005052:	d00e      	beq.n	8005072 <HAL_TIM_IRQHandler+0x242>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2220      	movs	r2, #32
 8005058:	4013      	ands	r3, r2
 800505a:	d00a      	beq.n	8005072 <HAL_TIM_IRQHandler+0x242>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	2221      	movs	r2, #33	@ 0x21
 8005062:	4252      	negs	r2, r2
 8005064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	22ac      	movs	r2, #172	@ 0xac
 800506a:	589b      	ldr	r3, [r3, r2]
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	0010      	movs	r0, r2
 8005070:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005072:	46c0      	nop			@ (mov r8, r8)
 8005074:	46bd      	mov	sp, r7
 8005076:	b004      	add	sp, #16
 8005078:	bd80      	pop	{r7, pc}
 800507a:	46c0      	nop			@ (mov r8, r8)
 800507c:	ffffdf7f 	.word	0xffffdf7f
 8005080:	fffffeff 	.word	0xfffffeff

08005084 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b086      	sub	sp, #24
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005090:	2317      	movs	r3, #23
 8005092:	18fb      	adds	r3, r7, r3
 8005094:	2200      	movs	r2, #0
 8005096:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	223c      	movs	r2, #60	@ 0x3c
 800509c:	5c9b      	ldrb	r3, [r3, r2]
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d101      	bne.n	80050a6 <HAL_TIM_OC_ConfigChannel+0x22>
 80050a2:	2302      	movs	r3, #2
 80050a4:	e048      	b.n	8005138 <HAL_TIM_OC_ConfigChannel+0xb4>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	223c      	movs	r2, #60	@ 0x3c
 80050aa:	2101      	movs	r1, #1
 80050ac:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2b14      	cmp	r3, #20
 80050b2:	d835      	bhi.n	8005120 <HAL_TIM_OC_ConfigChannel+0x9c>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	009a      	lsls	r2, r3, #2
 80050b8:	4b21      	ldr	r3, [pc, #132]	@ (8005140 <HAL_TIM_OC_ConfigChannel+0xbc>)
 80050ba:	18d3      	adds	r3, r2, r3
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68ba      	ldr	r2, [r7, #8]
 80050c6:	0011      	movs	r1, r2
 80050c8:	0018      	movs	r0, r3
 80050ca:	f000 fc8f 	bl	80059ec <TIM_OC1_SetConfig>
      break;
 80050ce:	e02c      	b.n	800512a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	0011      	movs	r1, r2
 80050d8:	0018      	movs	r0, r3
 80050da:	f000 fd07 	bl	8005aec <TIM_OC2_SetConfig>
      break;
 80050de:	e024      	b.n	800512a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68ba      	ldr	r2, [r7, #8]
 80050e6:	0011      	movs	r1, r2
 80050e8:	0018      	movs	r0, r3
 80050ea:	f000 fd7d 	bl	8005be8 <TIM_OC3_SetConfig>
      break;
 80050ee:	e01c      	b.n	800512a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	0011      	movs	r1, r2
 80050f8:	0018      	movs	r0, r3
 80050fa:	f000 fdf7 	bl	8005cec <TIM_OC4_SetConfig>
      break;
 80050fe:	e014      	b.n	800512a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	0011      	movs	r1, r2
 8005108:	0018      	movs	r0, r3
 800510a:	f000 fe53 	bl	8005db4 <TIM_OC5_SetConfig>
      break;
 800510e:	e00c      	b.n	800512a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68ba      	ldr	r2, [r7, #8]
 8005116:	0011      	movs	r1, r2
 8005118:	0018      	movs	r0, r3
 800511a:	f000 fea5 	bl	8005e68 <TIM_OC6_SetConfig>
      break;
 800511e:	e004      	b.n	800512a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005120:	2317      	movs	r3, #23
 8005122:	18fb      	adds	r3, r7, r3
 8005124:	2201      	movs	r2, #1
 8005126:	701a      	strb	r2, [r3, #0]
      break;
 8005128:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	223c      	movs	r2, #60	@ 0x3c
 800512e:	2100      	movs	r1, #0
 8005130:	5499      	strb	r1, [r3, r2]

  return status;
 8005132:	2317      	movs	r3, #23
 8005134:	18fb      	adds	r3, r7, r3
 8005136:	781b      	ldrb	r3, [r3, #0]
}
 8005138:	0018      	movs	r0, r3
 800513a:	46bd      	mov	sp, r7
 800513c:	b006      	add	sp, #24
 800513e:	bd80      	pop	{r7, pc}
 8005140:	080078f0 	.word	0x080078f0

08005144 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b086      	sub	sp, #24
 8005148:	af00      	add	r7, sp, #0
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005150:	2317      	movs	r3, #23
 8005152:	18fb      	adds	r3, r7, r3
 8005154:	2200      	movs	r2, #0
 8005156:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	223c      	movs	r2, #60	@ 0x3c
 800515c:	5c9b      	ldrb	r3, [r3, r2]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d101      	bne.n	8005166 <HAL_TIM_IC_ConfigChannel+0x22>
 8005162:	2302      	movs	r3, #2
 8005164:	e08c      	b.n	8005280 <HAL_TIM_IC_ConfigChannel+0x13c>
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	223c      	movs	r2, #60	@ 0x3c
 800516a:	2101      	movs	r1, #1
 800516c:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d11b      	bne.n	80051ac <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005184:	f000 fece 	bl	8005f24 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	699a      	ldr	r2, [r3, #24]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	210c      	movs	r1, #12
 8005194:	438a      	bics	r2, r1
 8005196:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6999      	ldr	r1, [r3, #24]
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	689a      	ldr	r2, [r3, #8]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	430a      	orrs	r2, r1
 80051a8:	619a      	str	r2, [r3, #24]
 80051aa:	e062      	b.n	8005272 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2b04      	cmp	r3, #4
 80051b0:	d11c      	bne.n	80051ec <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80051c2:	f000 ff33 	bl	800602c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	699a      	ldr	r2, [r3, #24]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	492d      	ldr	r1, [pc, #180]	@ (8005288 <HAL_TIM_IC_ConfigChannel+0x144>)
 80051d2:	400a      	ands	r2, r1
 80051d4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	6999      	ldr	r1, [r3, #24]
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	021a      	lsls	r2, r3, #8
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	430a      	orrs	r2, r1
 80051e8:	619a      	str	r2, [r3, #24]
 80051ea:	e042      	b.n	8005272 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2b08      	cmp	r3, #8
 80051f0:	d11b      	bne.n	800522a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005202:	f000 ff87 	bl	8006114 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	69da      	ldr	r2, [r3, #28]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	210c      	movs	r1, #12
 8005212:	438a      	bics	r2, r1
 8005214:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	69d9      	ldr	r1, [r3, #28]
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	689a      	ldr	r2, [r3, #8]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	430a      	orrs	r2, r1
 8005226:	61da      	str	r2, [r3, #28]
 8005228:	e023      	b.n	8005272 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2b0c      	cmp	r3, #12
 800522e:	d11c      	bne.n	800526a <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005240:	f000 ffa8 	bl	8006194 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	69da      	ldr	r2, [r3, #28]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	490e      	ldr	r1, [pc, #56]	@ (8005288 <HAL_TIM_IC_ConfigChannel+0x144>)
 8005250:	400a      	ands	r2, r1
 8005252:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	69d9      	ldr	r1, [r3, #28]
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	021a      	lsls	r2, r3, #8
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	430a      	orrs	r2, r1
 8005266:	61da      	str	r2, [r3, #28]
 8005268:	e003      	b.n	8005272 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 800526a:	2317      	movs	r3, #23
 800526c:	18fb      	adds	r3, r7, r3
 800526e:	2201      	movs	r2, #1
 8005270:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	223c      	movs	r2, #60	@ 0x3c
 8005276:	2100      	movs	r1, #0
 8005278:	5499      	strb	r1, [r3, r2]

  return status;
 800527a:	2317      	movs	r3, #23
 800527c:	18fb      	adds	r3, r7, r3
 800527e:	781b      	ldrb	r3, [r3, #0]
}
 8005280:	0018      	movs	r0, r3
 8005282:	46bd      	mov	sp, r7
 8005284:	b006      	add	sp, #24
 8005286:	bd80      	pop	{r7, pc}
 8005288:	fffff3ff 	.word	0xfffff3ff

0800528c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005298:	2317      	movs	r3, #23
 800529a:	18fb      	adds	r3, r7, r3
 800529c:	2200      	movs	r2, #0
 800529e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	223c      	movs	r2, #60	@ 0x3c
 80052a4:	5c9b      	ldrb	r3, [r3, r2]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d101      	bne.n	80052ae <HAL_TIM_PWM_ConfigChannel+0x22>
 80052aa:	2302      	movs	r3, #2
 80052ac:	e0e5      	b.n	800547a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	223c      	movs	r2, #60	@ 0x3c
 80052b2:	2101      	movs	r1, #1
 80052b4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2b14      	cmp	r3, #20
 80052ba:	d900      	bls.n	80052be <HAL_TIM_PWM_ConfigChannel+0x32>
 80052bc:	e0d1      	b.n	8005462 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	009a      	lsls	r2, r3, #2
 80052c2:	4b70      	ldr	r3, [pc, #448]	@ (8005484 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80052c4:	18d3      	adds	r3, r2, r3
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	0011      	movs	r1, r2
 80052d2:	0018      	movs	r0, r3
 80052d4:	f000 fb8a 	bl	80059ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	699a      	ldr	r2, [r3, #24]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2108      	movs	r1, #8
 80052e4:	430a      	orrs	r2, r1
 80052e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	699a      	ldr	r2, [r3, #24]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2104      	movs	r1, #4
 80052f4:	438a      	bics	r2, r1
 80052f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6999      	ldr	r1, [r3, #24]
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	691a      	ldr	r2, [r3, #16]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	430a      	orrs	r2, r1
 8005308:	619a      	str	r2, [r3, #24]
      break;
 800530a:	e0af      	b.n	800546c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68ba      	ldr	r2, [r7, #8]
 8005312:	0011      	movs	r1, r2
 8005314:	0018      	movs	r0, r3
 8005316:	f000 fbe9 	bl	8005aec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	699a      	ldr	r2, [r3, #24]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2180      	movs	r1, #128	@ 0x80
 8005326:	0109      	lsls	r1, r1, #4
 8005328:	430a      	orrs	r2, r1
 800532a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	699a      	ldr	r2, [r3, #24]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4954      	ldr	r1, [pc, #336]	@ (8005488 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005338:	400a      	ands	r2, r1
 800533a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6999      	ldr	r1, [r3, #24]
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	021a      	lsls	r2, r3, #8
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	430a      	orrs	r2, r1
 800534e:	619a      	str	r2, [r3, #24]
      break;
 8005350:	e08c      	b.n	800546c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68ba      	ldr	r2, [r7, #8]
 8005358:	0011      	movs	r1, r2
 800535a:	0018      	movs	r0, r3
 800535c:	f000 fc44 	bl	8005be8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	69da      	ldr	r2, [r3, #28]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2108      	movs	r1, #8
 800536c:	430a      	orrs	r2, r1
 800536e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	69da      	ldr	r2, [r3, #28]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2104      	movs	r1, #4
 800537c:	438a      	bics	r2, r1
 800537e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	69d9      	ldr	r1, [r3, #28]
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	691a      	ldr	r2, [r3, #16]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	430a      	orrs	r2, r1
 8005390:	61da      	str	r2, [r3, #28]
      break;
 8005392:	e06b      	b.n	800546c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	68ba      	ldr	r2, [r7, #8]
 800539a:	0011      	movs	r1, r2
 800539c:	0018      	movs	r0, r3
 800539e:	f000 fca5 	bl	8005cec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	69da      	ldr	r2, [r3, #28]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2180      	movs	r1, #128	@ 0x80
 80053ae:	0109      	lsls	r1, r1, #4
 80053b0:	430a      	orrs	r2, r1
 80053b2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	69da      	ldr	r2, [r3, #28]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4932      	ldr	r1, [pc, #200]	@ (8005488 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80053c0:	400a      	ands	r2, r1
 80053c2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	69d9      	ldr	r1, [r3, #28]
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	021a      	lsls	r2, r3, #8
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	430a      	orrs	r2, r1
 80053d6:	61da      	str	r2, [r3, #28]
      break;
 80053d8:	e048      	b.n	800546c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68ba      	ldr	r2, [r7, #8]
 80053e0:	0011      	movs	r1, r2
 80053e2:	0018      	movs	r0, r3
 80053e4:	f000 fce6 	bl	8005db4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2108      	movs	r1, #8
 80053f4:	430a      	orrs	r2, r1
 80053f6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2104      	movs	r1, #4
 8005404:	438a      	bics	r2, r1
 8005406:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	691a      	ldr	r2, [r3, #16]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800541a:	e027      	b.n	800546c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	0011      	movs	r1, r2
 8005424:	0018      	movs	r0, r3
 8005426:	f000 fd1f 	bl	8005e68 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2180      	movs	r1, #128	@ 0x80
 8005436:	0109      	lsls	r1, r1, #4
 8005438:	430a      	orrs	r2, r1
 800543a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4910      	ldr	r1, [pc, #64]	@ (8005488 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005448:	400a      	ands	r2, r1
 800544a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	021a      	lsls	r2, r3, #8
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	430a      	orrs	r2, r1
 800545e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005460:	e004      	b.n	800546c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8005462:	2317      	movs	r3, #23
 8005464:	18fb      	adds	r3, r7, r3
 8005466:	2201      	movs	r2, #1
 8005468:	701a      	strb	r2, [r3, #0]
      break;
 800546a:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	223c      	movs	r2, #60	@ 0x3c
 8005470:	2100      	movs	r1, #0
 8005472:	5499      	strb	r1, [r3, r2]

  return status;
 8005474:	2317      	movs	r3, #23
 8005476:	18fb      	adds	r3, r7, r3
 8005478:	781b      	ldrb	r3, [r3, #0]
}
 800547a:	0018      	movs	r0, r3
 800547c:	46bd      	mov	sp, r7
 800547e:	b006      	add	sp, #24
 8005480:	bd80      	pop	{r7, pc}
 8005482:	46c0      	nop			@ (mov r8, r8)
 8005484:	08007944 	.word	0x08007944
 8005488:	fffffbff 	.word	0xfffffbff

0800548c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005496:	230f      	movs	r3, #15
 8005498:	18fb      	adds	r3, r7, r3
 800549a:	2200      	movs	r2, #0
 800549c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	223c      	movs	r2, #60	@ 0x3c
 80054a2:	5c9b      	ldrb	r3, [r3, r2]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d101      	bne.n	80054ac <HAL_TIM_ConfigClockSource+0x20>
 80054a8:	2302      	movs	r3, #2
 80054aa:	e0bc      	b.n	8005626 <HAL_TIM_ConfigClockSource+0x19a>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	223c      	movs	r2, #60	@ 0x3c
 80054b0:	2101      	movs	r1, #1
 80054b2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	223d      	movs	r2, #61	@ 0x3d
 80054b8:	2102      	movs	r1, #2
 80054ba:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	4a5a      	ldr	r2, [pc, #360]	@ (8005630 <HAL_TIM_ConfigClockSource+0x1a4>)
 80054c8:	4013      	ands	r3, r2
 80054ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	4a59      	ldr	r2, [pc, #356]	@ (8005634 <HAL_TIM_ConfigClockSource+0x1a8>)
 80054d0:	4013      	ands	r3, r2
 80054d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68ba      	ldr	r2, [r7, #8]
 80054da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2280      	movs	r2, #128	@ 0x80
 80054e2:	0192      	lsls	r2, r2, #6
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d040      	beq.n	800556a <HAL_TIM_ConfigClockSource+0xde>
 80054e8:	2280      	movs	r2, #128	@ 0x80
 80054ea:	0192      	lsls	r2, r2, #6
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d900      	bls.n	80054f2 <HAL_TIM_ConfigClockSource+0x66>
 80054f0:	e088      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
 80054f2:	2280      	movs	r2, #128	@ 0x80
 80054f4:	0152      	lsls	r2, r2, #5
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d100      	bne.n	80054fc <HAL_TIM_ConfigClockSource+0x70>
 80054fa:	e088      	b.n	800560e <HAL_TIM_ConfigClockSource+0x182>
 80054fc:	2280      	movs	r2, #128	@ 0x80
 80054fe:	0152      	lsls	r2, r2, #5
 8005500:	4293      	cmp	r3, r2
 8005502:	d900      	bls.n	8005506 <HAL_TIM_ConfigClockSource+0x7a>
 8005504:	e07e      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
 8005506:	2b70      	cmp	r3, #112	@ 0x70
 8005508:	d018      	beq.n	800553c <HAL_TIM_ConfigClockSource+0xb0>
 800550a:	d900      	bls.n	800550e <HAL_TIM_ConfigClockSource+0x82>
 800550c:	e07a      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
 800550e:	2b60      	cmp	r3, #96	@ 0x60
 8005510:	d04f      	beq.n	80055b2 <HAL_TIM_ConfigClockSource+0x126>
 8005512:	d900      	bls.n	8005516 <HAL_TIM_ConfigClockSource+0x8a>
 8005514:	e076      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
 8005516:	2b50      	cmp	r3, #80	@ 0x50
 8005518:	d03b      	beq.n	8005592 <HAL_TIM_ConfigClockSource+0x106>
 800551a:	d900      	bls.n	800551e <HAL_TIM_ConfigClockSource+0x92>
 800551c:	e072      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
 800551e:	2b40      	cmp	r3, #64	@ 0x40
 8005520:	d057      	beq.n	80055d2 <HAL_TIM_ConfigClockSource+0x146>
 8005522:	d900      	bls.n	8005526 <HAL_TIM_ConfigClockSource+0x9a>
 8005524:	e06e      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
 8005526:	2b30      	cmp	r3, #48	@ 0x30
 8005528:	d063      	beq.n	80055f2 <HAL_TIM_ConfigClockSource+0x166>
 800552a:	d86b      	bhi.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
 800552c:	2b20      	cmp	r3, #32
 800552e:	d060      	beq.n	80055f2 <HAL_TIM_ConfigClockSource+0x166>
 8005530:	d868      	bhi.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
 8005532:	2b00      	cmp	r3, #0
 8005534:	d05d      	beq.n	80055f2 <HAL_TIM_ConfigClockSource+0x166>
 8005536:	2b10      	cmp	r3, #16
 8005538:	d05b      	beq.n	80055f2 <HAL_TIM_ConfigClockSource+0x166>
 800553a:	e063      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800554c:	f000 fe84 	bl	8006258 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	2277      	movs	r2, #119	@ 0x77
 800555c:	4313      	orrs	r3, r2
 800555e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68ba      	ldr	r2, [r7, #8]
 8005566:	609a      	str	r2, [r3, #8]
      break;
 8005568:	e052      	b.n	8005610 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800557a:	f000 fe6d 	bl	8006258 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	689a      	ldr	r2, [r3, #8]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2180      	movs	r1, #128	@ 0x80
 800558a:	01c9      	lsls	r1, r1, #7
 800558c:	430a      	orrs	r2, r1
 800558e:	609a      	str	r2, [r3, #8]
      break;
 8005590:	e03e      	b.n	8005610 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800559e:	001a      	movs	r2, r3
 80055a0:	f000 fd16 	bl	8005fd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2150      	movs	r1, #80	@ 0x50
 80055aa:	0018      	movs	r0, r3
 80055ac:	f000 fe38 	bl	8006220 <TIM_ITRx_SetConfig>
      break;
 80055b0:	e02e      	b.n	8005610 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055be:	001a      	movs	r2, r3
 80055c0:	f000 fd76 	bl	80060b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2160      	movs	r1, #96	@ 0x60
 80055ca:	0018      	movs	r0, r3
 80055cc:	f000 fe28 	bl	8006220 <TIM_ITRx_SetConfig>
      break;
 80055d0:	e01e      	b.n	8005610 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055de:	001a      	movs	r2, r3
 80055e0:	f000 fcf6 	bl	8005fd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	2140      	movs	r1, #64	@ 0x40
 80055ea:	0018      	movs	r0, r3
 80055ec:	f000 fe18 	bl	8006220 <TIM_ITRx_SetConfig>
      break;
 80055f0:	e00e      	b.n	8005610 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	0019      	movs	r1, r3
 80055fc:	0010      	movs	r0, r2
 80055fe:	f000 fe0f 	bl	8006220 <TIM_ITRx_SetConfig>
      break;
 8005602:	e005      	b.n	8005610 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005604:	230f      	movs	r3, #15
 8005606:	18fb      	adds	r3, r7, r3
 8005608:	2201      	movs	r2, #1
 800560a:	701a      	strb	r2, [r3, #0]
      break;
 800560c:	e000      	b.n	8005610 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800560e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	223d      	movs	r2, #61	@ 0x3d
 8005614:	2101      	movs	r1, #1
 8005616:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	223c      	movs	r2, #60	@ 0x3c
 800561c:	2100      	movs	r1, #0
 800561e:	5499      	strb	r1, [r3, r2]

  return status;
 8005620:	230f      	movs	r3, #15
 8005622:	18fb      	adds	r3, r7, r3
 8005624:	781b      	ldrb	r3, [r3, #0]
}
 8005626:	0018      	movs	r0, r3
 8005628:	46bd      	mov	sp, r7
 800562a:	b004      	add	sp, #16
 800562c:	bd80      	pop	{r7, pc}
 800562e:	46c0      	nop			@ (mov r8, r8)
 8005630:	ffceff88 	.word	0xffceff88
 8005634:	ffff00ff 	.word	0xffff00ff

08005638 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005640:	46c0      	nop			@ (mov r8, r8)
 8005642:	46bd      	mov	sp, r7
 8005644:	b002      	add	sp, #8
 8005646:	bd80      	pop	{r7, pc}

08005648 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8005650:	46c0      	nop			@ (mov r8, r8)
 8005652:	46bd      	mov	sp, r7
 8005654:	b002      	add	sp, #8
 8005656:	bd80      	pop	{r7, pc}

08005658 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005660:	46c0      	nop			@ (mov r8, r8)
 8005662:	46bd      	mov	sp, r7
 8005664:	b002      	add	sp, #8
 8005666:	bd80      	pop	{r7, pc}

08005668 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005670:	46c0      	nop			@ (mov r8, r8)
 8005672:	46bd      	mov	sp, r7
 8005674:	b002      	add	sp, #8
 8005676:	bd80      	pop	{r7, pc}

08005678 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8005680:	46c0      	nop			@ (mov r8, r8)
 8005682:	46bd      	mov	sp, r7
 8005684:	b002      	add	sp, #8
 8005686:	bd80      	pop	{r7, pc}

08005688 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005690:	46c0      	nop			@ (mov r8, r8)
 8005692:	46bd      	mov	sp, r7
 8005694:	b002      	add	sp, #8
 8005696:	bd80      	pop	{r7, pc}

08005698 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80056a0:	46c0      	nop			@ (mov r8, r8)
 80056a2:	46bd      	mov	sp, r7
 80056a4:	b002      	add	sp, #8
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056b0:	46c0      	nop			@ (mov r8, r8)
 80056b2:	46bd      	mov	sp, r7
 80056b4:	b002      	add	sp, #8
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80056c0:	46c0      	nop			@ (mov r8, r8)
 80056c2:	46bd      	mov	sp, r7
 80056c4:	b002      	add	sp, #8
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80056d0:	46c0      	nop			@ (mov r8, r8)
 80056d2:	46bd      	mov	sp, r7
 80056d4:	b002      	add	sp, #8
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b086      	sub	sp, #24
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	607a      	str	r2, [r7, #4]
 80056e2:	230b      	movs	r3, #11
 80056e4:	18fb      	adds	r3, r7, r3
 80056e6:	1c0a      	adds	r2, r1, #0
 80056e8:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056ea:	2317      	movs	r3, #23
 80056ec:	18fb      	adds	r3, r7, r3
 80056ee:	2200      	movs	r2, #0
 80056f0:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d101      	bne.n	80056fc <HAL_TIM_RegisterCallback+0x24>
  {
    return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e0ea      	b.n	80058d2 <HAL_TIM_RegisterCallback+0x1fa>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	223d      	movs	r2, #61	@ 0x3d
 8005700:	5c9b      	ldrb	r3, [r3, r2]
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2b01      	cmp	r3, #1
 8005706:	d000      	beq.n	800570a <HAL_TIM_RegisterCallback+0x32>
 8005708:	e08e      	b.n	8005828 <HAL_TIM_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800570a:	230b      	movs	r3, #11
 800570c:	18fb      	adds	r3, r7, r3
 800570e:	781b      	ldrb	r3, [r3, #0]
 8005710:	2b1b      	cmp	r3, #27
 8005712:	d900      	bls.n	8005716 <HAL_TIM_RegisterCallback+0x3e>
 8005714:	e083      	b.n	800581e <HAL_TIM_RegisterCallback+0x146>
 8005716:	009a      	lsls	r2, r3, #2
 8005718:	4b70      	ldr	r3, [pc, #448]	@ (80058dc <HAL_TIM_RegisterCallback+0x204>)
 800571a:	18d3      	adds	r3, r2, r3
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	469f      	mov	pc, r3
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8005726:	e0d1      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800572e:	e0cd      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8005736:	e0c9      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800573e:	e0c5      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8005746:	e0c1      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800574e:	e0bd      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8005756:	e0b9      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800575e:	e0b5      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8005766:	e0b1      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800576e:	e0ad      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8005776:	e0a9      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800577e:	e0a5      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8005786:	e0a1      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2180      	movs	r1, #128	@ 0x80
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	505a      	str	r2, [r3, r1]
        break;
 8005790:	e09c      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2184      	movs	r1, #132	@ 0x84
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	505a      	str	r2, [r3, r1]
        break;
 800579a:	e097      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2188      	movs	r1, #136	@ 0x88
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	505a      	str	r2, [r3, r1]
        break;
 80057a4:	e092      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	218c      	movs	r1, #140	@ 0x8c
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	505a      	str	r2, [r3, r1]
        break;
 80057ae:	e08d      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2190      	movs	r1, #144	@ 0x90
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	505a      	str	r2, [r3, r1]
        break;
 80057b8:	e088      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2194      	movs	r1, #148	@ 0x94
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	505a      	str	r2, [r3, r1]
        break;
 80057c2:	e083      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2198      	movs	r1, #152	@ 0x98
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	505a      	str	r2, [r3, r1]
        break;
 80057cc:	e07e      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	219c      	movs	r1, #156	@ 0x9c
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	505a      	str	r2, [r3, r1]
        break;
 80057d6:	e079      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	21a0      	movs	r1, #160	@ 0xa0
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	505a      	str	r2, [r3, r1]
        break;
 80057e0:	e074      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	21a4      	movs	r1, #164	@ 0xa4
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	505a      	str	r2, [r3, r1]
        break;
 80057ea:	e06f      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	21a8      	movs	r1, #168	@ 0xa8
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	505a      	str	r2, [r3, r1]
        break;
 80057f4:	e06a      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	21ac      	movs	r1, #172	@ 0xac
 80057fa:	687a      	ldr	r2, [r7, #4]
 80057fc:	505a      	str	r2, [r3, r1]
        break;
 80057fe:	e065      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	21b0      	movs	r1, #176	@ 0xb0
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	505a      	str	r2, [r3, r1]
        break;
 8005808:	e060      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	21b4      	movs	r1, #180	@ 0xb4
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	505a      	str	r2, [r3, r1]
        break;
 8005812:	e05b      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	21b8      	movs	r1, #184	@ 0xb8
 8005818:	687a      	ldr	r2, [r7, #4]
 800581a:	505a      	str	r2, [r3, r1]
        break;
 800581c:	e056      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800581e:	2317      	movs	r3, #23
 8005820:	18fb      	adds	r3, r7, r3
 8005822:	2201      	movs	r2, #1
 8005824:	701a      	strb	r2, [r3, #0]
        break;
 8005826:	e051      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	223d      	movs	r2, #61	@ 0x3d
 800582c:	5c9b      	ldrb	r3, [r3, r2]
 800582e:	b2db      	uxtb	r3, r3
 8005830:	2b00      	cmp	r3, #0
 8005832:	d147      	bne.n	80058c4 <HAL_TIM_RegisterCallback+0x1ec>
  {
    switch (CallbackID)
 8005834:	230b      	movs	r3, #11
 8005836:	18fb      	adds	r3, r7, r3
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	2b0d      	cmp	r3, #13
 800583c:	d83d      	bhi.n	80058ba <HAL_TIM_RegisterCallback+0x1e2>
 800583e:	009a      	lsls	r2, r3, #2
 8005840:	4b27      	ldr	r3, [pc, #156]	@ (80058e0 <HAL_TIM_RegisterCallback+0x208>)
 8005842:	18d3      	adds	r3, r2, r3
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	469f      	mov	pc, r3
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800584e:	e03d      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8005856:	e039      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800585e:	e035      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8005866:	e031      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800586e:	e02d      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8005876:	e029      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800587e:	e025      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8005886:	e021      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800588e:	e01d      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8005896:	e019      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800589e:	e015      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80058a6:	e011      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80058ae:	e00d      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2180      	movs	r1, #128	@ 0x80
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	505a      	str	r2, [r3, r1]
        break;
 80058b8:	e008      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80058ba:	2317      	movs	r3, #23
 80058bc:	18fb      	adds	r3, r7, r3
 80058be:	2201      	movs	r2, #1
 80058c0:	701a      	strb	r2, [r3, #0]
        break;
 80058c2:	e003      	b.n	80058cc <HAL_TIM_RegisterCallback+0x1f4>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 80058c4:	2317      	movs	r3, #23
 80058c6:	18fb      	adds	r3, r7, r3
 80058c8:	2201      	movs	r2, #1
 80058ca:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80058cc:	2317      	movs	r3, #23
 80058ce:	18fb      	adds	r3, r7, r3
 80058d0:	781b      	ldrb	r3, [r3, #0]
}
 80058d2:	0018      	movs	r0, r3
 80058d4:	46bd      	mov	sp, r7
 80058d6:	b006      	add	sp, #24
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	46c0      	nop			@ (mov r8, r8)
 80058dc:	08007998 	.word	0x08007998
 80058e0:	08007a08 	.word	0x08007a08

080058e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a37      	ldr	r2, [pc, #220]	@ (80059d4 <TIM_Base_SetConfig+0xf0>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d008      	beq.n	800590e <TIM_Base_SetConfig+0x2a>
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	2380      	movs	r3, #128	@ 0x80
 8005900:	05db      	lsls	r3, r3, #23
 8005902:	429a      	cmp	r2, r3
 8005904:	d003      	beq.n	800590e <TIM_Base_SetConfig+0x2a>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a33      	ldr	r2, [pc, #204]	@ (80059d8 <TIM_Base_SetConfig+0xf4>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d108      	bne.n	8005920 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2270      	movs	r2, #112	@ 0x70
 8005912:	4393      	bics	r3, r2
 8005914:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	68fa      	ldr	r2, [r7, #12]
 800591c:	4313      	orrs	r3, r2
 800591e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a2c      	ldr	r2, [pc, #176]	@ (80059d4 <TIM_Base_SetConfig+0xf0>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d014      	beq.n	8005952 <TIM_Base_SetConfig+0x6e>
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	2380      	movs	r3, #128	@ 0x80
 800592c:	05db      	lsls	r3, r3, #23
 800592e:	429a      	cmp	r2, r3
 8005930:	d00f      	beq.n	8005952 <TIM_Base_SetConfig+0x6e>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a28      	ldr	r2, [pc, #160]	@ (80059d8 <TIM_Base_SetConfig+0xf4>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d00b      	beq.n	8005952 <TIM_Base_SetConfig+0x6e>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a27      	ldr	r2, [pc, #156]	@ (80059dc <TIM_Base_SetConfig+0xf8>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d007      	beq.n	8005952 <TIM_Base_SetConfig+0x6e>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a26      	ldr	r2, [pc, #152]	@ (80059e0 <TIM_Base_SetConfig+0xfc>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d003      	beq.n	8005952 <TIM_Base_SetConfig+0x6e>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a25      	ldr	r2, [pc, #148]	@ (80059e4 <TIM_Base_SetConfig+0x100>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d108      	bne.n	8005964 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	4a24      	ldr	r2, [pc, #144]	@ (80059e8 <TIM_Base_SetConfig+0x104>)
 8005956:	4013      	ands	r3, r2
 8005958:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	4313      	orrs	r3, r2
 8005962:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2280      	movs	r2, #128	@ 0x80
 8005968:	4393      	bics	r3, r2
 800596a:	001a      	movs	r2, r3
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	695b      	ldr	r3, [r3, #20]
 8005970:	4313      	orrs	r3, r2
 8005972:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	68fa      	ldr	r2, [r7, #12]
 8005978:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	689a      	ldr	r2, [r3, #8]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a11      	ldr	r2, [pc, #68]	@ (80059d4 <TIM_Base_SetConfig+0xf0>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d007      	beq.n	80059a2 <TIM_Base_SetConfig+0xbe>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a12      	ldr	r2, [pc, #72]	@ (80059e0 <TIM_Base_SetConfig+0xfc>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d003      	beq.n	80059a2 <TIM_Base_SetConfig+0xbe>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a11      	ldr	r2, [pc, #68]	@ (80059e4 <TIM_Base_SetConfig+0x100>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d103      	bne.n	80059aa <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	691a      	ldr	r2, [r3, #16]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	2201      	movs	r2, #1
 80059b6:	4013      	ands	r3, r2
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d106      	bne.n	80059ca <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	691b      	ldr	r3, [r3, #16]
 80059c0:	2201      	movs	r2, #1
 80059c2:	4393      	bics	r3, r2
 80059c4:	001a      	movs	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	611a      	str	r2, [r3, #16]
  }
}
 80059ca:	46c0      	nop			@ (mov r8, r8)
 80059cc:	46bd      	mov	sp, r7
 80059ce:	b004      	add	sp, #16
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	46c0      	nop			@ (mov r8, r8)
 80059d4:	40012c00 	.word	0x40012c00
 80059d8:	40000400 	.word	0x40000400
 80059dc:	40002000 	.word	0x40002000
 80059e0:	40014400 	.word	0x40014400
 80059e4:	40014800 	.word	0x40014800
 80059e8:	fffffcff 	.word	0xfffffcff

080059ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a1b      	ldr	r3, [r3, #32]
 8005a00:	2201      	movs	r2, #1
 8005a02:	4393      	bics	r3, r2
 8005a04:	001a      	movs	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	4a2e      	ldr	r2, [pc, #184]	@ (8005ad4 <TIM_OC1_SetConfig+0xe8>)
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2203      	movs	r2, #3
 8005a22:	4393      	bics	r3, r2
 8005a24:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	2202      	movs	r2, #2
 8005a34:	4393      	bics	r3, r2
 8005a36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	697a      	ldr	r2, [r7, #20]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a24      	ldr	r2, [pc, #144]	@ (8005ad8 <TIM_OC1_SetConfig+0xec>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d007      	beq.n	8005a5a <TIM_OC1_SetConfig+0x6e>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a23      	ldr	r2, [pc, #140]	@ (8005adc <TIM_OC1_SetConfig+0xf0>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d003      	beq.n	8005a5a <TIM_OC1_SetConfig+0x6e>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a22      	ldr	r2, [pc, #136]	@ (8005ae0 <TIM_OC1_SetConfig+0xf4>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d10c      	bne.n	8005a74 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	2208      	movs	r2, #8
 8005a5e:	4393      	bics	r3, r2
 8005a60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	2204      	movs	r2, #4
 8005a70:	4393      	bics	r3, r2
 8005a72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a18      	ldr	r2, [pc, #96]	@ (8005ad8 <TIM_OC1_SetConfig+0xec>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d007      	beq.n	8005a8c <TIM_OC1_SetConfig+0xa0>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a17      	ldr	r2, [pc, #92]	@ (8005adc <TIM_OC1_SetConfig+0xf0>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d003      	beq.n	8005a8c <TIM_OC1_SetConfig+0xa0>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a16      	ldr	r2, [pc, #88]	@ (8005ae0 <TIM_OC1_SetConfig+0xf4>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d111      	bne.n	8005ab0 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	4a15      	ldr	r2, [pc, #84]	@ (8005ae4 <TIM_OC1_SetConfig+0xf8>)
 8005a90:	4013      	ands	r3, r2
 8005a92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	4a14      	ldr	r2, [pc, #80]	@ (8005ae8 <TIM_OC1_SetConfig+0xfc>)
 8005a98:	4013      	ands	r3, r2
 8005a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	695b      	ldr	r3, [r3, #20]
 8005aa0:	693a      	ldr	r2, [r7, #16]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	699b      	ldr	r3, [r3, #24]
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	693a      	ldr	r2, [r7, #16]
 8005ab4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	685a      	ldr	r2, [r3, #4]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	621a      	str	r2, [r3, #32]
}
 8005aca:	46c0      	nop			@ (mov r8, r8)
 8005acc:	46bd      	mov	sp, r7
 8005ace:	b006      	add	sp, #24
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	46c0      	nop			@ (mov r8, r8)
 8005ad4:	fffeff8f 	.word	0xfffeff8f
 8005ad8:	40012c00 	.word	0x40012c00
 8005adc:	40014400 	.word	0x40014400
 8005ae0:	40014800 	.word	0x40014800
 8005ae4:	fffffeff 	.word	0xfffffeff
 8005ae8:	fffffdff 	.word	0xfffffdff

08005aec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b086      	sub	sp, #24
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a1b      	ldr	r3, [r3, #32]
 8005afa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6a1b      	ldr	r3, [r3, #32]
 8005b00:	2210      	movs	r2, #16
 8005b02:	4393      	bics	r3, r2
 8005b04:	001a      	movs	r2, r3
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	699b      	ldr	r3, [r3, #24]
 8005b14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	4a2c      	ldr	r2, [pc, #176]	@ (8005bcc <TIM_OC2_SetConfig+0xe0>)
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	4a2b      	ldr	r2, [pc, #172]	@ (8005bd0 <TIM_OC2_SetConfig+0xe4>)
 8005b22:	4013      	ands	r3, r2
 8005b24:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	021b      	lsls	r3, r3, #8
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	2220      	movs	r2, #32
 8005b36:	4393      	bics	r3, r2
 8005b38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	011b      	lsls	r3, r3, #4
 8005b40:	697a      	ldr	r2, [r7, #20]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a22      	ldr	r2, [pc, #136]	@ (8005bd4 <TIM_OC2_SetConfig+0xe8>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d10d      	bne.n	8005b6a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	2280      	movs	r2, #128	@ 0x80
 8005b52:	4393      	bics	r3, r2
 8005b54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	011b      	lsls	r3, r3, #4
 8005b5c:	697a      	ldr	r2, [r7, #20]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	2240      	movs	r2, #64	@ 0x40
 8005b66:	4393      	bics	r3, r2
 8005b68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a19      	ldr	r2, [pc, #100]	@ (8005bd4 <TIM_OC2_SetConfig+0xe8>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d007      	beq.n	8005b82 <TIM_OC2_SetConfig+0x96>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a18      	ldr	r2, [pc, #96]	@ (8005bd8 <TIM_OC2_SetConfig+0xec>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d003      	beq.n	8005b82 <TIM_OC2_SetConfig+0x96>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a17      	ldr	r2, [pc, #92]	@ (8005bdc <TIM_OC2_SetConfig+0xf0>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d113      	bne.n	8005baa <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	4a16      	ldr	r2, [pc, #88]	@ (8005be0 <TIM_OC2_SetConfig+0xf4>)
 8005b86:	4013      	ands	r3, r2
 8005b88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	4a15      	ldr	r2, [pc, #84]	@ (8005be4 <TIM_OC2_SetConfig+0xf8>)
 8005b8e:	4013      	ands	r3, r2
 8005b90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	699b      	ldr	r3, [r3, #24]
 8005ba2:	009b      	lsls	r3, r3, #2
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	621a      	str	r2, [r3, #32]
}
 8005bc4:	46c0      	nop			@ (mov r8, r8)
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	b006      	add	sp, #24
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	feff8fff 	.word	0xfeff8fff
 8005bd0:	fffffcff 	.word	0xfffffcff
 8005bd4:	40012c00 	.word	0x40012c00
 8005bd8:	40014400 	.word	0x40014400
 8005bdc:	40014800 	.word	0x40014800
 8005be0:	fffffbff 	.word	0xfffffbff
 8005be4:	fffff7ff 	.word	0xfffff7ff

08005be8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b086      	sub	sp, #24
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6a1b      	ldr	r3, [r3, #32]
 8005bfc:	4a31      	ldr	r2, [pc, #196]	@ (8005cc4 <TIM_OC3_SetConfig+0xdc>)
 8005bfe:	401a      	ands	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	69db      	ldr	r3, [r3, #28]
 8005c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	4a2d      	ldr	r2, [pc, #180]	@ (8005cc8 <TIM_OC3_SetConfig+0xe0>)
 8005c14:	4013      	ands	r3, r2
 8005c16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2203      	movs	r2, #3
 8005c1c:	4393      	bics	r3, r2
 8005c1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	4a27      	ldr	r2, [pc, #156]	@ (8005ccc <TIM_OC3_SetConfig+0xe4>)
 8005c2e:	4013      	ands	r3, r2
 8005c30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	021b      	lsls	r3, r3, #8
 8005c38:	697a      	ldr	r2, [r7, #20]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a23      	ldr	r2, [pc, #140]	@ (8005cd0 <TIM_OC3_SetConfig+0xe8>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d10d      	bne.n	8005c62 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	4a22      	ldr	r2, [pc, #136]	@ (8005cd4 <TIM_OC3_SetConfig+0xec>)
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	021b      	lsls	r3, r3, #8
 8005c54:	697a      	ldr	r2, [r7, #20]
 8005c56:	4313      	orrs	r3, r2
 8005c58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	4a1e      	ldr	r2, [pc, #120]	@ (8005cd8 <TIM_OC3_SetConfig+0xf0>)
 8005c5e:	4013      	ands	r3, r2
 8005c60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a1a      	ldr	r2, [pc, #104]	@ (8005cd0 <TIM_OC3_SetConfig+0xe8>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d007      	beq.n	8005c7a <TIM_OC3_SetConfig+0x92>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a1b      	ldr	r2, [pc, #108]	@ (8005cdc <TIM_OC3_SetConfig+0xf4>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d003      	beq.n	8005c7a <TIM_OC3_SetConfig+0x92>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a1a      	ldr	r2, [pc, #104]	@ (8005ce0 <TIM_OC3_SetConfig+0xf8>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d113      	bne.n	8005ca2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	4a19      	ldr	r2, [pc, #100]	@ (8005ce4 <TIM_OC3_SetConfig+0xfc>)
 8005c7e:	4013      	ands	r3, r2
 8005c80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	4a18      	ldr	r2, [pc, #96]	@ (8005ce8 <TIM_OC3_SetConfig+0x100>)
 8005c86:	4013      	ands	r3, r2
 8005c88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	011b      	lsls	r3, r3, #4
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	011b      	lsls	r3, r3, #4
 8005c9c:	693a      	ldr	r2, [r7, #16]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	693a      	ldr	r2, [r7, #16]
 8005ca6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	697a      	ldr	r2, [r7, #20]
 8005cba:	621a      	str	r2, [r3, #32]
}
 8005cbc:	46c0      	nop			@ (mov r8, r8)
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	b006      	add	sp, #24
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	fffffeff 	.word	0xfffffeff
 8005cc8:	fffeff8f 	.word	0xfffeff8f
 8005ccc:	fffffdff 	.word	0xfffffdff
 8005cd0:	40012c00 	.word	0x40012c00
 8005cd4:	fffff7ff 	.word	0xfffff7ff
 8005cd8:	fffffbff 	.word	0xfffffbff
 8005cdc:	40014400 	.word	0x40014400
 8005ce0:	40014800 	.word	0x40014800
 8005ce4:	ffffefff 	.word	0xffffefff
 8005ce8:	ffffdfff 	.word	0xffffdfff

08005cec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b086      	sub	sp, #24
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a1b      	ldr	r3, [r3, #32]
 8005cfa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	4a24      	ldr	r2, [pc, #144]	@ (8005d94 <TIM_OC4_SetConfig+0xa8>)
 8005d02:	401a      	ands	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	69db      	ldr	r3, [r3, #28]
 8005d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	4a20      	ldr	r2, [pc, #128]	@ (8005d98 <TIM_OC4_SetConfig+0xac>)
 8005d18:	4013      	ands	r3, r2
 8005d1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	4a1f      	ldr	r2, [pc, #124]	@ (8005d9c <TIM_OC4_SetConfig+0xb0>)
 8005d20:	4013      	ands	r3, r2
 8005d22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	021b      	lsls	r3, r3, #8
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	4a1b      	ldr	r2, [pc, #108]	@ (8005da0 <TIM_OC4_SetConfig+0xb4>)
 8005d34:	4013      	ands	r3, r2
 8005d36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	031b      	lsls	r3, r3, #12
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a17      	ldr	r2, [pc, #92]	@ (8005da4 <TIM_OC4_SetConfig+0xb8>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d007      	beq.n	8005d5c <TIM_OC4_SetConfig+0x70>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a16      	ldr	r2, [pc, #88]	@ (8005da8 <TIM_OC4_SetConfig+0xbc>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d003      	beq.n	8005d5c <TIM_OC4_SetConfig+0x70>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a15      	ldr	r2, [pc, #84]	@ (8005dac <TIM_OC4_SetConfig+0xc0>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d109      	bne.n	8005d70 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	4a14      	ldr	r2, [pc, #80]	@ (8005db0 <TIM_OC4_SetConfig+0xc4>)
 8005d60:	4013      	ands	r3, r2
 8005d62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	695b      	ldr	r3, [r3, #20]
 8005d68:	019b      	lsls	r3, r3, #6
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	685a      	ldr	r2, [r3, #4]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	621a      	str	r2, [r3, #32]
}
 8005d8a:	46c0      	nop			@ (mov r8, r8)
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	b006      	add	sp, #24
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	46c0      	nop			@ (mov r8, r8)
 8005d94:	ffffefff 	.word	0xffffefff
 8005d98:	feff8fff 	.word	0xfeff8fff
 8005d9c:	fffffcff 	.word	0xfffffcff
 8005da0:	ffffdfff 	.word	0xffffdfff
 8005da4:	40012c00 	.word	0x40012c00
 8005da8:	40014400 	.word	0x40014400
 8005dac:	40014800 	.word	0x40014800
 8005db0:	ffffbfff 	.word	0xffffbfff

08005db4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b086      	sub	sp, #24
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	4a21      	ldr	r2, [pc, #132]	@ (8005e50 <TIM_OC5_SetConfig+0x9c>)
 8005dca:	401a      	ands	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	4a1d      	ldr	r2, [pc, #116]	@ (8005e54 <TIM_OC5_SetConfig+0xa0>)
 8005de0:	4013      	ands	r3, r2
 8005de2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	4a19      	ldr	r2, [pc, #100]	@ (8005e58 <TIM_OC5_SetConfig+0xa4>)
 8005df2:	4013      	ands	r3, r2
 8005df4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	041b      	lsls	r3, r3, #16
 8005dfc:	693a      	ldr	r2, [r7, #16]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a15      	ldr	r2, [pc, #84]	@ (8005e5c <TIM_OC5_SetConfig+0xa8>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d007      	beq.n	8005e1a <TIM_OC5_SetConfig+0x66>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a14      	ldr	r2, [pc, #80]	@ (8005e60 <TIM_OC5_SetConfig+0xac>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d003      	beq.n	8005e1a <TIM_OC5_SetConfig+0x66>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a13      	ldr	r2, [pc, #76]	@ (8005e64 <TIM_OC5_SetConfig+0xb0>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d109      	bne.n	8005e2e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	4a0c      	ldr	r2, [pc, #48]	@ (8005e50 <TIM_OC5_SetConfig+0x9c>)
 8005e1e:	4013      	ands	r3, r2
 8005e20:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	021b      	lsls	r3, r3, #8
 8005e28:	697a      	ldr	r2, [r7, #20]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	685a      	ldr	r2, [r3, #4]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	693a      	ldr	r2, [r7, #16]
 8005e46:	621a      	str	r2, [r3, #32]
}
 8005e48:	46c0      	nop			@ (mov r8, r8)
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	b006      	add	sp, #24
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	fffeffff 	.word	0xfffeffff
 8005e54:	fffeff8f 	.word	0xfffeff8f
 8005e58:	fffdffff 	.word	0xfffdffff
 8005e5c:	40012c00 	.word	0x40012c00
 8005e60:	40014400 	.word	0x40014400
 8005e64:	40014800 	.word	0x40014800

08005e68 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6a1b      	ldr	r3, [r3, #32]
 8005e7c:	4a22      	ldr	r2, [pc, #136]	@ (8005f08 <TIM_OC6_SetConfig+0xa0>)
 8005e7e:	401a      	ands	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	4a1e      	ldr	r2, [pc, #120]	@ (8005f0c <TIM_OC6_SetConfig+0xa4>)
 8005e94:	4013      	ands	r3, r2
 8005e96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	021b      	lsls	r3, r3, #8
 8005e9e:	68fa      	ldr	r2, [r7, #12]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	4a1a      	ldr	r2, [pc, #104]	@ (8005f10 <TIM_OC6_SetConfig+0xa8>)
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	051b      	lsls	r3, r3, #20
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a16      	ldr	r2, [pc, #88]	@ (8005f14 <TIM_OC6_SetConfig+0xac>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d007      	beq.n	8005ed0 <TIM_OC6_SetConfig+0x68>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a15      	ldr	r2, [pc, #84]	@ (8005f18 <TIM_OC6_SetConfig+0xb0>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d003      	beq.n	8005ed0 <TIM_OC6_SetConfig+0x68>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a14      	ldr	r2, [pc, #80]	@ (8005f1c <TIM_OC6_SetConfig+0xb4>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d109      	bne.n	8005ee4 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	4a13      	ldr	r2, [pc, #76]	@ (8005f20 <TIM_OC6_SetConfig+0xb8>)
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	695b      	ldr	r3, [r3, #20]
 8005edc:	029b      	lsls	r3, r3, #10
 8005ede:	697a      	ldr	r2, [r7, #20]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	697a      	ldr	r2, [r7, #20]
 8005ee8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	685a      	ldr	r2, [r3, #4]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	693a      	ldr	r2, [r7, #16]
 8005efc:	621a      	str	r2, [r3, #32]
}
 8005efe:	46c0      	nop			@ (mov r8, r8)
 8005f00:	46bd      	mov	sp, r7
 8005f02:	b006      	add	sp, #24
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	46c0      	nop			@ (mov r8, r8)
 8005f08:	ffefffff 	.word	0xffefffff
 8005f0c:	feff8fff 	.word	0xfeff8fff
 8005f10:	ffdfffff 	.word	0xffdfffff
 8005f14:	40012c00 	.word	0x40012c00
 8005f18:	40014400 	.word	0x40014400
 8005f1c:	40014800 	.word	0x40014800
 8005f20:	fffbffff 	.word	0xfffbffff

08005f24 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b086      	sub	sp, #24
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	60f8      	str	r0, [r7, #12]
 8005f2c:	60b9      	str	r1, [r7, #8]
 8005f2e:	607a      	str	r2, [r7, #4]
 8005f30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6a1b      	ldr	r3, [r3, #32]
 8005f36:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6a1b      	ldr	r3, [r3, #32]
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	4393      	bics	r3, r2
 8005f40:	001a      	movs	r2, r3
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	699b      	ldr	r3, [r3, #24]
 8005f4a:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	4a1e      	ldr	r2, [pc, #120]	@ (8005fc8 <TIM_TI1_SetConfig+0xa4>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d008      	beq.n	8005f66 <TIM_TI1_SetConfig+0x42>
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	2380      	movs	r3, #128	@ 0x80
 8005f58:	05db      	lsls	r3, r3, #23
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d003      	beq.n	8005f66 <TIM_TI1_SetConfig+0x42>
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	4a1a      	ldr	r2, [pc, #104]	@ (8005fcc <TIM_TI1_SetConfig+0xa8>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d101      	bne.n	8005f6a <TIM_TI1_SetConfig+0x46>
 8005f66:	2301      	movs	r3, #1
 8005f68:	e000      	b.n	8005f6c <TIM_TI1_SetConfig+0x48>
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d008      	beq.n	8005f82 <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	2203      	movs	r2, #3
 8005f74:	4393      	bics	r3, r2
 8005f76:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005f78:	697a      	ldr	r2, [r7, #20]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	617b      	str	r3, [r7, #20]
 8005f80:	e003      	b.n	8005f8a <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	2201      	movs	r2, #1
 8005f86:	4313      	orrs	r3, r2
 8005f88:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	22f0      	movs	r2, #240	@ 0xf0
 8005f8e:	4393      	bics	r3, r2
 8005f90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	011b      	lsls	r3, r3, #4
 8005f96:	22ff      	movs	r2, #255	@ 0xff
 8005f98:	4013      	ands	r3, r2
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	220a      	movs	r2, #10
 8005fa4:	4393      	bics	r3, r2
 8005fa6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	220a      	movs	r2, #10
 8005fac:	4013      	ands	r3, r2
 8005fae:	693a      	ldr	r2, [r7, #16]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	697a      	ldr	r2, [r7, #20]
 8005fb8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	621a      	str	r2, [r3, #32]
}
 8005fc0:	46c0      	nop			@ (mov r8, r8)
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	b006      	add	sp, #24
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	40012c00 	.word	0x40012c00
 8005fcc:	40000400 	.word	0x40000400

08005fd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6a1b      	ldr	r3, [r3, #32]
 8005fe0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6a1b      	ldr	r3, [r3, #32]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	4393      	bics	r3, r2
 8005fea:	001a      	movs	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	699b      	ldr	r3, [r3, #24]
 8005ff4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	22f0      	movs	r2, #240	@ 0xf0
 8005ffa:	4393      	bics	r3, r2
 8005ffc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	011b      	lsls	r3, r3, #4
 8006002:	693a      	ldr	r2, [r7, #16]
 8006004:	4313      	orrs	r3, r2
 8006006:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	220a      	movs	r2, #10
 800600c:	4393      	bics	r3, r2
 800600e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006010:	697a      	ldr	r2, [r7, #20]
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	4313      	orrs	r3, r2
 8006016:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	693a      	ldr	r2, [r7, #16]
 800601c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	697a      	ldr	r2, [r7, #20]
 8006022:	621a      	str	r2, [r3, #32]
}
 8006024:	46c0      	nop			@ (mov r8, r8)
 8006026:	46bd      	mov	sp, r7
 8006028:	b006      	add	sp, #24
 800602a:	bd80      	pop	{r7, pc}

0800602c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b086      	sub	sp, #24
 8006030:	af00      	add	r7, sp, #0
 8006032:	60f8      	str	r0, [r7, #12]
 8006034:	60b9      	str	r1, [r7, #8]
 8006036:	607a      	str	r2, [r7, #4]
 8006038:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	2210      	movs	r2, #16
 8006046:	4393      	bics	r3, r2
 8006048:	001a      	movs	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	699b      	ldr	r3, [r3, #24]
 8006052:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	4a14      	ldr	r2, [pc, #80]	@ (80060a8 <TIM_TI2_SetConfig+0x7c>)
 8006058:	4013      	ands	r3, r2
 800605a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	021b      	lsls	r3, r3, #8
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	4313      	orrs	r3, r2
 8006064:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	4a10      	ldr	r2, [pc, #64]	@ (80060ac <TIM_TI2_SetConfig+0x80>)
 800606a:	4013      	ands	r3, r2
 800606c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	031b      	lsls	r3, r3, #12
 8006072:	041b      	lsls	r3, r3, #16
 8006074:	0c1b      	lsrs	r3, r3, #16
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	4313      	orrs	r3, r2
 800607a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	22a0      	movs	r2, #160	@ 0xa0
 8006080:	4393      	bics	r3, r2
 8006082:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	011b      	lsls	r3, r3, #4
 8006088:	22a0      	movs	r2, #160	@ 0xa0
 800608a:	4013      	ands	r3, r2
 800608c:	697a      	ldr	r2, [r7, #20]
 800608e:	4313      	orrs	r3, r2
 8006090:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	621a      	str	r2, [r3, #32]
}
 800609e:	46c0      	nop			@ (mov r8, r8)
 80060a0:	46bd      	mov	sp, r7
 80060a2:	b006      	add	sp, #24
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	46c0      	nop			@ (mov r8, r8)
 80060a8:	fffffcff 	.word	0xfffffcff
 80060ac:	ffff0fff 	.word	0xffff0fff

080060b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	6a1b      	ldr	r3, [r3, #32]
 80060c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	6a1b      	ldr	r3, [r3, #32]
 80060c6:	2210      	movs	r2, #16
 80060c8:	4393      	bics	r3, r2
 80060ca:	001a      	movs	r2, r3
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	4a0d      	ldr	r2, [pc, #52]	@ (8006110 <TIM_TI2_ConfigInputStage+0x60>)
 80060da:	4013      	ands	r3, r2
 80060dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	031b      	lsls	r3, r3, #12
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	22a0      	movs	r2, #160	@ 0xa0
 80060ec:	4393      	bics	r3, r2
 80060ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	011b      	lsls	r3, r3, #4
 80060f4:	697a      	ldr	r2, [r7, #20]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	693a      	ldr	r2, [r7, #16]
 80060fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	697a      	ldr	r2, [r7, #20]
 8006104:	621a      	str	r2, [r3, #32]
}
 8006106:	46c0      	nop			@ (mov r8, r8)
 8006108:	46bd      	mov	sp, r7
 800610a:	b006      	add	sp, #24
 800610c:	bd80      	pop	{r7, pc}
 800610e:	46c0      	nop			@ (mov r8, r8)
 8006110:	ffff0fff 	.word	0xffff0fff

08006114 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b086      	sub	sp, #24
 8006118:	af00      	add	r7, sp, #0
 800611a:	60f8      	str	r0, [r7, #12]
 800611c:	60b9      	str	r1, [r7, #8]
 800611e:	607a      	str	r2, [r7, #4]
 8006120:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6a1b      	ldr	r3, [r3, #32]
 8006126:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6a1b      	ldr	r3, [r3, #32]
 800612c:	4a17      	ldr	r2, [pc, #92]	@ (800618c <TIM_TI3_SetConfig+0x78>)
 800612e:	401a      	ands	r2, r3
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	69db      	ldr	r3, [r3, #28]
 8006138:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	2203      	movs	r2, #3
 800613e:	4393      	bics	r3, r2
 8006140:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4313      	orrs	r3, r2
 8006148:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	22f0      	movs	r2, #240	@ 0xf0
 800614e:	4393      	bics	r3, r2
 8006150:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	011b      	lsls	r3, r3, #4
 8006156:	22ff      	movs	r2, #255	@ 0xff
 8006158:	4013      	ands	r3, r2
 800615a:	693a      	ldr	r2, [r7, #16]
 800615c:	4313      	orrs	r3, r2
 800615e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	4a0b      	ldr	r2, [pc, #44]	@ (8006190 <TIM_TI3_SetConfig+0x7c>)
 8006164:	4013      	ands	r3, r2
 8006166:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	021a      	lsls	r2, r3, #8
 800616c:	23a0      	movs	r3, #160	@ 0xa0
 800616e:	011b      	lsls	r3, r3, #4
 8006170:	4013      	ands	r3, r2
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	4313      	orrs	r3, r2
 8006176:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	697a      	ldr	r2, [r7, #20]
 8006182:	621a      	str	r2, [r3, #32]
}
 8006184:	46c0      	nop			@ (mov r8, r8)
 8006186:	46bd      	mov	sp, r7
 8006188:	b006      	add	sp, #24
 800618a:	bd80      	pop	{r7, pc}
 800618c:	fffffeff 	.word	0xfffffeff
 8006190:	fffff5ff 	.word	0xfffff5ff

08006194 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b086      	sub	sp, #24
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
 80061a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6a1b      	ldr	r3, [r3, #32]
 80061a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6a1b      	ldr	r3, [r3, #32]
 80061ac:	4a18      	ldr	r2, [pc, #96]	@ (8006210 <TIM_TI4_SetConfig+0x7c>)
 80061ae:	401a      	ands	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	69db      	ldr	r3, [r3, #28]
 80061b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	4a15      	ldr	r2, [pc, #84]	@ (8006214 <TIM_TI4_SetConfig+0x80>)
 80061be:	4013      	ands	r3, r2
 80061c0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	021b      	lsls	r3, r3, #8
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	4a12      	ldr	r2, [pc, #72]	@ (8006218 <TIM_TI4_SetConfig+0x84>)
 80061d0:	4013      	ands	r3, r2
 80061d2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	031b      	lsls	r3, r3, #12
 80061d8:	041b      	lsls	r3, r3, #16
 80061da:	0c1b      	lsrs	r3, r3, #16
 80061dc:	693a      	ldr	r2, [r7, #16]
 80061de:	4313      	orrs	r3, r2
 80061e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	4a0d      	ldr	r2, [pc, #52]	@ (800621c <TIM_TI4_SetConfig+0x88>)
 80061e6:	4013      	ands	r3, r2
 80061e8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	031a      	lsls	r2, r3, #12
 80061ee:	23a0      	movs	r3, #160	@ 0xa0
 80061f0:	021b      	lsls	r3, r3, #8
 80061f2:	4013      	ands	r3, r2
 80061f4:	697a      	ldr	r2, [r7, #20]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	693a      	ldr	r2, [r7, #16]
 80061fe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	697a      	ldr	r2, [r7, #20]
 8006204:	621a      	str	r2, [r3, #32]
}
 8006206:	46c0      	nop			@ (mov r8, r8)
 8006208:	46bd      	mov	sp, r7
 800620a:	b006      	add	sp, #24
 800620c:	bd80      	pop	{r7, pc}
 800620e:	46c0      	nop			@ (mov r8, r8)
 8006210:	ffffefff 	.word	0xffffefff
 8006214:	fffffcff 	.word	0xfffffcff
 8006218:	ffff0fff 	.word	0xffff0fff
 800621c:	ffff5fff 	.word	0xffff5fff

08006220 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	4a08      	ldr	r2, [pc, #32]	@ (8006254 <TIM_ITRx_SetConfig+0x34>)
 8006234:	4013      	ands	r3, r2
 8006236:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006238:	683a      	ldr	r2, [r7, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	4313      	orrs	r3, r2
 800623e:	2207      	movs	r2, #7
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	68fa      	ldr	r2, [r7, #12]
 8006248:	609a      	str	r2, [r3, #8]
}
 800624a:	46c0      	nop			@ (mov r8, r8)
 800624c:	46bd      	mov	sp, r7
 800624e:	b004      	add	sp, #16
 8006250:	bd80      	pop	{r7, pc}
 8006252:	46c0      	nop			@ (mov r8, r8)
 8006254:	ffcfff8f 	.word	0xffcfff8f

08006258 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b086      	sub	sp, #24
 800625c:	af00      	add	r7, sp, #0
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	607a      	str	r2, [r7, #4]
 8006264:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	4a09      	ldr	r2, [pc, #36]	@ (8006294 <TIM_ETR_SetConfig+0x3c>)
 8006270:	4013      	ands	r3, r2
 8006272:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	021a      	lsls	r2, r3, #8
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	431a      	orrs	r2, r3
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	4313      	orrs	r3, r2
 8006280:	697a      	ldr	r2, [r7, #20]
 8006282:	4313      	orrs	r3, r2
 8006284:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	697a      	ldr	r2, [r7, #20]
 800628a:	609a      	str	r2, [r3, #8]
}
 800628c:	46c0      	nop			@ (mov r8, r8)
 800628e:	46bd      	mov	sp, r7
 8006290:	b006      	add	sp, #24
 8006292:	bd80      	pop	{r7, pc}
 8006294:	ffff00ff 	.word	0xffff00ff

08006298 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b086      	sub	sp, #24
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	221f      	movs	r2, #31
 80062a8:	4013      	ands	r3, r2
 80062aa:	2201      	movs	r2, #1
 80062ac:	409a      	lsls	r2, r3
 80062ae:	0013      	movs	r3, r2
 80062b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6a1b      	ldr	r3, [r3, #32]
 80062b6:	697a      	ldr	r2, [r7, #20]
 80062b8:	43d2      	mvns	r2, r2
 80062ba:	401a      	ands	r2, r3
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6a1a      	ldr	r2, [r3, #32]
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	211f      	movs	r1, #31
 80062c8:	400b      	ands	r3, r1
 80062ca:	6879      	ldr	r1, [r7, #4]
 80062cc:	4099      	lsls	r1, r3
 80062ce:	000b      	movs	r3, r1
 80062d0:	431a      	orrs	r2, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	621a      	str	r2, [r3, #32]
}
 80062d6:	46c0      	nop			@ (mov r8, r8)
 80062d8:	46bd      	mov	sp, r7
 80062da:	b006      	add	sp, #24
 80062dc:	bd80      	pop	{r7, pc}
	...

080062e0 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b082      	sub	sp, #8
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2184      	movs	r1, #132	@ 0x84
 80062ec:	4a1c      	ldr	r2, [pc, #112]	@ (8006360 <TIM_ResetCallback+0x80>)
 80062ee:	505a      	str	r2, [r3, r1]
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2188      	movs	r1, #136	@ 0x88
 80062f4:	4a1b      	ldr	r2, [pc, #108]	@ (8006364 <TIM_ResetCallback+0x84>)
 80062f6:	505a      	str	r2, [r3, r1]
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	218c      	movs	r1, #140	@ 0x8c
 80062fc:	4a1a      	ldr	r2, [pc, #104]	@ (8006368 <TIM_ResetCallback+0x88>)
 80062fe:	505a      	str	r2, [r3, r1]
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2190      	movs	r1, #144	@ 0x90
 8006304:	4a19      	ldr	r2, [pc, #100]	@ (800636c <TIM_ResetCallback+0x8c>)
 8006306:	505a      	str	r2, [r3, r1]
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2194      	movs	r1, #148	@ 0x94
 800630c:	4a18      	ldr	r2, [pc, #96]	@ (8006370 <TIM_ResetCallback+0x90>)
 800630e:	505a      	str	r2, [r3, r1]
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2198      	movs	r1, #152	@ 0x98
 8006314:	4a17      	ldr	r2, [pc, #92]	@ (8006374 <TIM_ResetCallback+0x94>)
 8006316:	505a      	str	r2, [r3, r1]
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	219c      	movs	r1, #156	@ 0x9c
 800631c:	4a16      	ldr	r2, [pc, #88]	@ (8006378 <TIM_ResetCallback+0x98>)
 800631e:	505a      	str	r2, [r3, r1]
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	21a0      	movs	r1, #160	@ 0xa0
 8006324:	4a15      	ldr	r2, [pc, #84]	@ (800637c <TIM_ResetCallback+0x9c>)
 8006326:	505a      	str	r2, [r3, r1]
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	21a4      	movs	r1, #164	@ 0xa4
 800632c:	4a14      	ldr	r2, [pc, #80]	@ (8006380 <TIM_ResetCallback+0xa0>)
 800632e:	505a      	str	r2, [r3, r1]
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	21a8      	movs	r1, #168	@ 0xa8
 8006334:	4a13      	ldr	r2, [pc, #76]	@ (8006384 <TIM_ResetCallback+0xa4>)
 8006336:	505a      	str	r2, [r3, r1]
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	21ac      	movs	r1, #172	@ 0xac
 800633c:	4a12      	ldr	r2, [pc, #72]	@ (8006388 <TIM_ResetCallback+0xa8>)
 800633e:	505a      	str	r2, [r3, r1]
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	21b0      	movs	r1, #176	@ 0xb0
 8006344:	4a11      	ldr	r2, [pc, #68]	@ (800638c <TIM_ResetCallback+0xac>)
 8006346:	505a      	str	r2, [r3, r1]
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	21b4      	movs	r1, #180	@ 0xb4
 800634c:	4a10      	ldr	r2, [pc, #64]	@ (8006390 <TIM_ResetCallback+0xb0>)
 800634e:	505a      	str	r2, [r3, r1]
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	21b8      	movs	r1, #184	@ 0xb8
 8006354:	4a0f      	ldr	r2, [pc, #60]	@ (8006394 <TIM_ResetCallback+0xb4>)
 8006356:	505a      	str	r2, [r3, r1]
}
 8006358:	46c0      	nop			@ (mov r8, r8)
 800635a:	46bd      	mov	sp, r7
 800635c:	b002      	add	sp, #8
 800635e:	bd80      	pop	{r7, pc}
 8006360:	08005639 	.word	0x08005639
 8006364:	08005649 	.word	0x08005649
 8006368:	080056a9 	.word	0x080056a9
 800636c:	080056b9 	.word	0x080056b9
 8006370:	08005669 	.word	0x08005669
 8006374:	08005679 	.word	0x08005679
 8006378:	08005659 	.word	0x08005659
 800637c:	08005689 	.word	0x08005689
 8006380:	08005699 	.word	0x08005699
 8006384:	080056c9 	.word	0x080056c9
 8006388:	080065a1 	.word	0x080065a1
 800638c:	080065b1 	.word	0x080065b1
 8006390:	080065c1 	.word	0x080065c1
 8006394:	080065d1 	.word	0x080065d1

08006398 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	223c      	movs	r2, #60	@ 0x3c
 80063a6:	5c9b      	ldrb	r3, [r3, r2]
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d101      	bne.n	80063b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063ac:	2302      	movs	r3, #2
 80063ae:	e050      	b.n	8006452 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	223c      	movs	r2, #60	@ 0x3c
 80063b4:	2101      	movs	r1, #1
 80063b6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	223d      	movs	r2, #61	@ 0x3d
 80063bc:	2102      	movs	r1, #2
 80063be:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a21      	ldr	r2, [pc, #132]	@ (800645c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d108      	bne.n	80063ec <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	4a20      	ldr	r2, [pc, #128]	@ (8006460 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80063de:	4013      	ands	r3, r2
 80063e0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	68fa      	ldr	r2, [r7, #12]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2270      	movs	r2, #112	@ 0x70
 80063f0:	4393      	bics	r3, r2
 80063f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a14      	ldr	r2, [pc, #80]	@ (800645c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d00a      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	2380      	movs	r3, #128	@ 0x80
 8006416:	05db      	lsls	r3, r3, #23
 8006418:	429a      	cmp	r2, r3
 800641a:	d004      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a10      	ldr	r2, [pc, #64]	@ (8006464 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d10c      	bne.n	8006440 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	2280      	movs	r2, #128	@ 0x80
 800642a:	4393      	bics	r3, r2
 800642c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	68ba      	ldr	r2, [r7, #8]
 8006434:	4313      	orrs	r3, r2
 8006436:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68ba      	ldr	r2, [r7, #8]
 800643e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	223d      	movs	r2, #61	@ 0x3d
 8006444:	2101      	movs	r1, #1
 8006446:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	223c      	movs	r2, #60	@ 0x3c
 800644c:	2100      	movs	r1, #0
 800644e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	0018      	movs	r0, r3
 8006454:	46bd      	mov	sp, r7
 8006456:	b004      	add	sp, #16
 8006458:	bd80      	pop	{r7, pc}
 800645a:	46c0      	nop			@ (mov r8, r8)
 800645c:	40012c00 	.word	0x40012c00
 8006460:	ff0fffff 	.word	0xff0fffff
 8006464:	40000400 	.word	0x40000400

08006468 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b084      	sub	sp, #16
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006472:	2300      	movs	r3, #0
 8006474:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	223c      	movs	r2, #60	@ 0x3c
 800647a:	5c9b      	ldrb	r3, [r3, r2]
 800647c:	2b01      	cmp	r3, #1
 800647e:	d101      	bne.n	8006484 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006480:	2302      	movs	r3, #2
 8006482:	e06f      	b.n	8006564 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	223c      	movs	r2, #60	@ 0x3c
 8006488:	2101      	movs	r1, #1
 800648a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	22ff      	movs	r2, #255	@ 0xff
 8006490:	4393      	bics	r3, r2
 8006492:	001a      	movs	r2, r3
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	4313      	orrs	r3, r2
 800649a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	4a33      	ldr	r2, [pc, #204]	@ (800656c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80064a0:	401a      	ands	r2, r3
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	4a30      	ldr	r2, [pc, #192]	@ (8006570 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80064ae:	401a      	ands	r2, r3
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	4a2e      	ldr	r2, [pc, #184]	@ (8006574 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80064bc:	401a      	ands	r2, r3
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	4a2b      	ldr	r2, [pc, #172]	@ (8006578 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80064ca:	401a      	ands	r2, r3
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	4a29      	ldr	r2, [pc, #164]	@ (800657c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80064d8:	401a      	ands	r2, r3
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	695b      	ldr	r3, [r3, #20]
 80064de:	4313      	orrs	r3, r2
 80064e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	4a26      	ldr	r2, [pc, #152]	@ (8006580 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80064e6:	401a      	ands	r2, r3
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ec:	4313      	orrs	r3, r2
 80064ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	4a24      	ldr	r2, [pc, #144]	@ (8006584 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80064f4:	401a      	ands	r2, r3
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	699b      	ldr	r3, [r3, #24]
 80064fa:	041b      	lsls	r3, r3, #16
 80064fc:	4313      	orrs	r3, r2
 80064fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	4a21      	ldr	r2, [pc, #132]	@ (8006588 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006504:	401a      	ands	r2, r3
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	69db      	ldr	r3, [r3, #28]
 800650a:	4313      	orrs	r3, r2
 800650c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a1e      	ldr	r2, [pc, #120]	@ (800658c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d11c      	bne.n	8006552 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	4a1d      	ldr	r2, [pc, #116]	@ (8006590 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800651c:	401a      	ands	r2, r3
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006522:	051b      	lsls	r3, r3, #20
 8006524:	4313      	orrs	r3, r2
 8006526:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	4a1a      	ldr	r2, [pc, #104]	@ (8006594 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800652c:	401a      	ands	r2, r3
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	6a1b      	ldr	r3, [r3, #32]
 8006532:	4313      	orrs	r3, r2
 8006534:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	4a17      	ldr	r2, [pc, #92]	@ (8006598 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800653a:	401a      	ands	r2, r3
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006540:	4313      	orrs	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	4a15      	ldr	r2, [pc, #84]	@ (800659c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8006548:	401a      	ands	r2, r3
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800654e:	4313      	orrs	r3, r2
 8006550:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	223c      	movs	r2, #60	@ 0x3c
 800655e:	2100      	movs	r1, #0
 8006560:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006562:	2300      	movs	r3, #0
}
 8006564:	0018      	movs	r0, r3
 8006566:	46bd      	mov	sp, r7
 8006568:	b004      	add	sp, #16
 800656a:	bd80      	pop	{r7, pc}
 800656c:	fffffcff 	.word	0xfffffcff
 8006570:	fffffbff 	.word	0xfffffbff
 8006574:	fffff7ff 	.word	0xfffff7ff
 8006578:	ffffefff 	.word	0xffffefff
 800657c:	ffffdfff 	.word	0xffffdfff
 8006580:	ffffbfff 	.word	0xffffbfff
 8006584:	fff0ffff 	.word	0xfff0ffff
 8006588:	efffffff 	.word	0xefffffff
 800658c:	40012c00 	.word	0x40012c00
 8006590:	ff0fffff 	.word	0xff0fffff
 8006594:	feffffff 	.word	0xfeffffff
 8006598:	fdffffff 	.word	0xfdffffff
 800659c:	dfffffff 	.word	0xdfffffff

080065a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065a8:	46c0      	nop			@ (mov r8, r8)
 80065aa:	46bd      	mov	sp, r7
 80065ac:	b002      	add	sp, #8
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80065b8:	46c0      	nop			@ (mov r8, r8)
 80065ba:	46bd      	mov	sp, r7
 80065bc:	b002      	add	sp, #8
 80065be:	bd80      	pop	{r7, pc}

080065c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b082      	sub	sp, #8
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065c8:	46c0      	nop			@ (mov r8, r8)
 80065ca:	46bd      	mov	sp, r7
 80065cc:	b002      	add	sp, #8
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b082      	sub	sp, #8
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80065d8:	46c0      	nop			@ (mov r8, r8)
 80065da:	46bd      	mov	sp, r7
 80065dc:	b002      	add	sp, #8
 80065de:	bd80      	pop	{r7, pc}

080065e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b082      	sub	sp, #8
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d101      	bne.n	80065f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e046      	b.n	8006680 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2288      	movs	r2, #136	@ 0x88
 80065f6:	589b      	ldr	r3, [r3, r2]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d107      	bne.n	800660c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2284      	movs	r2, #132	@ 0x84
 8006600:	2100      	movs	r1, #0
 8006602:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	0018      	movs	r0, r3
 8006608:	f7fa ff46 	bl	8001498 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2288      	movs	r2, #136	@ 0x88
 8006610:	2124      	movs	r1, #36	@ 0x24
 8006612:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2101      	movs	r1, #1
 8006620:	438a      	bics	r2, r1
 8006622:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006628:	2b00      	cmp	r3, #0
 800662a:	d003      	beq.n	8006634 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	0018      	movs	r0, r3
 8006630:	f000 faa4 	bl	8006b7c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	0018      	movs	r0, r3
 8006638:	f000 f828 	bl	800668c <UART_SetConfig>
 800663c:	0003      	movs	r3, r0
 800663e:	2b01      	cmp	r3, #1
 8006640:	d101      	bne.n	8006646 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e01c      	b.n	8006680 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	685a      	ldr	r2, [r3, #4]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	490d      	ldr	r1, [pc, #52]	@ (8006688 <HAL_UART_Init+0xa8>)
 8006652:	400a      	ands	r2, r1
 8006654:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	689a      	ldr	r2, [r3, #8]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	212a      	movs	r1, #42	@ 0x2a
 8006662:	438a      	bics	r2, r1
 8006664:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2101      	movs	r1, #1
 8006672:	430a      	orrs	r2, r1
 8006674:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	0018      	movs	r0, r3
 800667a:	f000 fb33 	bl	8006ce4 <UART_CheckIdleState>
 800667e:	0003      	movs	r3, r0
}
 8006680:	0018      	movs	r0, r3
 8006682:	46bd      	mov	sp, r7
 8006684:	b002      	add	sp, #8
 8006686:	bd80      	pop	{r7, pc}
 8006688:	ffffb7ff 	.word	0xffffb7ff

0800668c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800668c:	b5b0      	push	{r4, r5, r7, lr}
 800668e:	b090      	sub	sp, #64	@ 0x40
 8006690:	af00      	add	r7, sp, #0
 8006692:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006694:	231a      	movs	r3, #26
 8006696:	2220      	movs	r2, #32
 8006698:	189b      	adds	r3, r3, r2
 800669a:	19db      	adds	r3, r3, r7
 800669c:	2200      	movs	r2, #0
 800669e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a2:	689a      	ldr	r2, [r3, #8]
 80066a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a6:	691b      	ldr	r3, [r3, #16]
 80066a8:	431a      	orrs	r2, r3
 80066aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	431a      	orrs	r2, r3
 80066b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b2:	69db      	ldr	r3, [r3, #28]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4ac4      	ldr	r2, [pc, #784]	@ (80069d0 <UART_SetConfig+0x344>)
 80066c0:	4013      	ands	r3, r2
 80066c2:	0019      	movs	r1, r3
 80066c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ca:	430b      	orrs	r3, r1
 80066cc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	4abf      	ldr	r2, [pc, #764]	@ (80069d4 <UART_SetConfig+0x348>)
 80066d6:	4013      	ands	r3, r2
 80066d8:	0018      	movs	r0, r3
 80066da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066dc:	68d9      	ldr	r1, [r3, #12]
 80066de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	0003      	movs	r3, r0
 80066e4:	430b      	orrs	r3, r1
 80066e6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80066ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4ab9      	ldr	r2, [pc, #740]	@ (80069d8 <UART_SetConfig+0x34c>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d004      	beq.n	8006702 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80066f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066fa:	6a1b      	ldr	r3, [r3, #32]
 80066fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80066fe:	4313      	orrs	r3, r2
 8006700:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	4ab4      	ldr	r2, [pc, #720]	@ (80069dc <UART_SetConfig+0x350>)
 800670a:	4013      	ands	r3, r2
 800670c:	0019      	movs	r1, r3
 800670e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006714:	430b      	orrs	r3, r1
 8006716:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800671e:	220f      	movs	r2, #15
 8006720:	4393      	bics	r3, r2
 8006722:	0018      	movs	r0, r3
 8006724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006726:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	0003      	movs	r3, r0
 800672e:	430b      	orrs	r3, r1
 8006730:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4aaa      	ldr	r2, [pc, #680]	@ (80069e0 <UART_SetConfig+0x354>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d131      	bne.n	80067a0 <UART_SetConfig+0x114>
 800673c:	4ba9      	ldr	r3, [pc, #676]	@ (80069e4 <UART_SetConfig+0x358>)
 800673e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006740:	2203      	movs	r2, #3
 8006742:	4013      	ands	r3, r2
 8006744:	2b03      	cmp	r3, #3
 8006746:	d01d      	beq.n	8006784 <UART_SetConfig+0xf8>
 8006748:	d823      	bhi.n	8006792 <UART_SetConfig+0x106>
 800674a:	2b02      	cmp	r3, #2
 800674c:	d00c      	beq.n	8006768 <UART_SetConfig+0xdc>
 800674e:	d820      	bhi.n	8006792 <UART_SetConfig+0x106>
 8006750:	2b00      	cmp	r3, #0
 8006752:	d002      	beq.n	800675a <UART_SetConfig+0xce>
 8006754:	2b01      	cmp	r3, #1
 8006756:	d00e      	beq.n	8006776 <UART_SetConfig+0xea>
 8006758:	e01b      	b.n	8006792 <UART_SetConfig+0x106>
 800675a:	231b      	movs	r3, #27
 800675c:	2220      	movs	r2, #32
 800675e:	189b      	adds	r3, r3, r2
 8006760:	19db      	adds	r3, r3, r7
 8006762:	2200      	movs	r2, #0
 8006764:	701a      	strb	r2, [r3, #0]
 8006766:	e071      	b.n	800684c <UART_SetConfig+0x1c0>
 8006768:	231b      	movs	r3, #27
 800676a:	2220      	movs	r2, #32
 800676c:	189b      	adds	r3, r3, r2
 800676e:	19db      	adds	r3, r3, r7
 8006770:	2202      	movs	r2, #2
 8006772:	701a      	strb	r2, [r3, #0]
 8006774:	e06a      	b.n	800684c <UART_SetConfig+0x1c0>
 8006776:	231b      	movs	r3, #27
 8006778:	2220      	movs	r2, #32
 800677a:	189b      	adds	r3, r3, r2
 800677c:	19db      	adds	r3, r3, r7
 800677e:	2204      	movs	r2, #4
 8006780:	701a      	strb	r2, [r3, #0]
 8006782:	e063      	b.n	800684c <UART_SetConfig+0x1c0>
 8006784:	231b      	movs	r3, #27
 8006786:	2220      	movs	r2, #32
 8006788:	189b      	adds	r3, r3, r2
 800678a:	19db      	adds	r3, r3, r7
 800678c:	2208      	movs	r2, #8
 800678e:	701a      	strb	r2, [r3, #0]
 8006790:	e05c      	b.n	800684c <UART_SetConfig+0x1c0>
 8006792:	231b      	movs	r3, #27
 8006794:	2220      	movs	r2, #32
 8006796:	189b      	adds	r3, r3, r2
 8006798:	19db      	adds	r3, r3, r7
 800679a:	2210      	movs	r2, #16
 800679c:	701a      	strb	r2, [r3, #0]
 800679e:	e055      	b.n	800684c <UART_SetConfig+0x1c0>
 80067a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a90      	ldr	r2, [pc, #576]	@ (80069e8 <UART_SetConfig+0x35c>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d106      	bne.n	80067b8 <UART_SetConfig+0x12c>
 80067aa:	231b      	movs	r3, #27
 80067ac:	2220      	movs	r2, #32
 80067ae:	189b      	adds	r3, r3, r2
 80067b0:	19db      	adds	r3, r3, r7
 80067b2:	2200      	movs	r2, #0
 80067b4:	701a      	strb	r2, [r3, #0]
 80067b6:	e049      	b.n	800684c <UART_SetConfig+0x1c0>
 80067b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a86      	ldr	r2, [pc, #536]	@ (80069d8 <UART_SetConfig+0x34c>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d13e      	bne.n	8006840 <UART_SetConfig+0x1b4>
 80067c2:	4b88      	ldr	r3, [pc, #544]	@ (80069e4 <UART_SetConfig+0x358>)
 80067c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067c6:	23c0      	movs	r3, #192	@ 0xc0
 80067c8:	011b      	lsls	r3, r3, #4
 80067ca:	4013      	ands	r3, r2
 80067cc:	22c0      	movs	r2, #192	@ 0xc0
 80067ce:	0112      	lsls	r2, r2, #4
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d027      	beq.n	8006824 <UART_SetConfig+0x198>
 80067d4:	22c0      	movs	r2, #192	@ 0xc0
 80067d6:	0112      	lsls	r2, r2, #4
 80067d8:	4293      	cmp	r3, r2
 80067da:	d82a      	bhi.n	8006832 <UART_SetConfig+0x1a6>
 80067dc:	2280      	movs	r2, #128	@ 0x80
 80067de:	0112      	lsls	r2, r2, #4
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d011      	beq.n	8006808 <UART_SetConfig+0x17c>
 80067e4:	2280      	movs	r2, #128	@ 0x80
 80067e6:	0112      	lsls	r2, r2, #4
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d822      	bhi.n	8006832 <UART_SetConfig+0x1a6>
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d004      	beq.n	80067fa <UART_SetConfig+0x16e>
 80067f0:	2280      	movs	r2, #128	@ 0x80
 80067f2:	00d2      	lsls	r2, r2, #3
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d00e      	beq.n	8006816 <UART_SetConfig+0x18a>
 80067f8:	e01b      	b.n	8006832 <UART_SetConfig+0x1a6>
 80067fa:	231b      	movs	r3, #27
 80067fc:	2220      	movs	r2, #32
 80067fe:	189b      	adds	r3, r3, r2
 8006800:	19db      	adds	r3, r3, r7
 8006802:	2200      	movs	r2, #0
 8006804:	701a      	strb	r2, [r3, #0]
 8006806:	e021      	b.n	800684c <UART_SetConfig+0x1c0>
 8006808:	231b      	movs	r3, #27
 800680a:	2220      	movs	r2, #32
 800680c:	189b      	adds	r3, r3, r2
 800680e:	19db      	adds	r3, r3, r7
 8006810:	2202      	movs	r2, #2
 8006812:	701a      	strb	r2, [r3, #0]
 8006814:	e01a      	b.n	800684c <UART_SetConfig+0x1c0>
 8006816:	231b      	movs	r3, #27
 8006818:	2220      	movs	r2, #32
 800681a:	189b      	adds	r3, r3, r2
 800681c:	19db      	adds	r3, r3, r7
 800681e:	2204      	movs	r2, #4
 8006820:	701a      	strb	r2, [r3, #0]
 8006822:	e013      	b.n	800684c <UART_SetConfig+0x1c0>
 8006824:	231b      	movs	r3, #27
 8006826:	2220      	movs	r2, #32
 8006828:	189b      	adds	r3, r3, r2
 800682a:	19db      	adds	r3, r3, r7
 800682c:	2208      	movs	r2, #8
 800682e:	701a      	strb	r2, [r3, #0]
 8006830:	e00c      	b.n	800684c <UART_SetConfig+0x1c0>
 8006832:	231b      	movs	r3, #27
 8006834:	2220      	movs	r2, #32
 8006836:	189b      	adds	r3, r3, r2
 8006838:	19db      	adds	r3, r3, r7
 800683a:	2210      	movs	r2, #16
 800683c:	701a      	strb	r2, [r3, #0]
 800683e:	e005      	b.n	800684c <UART_SetConfig+0x1c0>
 8006840:	231b      	movs	r3, #27
 8006842:	2220      	movs	r2, #32
 8006844:	189b      	adds	r3, r3, r2
 8006846:	19db      	adds	r3, r3, r7
 8006848:	2210      	movs	r2, #16
 800684a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800684c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a61      	ldr	r2, [pc, #388]	@ (80069d8 <UART_SetConfig+0x34c>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d000      	beq.n	8006858 <UART_SetConfig+0x1cc>
 8006856:	e092      	b.n	800697e <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006858:	231b      	movs	r3, #27
 800685a:	2220      	movs	r2, #32
 800685c:	189b      	adds	r3, r3, r2
 800685e:	19db      	adds	r3, r3, r7
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	2b08      	cmp	r3, #8
 8006864:	d015      	beq.n	8006892 <UART_SetConfig+0x206>
 8006866:	dc18      	bgt.n	800689a <UART_SetConfig+0x20e>
 8006868:	2b04      	cmp	r3, #4
 800686a:	d00d      	beq.n	8006888 <UART_SetConfig+0x1fc>
 800686c:	dc15      	bgt.n	800689a <UART_SetConfig+0x20e>
 800686e:	2b00      	cmp	r3, #0
 8006870:	d002      	beq.n	8006878 <UART_SetConfig+0x1ec>
 8006872:	2b02      	cmp	r3, #2
 8006874:	d005      	beq.n	8006882 <UART_SetConfig+0x1f6>
 8006876:	e010      	b.n	800689a <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006878:	f7fd fec6 	bl	8004608 <HAL_RCC_GetPCLK1Freq>
 800687c:	0003      	movs	r3, r0
 800687e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006880:	e014      	b.n	80068ac <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006882:	4b5a      	ldr	r3, [pc, #360]	@ (80069ec <UART_SetConfig+0x360>)
 8006884:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006886:	e011      	b.n	80068ac <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006888:	f7fd fe32 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 800688c:	0003      	movs	r3, r0
 800688e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006890:	e00c      	b.n	80068ac <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006892:	2380      	movs	r3, #128	@ 0x80
 8006894:	021b      	lsls	r3, r3, #8
 8006896:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006898:	e008      	b.n	80068ac <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 800689a:	2300      	movs	r3, #0
 800689c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800689e:	231a      	movs	r3, #26
 80068a0:	2220      	movs	r2, #32
 80068a2:	189b      	adds	r3, r3, r2
 80068a4:	19db      	adds	r3, r3, r7
 80068a6:	2201      	movs	r2, #1
 80068a8:	701a      	strb	r2, [r3, #0]
        break;
 80068aa:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80068ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d100      	bne.n	80068b4 <UART_SetConfig+0x228>
 80068b2:	e147      	b.n	8006b44 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80068b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80068b8:	4b4d      	ldr	r3, [pc, #308]	@ (80069f0 <UART_SetConfig+0x364>)
 80068ba:	0052      	lsls	r2, r2, #1
 80068bc:	5ad3      	ldrh	r3, [r2, r3]
 80068be:	0019      	movs	r1, r3
 80068c0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80068c2:	f7f9 fc1f 	bl	8000104 <__udivsi3>
 80068c6:	0003      	movs	r3, r0
 80068c8:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80068ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068cc:	685a      	ldr	r2, [r3, #4]
 80068ce:	0013      	movs	r3, r2
 80068d0:	005b      	lsls	r3, r3, #1
 80068d2:	189b      	adds	r3, r3, r2
 80068d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d305      	bcc.n	80068e6 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80068da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80068e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d906      	bls.n	80068f4 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 80068e6:	231a      	movs	r3, #26
 80068e8:	2220      	movs	r2, #32
 80068ea:	189b      	adds	r3, r3, r2
 80068ec:	19db      	adds	r3, r3, r7
 80068ee:	2201      	movs	r2, #1
 80068f0:	701a      	strb	r2, [r3, #0]
 80068f2:	e127      	b.n	8006b44 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068f6:	61bb      	str	r3, [r7, #24]
 80068f8:	2300      	movs	r3, #0
 80068fa:	61fb      	str	r3, [r7, #28]
 80068fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006900:	4b3b      	ldr	r3, [pc, #236]	@ (80069f0 <UART_SetConfig+0x364>)
 8006902:	0052      	lsls	r2, r2, #1
 8006904:	5ad3      	ldrh	r3, [r2, r3]
 8006906:	613b      	str	r3, [r7, #16]
 8006908:	2300      	movs	r3, #0
 800690a:	617b      	str	r3, [r7, #20]
 800690c:	693a      	ldr	r2, [r7, #16]
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	69b8      	ldr	r0, [r7, #24]
 8006912:	69f9      	ldr	r1, [r7, #28]
 8006914:	f7f9 fc82 	bl	800021c <__aeabi_uldivmod>
 8006918:	0002      	movs	r2, r0
 800691a:	000b      	movs	r3, r1
 800691c:	0e11      	lsrs	r1, r2, #24
 800691e:	021d      	lsls	r5, r3, #8
 8006920:	430d      	orrs	r5, r1
 8006922:	0214      	lsls	r4, r2, #8
 8006924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	085b      	lsrs	r3, r3, #1
 800692a:	60bb      	str	r3, [r7, #8]
 800692c:	2300      	movs	r3, #0
 800692e:	60fb      	str	r3, [r7, #12]
 8006930:	68b8      	ldr	r0, [r7, #8]
 8006932:	68f9      	ldr	r1, [r7, #12]
 8006934:	1900      	adds	r0, r0, r4
 8006936:	4169      	adcs	r1, r5
 8006938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	603b      	str	r3, [r7, #0]
 800693e:	2300      	movs	r3, #0
 8006940:	607b      	str	r3, [r7, #4]
 8006942:	683a      	ldr	r2, [r7, #0]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f7f9 fc69 	bl	800021c <__aeabi_uldivmod>
 800694a:	0002      	movs	r2, r0
 800694c:	000b      	movs	r3, r1
 800694e:	0013      	movs	r3, r2
 8006950:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006954:	23c0      	movs	r3, #192	@ 0xc0
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	429a      	cmp	r2, r3
 800695a:	d309      	bcc.n	8006970 <UART_SetConfig+0x2e4>
 800695c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800695e:	2380      	movs	r3, #128	@ 0x80
 8006960:	035b      	lsls	r3, r3, #13
 8006962:	429a      	cmp	r2, r3
 8006964:	d204      	bcs.n	8006970 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800696c:	60da      	str	r2, [r3, #12]
 800696e:	e0e9      	b.n	8006b44 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8006970:	231a      	movs	r3, #26
 8006972:	2220      	movs	r2, #32
 8006974:	189b      	adds	r3, r3, r2
 8006976:	19db      	adds	r3, r3, r7
 8006978:	2201      	movs	r2, #1
 800697a:	701a      	strb	r2, [r3, #0]
 800697c:	e0e2      	b.n	8006b44 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800697e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006980:	69da      	ldr	r2, [r3, #28]
 8006982:	2380      	movs	r3, #128	@ 0x80
 8006984:	021b      	lsls	r3, r3, #8
 8006986:	429a      	cmp	r2, r3
 8006988:	d000      	beq.n	800698c <UART_SetConfig+0x300>
 800698a:	e083      	b.n	8006a94 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 800698c:	231b      	movs	r3, #27
 800698e:	2220      	movs	r2, #32
 8006990:	189b      	adds	r3, r3, r2
 8006992:	19db      	adds	r3, r3, r7
 8006994:	781b      	ldrb	r3, [r3, #0]
 8006996:	2b08      	cmp	r3, #8
 8006998:	d015      	beq.n	80069c6 <UART_SetConfig+0x33a>
 800699a:	dc2b      	bgt.n	80069f4 <UART_SetConfig+0x368>
 800699c:	2b04      	cmp	r3, #4
 800699e:	d00d      	beq.n	80069bc <UART_SetConfig+0x330>
 80069a0:	dc28      	bgt.n	80069f4 <UART_SetConfig+0x368>
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d002      	beq.n	80069ac <UART_SetConfig+0x320>
 80069a6:	2b02      	cmp	r3, #2
 80069a8:	d005      	beq.n	80069b6 <UART_SetConfig+0x32a>
 80069aa:	e023      	b.n	80069f4 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069ac:	f7fd fe2c 	bl	8004608 <HAL_RCC_GetPCLK1Freq>
 80069b0:	0003      	movs	r3, r0
 80069b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069b4:	e027      	b.n	8006a06 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069b6:	4b0d      	ldr	r3, [pc, #52]	@ (80069ec <UART_SetConfig+0x360>)
 80069b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069ba:	e024      	b.n	8006a06 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069bc:	f7fd fd98 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 80069c0:	0003      	movs	r3, r0
 80069c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069c4:	e01f      	b.n	8006a06 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069c6:	2380      	movs	r3, #128	@ 0x80
 80069c8:	021b      	lsls	r3, r3, #8
 80069ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069cc:	e01b      	b.n	8006a06 <UART_SetConfig+0x37a>
 80069ce:	46c0      	nop			@ (mov r8, r8)
 80069d0:	cfff69f3 	.word	0xcfff69f3
 80069d4:	ffffcfff 	.word	0xffffcfff
 80069d8:	40008000 	.word	0x40008000
 80069dc:	11fff4ff 	.word	0x11fff4ff
 80069e0:	40013800 	.word	0x40013800
 80069e4:	40021000 	.word	0x40021000
 80069e8:	40004400 	.word	0x40004400
 80069ec:	00f42400 	.word	0x00f42400
 80069f0:	08007a40 	.word	0x08007a40
      default:
        pclk = 0U;
 80069f4:	2300      	movs	r3, #0
 80069f6:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80069f8:	231a      	movs	r3, #26
 80069fa:	2220      	movs	r2, #32
 80069fc:	189b      	adds	r3, r3, r2
 80069fe:	19db      	adds	r3, r3, r7
 8006a00:	2201      	movs	r2, #1
 8006a02:	701a      	strb	r2, [r3, #0]
        break;
 8006a04:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d100      	bne.n	8006a0e <UART_SetConfig+0x382>
 8006a0c:	e09a      	b.n	8006b44 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a12:	4b58      	ldr	r3, [pc, #352]	@ (8006b74 <UART_SetConfig+0x4e8>)
 8006a14:	0052      	lsls	r2, r2, #1
 8006a16:	5ad3      	ldrh	r3, [r2, r3]
 8006a18:	0019      	movs	r1, r3
 8006a1a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006a1c:	f7f9 fb72 	bl	8000104 <__udivsi3>
 8006a20:	0003      	movs	r3, r0
 8006a22:	005a      	lsls	r2, r3, #1
 8006a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	085b      	lsrs	r3, r3, #1
 8006a2a:	18d2      	adds	r2, r2, r3
 8006a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	0019      	movs	r1, r3
 8006a32:	0010      	movs	r0, r2
 8006a34:	f7f9 fb66 	bl	8000104 <__udivsi3>
 8006a38:	0003      	movs	r3, r0
 8006a3a:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3e:	2b0f      	cmp	r3, #15
 8006a40:	d921      	bls.n	8006a86 <UART_SetConfig+0x3fa>
 8006a42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a44:	2380      	movs	r3, #128	@ 0x80
 8006a46:	025b      	lsls	r3, r3, #9
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d21c      	bcs.n	8006a86 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a4e:	b29a      	uxth	r2, r3
 8006a50:	200e      	movs	r0, #14
 8006a52:	2420      	movs	r4, #32
 8006a54:	1903      	adds	r3, r0, r4
 8006a56:	19db      	adds	r3, r3, r7
 8006a58:	210f      	movs	r1, #15
 8006a5a:	438a      	bics	r2, r1
 8006a5c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a60:	085b      	lsrs	r3, r3, #1
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	2207      	movs	r2, #7
 8006a66:	4013      	ands	r3, r2
 8006a68:	b299      	uxth	r1, r3
 8006a6a:	1903      	adds	r3, r0, r4
 8006a6c:	19db      	adds	r3, r3, r7
 8006a6e:	1902      	adds	r2, r0, r4
 8006a70:	19d2      	adds	r2, r2, r7
 8006a72:	8812      	ldrh	r2, [r2, #0]
 8006a74:	430a      	orrs	r2, r1
 8006a76:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	1902      	adds	r2, r0, r4
 8006a7e:	19d2      	adds	r2, r2, r7
 8006a80:	8812      	ldrh	r2, [r2, #0]
 8006a82:	60da      	str	r2, [r3, #12]
 8006a84:	e05e      	b.n	8006b44 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8006a86:	231a      	movs	r3, #26
 8006a88:	2220      	movs	r2, #32
 8006a8a:	189b      	adds	r3, r3, r2
 8006a8c:	19db      	adds	r3, r3, r7
 8006a8e:	2201      	movs	r2, #1
 8006a90:	701a      	strb	r2, [r3, #0]
 8006a92:	e057      	b.n	8006b44 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006a94:	231b      	movs	r3, #27
 8006a96:	2220      	movs	r2, #32
 8006a98:	189b      	adds	r3, r3, r2
 8006a9a:	19db      	adds	r3, r3, r7
 8006a9c:	781b      	ldrb	r3, [r3, #0]
 8006a9e:	2b08      	cmp	r3, #8
 8006aa0:	d015      	beq.n	8006ace <UART_SetConfig+0x442>
 8006aa2:	dc18      	bgt.n	8006ad6 <UART_SetConfig+0x44a>
 8006aa4:	2b04      	cmp	r3, #4
 8006aa6:	d00d      	beq.n	8006ac4 <UART_SetConfig+0x438>
 8006aa8:	dc15      	bgt.n	8006ad6 <UART_SetConfig+0x44a>
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d002      	beq.n	8006ab4 <UART_SetConfig+0x428>
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d005      	beq.n	8006abe <UART_SetConfig+0x432>
 8006ab2:	e010      	b.n	8006ad6 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ab4:	f7fd fda8 	bl	8004608 <HAL_RCC_GetPCLK1Freq>
 8006ab8:	0003      	movs	r3, r0
 8006aba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006abc:	e014      	b.n	8006ae8 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006abe:	4b2e      	ldr	r3, [pc, #184]	@ (8006b78 <UART_SetConfig+0x4ec>)
 8006ac0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ac2:	e011      	b.n	8006ae8 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ac4:	f7fd fd14 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 8006ac8:	0003      	movs	r3, r0
 8006aca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006acc:	e00c      	b.n	8006ae8 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ace:	2380      	movs	r3, #128	@ 0x80
 8006ad0:	021b      	lsls	r3, r3, #8
 8006ad2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ad4:	e008      	b.n	8006ae8 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006ada:	231a      	movs	r3, #26
 8006adc:	2220      	movs	r2, #32
 8006ade:	189b      	adds	r3, r3, r2
 8006ae0:	19db      	adds	r3, r3, r7
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	701a      	strb	r2, [r3, #0]
        break;
 8006ae6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006ae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d02a      	beq.n	8006b44 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006af2:	4b20      	ldr	r3, [pc, #128]	@ (8006b74 <UART_SetConfig+0x4e8>)
 8006af4:	0052      	lsls	r2, r2, #1
 8006af6:	5ad3      	ldrh	r3, [r2, r3]
 8006af8:	0019      	movs	r1, r3
 8006afa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006afc:	f7f9 fb02 	bl	8000104 <__udivsi3>
 8006b00:	0003      	movs	r3, r0
 8006b02:	001a      	movs	r2, r3
 8006b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	085b      	lsrs	r3, r3, #1
 8006b0a:	18d2      	adds	r2, r2, r3
 8006b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	0019      	movs	r1, r3
 8006b12:	0010      	movs	r0, r2
 8006b14:	f7f9 faf6 	bl	8000104 <__udivsi3>
 8006b18:	0003      	movs	r3, r0
 8006b1a:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b1e:	2b0f      	cmp	r3, #15
 8006b20:	d90a      	bls.n	8006b38 <UART_SetConfig+0x4ac>
 8006b22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b24:	2380      	movs	r3, #128	@ 0x80
 8006b26:	025b      	lsls	r3, r3, #9
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d205      	bcs.n	8006b38 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	60da      	str	r2, [r3, #12]
 8006b36:	e005      	b.n	8006b44 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8006b38:	231a      	movs	r3, #26
 8006b3a:	2220      	movs	r2, #32
 8006b3c:	189b      	adds	r3, r3, r2
 8006b3e:	19db      	adds	r3, r3, r7
 8006b40:	2201      	movs	r2, #1
 8006b42:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b46:	226a      	movs	r2, #106	@ 0x6a
 8006b48:	2101      	movs	r1, #1
 8006b4a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4e:	2268      	movs	r2, #104	@ 0x68
 8006b50:	2101      	movs	r1, #1
 8006b52:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b56:	2200      	movs	r2, #0
 8006b58:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006b60:	231a      	movs	r3, #26
 8006b62:	2220      	movs	r2, #32
 8006b64:	189b      	adds	r3, r3, r2
 8006b66:	19db      	adds	r3, r3, r7
 8006b68:	781b      	ldrb	r3, [r3, #0]
}
 8006b6a:	0018      	movs	r0, r3
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	b010      	add	sp, #64	@ 0x40
 8006b70:	bdb0      	pop	{r4, r5, r7, pc}
 8006b72:	46c0      	nop			@ (mov r8, r8)
 8006b74:	08007a40 	.word	0x08007a40
 8006b78:	00f42400 	.word	0x00f42400

08006b7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b082      	sub	sp, #8
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b88:	2208      	movs	r2, #8
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	d00b      	beq.n	8006ba6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	4a4a      	ldr	r2, [pc, #296]	@ (8006cc0 <UART_AdvFeatureConfig+0x144>)
 8006b96:	4013      	ands	r3, r2
 8006b98:	0019      	movs	r1, r3
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006baa:	2201      	movs	r2, #1
 8006bac:	4013      	ands	r3, r2
 8006bae:	d00b      	beq.n	8006bc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	4a43      	ldr	r2, [pc, #268]	@ (8006cc4 <UART_AdvFeatureConfig+0x148>)
 8006bb8:	4013      	ands	r3, r2
 8006bba:	0019      	movs	r1, r3
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	430a      	orrs	r2, r1
 8006bc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bcc:	2202      	movs	r2, #2
 8006bce:	4013      	ands	r3, r2
 8006bd0:	d00b      	beq.n	8006bea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	4a3b      	ldr	r2, [pc, #236]	@ (8006cc8 <UART_AdvFeatureConfig+0x14c>)
 8006bda:	4013      	ands	r3, r2
 8006bdc:	0019      	movs	r1, r3
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	430a      	orrs	r2, r1
 8006be8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bee:	2204      	movs	r2, #4
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	d00b      	beq.n	8006c0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	4a34      	ldr	r2, [pc, #208]	@ (8006ccc <UART_AdvFeatureConfig+0x150>)
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	0019      	movs	r1, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c10:	2210      	movs	r2, #16
 8006c12:	4013      	ands	r3, r2
 8006c14:	d00b      	beq.n	8006c2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	4a2c      	ldr	r2, [pc, #176]	@ (8006cd0 <UART_AdvFeatureConfig+0x154>)
 8006c1e:	4013      	ands	r3, r2
 8006c20:	0019      	movs	r1, r3
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	430a      	orrs	r2, r1
 8006c2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c32:	2220      	movs	r2, #32
 8006c34:	4013      	ands	r3, r2
 8006c36:	d00b      	beq.n	8006c50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	4a25      	ldr	r2, [pc, #148]	@ (8006cd4 <UART_AdvFeatureConfig+0x158>)
 8006c40:	4013      	ands	r3, r2
 8006c42:	0019      	movs	r1, r3
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	430a      	orrs	r2, r1
 8006c4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c54:	2240      	movs	r2, #64	@ 0x40
 8006c56:	4013      	ands	r3, r2
 8006c58:	d01d      	beq.n	8006c96 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	4a1d      	ldr	r2, [pc, #116]	@ (8006cd8 <UART_AdvFeatureConfig+0x15c>)
 8006c62:	4013      	ands	r3, r2
 8006c64:	0019      	movs	r1, r3
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	430a      	orrs	r2, r1
 8006c70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c76:	2380      	movs	r3, #128	@ 0x80
 8006c78:	035b      	lsls	r3, r3, #13
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d10b      	bne.n	8006c96 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	4a15      	ldr	r2, [pc, #84]	@ (8006cdc <UART_AdvFeatureConfig+0x160>)
 8006c86:	4013      	ands	r3, r2
 8006c88:	0019      	movs	r1, r3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	430a      	orrs	r2, r1
 8006c94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c9a:	2280      	movs	r2, #128	@ 0x80
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	d00b      	beq.n	8006cb8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	4a0e      	ldr	r2, [pc, #56]	@ (8006ce0 <UART_AdvFeatureConfig+0x164>)
 8006ca8:	4013      	ands	r3, r2
 8006caa:	0019      	movs	r1, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	430a      	orrs	r2, r1
 8006cb6:	605a      	str	r2, [r3, #4]
  }
}
 8006cb8:	46c0      	nop			@ (mov r8, r8)
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	b002      	add	sp, #8
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	ffff7fff 	.word	0xffff7fff
 8006cc4:	fffdffff 	.word	0xfffdffff
 8006cc8:	fffeffff 	.word	0xfffeffff
 8006ccc:	fffbffff 	.word	0xfffbffff
 8006cd0:	ffffefff 	.word	0xffffefff
 8006cd4:	ffffdfff 	.word	0xffffdfff
 8006cd8:	ffefffff 	.word	0xffefffff
 8006cdc:	ff9fffff 	.word	0xff9fffff
 8006ce0:	fff7ffff 	.word	0xfff7ffff

08006ce4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b092      	sub	sp, #72	@ 0x48
 8006ce8:	af02      	add	r7, sp, #8
 8006cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2290      	movs	r2, #144	@ 0x90
 8006cf0:	2100      	movs	r1, #0
 8006cf2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006cf4:	f7fb f9da 	bl	80020ac <HAL_GetTick>
 8006cf8:	0003      	movs	r3, r0
 8006cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2208      	movs	r2, #8
 8006d04:	4013      	ands	r3, r2
 8006d06:	2b08      	cmp	r3, #8
 8006d08:	d12d      	bne.n	8006d66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d0c:	2280      	movs	r2, #128	@ 0x80
 8006d0e:	0391      	lsls	r1, r2, #14
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	4a47      	ldr	r2, [pc, #284]	@ (8006e30 <UART_CheckIdleState+0x14c>)
 8006d14:	9200      	str	r2, [sp, #0]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f000 f88e 	bl	8006e38 <UART_WaitOnFlagUntilTimeout>
 8006d1c:	1e03      	subs	r3, r0, #0
 8006d1e:	d022      	beq.n	8006d66 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d20:	f3ef 8310 	mrs	r3, PRIMASK
 8006d24:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006d28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d30:	f383 8810 	msr	PRIMASK, r3
}
 8006d34:	46c0      	nop			@ (mov r8, r8)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2180      	movs	r1, #128	@ 0x80
 8006d42:	438a      	bics	r2, r1
 8006d44:	601a      	str	r2, [r3, #0]
 8006d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d4c:	f383 8810 	msr	PRIMASK, r3
}
 8006d50:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2288      	movs	r2, #136	@ 0x88
 8006d56:	2120      	movs	r1, #32
 8006d58:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2284      	movs	r2, #132	@ 0x84
 8006d5e:	2100      	movs	r1, #0
 8006d60:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d62:	2303      	movs	r3, #3
 8006d64:	e060      	b.n	8006e28 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	2204      	movs	r2, #4
 8006d6e:	4013      	ands	r3, r2
 8006d70:	2b04      	cmp	r3, #4
 8006d72:	d146      	bne.n	8006e02 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d76:	2280      	movs	r2, #128	@ 0x80
 8006d78:	03d1      	lsls	r1, r2, #15
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	4a2c      	ldr	r2, [pc, #176]	@ (8006e30 <UART_CheckIdleState+0x14c>)
 8006d7e:	9200      	str	r2, [sp, #0]
 8006d80:	2200      	movs	r2, #0
 8006d82:	f000 f859 	bl	8006e38 <UART_WaitOnFlagUntilTimeout>
 8006d86:	1e03      	subs	r3, r0, #0
 8006d88:	d03b      	beq.n	8006e02 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d8a:	f3ef 8310 	mrs	r3, PRIMASK
 8006d8e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006d90:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d92:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d94:	2301      	movs	r3, #1
 8006d96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	f383 8810 	msr	PRIMASK, r3
}
 8006d9e:	46c0      	nop			@ (mov r8, r8)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4922      	ldr	r1, [pc, #136]	@ (8006e34 <UART_CheckIdleState+0x150>)
 8006dac:	400a      	ands	r2, r1
 8006dae:	601a      	str	r2, [r3, #0]
 8006db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	f383 8810 	msr	PRIMASK, r3
}
 8006dba:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006dbc:	f3ef 8310 	mrs	r3, PRIMASK
 8006dc0:	61bb      	str	r3, [r7, #24]
  return(result);
 8006dc2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dc4:	633b      	str	r3, [r7, #48]	@ 0x30
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	f383 8810 	msr	PRIMASK, r3
}
 8006dd0:	46c0      	nop			@ (mov r8, r8)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	689a      	ldr	r2, [r3, #8]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	2101      	movs	r1, #1
 8006dde:	438a      	bics	r2, r1
 8006de0:	609a      	str	r2, [r3, #8]
 8006de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006de6:	6a3b      	ldr	r3, [r7, #32]
 8006de8:	f383 8810 	msr	PRIMASK, r3
}
 8006dec:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	228c      	movs	r2, #140	@ 0x8c
 8006df2:	2120      	movs	r1, #32
 8006df4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2284      	movs	r2, #132	@ 0x84
 8006dfa:	2100      	movs	r1, #0
 8006dfc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e012      	b.n	8006e28 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2288      	movs	r2, #136	@ 0x88
 8006e06:	2120      	movs	r1, #32
 8006e08:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	228c      	movs	r2, #140	@ 0x8c
 8006e0e:	2120      	movs	r1, #32
 8006e10:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2284      	movs	r2, #132	@ 0x84
 8006e22:	2100      	movs	r1, #0
 8006e24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e26:	2300      	movs	r3, #0
}
 8006e28:	0018      	movs	r0, r3
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	b010      	add	sp, #64	@ 0x40
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	01ffffff 	.word	0x01ffffff
 8006e34:	fffffedf 	.word	0xfffffedf

08006e38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	603b      	str	r3, [r7, #0]
 8006e44:	1dfb      	adds	r3, r7, #7
 8006e46:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e48:	e051      	b.n	8006eee <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	d04e      	beq.n	8006eee <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e50:	f7fb f92c 	bl	80020ac <HAL_GetTick>
 8006e54:	0002      	movs	r2, r0
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	69ba      	ldr	r2, [r7, #24]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d302      	bcc.n	8006e66 <UART_WaitOnFlagUntilTimeout+0x2e>
 8006e60:	69bb      	ldr	r3, [r7, #24]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d101      	bne.n	8006e6a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006e66:	2303      	movs	r3, #3
 8006e68:	e051      	b.n	8006f0e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2204      	movs	r2, #4
 8006e72:	4013      	ands	r3, r2
 8006e74:	d03b      	beq.n	8006eee <UART_WaitOnFlagUntilTimeout+0xb6>
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	2b80      	cmp	r3, #128	@ 0x80
 8006e7a:	d038      	beq.n	8006eee <UART_WaitOnFlagUntilTimeout+0xb6>
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	2b40      	cmp	r3, #64	@ 0x40
 8006e80:	d035      	beq.n	8006eee <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	69db      	ldr	r3, [r3, #28]
 8006e88:	2208      	movs	r2, #8
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	2b08      	cmp	r3, #8
 8006e8e:	d111      	bne.n	8006eb4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2208      	movs	r2, #8
 8006e96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	0018      	movs	r0, r3
 8006e9c:	f000 f83c 	bl	8006f18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2290      	movs	r2, #144	@ 0x90
 8006ea4:	2108      	movs	r1, #8
 8006ea6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2284      	movs	r2, #132	@ 0x84
 8006eac:	2100      	movs	r1, #0
 8006eae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e02c      	b.n	8006f0e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	69da      	ldr	r2, [r3, #28]
 8006eba:	2380      	movs	r3, #128	@ 0x80
 8006ebc:	011b      	lsls	r3, r3, #4
 8006ebe:	401a      	ands	r2, r3
 8006ec0:	2380      	movs	r3, #128	@ 0x80
 8006ec2:	011b      	lsls	r3, r3, #4
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d112      	bne.n	8006eee <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	2280      	movs	r2, #128	@ 0x80
 8006ece:	0112      	lsls	r2, r2, #4
 8006ed0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	0018      	movs	r0, r3
 8006ed6:	f000 f81f 	bl	8006f18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2290      	movs	r2, #144	@ 0x90
 8006ede:	2120      	movs	r1, #32
 8006ee0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2284      	movs	r2, #132	@ 0x84
 8006ee6:	2100      	movs	r1, #0
 8006ee8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006eea:	2303      	movs	r3, #3
 8006eec:	e00f      	b.n	8006f0e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	69db      	ldr	r3, [r3, #28]
 8006ef4:	68ba      	ldr	r2, [r7, #8]
 8006ef6:	4013      	ands	r3, r2
 8006ef8:	68ba      	ldr	r2, [r7, #8]
 8006efa:	1ad3      	subs	r3, r2, r3
 8006efc:	425a      	negs	r2, r3
 8006efe:	4153      	adcs	r3, r2
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	001a      	movs	r2, r3
 8006f04:	1dfb      	adds	r3, r7, #7
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	429a      	cmp	r2, r3
 8006f0a:	d09e      	beq.n	8006e4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f0c:	2300      	movs	r3, #0
}
 8006f0e:	0018      	movs	r0, r3
 8006f10:	46bd      	mov	sp, r7
 8006f12:	b004      	add	sp, #16
 8006f14:	bd80      	pop	{r7, pc}
	...

08006f18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08e      	sub	sp, #56	@ 0x38
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f20:	f3ef 8310 	mrs	r3, PRIMASK
 8006f24:	617b      	str	r3, [r7, #20]
  return(result);
 8006f26:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f28:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f2e:	69bb      	ldr	r3, [r7, #24]
 8006f30:	f383 8810 	msr	PRIMASK, r3
}
 8006f34:	46c0      	nop			@ (mov r8, r8)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4926      	ldr	r1, [pc, #152]	@ (8006fdc <UART_EndRxTransfer+0xc4>)
 8006f42:	400a      	ands	r2, r1
 8006f44:	601a      	str	r2, [r3, #0]
 8006f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f48:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	f383 8810 	msr	PRIMASK, r3
}
 8006f50:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f52:	f3ef 8310 	mrs	r3, PRIMASK
 8006f56:	623b      	str	r3, [r7, #32]
  return(result);
 8006f58:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f62:	f383 8810 	msr	PRIMASK, r3
}
 8006f66:	46c0      	nop			@ (mov r8, r8)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	689a      	ldr	r2, [r3, #8]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	491b      	ldr	r1, [pc, #108]	@ (8006fe0 <UART_EndRxTransfer+0xc8>)
 8006f74:	400a      	ands	r2, r1
 8006f76:	609a      	str	r2, [r3, #8]
 8006f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f7e:	f383 8810 	msr	PRIMASK, r3
}
 8006f82:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d118      	bne.n	8006fbe <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f8c:	f3ef 8310 	mrs	r3, PRIMASK
 8006f90:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f92:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f96:	2301      	movs	r3, #1
 8006f98:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	f383 8810 	msr	PRIMASK, r3
}
 8006fa0:	46c0      	nop			@ (mov r8, r8)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	2110      	movs	r1, #16
 8006fae:	438a      	bics	r2, r1
 8006fb0:	601a      	str	r2, [r3, #0]
 8006fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fb4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	f383 8810 	msr	PRIMASK, r3
}
 8006fbc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	228c      	movs	r2, #140	@ 0x8c
 8006fc2:	2120      	movs	r1, #32
 8006fc4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006fd2:	46c0      	nop			@ (mov r8, r8)
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	b00e      	add	sp, #56	@ 0x38
 8006fd8:	bd80      	pop	{r7, pc}
 8006fda:	46c0      	nop			@ (mov r8, r8)
 8006fdc:	fffffedf 	.word	0xfffffedf
 8006fe0:	effffffe 	.word	0xeffffffe

08006fe4 <memset>:
 8006fe4:	0003      	movs	r3, r0
 8006fe6:	1882      	adds	r2, r0, r2
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d100      	bne.n	8006fee <memset+0xa>
 8006fec:	4770      	bx	lr
 8006fee:	7019      	strb	r1, [r3, #0]
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	e7f9      	b.n	8006fe8 <memset+0x4>

08006ff4 <__libc_init_array>:
 8006ff4:	b570      	push	{r4, r5, r6, lr}
 8006ff6:	2600      	movs	r6, #0
 8006ff8:	4c0c      	ldr	r4, [pc, #48]	@ (800702c <__libc_init_array+0x38>)
 8006ffa:	4d0d      	ldr	r5, [pc, #52]	@ (8007030 <__libc_init_array+0x3c>)
 8006ffc:	1b64      	subs	r4, r4, r5
 8006ffe:	10a4      	asrs	r4, r4, #2
 8007000:	42a6      	cmp	r6, r4
 8007002:	d109      	bne.n	8007018 <__libc_init_array+0x24>
 8007004:	2600      	movs	r6, #0
 8007006:	f000 f819 	bl	800703c <_init>
 800700a:	4c0a      	ldr	r4, [pc, #40]	@ (8007034 <__libc_init_array+0x40>)
 800700c:	4d0a      	ldr	r5, [pc, #40]	@ (8007038 <__libc_init_array+0x44>)
 800700e:	1b64      	subs	r4, r4, r5
 8007010:	10a4      	asrs	r4, r4, #2
 8007012:	42a6      	cmp	r6, r4
 8007014:	d105      	bne.n	8007022 <__libc_init_array+0x2e>
 8007016:	bd70      	pop	{r4, r5, r6, pc}
 8007018:	00b3      	lsls	r3, r6, #2
 800701a:	58eb      	ldr	r3, [r5, r3]
 800701c:	4798      	blx	r3
 800701e:	3601      	adds	r6, #1
 8007020:	e7ee      	b.n	8007000 <__libc_init_array+0xc>
 8007022:	00b3      	lsls	r3, r6, #2
 8007024:	58eb      	ldr	r3, [r5, r3]
 8007026:	4798      	blx	r3
 8007028:	3601      	adds	r6, #1
 800702a:	e7f2      	b.n	8007012 <__libc_init_array+0x1e>
 800702c:	08007a60 	.word	0x08007a60
 8007030:	08007a60 	.word	0x08007a60
 8007034:	08007a64 	.word	0x08007a64
 8007038:	08007a60 	.word	0x08007a60

0800703c <_init>:
 800703c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800703e:	46c0      	nop			@ (mov r8, r8)
 8007040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007042:	bc08      	pop	{r3}
 8007044:	469e      	mov	lr, r3
 8007046:	4770      	bx	lr

08007048 <_fini>:
 8007048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800704a:	46c0      	nop			@ (mov r8, r8)
 800704c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800704e:	bc08      	pop	{r3}
 8007050:	469e      	mov	lr, r3
 8007052:	4770      	bx	lr
