<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › iop › asm › iop_crc_par_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>iop_crc_par_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_crc_par_defs_asm_h</span>
<span class="cp">#define __iop_crc_par_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/io_proc/rtl/iop_crc_par.r</span>
<span class="cm"> *     id:           &lt;not found&gt;</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:08:45 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/iop_crc_par_defs_asm.h ../../inst/io_proc/rtl/iop_crc_par.r</span>
<span class="cm"> *      id: $Id: iop_crc_par_defs_asm.h,v 1.5 2005/04/24 18:31:06 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_cfg, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___mode___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___mode___width 1</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___mode___bit 0</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___crc_out___lsb 1</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___crc_out___width 1</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___crc_out___bit 1</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___rev_out___lsb 2</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___rev_out___width 1</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___rev_out___bit 2</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___inv_out___lsb 3</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___inv_out___width 1</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___inv_out___bit 3</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___trig___lsb 4</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___trig___width 2</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___poly___lsb 6</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg___poly___width 3</span>
<span class="cp">#define reg_iop_crc_par_rw_cfg_offset 0</span>

<span class="cm">/* Register rw_init_crc, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_init_crc_offset 4</span>

<span class="cm">/* Register rw_correct_crc, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_correct_crc_offset 8</span>

<span class="cm">/* Register rw_ctrl, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_ctrl___en___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_rw_ctrl___en___width 1</span>
<span class="cp">#define reg_iop_crc_par_rw_ctrl___en___bit 0</span>
<span class="cp">#define reg_iop_crc_par_rw_ctrl_offset 12</span>

<span class="cm">/* Register rw_set_last, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_set_last___tr_dif___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_rw_set_last___tr_dif___width 1</span>
<span class="cp">#define reg_iop_crc_par_rw_set_last___tr_dif___bit 0</span>
<span class="cp">#define reg_iop_crc_par_rw_set_last_offset 16</span>

<span class="cm">/* Register rw_wr1byte, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_wr1byte___data___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_rw_wr1byte___data___width 8</span>
<span class="cp">#define reg_iop_crc_par_rw_wr1byte_offset 20</span>

<span class="cm">/* Register rw_wr2byte, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_wr2byte___data___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_rw_wr2byte___data___width 16</span>
<span class="cp">#define reg_iop_crc_par_rw_wr2byte_offset 24</span>

<span class="cm">/* Register rw_wr3byte, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_wr3byte___data___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_rw_wr3byte___data___width 24</span>
<span class="cp">#define reg_iop_crc_par_rw_wr3byte_offset 28</span>

<span class="cm">/* Register rw_wr4byte, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_wr4byte___data___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_rw_wr4byte___data___width 32</span>
<span class="cp">#define reg_iop_crc_par_rw_wr4byte_offset 32</span>

<span class="cm">/* Register rw_wr1byte_last, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_wr1byte_last___data___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_rw_wr1byte_last___data___width 8</span>
<span class="cp">#define reg_iop_crc_par_rw_wr1byte_last_offset 36</span>

<span class="cm">/* Register rw_wr2byte_last, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_wr2byte_last___data___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_rw_wr2byte_last___data___width 16</span>
<span class="cp">#define reg_iop_crc_par_rw_wr2byte_last_offset 40</span>

<span class="cm">/* Register rw_wr3byte_last, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_wr3byte_last___data___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_rw_wr3byte_last___data___width 24</span>
<span class="cp">#define reg_iop_crc_par_rw_wr3byte_last_offset 44</span>

<span class="cm">/* Register rw_wr4byte_last, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_wr4byte_last___data___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_rw_wr4byte_last___data___width 32</span>
<span class="cp">#define reg_iop_crc_par_rw_wr4byte_last_offset 48</span>

<span class="cm">/* Register r_stat, scope iop_crc_par, type r */</span>
<span class="cp">#define reg_iop_crc_par_r_stat___err___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_r_stat___err___width 1</span>
<span class="cp">#define reg_iop_crc_par_r_stat___err___bit 0</span>
<span class="cp">#define reg_iop_crc_par_r_stat___busy___lsb 1</span>
<span class="cp">#define reg_iop_crc_par_r_stat___busy___width 1</span>
<span class="cp">#define reg_iop_crc_par_r_stat___busy___bit 1</span>
<span class="cp">#define reg_iop_crc_par_r_stat_offset 52</span>

<span class="cm">/* Register r_sh_reg, scope iop_crc_par, type r */</span>
<span class="cp">#define reg_iop_crc_par_r_sh_reg_offset 56</span>

<span class="cm">/* Register r_crc, scope iop_crc_par, type r */</span>
<span class="cp">#define reg_iop_crc_par_r_crc_offset 60</span>

<span class="cm">/* Register rw_strb_rec_dif_in, scope iop_crc_par, type rw */</span>
<span class="cp">#define reg_iop_crc_par_rw_strb_rec_dif_in___last___lsb 0</span>
<span class="cp">#define reg_iop_crc_par_rw_strb_rec_dif_in___last___width 2</span>
<span class="cp">#define reg_iop_crc_par_rw_strb_rec_dif_in_offset 64</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_iop_crc_par_calc                     0x00000001</span>
<span class="cp">#define regk_iop_crc_par_ccitt                    0x00000002</span>
<span class="cp">#define regk_iop_crc_par_check                    0x00000000</span>
<span class="cp">#define regk_iop_crc_par_crc16                    0x00000001</span>
<span class="cp">#define regk_iop_crc_par_crc32                    0x00000000</span>
<span class="cp">#define regk_iop_crc_par_crc5                     0x00000003</span>
<span class="cp">#define regk_iop_crc_par_crc5_11                  0x00000004</span>
<span class="cp">#define regk_iop_crc_par_dif_in                   0x00000002</span>
<span class="cp">#define regk_iop_crc_par_hi                       0x00000000</span>
<span class="cp">#define regk_iop_crc_par_neg                      0x00000002</span>
<span class="cp">#define regk_iop_crc_par_no                       0x00000000</span>
<span class="cp">#define regk_iop_crc_par_pos                      0x00000001</span>
<span class="cp">#define regk_iop_crc_par_pos_neg                  0x00000003</span>
<span class="cp">#define regk_iop_crc_par_rw_cfg_default           0x00000000</span>
<span class="cp">#define regk_iop_crc_par_rw_ctrl_default          0x00000000</span>
<span class="cp">#define regk_iop_crc_par_yes                      0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __iop_crc_par_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
