`timescale 1ns / 1ps
module stage_1(clk, rst, in_real, out_real, in_imag, out_imag);
input clk;
input rst;
input signed [12:0] in_real, in_imag;
output signed [14:0] out_real, out_imag;



endmodule
