Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Documents/Lab4/FSM_Mealy_TestBench_isim_beh.exe -prj /home/ise/Documents/Lab4/FSM_Mealy_TestBench_beh.prj work.FSM_Mealy_TestBench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Documents/Lab4/FSM_Mealy.vhd" into library work
Parsing VHDL file "/home/ise/Documents/Lab4/FSM_Mealy_TestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95304 KB
Fuse CPU Usage: 1560 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity FSM_Mealy [fsm_mealy_default]
Compiling architecture behavior of entity fsm_mealy_testbench
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/Documents/Lab4/FSM_Mealy_TestBench_isim_beh.exe
Fuse Memory Usage: 104024 KB
Fuse CPU Usage: 1670 ms
GCC CPU Usage: 650 ms
