#---------------------------------------------------
# CACE format 4.0 characterization file /home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/cace/sky130_ajc_ip__overvoltage_schematic_w_results_after_layout.txt
#---------------------------------------------------

name:		sky130_ajc_ip__overvoltage
description:	Overvoltage detector
commit:		N/A
PDK:		sky130A
foundry:	SkyWater
cace_format:	4.0
authorship {
	designer:	Robin Matthew Tsang
	company:	Ajacci, Ltd. Co.
	creation_date:	March 16, 2024
	modification_date:	April 15, 2024 at 02:13pm
	license:	Apache 2.0
}

# Paths to various files

paths {
	root:		..
	documentation:	doc
	schematic:	xschem
	layout:		gds
	magic:		mag
	netlist:	netlist
	testbench:	cace
	simulation:	ngspice
	plots:		plots
	logs:		ngspice/log
}

# Pin names and descriptions

pins {
	name:		vbg_1v2
	description:	Bandgap reference 1.20V
	type:		signal
	direction:	input
	Vmin:		1.15
	Vmax:		1.25

	+
	name:		otrip3:0
	description:	Digital trip voltage select
	type:		digital
	direction:	input
	Vmin:		dvss - 0.3
	Vmax:		dvdd + 0.3

	+
	name:		ena
	description:	Enable input (active high)
	type:		digital
	direction:	input
	Vmin:		dvss - 0.3
	Vmax:		dvdd + 0.3

	+
	name:		isrc_sel
	description:	Internal(0)/external(1) bias current select
	type:		digital
	direction:	input
	Vmin:		dvss - 0.3
	Vmax:		dvdd + 0.3

	+
	name:		ibg_200n
	description:	External 200n bandgap reference current
	type:		signal
	direction:	input
	Vmin:		avss - 0.3
	Vmax:		avdd + 0.3

	+
	name:		ovout
	description:	Overvoltage alarm (active high)
	type:		digital
	direction:	output
	Vmin:		dvss - 0.3
	Vmax:		dvdd + 0.3

	+
	name:		itest
	description:	Test current, send to external 1Mohm resistor if desired
	type:		signal
	direction:	output
	Vmin:		avss - 0.3
	Vmax:		avdd + 0.3

	+
	name:		vin
	description:	Divided down avdd voltage feeding compartor to compare with 1.2V bg voltage
	type:		signal
	direction:	output
	Vmin:		avss - 0.3
	Vmax:		avdd + 0.3

	+
	name:		dvdd
	description:	Positive digital power supply
	type:		power
	direction:	inout
	Vmin:		1.5
	Vmax:		2.1

	+
	name:		dvss
	description:	Digital ground
	type:		ground
	direction:	inout
	Vmin:		-0.3
	Vmax:		0.3

	+
	name:		avdd
	description:	Positive analog power supply
	type:		power
	direction:	inout
	Vmin:		3.0
	Vmax:		6.0

	+
	name:		avss
	description:	Analog ground
	type:		ground
	direction:	inout
	Vmin:		-0.3
	Vmax:		0.3
}

# Default values for electrical parameter measurement conditions
# if not otherwise specified

default_conditions {
	name:		Vdvdd
	description:	Digital power supply voltage
	display:	dvdd
	unit:		V
	typical:	1.8

	+
	name:		Vdvss
	description:	Digital ground
	display:	dvss
	unit:		V
	typical:	0

	+
	name:		Vavdd
	description:	Analog power supply voltage
	display:	avdd
	unit:		V
	typical:	3.3

	+
	name:		Vavss
	description:	Analog ground
	display:	avss
	unit:		V
	typical:	0

	+
	name:		cload
	description:	Output load capatitance
	display:	cload
	unit:		pF
	maximum:	20

	+
	name:		ena
	description:	Overvoltage detector enable
	display:	ena
	typical:	1

	+
	name:		isrc_sel
	description:	Internal(0)/external(1) bias current select
	display:	isrc_sel
	typical:	0

	+
	name:		otrip[3:0]
	description:	Trip voltage digital input value
	display:	otrip[3:0]
	typical:	1000

	+
	name:		temperature
	description:	Ambient temperature
	display:	Temp
	unit:		{degrees}C
	minimum:	-40
	typical:	27
	maximum:	130

	+
	name:		corner
	description:	Process corner
	display:	Corner
	minimum:	ss
	typical:	tt
	maximum:	ff
}

# List of electrical parameters to be measured and their specified limits

electrical_parameters {
	name:		hysteresis
	status:		active
	description:	Check amount of hysteresis at each trip voltage
	display:	Hysteresis
	unit:		V
	spec {
		minimum:	0.1 fail
		typical:	0.2
		maximum:	0.3 fail
	}
	results {
		name:		schematic
		minimum:	0.1448 pass
		typical:	0.167 pass
		maximum:	0.1983 pass
	}
	simulate {
		tool:		ngspice
		template:	trip_up_down.spice
		format:		ascii .data result
		collate:	otrip[3:0]
	}
	measure {
		tool:		octave
		filename:	hysteresis.m
	}
	conditions {
		name:		otrip[3:0]
		enumerate:	0000 1000 1111

		+
		name:		temperature
		minimum:	-40
		typical:	27
		maximum:	85

		+
		name:		corner
		typical:	tt
	}
	testbenches {
		filename:	ngspice/hysteresis_1.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			isrc_sel  0
			corner  tt
			temperature {degrees}C -40
		}
		variables {
			name:		otrip[3:0]
		}
		results {
			0.15915
			0.17647
			0.19589
		}

		+
		filename:	ngspice/hysteresis_4.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			isrc_sel  0
			corner  tt
			temperature {degrees}C 27
		}
		variables {
			name:		otrip[3:0]
		}
		results {
			0.14482
			0.16631
			0.18998
		}

		+
		filename:	ngspice/hysteresis_7.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			isrc_sel  0
			corner  tt
			temperature {degrees}C 85
		}
		variables {
			name:		otrip[3:0]
		}
		results {
			0.14732
			0.17128
			0.19831
		}
	}

	+
	name:		accuracy
	status:		active
	description:	Check absolute accuracy of trip voltages (avg of pos- and neg-ramp trip voltages)
	display:	Accuracy
	unit:		V
	spec {
		minimum:	-0.1 fail
		typical:	0
		maximum:	0.1 fail
	}
	results {
		name:		schematic
		minimum:	-0.02908 pass
		typical:	-0.01213 pass
		maximum:	-0.00464 pass
	}
	simulate {
		tool:		ngspice
		template:	trip_up_down.spice
		format:		ascii .data result
		collate:	otrip[3:0]
	}
	measure {
		tool:		octave
		filename:	accuracy.m
	}
	conditions {
		name:		otrip[3:0]
		enumerate:	0000 1000 1111

		+
		name:		temperature
		minimum:	-40
		typical:	27
		maximum:	85

		+
		name:		corner
		typical:	tt
	}
	testbenches {
		filename:	ngspice/accuracy_1.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			isrc_sel  0
			corner  tt
			temperature {degrees}C -40
		}
		variables {
			name:		otrip[3:0]
		}
		results {
			-0.029075
			-0.024705
			-0.025515
		}

		+
		filename:	ngspice/accuracy_4.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			isrc_sel  0
			corner  tt
			temperature {degrees}C 27
		}
		variables {
			name:		otrip[3:0]
		}
		results {
			-0.01378
			-0.010425
			-0.01218
		}

		+
		filename:	ngspice/accuracy_7.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			isrc_sel  0
			corner  tt
			temperature {degrees}C 85
		}
		variables {
			name:		otrip[3:0]
		}
		results {
			-0.00797
			-0.00464
			-0.007315
		}
	}

	+
	name:		response_time
	status:		active
	description:	Check time-delay between step in avdd to ovout assertion (vtrip=3.60V)
	display:	Response Time
	unit:		{micro}s
	spec {
		minimum:	10 fail
		typical:	20
		maximum:	50 fail
	}
	results {
		name:		schematic
		minimum:	12 pass
		typical:	12.95 pass
		maximum:	14.07 pass
	}
	simulate {
		tool:		ngspice
		template:	response_time.spice
		format:		ascii .data result
		collate:	otrip[3:0]
		group_size:	1
	}
	conditions {
		name:		otrip[3:0]
		typical:	0011

		+
		name:		temperature
		minimum:	-40
		typical:	27
		maximum:	85

		+
		name:		corner
		typical:	tt
	}
	testbenches {
		filename:	ngspice/response_time_1.spice
		conditions {
			otrip[3:0]  0011
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			isrc_sel  0
			corner  tt
			temperature {degrees}C -40
		}
		results {
			1.40702E-05
		}

		+
		filename:	ngspice/response_time_2.spice
		conditions {
			otrip[3:0]  0011
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			isrc_sel  0
			corner  tt
			temperature {degrees}C 27
		}
		results {
			1.29531E-05
		}

		+
		filename:	ngspice/response_time_3.spice
		conditions {
			otrip[3:0]  0011
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			isrc_sel  0
			corner  tt
			temperature {degrees}C 85
		}
		results {
			1.19958E-05
		}
	}

	+
	name:		Idd_enabled
	status:		active
	description:	Current draw through analog supply, overvoltage detector enabled
	display:	Idd
	unit:		{micro}A
	spec {
		minimum:	any
		typical:	5
		maximum:	10 fail
	}
	results {
		name:		schematic
		minimum:	4.842 pass
		typical:	5.177 pass
		maximum:	5.385 pass
	}
	simulate {
		tool:		ngspice
		template:	dccurrent_avdd.spice
		format:		ascii .data null result
	}
	conditions {
		name:		Vdvdd
		typical:	1.8

		+
		name:		Vavdd
		typical:	3.3

		+
		name:		otrip[3:0]
		typical:	1000

		+
		name:		temperature
		minimum:	-40
		typical:	27
		maximum:	85

		+
		name:		corner
		minimum:	ss
		typical:	tt
		maximum:	ff
	}
	testbenches {
		filename:	ngspice/Idd_enabled_1.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  1000
			isrc_sel  0
			corner  ss
			temperature {degrees}C -40
		}
		results {
			4.84239208e-06
		}

		+
		filename:	ngspice/Idd_enabled_2.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  1000
			isrc_sel  0
			corner  tt
			temperature {degrees}C -40
		}
		results {
			4.87659641e-06
		}

		+
		filename:	ngspice/Idd_enabled_3.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  1000
			isrc_sel  0
			corner  ff
			temperature {degrees}C -40
		}
		results {
			4.89504316e-06
		}

		+
		filename:	ngspice/Idd_enabled_4.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  1000
			isrc_sel  0
			corner  ss
			temperature {degrees}C 27
		}
		results {
			5.16081133e-06
		}

		+
		filename:	ngspice/Idd_enabled_5.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  1000
			isrc_sel  0
			corner  tt
			temperature {degrees}C 27
		}
		results {
			5.17675732e-06
		}

		+
		filename:	ngspice/Idd_enabled_6.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  1000
			isrc_sel  0
			corner  ff
			temperature {degrees}C 27
		}
		results {
			5.18677278e-06
		}

		+
		filename:	ngspice/Idd_enabled_7.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  1000
			isrc_sel  0
			corner  ss
			temperature {degrees}C 85
		}
		results {
			5.34829703e-06
		}

		+
		filename:	ngspice/Idd_enabled_8.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  1000
			isrc_sel  0
			corner  tt
			temperature {degrees}C 85
		}
		results {
			5.36193691e-06
		}

		+
		filename:	ngspice/Idd_enabled_9.spice
		conditions {
			Vavss V 0
			ena  1
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  1000
			isrc_sel  0
			corner  ff
			temperature {degrees}C 85
		}
		results {
			5.38472996e-06
		}
	}

	+
	name:		Idd_disabled
	status:		active
	description:	Current draw through analog supply, overvoltage detector disabled
	display:	Standby current
	unit:		{micro}A
	spec {
		minimum:	any
		typical:	0.01
		maximum:	0.1 fail
	}
	results {
		name:		schematic
		minimum:	0.001061 pass
		typical:	0.001585 pass
		maximum:	0.0313 pass
	}
	simulate {
		tool:		ngspice
		template:	dccurrent_avdd.spice
		format:		ascii .data null result
	}
	conditions {
		name:		Vdvdd
		typical:	1.8

		+
		name:		Vavdd
		typical:	3.3

		+
		name:		otrip[3:0]
		typical:	0000

		+
		name:		ena
		typical:	0

		+
		name:		temperature
		minimum:	-40
		typical:	27
		maximum:	85

		+
		name:		corner
		minimum:	ss
		typical:	tt
		maximum:	ff
	}
	testbenches {
		filename:	ngspice/Idd_disabled_1.spice
		conditions {
			Vavss V 0
			ena  0
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  0000
			isrc_sel  0
			corner  ss
			temperature {degrees}C -40
		}
		results {
			1.06067330e-09
		}

		+
		filename:	ngspice/Idd_disabled_2.spice
		conditions {
			Vavss V 0
			ena  0
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  0000
			isrc_sel  0
			corner  tt
			temperature {degrees}C -40
		}
		results {
			1.06232786e-09
		}

		+
		filename:	ngspice/Idd_disabled_3.spice
		conditions {
			Vavss V 0
			ena  0
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  0000
			isrc_sel  0
			corner  ff
			temperature {degrees}C -40
		}
		results {
			1.06916317e-09
		}

		+
		filename:	ngspice/Idd_disabled_4.spice
		conditions {
			Vavss V 0
			ena  0
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  0000
			isrc_sel  0
			corner  ss
			temperature {degrees}C 27
		}
		results {
			1.23253725e-09
		}

		+
		filename:	ngspice/Idd_disabled_5.spice
		conditions {
			Vavss V 0
			ena  0
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  0000
			isrc_sel  0
			corner  tt
			temperature {degrees}C 27
		}
		results {
			1.58504415e-09
		}

		+
		filename:	ngspice/Idd_disabled_6.spice
		conditions {
			Vavss V 0
			ena  0
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  0000
			isrc_sel  0
			corner  ff
			temperature {degrees}C 27
		}
		results {
			2.67807407e-09
		}

		+
		filename:	ngspice/Idd_disabled_7.spice
		conditions {
			Vavss V 0
			ena  0
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  0000
			isrc_sel  0
			corner  ss
			temperature {degrees}C 85
		}
		results {
			5.56286450e-09
		}

		+
		filename:	ngspice/Idd_disabled_8.spice
		conditions {
			Vavss V 0
			ena  0
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  0000
			isrc_sel  0
			corner  tt
			temperature {degrees}C 85
		}
		results {
			1.26593541e-08
		}

		+
		filename:	ngspice/Idd_disabled_9.spice
		conditions {
			Vavss V 0
			ena  0
			Vdvdd V 1.8
			Vavdd V 3.3
			Vdvss V 0
			cload pF 20
			otrip[3:0]  0000
			isrc_sel  0
			corner  ff
			temperature {degrees}C 85
		}
		results {
			3.12984587e-08
		}
	}
}
