## About Me
Hi, I'm Rabia G√∂ksel Demiray. 

Recently, I'm a undergraduate Electronics and Communication engineering student at Istanbul Technical University. Also, I am a main course student at Ecole 42 Istanbul for 1 year. 

I'm coding in Verilog and C. Also trying to learn digital system design and FPGA . I have worked with Python and embedded C with stm32 and arduino before.


my cv ==>>  [cv](https://github.com/rgoksel/rgoksel/blob/main/rabia%20g%C3%B6ksel%20demiray%20cv.pdf)

</br>
</br>

## Digital Design

üñ•Ô∏è `ITU GSTL GEN1`
| &nbsp; [Projects](https://github.com/rgoksel/ITU-GSTL-GEN1)


üñ•Ô∏è  `[it√º gstl internship files and self learning projects]`
| &nbsp; [Projects](https://github.com/rgoksel/Digital-Design)


<br>

## 42 Common Core Student

 üñ•Ô∏è `From Libft To Minishell`
| &nbsp; [Common Core Projects](https://github.com/rgoksel/42/blob/main/README.md)|

<br>

## üßë‚Äçüíª Current Technical Skills

[![My Skills](https://skillicons.dev/icons?i=c,cpp,bash,vim,py,arduino,vscode,html,github,git,visualstudio,stm32)](https://skillicons.dev)

<br>

> Languages ==>>  C | C++ | Verilog | VHDL |  Matlab / Simulink | Bash | HTML | Python | Embedded C |

> Tools ==>>  Git | GitHub | Vim | Visual Studio | Visual Studio Code 

<br>


## üå± Currently Learning
> Verilog

> VHDL

> C

> C++

> Matlab / Simulink 


<br>






