// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module L2TLBWrapper(
  input          clock,
  input          reset,
  input          auto_out_a_ready,
  output         auto_out_a_valid,
  output [3:0]   auto_out_a_bits_source,
  output [47:0]  auto_out_a_bits_address,
  input          auto_out_d_valid,
  input  [3:0]   auto_out_d_bits_opcode,
  input  [2:0]   auto_out_d_bits_size,
  input  [3:0]   auto_out_d_bits_source,
  input  [255:0] auto_out_d_bits_data,
  output         io_tlb_0_req_0_ready,
  input          io_tlb_0_req_0_valid,
  input  [37:0]  io_tlb_0_req_0_bits_vpn,
  input  [1:0]   io_tlb_0_req_0_bits_s2xlate,
  input          io_tlb_0_resp_ready,
  output         io_tlb_0_resp_valid,
  output [1:0]   io_tlb_0_resp_bits_s2xlate,
  output [34:0]  io_tlb_0_resp_bits_s1_entry_tag,
  output [15:0]  io_tlb_0_resp_bits_s1_entry_asid,
  output [13:0]  io_tlb_0_resp_bits_s1_entry_vmid,
  output         io_tlb_0_resp_bits_s1_entry_n,
  output [1:0]   io_tlb_0_resp_bits_s1_entry_pbmt,
  output         io_tlb_0_resp_bits_s1_entry_perm_d,
  output         io_tlb_0_resp_bits_s1_entry_perm_a,
  output         io_tlb_0_resp_bits_s1_entry_perm_g,
  output         io_tlb_0_resp_bits_s1_entry_perm_u,
  output         io_tlb_0_resp_bits_s1_entry_perm_x,
  output         io_tlb_0_resp_bits_s1_entry_perm_w,
  output         io_tlb_0_resp_bits_s1_entry_perm_r,
  output [1:0]   io_tlb_0_resp_bits_s1_entry_level,
  output         io_tlb_0_resp_bits_s1_entry_v,
  output [40:0]  io_tlb_0_resp_bits_s1_entry_ppn,
  output [2:0]   io_tlb_0_resp_bits_s1_addr_low,
  output [2:0]   io_tlb_0_resp_bits_s1_ppn_low_0,
  output [2:0]   io_tlb_0_resp_bits_s1_ppn_low_1,
  output [2:0]   io_tlb_0_resp_bits_s1_ppn_low_2,
  output [2:0]   io_tlb_0_resp_bits_s1_ppn_low_3,
  output [2:0]   io_tlb_0_resp_bits_s1_ppn_low_4,
  output [2:0]   io_tlb_0_resp_bits_s1_ppn_low_5,
  output [2:0]   io_tlb_0_resp_bits_s1_ppn_low_6,
  output [2:0]   io_tlb_0_resp_bits_s1_ppn_low_7,
  output         io_tlb_0_resp_bits_s1_valididx_0,
  output         io_tlb_0_resp_bits_s1_valididx_1,
  output         io_tlb_0_resp_bits_s1_valididx_2,
  output         io_tlb_0_resp_bits_s1_valididx_3,
  output         io_tlb_0_resp_bits_s1_valididx_4,
  output         io_tlb_0_resp_bits_s1_valididx_5,
  output         io_tlb_0_resp_bits_s1_valididx_6,
  output         io_tlb_0_resp_bits_s1_valididx_7,
  output         io_tlb_0_resp_bits_s1_pteidx_0,
  output         io_tlb_0_resp_bits_s1_pteidx_1,
  output         io_tlb_0_resp_bits_s1_pteidx_2,
  output         io_tlb_0_resp_bits_s1_pteidx_3,
  output         io_tlb_0_resp_bits_s1_pteidx_4,
  output         io_tlb_0_resp_bits_s1_pteidx_5,
  output         io_tlb_0_resp_bits_s1_pteidx_6,
  output         io_tlb_0_resp_bits_s1_pteidx_7,
  output         io_tlb_0_resp_bits_s1_pf,
  output         io_tlb_0_resp_bits_s1_af,
  output [37:0]  io_tlb_0_resp_bits_s2_entry_tag,
  output [13:0]  io_tlb_0_resp_bits_s2_entry_vmid,
  output         io_tlb_0_resp_bits_s2_entry_n,
  output [1:0]   io_tlb_0_resp_bits_s2_entry_pbmt,
  output [37:0]  io_tlb_0_resp_bits_s2_entry_ppn,
  output         io_tlb_0_resp_bits_s2_entry_perm_d,
  output         io_tlb_0_resp_bits_s2_entry_perm_a,
  output         io_tlb_0_resp_bits_s2_entry_perm_g,
  output         io_tlb_0_resp_bits_s2_entry_perm_u,
  output         io_tlb_0_resp_bits_s2_entry_perm_x,
  output         io_tlb_0_resp_bits_s2_entry_perm_w,
  output         io_tlb_0_resp_bits_s2_entry_perm_r,
  output [1:0]   io_tlb_0_resp_bits_s2_entry_level,
  output         io_tlb_0_resp_bits_s2_gpf,
  output         io_tlb_0_resp_bits_s2_gaf,
  output         io_tlb_1_req_0_ready,
  input          io_tlb_1_req_0_valid,
  input  [37:0]  io_tlb_1_req_0_bits_vpn,
  input  [1:0]   io_tlb_1_req_0_bits_s2xlate,
  output         io_tlb_1_resp_valid,
  output [1:0]   io_tlb_1_resp_bits_s2xlate,
  output [34:0]  io_tlb_1_resp_bits_s1_entry_tag,
  output [15:0]  io_tlb_1_resp_bits_s1_entry_asid,
  output [13:0]  io_tlb_1_resp_bits_s1_entry_vmid,
  output         io_tlb_1_resp_bits_s1_entry_n,
  output [1:0]   io_tlb_1_resp_bits_s1_entry_pbmt,
  output         io_tlb_1_resp_bits_s1_entry_perm_d,
  output         io_tlb_1_resp_bits_s1_entry_perm_a,
  output         io_tlb_1_resp_bits_s1_entry_perm_g,
  output         io_tlb_1_resp_bits_s1_entry_perm_u,
  output         io_tlb_1_resp_bits_s1_entry_perm_x,
  output         io_tlb_1_resp_bits_s1_entry_perm_w,
  output         io_tlb_1_resp_bits_s1_entry_perm_r,
  output [1:0]   io_tlb_1_resp_bits_s1_entry_level,
  output         io_tlb_1_resp_bits_s1_entry_v,
  output [40:0]  io_tlb_1_resp_bits_s1_entry_ppn,
  output [2:0]   io_tlb_1_resp_bits_s1_addr_low,
  output [2:0]   io_tlb_1_resp_bits_s1_ppn_low_0,
  output [2:0]   io_tlb_1_resp_bits_s1_ppn_low_1,
  output [2:0]   io_tlb_1_resp_bits_s1_ppn_low_2,
  output [2:0]   io_tlb_1_resp_bits_s1_ppn_low_3,
  output [2:0]   io_tlb_1_resp_bits_s1_ppn_low_4,
  output [2:0]   io_tlb_1_resp_bits_s1_ppn_low_5,
  output [2:0]   io_tlb_1_resp_bits_s1_ppn_low_6,
  output [2:0]   io_tlb_1_resp_bits_s1_ppn_low_7,
  output         io_tlb_1_resp_bits_s1_valididx_0,
  output         io_tlb_1_resp_bits_s1_valididx_1,
  output         io_tlb_1_resp_bits_s1_valididx_2,
  output         io_tlb_1_resp_bits_s1_valididx_3,
  output         io_tlb_1_resp_bits_s1_valididx_4,
  output         io_tlb_1_resp_bits_s1_valididx_5,
  output         io_tlb_1_resp_bits_s1_valididx_6,
  output         io_tlb_1_resp_bits_s1_valididx_7,
  output         io_tlb_1_resp_bits_s1_pteidx_0,
  output         io_tlb_1_resp_bits_s1_pteidx_1,
  output         io_tlb_1_resp_bits_s1_pteidx_2,
  output         io_tlb_1_resp_bits_s1_pteidx_3,
  output         io_tlb_1_resp_bits_s1_pteidx_4,
  output         io_tlb_1_resp_bits_s1_pteidx_5,
  output         io_tlb_1_resp_bits_s1_pteidx_6,
  output         io_tlb_1_resp_bits_s1_pteidx_7,
  output         io_tlb_1_resp_bits_s1_pf,
  output         io_tlb_1_resp_bits_s1_af,
  output [37:0]  io_tlb_1_resp_bits_s2_entry_tag,
  output [13:0]  io_tlb_1_resp_bits_s2_entry_vmid,
  output         io_tlb_1_resp_bits_s2_entry_n,
  output [1:0]   io_tlb_1_resp_bits_s2_entry_pbmt,
  output [37:0]  io_tlb_1_resp_bits_s2_entry_ppn,
  output         io_tlb_1_resp_bits_s2_entry_perm_d,
  output         io_tlb_1_resp_bits_s2_entry_perm_a,
  output         io_tlb_1_resp_bits_s2_entry_perm_g,
  output         io_tlb_1_resp_bits_s2_entry_perm_u,
  output         io_tlb_1_resp_bits_s2_entry_perm_x,
  output         io_tlb_1_resp_bits_s2_entry_perm_w,
  output         io_tlb_1_resp_bits_s2_entry_perm_r,
  output [1:0]   io_tlb_1_resp_bits_s2_entry_level,
  output         io_tlb_1_resp_bits_s2_gpf,
  output         io_tlb_1_resp_bits_s2_gaf,
  input          io_sfence_valid,
  input          io_sfence_bits_rs1,
  input          io_sfence_bits_rs2,
  input  [49:0]  io_sfence_bits_addr,
  input  [15:0]  io_sfence_bits_id,
  input          io_sfence_bits_hv,
  input          io_sfence_bits_hg,
  input          io_wfi_wfiReq,
  output         io_wfi_wfiSafe,
  input  [3:0]   io_csr_tlb_satp_mode,
  input  [15:0]  io_csr_tlb_satp_asid,
  input  [43:0]  io_csr_tlb_satp_ppn,
  input          io_csr_tlb_satp_changed,
  input  [3:0]   io_csr_tlb_vsatp_mode,
  input  [15:0]  io_csr_tlb_vsatp_asid,
  input  [43:0]  io_csr_tlb_vsatp_ppn,
  input          io_csr_tlb_vsatp_changed,
  input  [3:0]   io_csr_tlb_hgatp_mode,
  input  [15:0]  io_csr_tlb_hgatp_vmid,
  input  [43:0]  io_csr_tlb_hgatp_ppn,
  input          io_csr_tlb_hgatp_changed,
  input          io_csr_tlb_mbmc_BME,
  input          io_csr_tlb_mbmc_CMODE,
  input          io_csr_tlb_mbmc_BCLEAR,
  input  [57:0]  io_csr_tlb_mbmc_BMA,
  input          io_csr_tlb_priv_mxr,
  input          io_csr_tlb_priv_virt,
  input          io_csr_tlb_priv_virt_changed,
  input          io_csr_tlb_mPBMTE,
  input          io_csr_tlb_hPBMTE,
  input          io_csr_distribute_csr_w_valid,
  input  [11:0]  io_csr_distribute_csr_w_bits_addr,
  input  [63:0]  io_csr_distribute_csr_w_bits_data,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value,
  output [5:0]   io_perf_2_value,
  output [5:0]   io_perf_3_value,
  output [5:0]   io_perf_4_value,
  output [5:0]   io_perf_5_value,
  output [5:0]   io_perf_6_value,
  output [5:0]   io_perf_7_value,
  output [5:0]   io_perf_8_value,
  output [5:0]   io_perf_9_value,
  output [5:0]   io_perf_10_value,
  output [5:0]   io_perf_11_value,
  output [5:0]   io_perf_12_value,
  output [5:0]   io_perf_13_value,
  output [5:0]   io_perf_14_value,
  output [5:0]   io_perf_15_value,
  output [5:0]   io_perf_16_value,
  output [5:0]   io_perf_17_value,
  output [5:0]   io_perf_18_value,
  input  [5:0]   boreChildrenBd_bore_array,
  input          boreChildrenBd_bore_all,
  input          boreChildrenBd_bore_req,
  output         boreChildrenBd_bore_ack,
  input          boreChildrenBd_bore_writeen,
  input  [1:0]   boreChildrenBd_bore_be,
  input  [5:0]   boreChildrenBd_bore_addr,
  input  [89:0]  boreChildrenBd_bore_indata,
  input          boreChildrenBd_bore_readen,
  input  [5:0]   boreChildrenBd_bore_addr_rd,
  output [89:0]  boreChildrenBd_bore_outdata,
  input  [5:0]   boreChildrenBd_bore_1_array,
  input          boreChildrenBd_bore_1_all,
  input          boreChildrenBd_bore_1_req,
  output         boreChildrenBd_bore_1_ack,
  input          boreChildrenBd_bore_1_writeen,
  input          boreChildrenBd_bore_1_be,
  input  [2:0]   boreChildrenBd_bore_1_addr,
  input  [130:0] boreChildrenBd_bore_1_indata,
  input          boreChildrenBd_bore_1_readen,
  input  [2:0]   boreChildrenBd_bore_1_addr_rd,
  output [130:0] boreChildrenBd_bore_1_outdata,
  input  [6:0]   boreChildrenBd_bore_2_array,
  input          boreChildrenBd_bore_2_all,
  input          boreChildrenBd_bore_2_req,
  output         boreChildrenBd_bore_2_ack,
  input          boreChildrenBd_bore_2_writeen,
  input  [1:0]   boreChildrenBd_bore_2_be,
  input  [6:0]   boreChildrenBd_bore_2_addr,
  input  [113:0] boreChildrenBd_bore_2_indata,
  input          boreChildrenBd_bore_2_readen,
  input  [6:0]   boreChildrenBd_bore_2_addr_rd,
  output [113:0] boreChildrenBd_bore_2_outdata,
  input          sigFromSrams_bore_ram_hold,
  input          sigFromSrams_bore_ram_bypass,
  input          sigFromSrams_bore_ram_bp_clken,
  input          sigFromSrams_bore_ram_aux_clk,
  input          sigFromSrams_bore_ram_aux_ckbp,
  input          sigFromSrams_bore_ram_mcp_hold,
  input          sigFromSrams_bore_cgen,
  input          sigFromSrams_bore_1_ram_hold,
  input          sigFromSrams_bore_1_ram_bypass,
  input          sigFromSrams_bore_1_ram_bp_clken,
  input          sigFromSrams_bore_1_ram_aux_clk,
  input          sigFromSrams_bore_1_ram_aux_ckbp,
  input          sigFromSrams_bore_1_ram_mcp_hold,
  input          sigFromSrams_bore_1_cgen,
  input          sigFromSrams_bore_2_ram_hold,
  input          sigFromSrams_bore_2_ram_bypass,
  input          sigFromSrams_bore_2_ram_bp_clken,
  input          sigFromSrams_bore_2_ram_aux_clk,
  input          sigFromSrams_bore_2_ram_aux_ckbp,
  input          sigFromSrams_bore_2_ram_mcp_hold,
  input          sigFromSrams_bore_2_cgen,
  input          sigFromSrams_bore_3_ram_hold,
  input          sigFromSrams_bore_3_ram_bypass,
  input          sigFromSrams_bore_3_ram_bp_clken,
  input          sigFromSrams_bore_3_ram_aux_clk,
  input          sigFromSrams_bore_3_ram_aux_ckbp,
  input          sigFromSrams_bore_3_ram_mcp_hold,
  input          sigFromSrams_bore_3_cgen,
  input          sigFromSrams_bore_4_ram_hold,
  input          sigFromSrams_bore_4_ram_bypass,
  input          sigFromSrams_bore_4_ram_bp_clken,
  input          sigFromSrams_bore_4_ram_aux_clk,
  input          sigFromSrams_bore_4_ram_aux_ckbp,
  input          sigFromSrams_bore_4_ram_mcp_hold,
  input          sigFromSrams_bore_4_cgen,
  input          sigFromSrams_bore_5_ram_hold,
  input          sigFromSrams_bore_5_ram_bypass,
  input          sigFromSrams_bore_5_ram_bp_clken,
  input          sigFromSrams_bore_5_ram_aux_clk,
  input          sigFromSrams_bore_5_ram_aux_ckbp,
  input          sigFromSrams_bore_5_ram_mcp_hold,
  input          sigFromSrams_bore_5_cgen,
  input          sigFromSrams_bore_6_ram_hold,
  input          sigFromSrams_bore_6_ram_bypass,
  input          sigFromSrams_bore_6_ram_bp_clken,
  input          sigFromSrams_bore_6_ram_aux_clk,
  input          sigFromSrams_bore_6_ram_aux_ckbp,
  input          sigFromSrams_bore_6_ram_mcp_hold,
  input          sigFromSrams_bore_6_cgen,
  input          sigFromSrams_bore_7_ram_hold,
  input          sigFromSrams_bore_7_ram_bypass,
  input          sigFromSrams_bore_7_ram_bp_clken,
  input          sigFromSrams_bore_7_ram_aux_clk,
  input          sigFromSrams_bore_7_ram_aux_ckbp,
  input          sigFromSrams_bore_7_ram_mcp_hold,
  input          sigFromSrams_bore_7_cgen,
  input          sigFromSrams_bore_8_ram_hold,
  input          sigFromSrams_bore_8_ram_bypass,
  input          sigFromSrams_bore_8_ram_bp_clken,
  input          sigFromSrams_bore_8_ram_aux_clk,
  input          sigFromSrams_bore_8_ram_aux_ckbp,
  input          sigFromSrams_bore_8_ram_mcp_hold,
  input          sigFromSrams_bore_8_cgen,
  input          sigFromSrams_bore_9_ram_hold,
  input          sigFromSrams_bore_9_ram_bypass,
  input          sigFromSrams_bore_9_ram_bp_clken,
  input          sigFromSrams_bore_9_ram_aux_clk,
  input          sigFromSrams_bore_9_ram_aux_ckbp,
  input          sigFromSrams_bore_9_ram_mcp_hold,
  input          sigFromSrams_bore_9_cgen,
  input          sigFromSrams_bore_10_ram_hold,
  input          sigFromSrams_bore_10_ram_bypass,
  input          sigFromSrams_bore_10_ram_bp_clken,
  input          sigFromSrams_bore_10_ram_aux_clk,
  input          sigFromSrams_bore_10_ram_aux_ckbp,
  input          sigFromSrams_bore_10_ram_mcp_hold,
  input          sigFromSrams_bore_10_cgen,
  input          sigFromSrams_bore_11_ram_hold,
  input          sigFromSrams_bore_11_ram_bypass,
  input          sigFromSrams_bore_11_ram_bp_clken,
  input          sigFromSrams_bore_11_ram_aux_clk,
  input          sigFromSrams_bore_11_ram_aux_ckbp,
  input          sigFromSrams_bore_11_ram_mcp_hold,
  input          sigFromSrams_bore_11_cgen,
  input          sigFromSrams_bore_12_ram_hold,
  input          sigFromSrams_bore_12_ram_bypass,
  input          sigFromSrams_bore_12_ram_bp_clken,
  input          sigFromSrams_bore_12_ram_aux_clk,
  input          sigFromSrams_bore_12_ram_aux_ckbp,
  input          sigFromSrams_bore_12_ram_mcp_hold,
  input          sigFromSrams_bore_12_cgen,
  input          sigFromSrams_bore_13_ram_hold,
  input          sigFromSrams_bore_13_ram_bypass,
  input          sigFromSrams_bore_13_ram_bp_clken,
  input          sigFromSrams_bore_13_ram_aux_clk,
  input          sigFromSrams_bore_13_ram_aux_ckbp,
  input          sigFromSrams_bore_13_ram_mcp_hold,
  input          sigFromSrams_bore_13_cgen,
  input          sigFromSrams_bore_14_ram_hold,
  input          sigFromSrams_bore_14_ram_bypass,
  input          sigFromSrams_bore_14_ram_bp_clken,
  input          sigFromSrams_bore_14_ram_aux_clk,
  input          sigFromSrams_bore_14_ram_aux_ckbp,
  input          sigFromSrams_bore_14_ram_mcp_hold,
  input          sigFromSrams_bore_14_cgen,
  input          sigFromSrams_bore_15_ram_hold,
  input          sigFromSrams_bore_15_ram_bypass,
  input          sigFromSrams_bore_15_ram_bp_clken,
  input          sigFromSrams_bore_15_ram_aux_clk,
  input          sigFromSrams_bore_15_ram_aux_ckbp,
  input          sigFromSrams_bore_15_ram_mcp_hold,
  input          sigFromSrams_bore_15_cgen,
  input          sigFromSrams_bore_16_ram_hold,
  input          sigFromSrams_bore_16_ram_bypass,
  input          sigFromSrams_bore_16_ram_bp_clken,
  input          sigFromSrams_bore_16_ram_aux_clk,
  input          sigFromSrams_bore_16_ram_aux_ckbp,
  input          sigFromSrams_bore_16_ram_mcp_hold,
  input          sigFromSrams_bore_16_cgen,
  input          sigFromSrams_bore_17_ram_hold,
  input          sigFromSrams_bore_17_ram_bypass,
  input          sigFromSrams_bore_17_ram_bp_clken,
  input          sigFromSrams_bore_17_ram_aux_clk,
  input          sigFromSrams_bore_17_ram_aux_ckbp,
  input          sigFromSrams_bore_17_ram_mcp_hold,
  input          sigFromSrams_bore_17_cgen,
  input          sigFromSrams_bore_18_ram_hold,
  input          sigFromSrams_bore_18_ram_bypass,
  input          sigFromSrams_bore_18_ram_bp_clken,
  input          sigFromSrams_bore_18_ram_aux_clk,
  input          sigFromSrams_bore_18_ram_aux_ckbp,
  input          sigFromSrams_bore_18_ram_mcp_hold,
  input          sigFromSrams_bore_18_cgen,
  input          sigFromSrams_bore_19_ram_hold,
  input          sigFromSrams_bore_19_ram_bypass,
  input          sigFromSrams_bore_19_ram_bp_clken,
  input          sigFromSrams_bore_19_ram_aux_clk,
  input          sigFromSrams_bore_19_ram_aux_ckbp,
  input          sigFromSrams_bore_19_ram_mcp_hold,
  input          sigFromSrams_bore_19_cgen,
  input          sigFromSrams_bore_20_ram_hold,
  input          sigFromSrams_bore_20_ram_bypass,
  input          sigFromSrams_bore_20_ram_bp_clken,
  input          sigFromSrams_bore_20_ram_aux_clk,
  input          sigFromSrams_bore_20_ram_aux_ckbp,
  input          sigFromSrams_bore_20_ram_mcp_hold,
  input          sigFromSrams_bore_20_cgen,
  input          cg_bore_cgen,
  input          cg_bore_1_cgen
);

  wire [5:0] _ptw_io_perf_0_value;
  wire [5:0] _ptw_io_perf_1_value;
  wire [5:0] _ptw_io_perf_2_value;
  wire [5:0] _ptw_io_perf_3_value;
  wire [5:0] _ptw_io_perf_4_value;
  wire [5:0] _ptw_io_perf_5_value;
  wire [5:0] _ptw_io_perf_6_value;
  wire [5:0] _ptw_io_perf_7_value;
  wire [5:0] _ptw_io_perf_8_value;
  wire [5:0] _ptw_io_perf_9_value;
  wire [5:0] _ptw_io_perf_10_value;
  wire [5:0] _ptw_io_perf_11_value;
  wire [5:0] _ptw_io_perf_12_value;
  wire [5:0] _ptw_io_perf_13_value;
  wire [5:0] _ptw_io_perf_14_value;
  wire [5:0] _ptw_io_perf_15_value;
  wire [5:0] _ptw_io_perf_16_value;
  wire [5:0] _ptw_io_perf_17_value;
  wire [5:0] _ptw_io_perf_18_value;
  reg  [5:0] io_perf_0_value_REG;
  reg  [5:0] io_perf_0_value_REG_1;
  reg  [5:0] io_perf_1_value_REG;
  reg  [5:0] io_perf_1_value_REG_1;
  reg  [5:0] io_perf_2_value_REG;
  reg  [5:0] io_perf_2_value_REG_1;
  reg  [5:0] io_perf_3_value_REG;
  reg  [5:0] io_perf_3_value_REG_1;
  reg  [5:0] io_perf_4_value_REG;
  reg  [5:0] io_perf_4_value_REG_1;
  reg  [5:0] io_perf_5_value_REG;
  reg  [5:0] io_perf_5_value_REG_1;
  reg  [5:0] io_perf_6_value_REG;
  reg  [5:0] io_perf_6_value_REG_1;
  reg  [5:0] io_perf_7_value_REG;
  reg  [5:0] io_perf_7_value_REG_1;
  reg  [5:0] io_perf_8_value_REG;
  reg  [5:0] io_perf_8_value_REG_1;
  reg  [5:0] io_perf_9_value_REG;
  reg  [5:0] io_perf_9_value_REG_1;
  reg  [5:0] io_perf_10_value_REG;
  reg  [5:0] io_perf_10_value_REG_1;
  reg  [5:0] io_perf_11_value_REG;
  reg  [5:0] io_perf_11_value_REG_1;
  reg  [5:0] io_perf_12_value_REG;
  reg  [5:0] io_perf_12_value_REG_1;
  reg  [5:0] io_perf_13_value_REG;
  reg  [5:0] io_perf_13_value_REG_1;
  reg  [5:0] io_perf_14_value_REG;
  reg  [5:0] io_perf_14_value_REG_1;
  reg  [5:0] io_perf_15_value_REG;
  reg  [5:0] io_perf_15_value_REG_1;
  reg  [5:0] io_perf_16_value_REG;
  reg  [5:0] io_perf_16_value_REG_1;
  reg  [5:0] io_perf_17_value_REG;
  reg  [5:0] io_perf_17_value_REG_1;
  reg  [5:0] io_perf_18_value_REG;
  reg  [5:0] io_perf_18_value_REG_1;
  always @(posedge clock) begin
    io_perf_0_value_REG <= _ptw_io_perf_0_value;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= _ptw_io_perf_1_value;
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <= _ptw_io_perf_2_value;
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <= _ptw_io_perf_3_value;
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
    io_perf_4_value_REG <= _ptw_io_perf_4_value;
    io_perf_4_value_REG_1 <= io_perf_4_value_REG;
    io_perf_5_value_REG <= _ptw_io_perf_5_value;
    io_perf_5_value_REG_1 <= io_perf_5_value_REG;
    io_perf_6_value_REG <= _ptw_io_perf_6_value;
    io_perf_6_value_REG_1 <= io_perf_6_value_REG;
    io_perf_7_value_REG <= _ptw_io_perf_7_value;
    io_perf_7_value_REG_1 <= io_perf_7_value_REG;
    io_perf_8_value_REG <= _ptw_io_perf_8_value;
    io_perf_8_value_REG_1 <= io_perf_8_value_REG;
    io_perf_9_value_REG <= _ptw_io_perf_9_value;
    io_perf_9_value_REG_1 <= io_perf_9_value_REG;
    io_perf_10_value_REG <= _ptw_io_perf_10_value;
    io_perf_10_value_REG_1 <= io_perf_10_value_REG;
    io_perf_11_value_REG <= _ptw_io_perf_11_value;
    io_perf_11_value_REG_1 <= io_perf_11_value_REG;
    io_perf_12_value_REG <= _ptw_io_perf_12_value;
    io_perf_12_value_REG_1 <= io_perf_12_value_REG;
    io_perf_13_value_REG <= _ptw_io_perf_13_value;
    io_perf_13_value_REG_1 <= io_perf_13_value_REG;
    io_perf_14_value_REG <= _ptw_io_perf_14_value;
    io_perf_14_value_REG_1 <= io_perf_14_value_REG;
    io_perf_15_value_REG <= _ptw_io_perf_15_value;
    io_perf_15_value_REG_1 <= io_perf_15_value_REG;
    io_perf_16_value_REG <= _ptw_io_perf_16_value;
    io_perf_16_value_REG_1 <= io_perf_16_value_REG;
    io_perf_17_value_REG <= _ptw_io_perf_17_value;
    io_perf_17_value_REG_1 <= io_perf_17_value_REG;
    io_perf_18_value_REG <= _ptw_io_perf_18_value;
    io_perf_18_value_REG_1 <= io_perf_18_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:7];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;
        end
        io_perf_0_value_REG = _RANDOM[3'h0][5:0];
        io_perf_0_value_REG_1 = _RANDOM[3'h0][11:6];
        io_perf_1_value_REG = _RANDOM[3'h0][17:12];
        io_perf_1_value_REG_1 = _RANDOM[3'h0][23:18];
        io_perf_2_value_REG = _RANDOM[3'h0][29:24];
        io_perf_2_value_REG_1 = {_RANDOM[3'h0][31:30], _RANDOM[3'h1][3:0]};
        io_perf_3_value_REG = _RANDOM[3'h1][9:4];
        io_perf_3_value_REG_1 = _RANDOM[3'h1][15:10];
        io_perf_4_value_REG = _RANDOM[3'h1][21:16];
        io_perf_4_value_REG_1 = _RANDOM[3'h1][27:22];
        io_perf_5_value_REG = {_RANDOM[3'h1][31:28], _RANDOM[3'h2][1:0]};
        io_perf_5_value_REG_1 = _RANDOM[3'h2][7:2];
        io_perf_6_value_REG = _RANDOM[3'h2][13:8];
        io_perf_6_value_REG_1 = _RANDOM[3'h2][19:14];
        io_perf_7_value_REG = _RANDOM[3'h2][25:20];
        io_perf_7_value_REG_1 = _RANDOM[3'h2][31:26];
        io_perf_8_value_REG = _RANDOM[3'h3][5:0];
        io_perf_8_value_REG_1 = _RANDOM[3'h3][11:6];
        io_perf_9_value_REG = _RANDOM[3'h3][17:12];
        io_perf_9_value_REG_1 = _RANDOM[3'h3][23:18];
        io_perf_10_value_REG = _RANDOM[3'h3][29:24];
        io_perf_10_value_REG_1 = {_RANDOM[3'h3][31:30], _RANDOM[3'h4][3:0]};
        io_perf_11_value_REG = _RANDOM[3'h4][9:4];
        io_perf_11_value_REG_1 = _RANDOM[3'h4][15:10];
        io_perf_12_value_REG = _RANDOM[3'h4][21:16];
        io_perf_12_value_REG_1 = _RANDOM[3'h4][27:22];
        io_perf_13_value_REG = {_RANDOM[3'h4][31:28], _RANDOM[3'h5][1:0]};
        io_perf_13_value_REG_1 = _RANDOM[3'h5][7:2];
        io_perf_14_value_REG = _RANDOM[3'h5][13:8];
        io_perf_14_value_REG_1 = _RANDOM[3'h5][19:14];
        io_perf_15_value_REG = _RANDOM[3'h5][25:20];
        io_perf_15_value_REG_1 = _RANDOM[3'h5][31:26];
        io_perf_16_value_REG = _RANDOM[3'h6][5:0];
        io_perf_16_value_REG_1 = _RANDOM[3'h6][11:6];
        io_perf_17_value_REG = _RANDOM[3'h6][17:12];
        io_perf_17_value_REG_1 = _RANDOM[3'h6][23:18];
        io_perf_18_value_REG = _RANDOM[3'h6][29:24];
        io_perf_18_value_REG_1 = {_RANDOM[3'h6][31:30], _RANDOM[3'h7][3:0]};
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  L2TLB ptw (
    .clock                              (clock),
    .reset                              (reset),
    .auto_out_a_ready                   (auto_out_a_ready),
    .auto_out_a_valid                   (auto_out_a_valid),
    .auto_out_a_bits_source             (auto_out_a_bits_source),
    .auto_out_a_bits_address            (auto_out_a_bits_address),
    .auto_out_d_valid                   (auto_out_d_valid),
    .auto_out_d_bits_opcode             (auto_out_d_bits_opcode),
    .auto_out_d_bits_size               (auto_out_d_bits_size),
    .auto_out_d_bits_source             (auto_out_d_bits_source),
    .auto_out_d_bits_data               (auto_out_d_bits_data),
    .io_tlb_0_req_0_ready               (io_tlb_0_req_0_ready),
    .io_tlb_0_req_0_valid               (io_tlb_0_req_0_valid),
    .io_tlb_0_req_0_bits_vpn            (io_tlb_0_req_0_bits_vpn),
    .io_tlb_0_req_0_bits_s2xlate        (io_tlb_0_req_0_bits_s2xlate),
    .io_tlb_0_resp_ready                (io_tlb_0_resp_ready),
    .io_tlb_0_resp_valid                (io_tlb_0_resp_valid),
    .io_tlb_0_resp_bits_s2xlate         (io_tlb_0_resp_bits_s2xlate),
    .io_tlb_0_resp_bits_s1_entry_tag    (io_tlb_0_resp_bits_s1_entry_tag),
    .io_tlb_0_resp_bits_s1_entry_asid   (io_tlb_0_resp_bits_s1_entry_asid),
    .io_tlb_0_resp_bits_s1_entry_vmid   (io_tlb_0_resp_bits_s1_entry_vmid),
    .io_tlb_0_resp_bits_s1_entry_n      (io_tlb_0_resp_bits_s1_entry_n),
    .io_tlb_0_resp_bits_s1_entry_pbmt   (io_tlb_0_resp_bits_s1_entry_pbmt),
    .io_tlb_0_resp_bits_s1_entry_perm_d (io_tlb_0_resp_bits_s1_entry_perm_d),
    .io_tlb_0_resp_bits_s1_entry_perm_a (io_tlb_0_resp_bits_s1_entry_perm_a),
    .io_tlb_0_resp_bits_s1_entry_perm_g (io_tlb_0_resp_bits_s1_entry_perm_g),
    .io_tlb_0_resp_bits_s1_entry_perm_u (io_tlb_0_resp_bits_s1_entry_perm_u),
    .io_tlb_0_resp_bits_s1_entry_perm_x (io_tlb_0_resp_bits_s1_entry_perm_x),
    .io_tlb_0_resp_bits_s1_entry_perm_w (io_tlb_0_resp_bits_s1_entry_perm_w),
    .io_tlb_0_resp_bits_s1_entry_perm_r (io_tlb_0_resp_bits_s1_entry_perm_r),
    .io_tlb_0_resp_bits_s1_entry_level  (io_tlb_0_resp_bits_s1_entry_level),
    .io_tlb_0_resp_bits_s1_entry_v      (io_tlb_0_resp_bits_s1_entry_v),
    .io_tlb_0_resp_bits_s1_entry_ppn    (io_tlb_0_resp_bits_s1_entry_ppn),
    .io_tlb_0_resp_bits_s1_addr_low     (io_tlb_0_resp_bits_s1_addr_low),
    .io_tlb_0_resp_bits_s1_ppn_low_0    (io_tlb_0_resp_bits_s1_ppn_low_0),
    .io_tlb_0_resp_bits_s1_ppn_low_1    (io_tlb_0_resp_bits_s1_ppn_low_1),
    .io_tlb_0_resp_bits_s1_ppn_low_2    (io_tlb_0_resp_bits_s1_ppn_low_2),
    .io_tlb_0_resp_bits_s1_ppn_low_3    (io_tlb_0_resp_bits_s1_ppn_low_3),
    .io_tlb_0_resp_bits_s1_ppn_low_4    (io_tlb_0_resp_bits_s1_ppn_low_4),
    .io_tlb_0_resp_bits_s1_ppn_low_5    (io_tlb_0_resp_bits_s1_ppn_low_5),
    .io_tlb_0_resp_bits_s1_ppn_low_6    (io_tlb_0_resp_bits_s1_ppn_low_6),
    .io_tlb_0_resp_bits_s1_ppn_low_7    (io_tlb_0_resp_bits_s1_ppn_low_7),
    .io_tlb_0_resp_bits_s1_valididx_0   (io_tlb_0_resp_bits_s1_valididx_0),
    .io_tlb_0_resp_bits_s1_valididx_1   (io_tlb_0_resp_bits_s1_valididx_1),
    .io_tlb_0_resp_bits_s1_valididx_2   (io_tlb_0_resp_bits_s1_valididx_2),
    .io_tlb_0_resp_bits_s1_valididx_3   (io_tlb_0_resp_bits_s1_valididx_3),
    .io_tlb_0_resp_bits_s1_valididx_4   (io_tlb_0_resp_bits_s1_valididx_4),
    .io_tlb_0_resp_bits_s1_valididx_5   (io_tlb_0_resp_bits_s1_valididx_5),
    .io_tlb_0_resp_bits_s1_valididx_6   (io_tlb_0_resp_bits_s1_valididx_6),
    .io_tlb_0_resp_bits_s1_valididx_7   (io_tlb_0_resp_bits_s1_valididx_7),
    .io_tlb_0_resp_bits_s1_pteidx_0     (io_tlb_0_resp_bits_s1_pteidx_0),
    .io_tlb_0_resp_bits_s1_pteidx_1     (io_tlb_0_resp_bits_s1_pteidx_1),
    .io_tlb_0_resp_bits_s1_pteidx_2     (io_tlb_0_resp_bits_s1_pteidx_2),
    .io_tlb_0_resp_bits_s1_pteidx_3     (io_tlb_0_resp_bits_s1_pteidx_3),
    .io_tlb_0_resp_bits_s1_pteidx_4     (io_tlb_0_resp_bits_s1_pteidx_4),
    .io_tlb_0_resp_bits_s1_pteidx_5     (io_tlb_0_resp_bits_s1_pteidx_5),
    .io_tlb_0_resp_bits_s1_pteidx_6     (io_tlb_0_resp_bits_s1_pteidx_6),
    .io_tlb_0_resp_bits_s1_pteidx_7     (io_tlb_0_resp_bits_s1_pteidx_7),
    .io_tlb_0_resp_bits_s1_pf           (io_tlb_0_resp_bits_s1_pf),
    .io_tlb_0_resp_bits_s1_af           (io_tlb_0_resp_bits_s1_af),
    .io_tlb_0_resp_bits_s2_entry_tag    (io_tlb_0_resp_bits_s2_entry_tag),
    .io_tlb_0_resp_bits_s2_entry_vmid   (io_tlb_0_resp_bits_s2_entry_vmid),
    .io_tlb_0_resp_bits_s2_entry_n      (io_tlb_0_resp_bits_s2_entry_n),
    .io_tlb_0_resp_bits_s2_entry_pbmt   (io_tlb_0_resp_bits_s2_entry_pbmt),
    .io_tlb_0_resp_bits_s2_entry_ppn    (io_tlb_0_resp_bits_s2_entry_ppn),
    .io_tlb_0_resp_bits_s2_entry_perm_d (io_tlb_0_resp_bits_s2_entry_perm_d),
    .io_tlb_0_resp_bits_s2_entry_perm_a (io_tlb_0_resp_bits_s2_entry_perm_a),
    .io_tlb_0_resp_bits_s2_entry_perm_g (io_tlb_0_resp_bits_s2_entry_perm_g),
    .io_tlb_0_resp_bits_s2_entry_perm_u (io_tlb_0_resp_bits_s2_entry_perm_u),
    .io_tlb_0_resp_bits_s2_entry_perm_x (io_tlb_0_resp_bits_s2_entry_perm_x),
    .io_tlb_0_resp_bits_s2_entry_perm_w (io_tlb_0_resp_bits_s2_entry_perm_w),
    .io_tlb_0_resp_bits_s2_entry_perm_r (io_tlb_0_resp_bits_s2_entry_perm_r),
    .io_tlb_0_resp_bits_s2_entry_level  (io_tlb_0_resp_bits_s2_entry_level),
    .io_tlb_0_resp_bits_s2_gpf          (io_tlb_0_resp_bits_s2_gpf),
    .io_tlb_0_resp_bits_s2_gaf          (io_tlb_0_resp_bits_s2_gaf),
    .io_tlb_1_req_0_ready               (io_tlb_1_req_0_ready),
    .io_tlb_1_req_0_valid               (io_tlb_1_req_0_valid),
    .io_tlb_1_req_0_bits_vpn            (io_tlb_1_req_0_bits_vpn),
    .io_tlb_1_req_0_bits_s2xlate        (io_tlb_1_req_0_bits_s2xlate),
    .io_tlb_1_resp_valid                (io_tlb_1_resp_valid),
    .io_tlb_1_resp_bits_s2xlate         (io_tlb_1_resp_bits_s2xlate),
    .io_tlb_1_resp_bits_s1_entry_tag    (io_tlb_1_resp_bits_s1_entry_tag),
    .io_tlb_1_resp_bits_s1_entry_asid   (io_tlb_1_resp_bits_s1_entry_asid),
    .io_tlb_1_resp_bits_s1_entry_vmid   (io_tlb_1_resp_bits_s1_entry_vmid),
    .io_tlb_1_resp_bits_s1_entry_n      (io_tlb_1_resp_bits_s1_entry_n),
    .io_tlb_1_resp_bits_s1_entry_pbmt   (io_tlb_1_resp_bits_s1_entry_pbmt),
    .io_tlb_1_resp_bits_s1_entry_perm_d (io_tlb_1_resp_bits_s1_entry_perm_d),
    .io_tlb_1_resp_bits_s1_entry_perm_a (io_tlb_1_resp_bits_s1_entry_perm_a),
    .io_tlb_1_resp_bits_s1_entry_perm_g (io_tlb_1_resp_bits_s1_entry_perm_g),
    .io_tlb_1_resp_bits_s1_entry_perm_u (io_tlb_1_resp_bits_s1_entry_perm_u),
    .io_tlb_1_resp_bits_s1_entry_perm_x (io_tlb_1_resp_bits_s1_entry_perm_x),
    .io_tlb_1_resp_bits_s1_entry_perm_w (io_tlb_1_resp_bits_s1_entry_perm_w),
    .io_tlb_1_resp_bits_s1_entry_perm_r (io_tlb_1_resp_bits_s1_entry_perm_r),
    .io_tlb_1_resp_bits_s1_entry_level  (io_tlb_1_resp_bits_s1_entry_level),
    .io_tlb_1_resp_bits_s1_entry_v      (io_tlb_1_resp_bits_s1_entry_v),
    .io_tlb_1_resp_bits_s1_entry_ppn    (io_tlb_1_resp_bits_s1_entry_ppn),
    .io_tlb_1_resp_bits_s1_addr_low     (io_tlb_1_resp_bits_s1_addr_low),
    .io_tlb_1_resp_bits_s1_ppn_low_0    (io_tlb_1_resp_bits_s1_ppn_low_0),
    .io_tlb_1_resp_bits_s1_ppn_low_1    (io_tlb_1_resp_bits_s1_ppn_low_1),
    .io_tlb_1_resp_bits_s1_ppn_low_2    (io_tlb_1_resp_bits_s1_ppn_low_2),
    .io_tlb_1_resp_bits_s1_ppn_low_3    (io_tlb_1_resp_bits_s1_ppn_low_3),
    .io_tlb_1_resp_bits_s1_ppn_low_4    (io_tlb_1_resp_bits_s1_ppn_low_4),
    .io_tlb_1_resp_bits_s1_ppn_low_5    (io_tlb_1_resp_bits_s1_ppn_low_5),
    .io_tlb_1_resp_bits_s1_ppn_low_6    (io_tlb_1_resp_bits_s1_ppn_low_6),
    .io_tlb_1_resp_bits_s1_ppn_low_7    (io_tlb_1_resp_bits_s1_ppn_low_7),
    .io_tlb_1_resp_bits_s1_valididx_0   (io_tlb_1_resp_bits_s1_valididx_0),
    .io_tlb_1_resp_bits_s1_valididx_1   (io_tlb_1_resp_bits_s1_valididx_1),
    .io_tlb_1_resp_bits_s1_valididx_2   (io_tlb_1_resp_bits_s1_valididx_2),
    .io_tlb_1_resp_bits_s1_valididx_3   (io_tlb_1_resp_bits_s1_valididx_3),
    .io_tlb_1_resp_bits_s1_valididx_4   (io_tlb_1_resp_bits_s1_valididx_4),
    .io_tlb_1_resp_bits_s1_valididx_5   (io_tlb_1_resp_bits_s1_valididx_5),
    .io_tlb_1_resp_bits_s1_valididx_6   (io_tlb_1_resp_bits_s1_valididx_6),
    .io_tlb_1_resp_bits_s1_valididx_7   (io_tlb_1_resp_bits_s1_valididx_7),
    .io_tlb_1_resp_bits_s1_pteidx_0     (io_tlb_1_resp_bits_s1_pteidx_0),
    .io_tlb_1_resp_bits_s1_pteidx_1     (io_tlb_1_resp_bits_s1_pteidx_1),
    .io_tlb_1_resp_bits_s1_pteidx_2     (io_tlb_1_resp_bits_s1_pteidx_2),
    .io_tlb_1_resp_bits_s1_pteidx_3     (io_tlb_1_resp_bits_s1_pteidx_3),
    .io_tlb_1_resp_bits_s1_pteidx_4     (io_tlb_1_resp_bits_s1_pteidx_4),
    .io_tlb_1_resp_bits_s1_pteidx_5     (io_tlb_1_resp_bits_s1_pteidx_5),
    .io_tlb_1_resp_bits_s1_pteidx_6     (io_tlb_1_resp_bits_s1_pteidx_6),
    .io_tlb_1_resp_bits_s1_pteidx_7     (io_tlb_1_resp_bits_s1_pteidx_7),
    .io_tlb_1_resp_bits_s1_pf           (io_tlb_1_resp_bits_s1_pf),
    .io_tlb_1_resp_bits_s1_af           (io_tlb_1_resp_bits_s1_af),
    .io_tlb_1_resp_bits_s2_entry_tag    (io_tlb_1_resp_bits_s2_entry_tag),
    .io_tlb_1_resp_bits_s2_entry_vmid   (io_tlb_1_resp_bits_s2_entry_vmid),
    .io_tlb_1_resp_bits_s2_entry_n      (io_tlb_1_resp_bits_s2_entry_n),
    .io_tlb_1_resp_bits_s2_entry_pbmt   (io_tlb_1_resp_bits_s2_entry_pbmt),
    .io_tlb_1_resp_bits_s2_entry_ppn    (io_tlb_1_resp_bits_s2_entry_ppn),
    .io_tlb_1_resp_bits_s2_entry_perm_d (io_tlb_1_resp_bits_s2_entry_perm_d),
    .io_tlb_1_resp_bits_s2_entry_perm_a (io_tlb_1_resp_bits_s2_entry_perm_a),
    .io_tlb_1_resp_bits_s2_entry_perm_g (io_tlb_1_resp_bits_s2_entry_perm_g),
    .io_tlb_1_resp_bits_s2_entry_perm_u (io_tlb_1_resp_bits_s2_entry_perm_u),
    .io_tlb_1_resp_bits_s2_entry_perm_x (io_tlb_1_resp_bits_s2_entry_perm_x),
    .io_tlb_1_resp_bits_s2_entry_perm_w (io_tlb_1_resp_bits_s2_entry_perm_w),
    .io_tlb_1_resp_bits_s2_entry_perm_r (io_tlb_1_resp_bits_s2_entry_perm_r),
    .io_tlb_1_resp_bits_s2_entry_level  (io_tlb_1_resp_bits_s2_entry_level),
    .io_tlb_1_resp_bits_s2_gpf          (io_tlb_1_resp_bits_s2_gpf),
    .io_tlb_1_resp_bits_s2_gaf          (io_tlb_1_resp_bits_s2_gaf),
    .io_sfence_valid                    (io_sfence_valid),
    .io_sfence_bits_rs1                 (io_sfence_bits_rs1),
    .io_sfence_bits_rs2                 (io_sfence_bits_rs2),
    .io_sfence_bits_addr                (io_sfence_bits_addr),
    .io_sfence_bits_id                  (io_sfence_bits_id),
    .io_sfence_bits_hv                  (io_sfence_bits_hv),
    .io_sfence_bits_hg                  (io_sfence_bits_hg),
    .io_wfi_wfiReq                      (io_wfi_wfiReq),
    .io_wfi_wfiSafe                     (io_wfi_wfiSafe),
    .io_csr_tlb_satp_mode               (io_csr_tlb_satp_mode),
    .io_csr_tlb_satp_asid               (io_csr_tlb_satp_asid),
    .io_csr_tlb_satp_ppn                (io_csr_tlb_satp_ppn),
    .io_csr_tlb_satp_changed            (io_csr_tlb_satp_changed),
    .io_csr_tlb_vsatp_mode              (io_csr_tlb_vsatp_mode),
    .io_csr_tlb_vsatp_asid              (io_csr_tlb_vsatp_asid),
    .io_csr_tlb_vsatp_ppn               (io_csr_tlb_vsatp_ppn),
    .io_csr_tlb_vsatp_changed           (io_csr_tlb_vsatp_changed),
    .io_csr_tlb_hgatp_mode              (io_csr_tlb_hgatp_mode),
    .io_csr_tlb_hgatp_vmid              (io_csr_tlb_hgatp_vmid),
    .io_csr_tlb_hgatp_ppn               (io_csr_tlb_hgatp_ppn),
    .io_csr_tlb_hgatp_changed           (io_csr_tlb_hgatp_changed),
    .io_csr_tlb_mbmc_BME                (io_csr_tlb_mbmc_BME),
    .io_csr_tlb_mbmc_CMODE              (io_csr_tlb_mbmc_CMODE),
    .io_csr_tlb_mbmc_BCLEAR             (io_csr_tlb_mbmc_BCLEAR),
    .io_csr_tlb_mbmc_BMA                (io_csr_tlb_mbmc_BMA),
    .io_csr_tlb_priv_mxr                (io_csr_tlb_priv_mxr),
    .io_csr_tlb_priv_virt               (io_csr_tlb_priv_virt),
    .io_csr_tlb_priv_virt_changed       (io_csr_tlb_priv_virt_changed),
    .io_csr_tlb_mPBMTE                  (io_csr_tlb_mPBMTE),
    .io_csr_tlb_hPBMTE                  (io_csr_tlb_hPBMTE),
    .io_csr_distribute_csr_w_valid      (io_csr_distribute_csr_w_valid),
    .io_csr_distribute_csr_w_bits_addr  (io_csr_distribute_csr_w_bits_addr),
    .io_csr_distribute_csr_w_bits_data  (io_csr_distribute_csr_w_bits_data),
    .io_perf_0_value                    (_ptw_io_perf_0_value),
    .io_perf_1_value                    (_ptw_io_perf_1_value),
    .io_perf_2_value                    (_ptw_io_perf_2_value),
    .io_perf_3_value                    (_ptw_io_perf_3_value),
    .io_perf_4_value                    (_ptw_io_perf_4_value),
    .io_perf_5_value                    (_ptw_io_perf_5_value),
    .io_perf_6_value                    (_ptw_io_perf_6_value),
    .io_perf_7_value                    (_ptw_io_perf_7_value),
    .io_perf_8_value                    (_ptw_io_perf_8_value),
    .io_perf_9_value                    (_ptw_io_perf_9_value),
    .io_perf_10_value                   (_ptw_io_perf_10_value),
    .io_perf_11_value                   (_ptw_io_perf_11_value),
    .io_perf_12_value                   (_ptw_io_perf_12_value),
    .io_perf_13_value                   (_ptw_io_perf_13_value),
    .io_perf_14_value                   (_ptw_io_perf_14_value),
    .io_perf_15_value                   (_ptw_io_perf_15_value),
    .io_perf_16_value                   (_ptw_io_perf_16_value),
    .io_perf_17_value                   (_ptw_io_perf_17_value),
    .io_perf_18_value                   (_ptw_io_perf_18_value),
    .boreChildrenBd_bore_array          (boreChildrenBd_bore_array),
    .boreChildrenBd_bore_all            (boreChildrenBd_bore_all),
    .boreChildrenBd_bore_req            (boreChildrenBd_bore_req),
    .boreChildrenBd_bore_ack            (boreChildrenBd_bore_ack),
    .boreChildrenBd_bore_writeen        (boreChildrenBd_bore_writeen),
    .boreChildrenBd_bore_be             (boreChildrenBd_bore_be),
    .boreChildrenBd_bore_addr           (boreChildrenBd_bore_addr),
    .boreChildrenBd_bore_indata         (boreChildrenBd_bore_indata),
    .boreChildrenBd_bore_readen         (boreChildrenBd_bore_readen),
    .boreChildrenBd_bore_addr_rd        (boreChildrenBd_bore_addr_rd),
    .boreChildrenBd_bore_outdata        (boreChildrenBd_bore_outdata),
    .boreChildrenBd_bore_1_array        (boreChildrenBd_bore_1_array),
    .boreChildrenBd_bore_1_all          (boreChildrenBd_bore_1_all),
    .boreChildrenBd_bore_1_req          (boreChildrenBd_bore_1_req),
    .boreChildrenBd_bore_1_ack          (boreChildrenBd_bore_1_ack),
    .boreChildrenBd_bore_1_writeen      (boreChildrenBd_bore_1_writeen),
    .boreChildrenBd_bore_1_be           (boreChildrenBd_bore_1_be),
    .boreChildrenBd_bore_1_addr         (boreChildrenBd_bore_1_addr),
    .boreChildrenBd_bore_1_indata       (boreChildrenBd_bore_1_indata),
    .boreChildrenBd_bore_1_readen       (boreChildrenBd_bore_1_readen),
    .boreChildrenBd_bore_1_addr_rd      (boreChildrenBd_bore_1_addr_rd),
    .boreChildrenBd_bore_1_outdata      (boreChildrenBd_bore_1_outdata),
    .boreChildrenBd_bore_2_array        (boreChildrenBd_bore_2_array),
    .boreChildrenBd_bore_2_all          (boreChildrenBd_bore_2_all),
    .boreChildrenBd_bore_2_req          (boreChildrenBd_bore_2_req),
    .boreChildrenBd_bore_2_ack          (boreChildrenBd_bore_2_ack),
    .boreChildrenBd_bore_2_writeen      (boreChildrenBd_bore_2_writeen),
    .boreChildrenBd_bore_2_be           (boreChildrenBd_bore_2_be),
    .boreChildrenBd_bore_2_addr         (boreChildrenBd_bore_2_addr),
    .boreChildrenBd_bore_2_indata       (boreChildrenBd_bore_2_indata),
    .boreChildrenBd_bore_2_readen       (boreChildrenBd_bore_2_readen),
    .boreChildrenBd_bore_2_addr_rd      (boreChildrenBd_bore_2_addr_rd),
    .boreChildrenBd_bore_2_outdata      (boreChildrenBd_bore_2_outdata),
    .sigFromSrams_bore_ram_hold         (sigFromSrams_bore_ram_hold),
    .sigFromSrams_bore_ram_bypass       (sigFromSrams_bore_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken     (sigFromSrams_bore_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk      (sigFromSrams_bore_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp     (sigFromSrams_bore_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold     (sigFromSrams_bore_ram_mcp_hold),
    .sigFromSrams_bore_cgen             (sigFromSrams_bore_cgen),
    .sigFromSrams_bore_1_ram_hold       (sigFromSrams_bore_1_ram_hold),
    .sigFromSrams_bore_1_ram_bypass     (sigFromSrams_bore_1_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken   (sigFromSrams_bore_1_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk    (sigFromSrams_bore_1_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp   (sigFromSrams_bore_1_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold   (sigFromSrams_bore_1_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen           (sigFromSrams_bore_1_cgen),
    .sigFromSrams_bore_2_ram_hold       (sigFromSrams_bore_2_ram_hold),
    .sigFromSrams_bore_2_ram_bypass     (sigFromSrams_bore_2_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken   (sigFromSrams_bore_2_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk    (sigFromSrams_bore_2_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp   (sigFromSrams_bore_2_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold   (sigFromSrams_bore_2_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen           (sigFromSrams_bore_2_cgen),
    .sigFromSrams_bore_3_ram_hold       (sigFromSrams_bore_3_ram_hold),
    .sigFromSrams_bore_3_ram_bypass     (sigFromSrams_bore_3_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken   (sigFromSrams_bore_3_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk    (sigFromSrams_bore_3_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp   (sigFromSrams_bore_3_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold   (sigFromSrams_bore_3_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen           (sigFromSrams_bore_3_cgen),
    .sigFromSrams_bore_4_ram_hold       (sigFromSrams_bore_4_ram_hold),
    .sigFromSrams_bore_4_ram_bypass     (sigFromSrams_bore_4_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken   (sigFromSrams_bore_4_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk    (sigFromSrams_bore_4_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp   (sigFromSrams_bore_4_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold   (sigFromSrams_bore_4_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen           (sigFromSrams_bore_4_cgen),
    .sigFromSrams_bore_5_ram_hold       (sigFromSrams_bore_5_ram_hold),
    .sigFromSrams_bore_5_ram_bypass     (sigFromSrams_bore_5_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken   (sigFromSrams_bore_5_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk    (sigFromSrams_bore_5_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp   (sigFromSrams_bore_5_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold   (sigFromSrams_bore_5_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen           (sigFromSrams_bore_5_cgen),
    .sigFromSrams_bore_6_ram_hold       (sigFromSrams_bore_6_ram_hold),
    .sigFromSrams_bore_6_ram_bypass     (sigFromSrams_bore_6_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken   (sigFromSrams_bore_6_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk    (sigFromSrams_bore_6_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp   (sigFromSrams_bore_6_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold   (sigFromSrams_bore_6_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen           (sigFromSrams_bore_6_cgen),
    .sigFromSrams_bore_7_ram_hold       (sigFromSrams_bore_7_ram_hold),
    .sigFromSrams_bore_7_ram_bypass     (sigFromSrams_bore_7_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken   (sigFromSrams_bore_7_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk    (sigFromSrams_bore_7_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp   (sigFromSrams_bore_7_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold   (sigFromSrams_bore_7_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen           (sigFromSrams_bore_7_cgen),
    .sigFromSrams_bore_8_ram_hold       (sigFromSrams_bore_8_ram_hold),
    .sigFromSrams_bore_8_ram_bypass     (sigFromSrams_bore_8_ram_bypass),
    .sigFromSrams_bore_8_ram_bp_clken   (sigFromSrams_bore_8_ram_bp_clken),
    .sigFromSrams_bore_8_ram_aux_clk    (sigFromSrams_bore_8_ram_aux_clk),
    .sigFromSrams_bore_8_ram_aux_ckbp   (sigFromSrams_bore_8_ram_aux_ckbp),
    .sigFromSrams_bore_8_ram_mcp_hold   (sigFromSrams_bore_8_ram_mcp_hold),
    .sigFromSrams_bore_8_cgen           (sigFromSrams_bore_8_cgen),
    .sigFromSrams_bore_9_ram_hold       (sigFromSrams_bore_9_ram_hold),
    .sigFromSrams_bore_9_ram_bypass     (sigFromSrams_bore_9_ram_bypass),
    .sigFromSrams_bore_9_ram_bp_clken   (sigFromSrams_bore_9_ram_bp_clken),
    .sigFromSrams_bore_9_ram_aux_clk    (sigFromSrams_bore_9_ram_aux_clk),
    .sigFromSrams_bore_9_ram_aux_ckbp   (sigFromSrams_bore_9_ram_aux_ckbp),
    .sigFromSrams_bore_9_ram_mcp_hold   (sigFromSrams_bore_9_ram_mcp_hold),
    .sigFromSrams_bore_9_cgen           (sigFromSrams_bore_9_cgen),
    .sigFromSrams_bore_10_ram_hold      (sigFromSrams_bore_10_ram_hold),
    .sigFromSrams_bore_10_ram_bypass    (sigFromSrams_bore_10_ram_bypass),
    .sigFromSrams_bore_10_ram_bp_clken  (sigFromSrams_bore_10_ram_bp_clken),
    .sigFromSrams_bore_10_ram_aux_clk   (sigFromSrams_bore_10_ram_aux_clk),
    .sigFromSrams_bore_10_ram_aux_ckbp  (sigFromSrams_bore_10_ram_aux_ckbp),
    .sigFromSrams_bore_10_ram_mcp_hold  (sigFromSrams_bore_10_ram_mcp_hold),
    .sigFromSrams_bore_10_cgen          (sigFromSrams_bore_10_cgen),
    .sigFromSrams_bore_11_ram_hold      (sigFromSrams_bore_11_ram_hold),
    .sigFromSrams_bore_11_ram_bypass    (sigFromSrams_bore_11_ram_bypass),
    .sigFromSrams_bore_11_ram_bp_clken  (sigFromSrams_bore_11_ram_bp_clken),
    .sigFromSrams_bore_11_ram_aux_clk   (sigFromSrams_bore_11_ram_aux_clk),
    .sigFromSrams_bore_11_ram_aux_ckbp  (sigFromSrams_bore_11_ram_aux_ckbp),
    .sigFromSrams_bore_11_ram_mcp_hold  (sigFromSrams_bore_11_ram_mcp_hold),
    .sigFromSrams_bore_11_cgen          (sigFromSrams_bore_11_cgen),
    .sigFromSrams_bore_12_ram_hold      (sigFromSrams_bore_12_ram_hold),
    .sigFromSrams_bore_12_ram_bypass    (sigFromSrams_bore_12_ram_bypass),
    .sigFromSrams_bore_12_ram_bp_clken  (sigFromSrams_bore_12_ram_bp_clken),
    .sigFromSrams_bore_12_ram_aux_clk   (sigFromSrams_bore_12_ram_aux_clk),
    .sigFromSrams_bore_12_ram_aux_ckbp  (sigFromSrams_bore_12_ram_aux_ckbp),
    .sigFromSrams_bore_12_ram_mcp_hold  (sigFromSrams_bore_12_ram_mcp_hold),
    .sigFromSrams_bore_12_cgen          (sigFromSrams_bore_12_cgen),
    .sigFromSrams_bore_13_ram_hold      (sigFromSrams_bore_13_ram_hold),
    .sigFromSrams_bore_13_ram_bypass    (sigFromSrams_bore_13_ram_bypass),
    .sigFromSrams_bore_13_ram_bp_clken  (sigFromSrams_bore_13_ram_bp_clken),
    .sigFromSrams_bore_13_ram_aux_clk   (sigFromSrams_bore_13_ram_aux_clk),
    .sigFromSrams_bore_13_ram_aux_ckbp  (sigFromSrams_bore_13_ram_aux_ckbp),
    .sigFromSrams_bore_13_ram_mcp_hold  (sigFromSrams_bore_13_ram_mcp_hold),
    .sigFromSrams_bore_13_cgen          (sigFromSrams_bore_13_cgen),
    .sigFromSrams_bore_14_ram_hold      (sigFromSrams_bore_14_ram_hold),
    .sigFromSrams_bore_14_ram_bypass    (sigFromSrams_bore_14_ram_bypass),
    .sigFromSrams_bore_14_ram_bp_clken  (sigFromSrams_bore_14_ram_bp_clken),
    .sigFromSrams_bore_14_ram_aux_clk   (sigFromSrams_bore_14_ram_aux_clk),
    .sigFromSrams_bore_14_ram_aux_ckbp  (sigFromSrams_bore_14_ram_aux_ckbp),
    .sigFromSrams_bore_14_ram_mcp_hold  (sigFromSrams_bore_14_ram_mcp_hold),
    .sigFromSrams_bore_14_cgen          (sigFromSrams_bore_14_cgen),
    .sigFromSrams_bore_15_ram_hold      (sigFromSrams_bore_15_ram_hold),
    .sigFromSrams_bore_15_ram_bypass    (sigFromSrams_bore_15_ram_bypass),
    .sigFromSrams_bore_15_ram_bp_clken  (sigFromSrams_bore_15_ram_bp_clken),
    .sigFromSrams_bore_15_ram_aux_clk   (sigFromSrams_bore_15_ram_aux_clk),
    .sigFromSrams_bore_15_ram_aux_ckbp  (sigFromSrams_bore_15_ram_aux_ckbp),
    .sigFromSrams_bore_15_ram_mcp_hold  (sigFromSrams_bore_15_ram_mcp_hold),
    .sigFromSrams_bore_15_cgen          (sigFromSrams_bore_15_cgen),
    .sigFromSrams_bore_16_ram_hold      (sigFromSrams_bore_16_ram_hold),
    .sigFromSrams_bore_16_ram_bypass    (sigFromSrams_bore_16_ram_bypass),
    .sigFromSrams_bore_16_ram_bp_clken  (sigFromSrams_bore_16_ram_bp_clken),
    .sigFromSrams_bore_16_ram_aux_clk   (sigFromSrams_bore_16_ram_aux_clk),
    .sigFromSrams_bore_16_ram_aux_ckbp  (sigFromSrams_bore_16_ram_aux_ckbp),
    .sigFromSrams_bore_16_ram_mcp_hold  (sigFromSrams_bore_16_ram_mcp_hold),
    .sigFromSrams_bore_16_cgen          (sigFromSrams_bore_16_cgen),
    .sigFromSrams_bore_17_ram_hold      (sigFromSrams_bore_17_ram_hold),
    .sigFromSrams_bore_17_ram_bypass    (sigFromSrams_bore_17_ram_bypass),
    .sigFromSrams_bore_17_ram_bp_clken  (sigFromSrams_bore_17_ram_bp_clken),
    .sigFromSrams_bore_17_ram_aux_clk   (sigFromSrams_bore_17_ram_aux_clk),
    .sigFromSrams_bore_17_ram_aux_ckbp  (sigFromSrams_bore_17_ram_aux_ckbp),
    .sigFromSrams_bore_17_ram_mcp_hold  (sigFromSrams_bore_17_ram_mcp_hold),
    .sigFromSrams_bore_17_cgen          (sigFromSrams_bore_17_cgen),
    .sigFromSrams_bore_18_ram_hold      (sigFromSrams_bore_18_ram_hold),
    .sigFromSrams_bore_18_ram_bypass    (sigFromSrams_bore_18_ram_bypass),
    .sigFromSrams_bore_18_ram_bp_clken  (sigFromSrams_bore_18_ram_bp_clken),
    .sigFromSrams_bore_18_ram_aux_clk   (sigFromSrams_bore_18_ram_aux_clk),
    .sigFromSrams_bore_18_ram_aux_ckbp  (sigFromSrams_bore_18_ram_aux_ckbp),
    .sigFromSrams_bore_18_ram_mcp_hold  (sigFromSrams_bore_18_ram_mcp_hold),
    .sigFromSrams_bore_18_cgen          (sigFromSrams_bore_18_cgen),
    .sigFromSrams_bore_19_ram_hold      (sigFromSrams_bore_19_ram_hold),
    .sigFromSrams_bore_19_ram_bypass    (sigFromSrams_bore_19_ram_bypass),
    .sigFromSrams_bore_19_ram_bp_clken  (sigFromSrams_bore_19_ram_bp_clken),
    .sigFromSrams_bore_19_ram_aux_clk   (sigFromSrams_bore_19_ram_aux_clk),
    .sigFromSrams_bore_19_ram_aux_ckbp  (sigFromSrams_bore_19_ram_aux_ckbp),
    .sigFromSrams_bore_19_ram_mcp_hold  (sigFromSrams_bore_19_ram_mcp_hold),
    .sigFromSrams_bore_19_cgen          (sigFromSrams_bore_19_cgen),
    .sigFromSrams_bore_20_ram_hold      (sigFromSrams_bore_20_ram_hold),
    .sigFromSrams_bore_20_ram_bypass    (sigFromSrams_bore_20_ram_bypass),
    .sigFromSrams_bore_20_ram_bp_clken  (sigFromSrams_bore_20_ram_bp_clken),
    .sigFromSrams_bore_20_ram_aux_clk   (sigFromSrams_bore_20_ram_aux_clk),
    .sigFromSrams_bore_20_ram_aux_ckbp  (sigFromSrams_bore_20_ram_aux_ckbp),
    .sigFromSrams_bore_20_ram_mcp_hold  (sigFromSrams_bore_20_ram_mcp_hold),
    .sigFromSrams_bore_20_cgen          (sigFromSrams_bore_20_cgen),
    .cg_bore_cgen                       (cg_bore_cgen),
    .cg_bore_1_cgen                     (cg_bore_1_cgen)
  );
  assign io_perf_0_value = io_perf_0_value_REG_1;
  assign io_perf_1_value = io_perf_1_value_REG_1;
  assign io_perf_2_value = io_perf_2_value_REG_1;
  assign io_perf_3_value = io_perf_3_value_REG_1;
  assign io_perf_4_value = io_perf_4_value_REG_1;
  assign io_perf_5_value = io_perf_5_value_REG_1;
  assign io_perf_6_value = io_perf_6_value_REG_1;
  assign io_perf_7_value = io_perf_7_value_REG_1;
  assign io_perf_8_value = io_perf_8_value_REG_1;
  assign io_perf_9_value = io_perf_9_value_REG_1;
  assign io_perf_10_value = io_perf_10_value_REG_1;
  assign io_perf_11_value = io_perf_11_value_REG_1;
  assign io_perf_12_value = io_perf_12_value_REG_1;
  assign io_perf_13_value = io_perf_13_value_REG_1;
  assign io_perf_14_value = io_perf_14_value_REG_1;
  assign io_perf_15_value = io_perf_15_value_REG_1;
  assign io_perf_16_value = io_perf_16_value_REG_1;
  assign io_perf_17_value = io_perf_17_value_REG_1;
  assign io_perf_18_value = io_perf_18_value_REG_1;
endmodule

