Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:12:34 MDT 2014
| Date             : Fri Nov 14 13:04:23 2014
| Host             : a8 running 64-bit Ubuntu 14.04.1 LTS
| Command          : report_power -file rocketchip_wrapper_power_routed.rpt -pb rocketchip_wrapper_power_summary_routed.pb
| Design           : rocketchip_wrapper
| Device           : xc7z045ffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.228  |
| Dynamic (W)              | 1.958  |
| Device Static (W)        | 0.270  |
| Total Off-Chip Power (W) | 0.121  |
| Effective TJA (C/W)      | 1.8    |
| Max Ambient (C)          | 81.1   |
| Junction Temperature (C) | 28.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.056 |       10 |       --- |             --- |
| Slice Logic              |     0.042 |    61612 |       --- |             --- |
|   LUT as Logic           |     0.040 |    30961 |    218600 |           14.16 |
|   Register               |    <0.001 |    20525 |    437200 |            4.69 |
|   CARRY4                 |    <0.001 |      746 |     54650 |            1.36 |
|   LUT as Distributed RAM |    <0.001 |     1318 |     70400 |            1.87 |
|   F7/F8 Muxes            |    <0.001 |     1623 |    218600 |            0.74 |
|   LUT as Shift Register  |    <0.001 |        7 |     70400 |           <0.01 |
|   Others                 |     0.000 |      504 |       --- |             --- |
| Signals                  |     0.054 |    50399 |       --- |             --- |
| Block RAM                |     0.030 |       18 |       545 |            3.30 |
| MMCM                     |     0.202 |        2 |         8 |           25.00 |
| DSPs                     |     0.001 |       15 |       900 |            1.66 |
| I/O                      |     0.004 |       11 |       362 |            3.03 |
| GTX                      |     0.222 |        1 |        16 |            6.25 |
| PS7                      |     1.346 |        1 |       --- |             --- |
| Static Power             |     0.270 |          |           |                 |
| Total                    |     2.228 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.254 |       0.195 |      0.060 |
| Vccaux    |       1.800 |     0.167 |       0.113 |      0.054 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.111 |       0.103 |      0.008 |
| MGTAVtt   |       1.200 |     0.101 |       0.091 |      0.010 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.409 |       0.391 |      0.018 |
| Vccpaux   |       1.800 |     0.067 |       0.057 |      0.010 |
| Vccpll    |       1.800 |     0.116 |       0.113 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                            | Domain                                                                                                   | Constraint (ns) |
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------+
| host_clk_i                                                                                                       | host_clk_i                                                                                               |            20.0 |
| gclk_fbout                                                                                                       | gclk_fbout                                                                                               |             5.0 |
| gtrefclk                                                                                                         | sfp_125_clk_p                                                                                            |             8.0 |
| clk_200                                                                                                          | clk_200_p                                                                                                |             5.0 |
| clkout1                                                                                                          | core_wrapper/inst/core_clocking_i/clkout1                                                                |            16.0 |
| clkout0                                                                                                          | core_wrapper/inst/core_clocking_i/clkout0                                                                |             8.0 |
| clkfbout                                                                                                         | core_wrapper/inst/core_clocking_i/clkfbout                                                               |            16.0 |
| core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txoutclk |            16.0 |
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| rocketchip_wrapper                                   |     1.958 |
|   core_wrapper                                       |     0.353 |
|     inst                                             |     0.353 |
|       core_clocking_i                                |     0.106 |
|       core_gt_common_i                               |    <0.001 |
|       core_resets_i                                  |    <0.001 |
|       pcs_pma_block_i                                |     0.246 |
|         gig_ethernet_pcs_pma_0_core                  |     0.011 |
|           gpcs_pma_inst                              |     0.011 |
|             HAS_AUTO_NEG.AUTO_NEGOTIATION            |     0.003 |
|             HAS_MANAGEMENT.MDIO                      |     0.002 |
|               MDIO_INTERFACE_1                       |     0.001 |
|               SYNC_MDC                               |    <0.001 |
|               SYNC_MDIO_IN                           |    <0.001 |
|             RECEIVER                                 |     0.002 |
|             SYNCHRONISATION                          |    <0.001 |
|             SYNC_SIGNAL_DETECT                       |    <0.001 |
|             TRANSMITTER                              |     0.001 |
|         sync_block_reset_done                        |    <0.001 |
|         transceiver_inst                             |     0.235 |
|           gtwizard_inst                              |     0.232 |
|             inst                                     |     0.232 |
|               gt0_rxresetfsm_i                       |     0.005 |
|                 sync_RXRESETDONE                     |    <0.001 |
|                 sync_cplllock                        |    <0.001 |
|                 sync_data_valid                      |    <0.001 |
|                 sync_mmcm_lock_reclocked             |    <0.001 |
|                 sync_run_phase_alignment_int         |    <0.001 |
|                 sync_rx_fsm_reset_done_int           |    <0.001 |
|                 sync_time_out_wait_bypass            |    <0.001 |
|               gt0_txresetfsm_i                       |     0.004 |
|                 sync_TXRESETDONE                     |    <0.001 |
|                 sync_cplllock                        |    <0.001 |
|                 sync_mmcm_lock_reclocked             |    <0.001 |
|                 sync_run_phase_alignment_int         |    <0.001 |
|                 sync_time_out_wait_bypass            |    <0.001 |
|                 sync_tx_fsm_reset_done_int           |    <0.001 |
|               gtwizard_i                             |     0.222 |
|                 gt0_GTWIZARD_i                       |     0.222 |
|               sync_block_gtrxreset                   |    <0.001 |
|           reclock_encommaalign                       |    <0.001 |
|           reclock_rxreset                            |    <0.001 |
|           reclock_txreset                            |    <0.001 |
|           sync_block_data_valid                      |    <0.001 |
|   host_in_fifo                                       |    <0.001 |
|     data_reg_0_31_0_5                                |    <0.001 |
|     data_reg_0_31_12_17                              |    <0.001 |
|     data_reg_0_31_18_23                              |    <0.001 |
|     data_reg_0_31_24_29                              |    <0.001 |
|     data_reg_0_31_30_31                              |    <0.001 |
|     data_reg_0_31_6_11                               |    <0.001 |
|   host_out_fifo                                      |    <0.001 |
|     data_reg_0_31_0_5                                |    <0.001 |
|     data_reg_0_31_12_17                              |    <0.001 |
|     data_reg_0_31_18_23                              |    <0.001 |
|     data_reg_0_31_24_29                              |    <0.001 |
|     data_reg_0_31_30_31                              |    <0.001 |
|     data_reg_0_31_6_11                               |    <0.001 |
|   system_i                                           |     1.349 |
|     axi_interconnect_0                               |     0.000 |
|       s00_couplers                                   |     0.000 |
|         auto_pc                                      |     0.000 |
|     axi_interconnect_1                               |     0.001 |
|       s00_couplers                                   |     0.001 |
|         auto_pc                                      |     0.001 |
|           inst                                       |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst             |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst    |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue              |    <0.001 |
|                   inst                               |    <0.001 |
|                     fifo_gen_inst                    |    <0.001 |
|                       inst_fifo_gen                  |    <0.001 |
|                         gconvfifo.rf                 |    <0.001 |
|                           grf.rf                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd |    <0.001 |
|                               gr1.rfwft              |    <0.001 |
|                               grss.rsts              |    <0.001 |
|                               rpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr |    <0.001 |
|                               gwss.wsts              |    <0.001 |
|                               wpntr                  |    <0.001 |
|                             rstblk                   |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst  |    <0.001 |
|               USE_WRITE.write_addr_inst              |    <0.001 |
|                 USE_BURSTS.cmd_queue                 |    <0.001 |
|                   inst                               |    <0.001 |
|                     fifo_gen_inst                    |    <0.001 |
|                       inst_fifo_gen                  |    <0.001 |
|                         gconvfifo.rf                 |    <0.001 |
|                           grf.rf                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd |    <0.001 |
|                               gr1.rfwft              |    <0.001 |
|                               grss.rsts              |    <0.001 |
|                               rpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr |    <0.001 |
|                               gwss.wsts              |    <0.001 |
|                               wpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.mem    |    <0.001 |
|                               gdm.dm                 |    <0.001 |
|                                 RAM_reg_0_31_0_5     |    <0.001 |
|                                 RAM_reg_0_31_6_9     |    <0.001 |
|                             rstblk                   |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue            |    <0.001 |
|                   inst                               |    <0.001 |
|                     fifo_gen_inst                    |    <0.001 |
|                       inst_fifo_gen                  |    <0.001 |
|                         gconvfifo.rf                 |    <0.001 |
|                           grf.rf                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd |    <0.001 |
|                               gr1.rfwft              |    <0.001 |
|                               grss.rsts              |    <0.001 |
|                               rpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr |    <0.001 |
|                               gwss.wsts              |    <0.001 |
|                               wpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.mem    |    <0.001 |
|                               gdm.dm                 |    <0.001 |
|                                 RAM_reg_0_31_0_4     |    <0.001 |
|                             rstblk                   |    <0.001 |
|               USE_WRITE.write_data_inst              |    <0.001 |
|     proc_sys_reset_0                                 |    <0.001 |
|       U0                                             |    <0.001 |
|         EXT_LPF                                      |    <0.001 |
|         SEQ                                          |    <0.001 |
|           SEQ_COUNTER                                |    <0.001 |
|     processing_system7_0                             |     1.347 |
|       inst                                           |     1.347 |
|   top                                                |     0.153 |
|     Queue_0                                          |    <0.001 |
|       ram_reg_0_1_0_5                                |    <0.001 |
|       ram_reg_0_1_12_17                              |    <0.001 |
|       ram_reg_0_1_18_23                              |    <0.001 |
|       ram_reg_0_1_24_29                              |    <0.001 |
|       ram_reg_0_1_30_35                              |    <0.001 |
|       ram_reg_0_1_36_41                              |    <0.001 |
|       ram_reg_0_1_42_47                              |    <0.001 |
|       ram_reg_0_1_48_53                              |    <0.001 |
|       ram_reg_0_1_54_59                              |    <0.001 |
|       ram_reg_0_1_60_65                              |    <0.001 |
|       ram_reg_0_1_66_69                              |    <0.001 |
|       ram_reg_0_1_6_11                               |    <0.001 |
|     Queue_1                                          |    <0.001 |
|       ram_reg_0_1_0_5                                |    <0.001 |
|       ram_reg_0_1_12_17                              |    <0.001 |
|       ram_reg_0_1_18_23                              |    <0.001 |
|       ram_reg_0_1_24_29                              |    <0.001 |
|       ram_reg_0_1_30_35                              |    <0.001 |
|       ram_reg_0_1_36_41                              |    <0.001 |
|       ram_reg_0_1_42_47                              |    <0.001 |
|       ram_reg_0_1_48_53                              |    <0.001 |
|       ram_reg_0_1_54_59                              |    <0.001 |
|       ram_reg_0_1_60_63                              |    <0.001 |
|       ram_reg_0_1_6_11                               |    <0.001 |
|     Queue_2                                          |    <0.001 |
|       ram_reg_0_1_0_0                                |    <0.001 |
|     Queue_3                                          |    <0.001 |
|     Tile                                             |     0.102 |
|       core                                           |     0.047 |
|         FPU                                          |     0.032 |
|           dfma                                       |     0.011 |
|           fpiu                                       |     0.005 |
|           fpmu                                       |    <0.001 |
|           ifpu                                       |     0.005 |
|           sfma                                       |     0.001 |
|         ctrl                                         |    <0.001 |
|         dpath                                        |     0.013 |
|           T18_reg_r1_0_31_0_5                        |    <0.001 |
|           T18_reg_r1_0_31_12_17                      |    <0.001 |
|           T18_reg_r1_0_31_18_23                      |    <0.001 |
|           T18_reg_r1_0_31_24_29                      |    <0.001 |
|           T18_reg_r1_0_31_30_35                      |    <0.001 |
|           T18_reg_r1_0_31_36_41                      |    <0.001 |
|           T18_reg_r1_0_31_42_47                      |    <0.001 |
|           T18_reg_r1_0_31_48_53                      |    <0.001 |
|           T18_reg_r1_0_31_54_59                      |    <0.001 |
|           T18_reg_r1_0_31_60_63                      |    <0.001 |
|           T18_reg_r1_0_31_6_11                       |    <0.001 |
|           T18_reg_r2_0_31_0_5                        |    <0.001 |
|           T18_reg_r2_0_31_12_17                      |    <0.001 |
|           T18_reg_r2_0_31_18_23                      |    <0.001 |
|           T18_reg_r2_0_31_24_29                      |    <0.001 |
|           T18_reg_r2_0_31_30_35                      |    <0.001 |
|           T18_reg_r2_0_31_36_41                      |    <0.001 |
|           T18_reg_r2_0_31_42_47                      |    <0.001 |
|           T18_reg_r2_0_31_48_53                      |    <0.001 |
|           T18_reg_r2_0_31_54_59                      |    <0.001 |
|           T18_reg_r2_0_31_60_63                      |    <0.001 |
|           T18_reg_r2_0_31_6_11                       |    <0.001 |
|           div                                        |     0.008 |
|           pcr                                        |     0.002 |
|       dcArb                                          |    <0.001 |
|       dcache                                         |     0.036 |
|         FlowThroughSerializer_0                      |     0.003 |
|         data                                         |     0.015 |
|           T33                                        |     0.005 |
|           T6                                         |     0.003 |
|           T64                                        |     0.003 |
|           T91                                        |     0.004 |
|         dtlb                                         |     0.001 |
|           tag_cam                                    |    <0.001 |
|         meta                                         |     0.007 |
|           tag_arr                                    |     0.007 |
|         mshrs                                        |     0.004 |
|           MSHR_0                                     |     0.001 |
|             ackq                                     |    <0.001 |
|             rpq                                      |    <0.001 |
|               ram_reg_0_15_0_5                       |    <0.001 |
|               ram_reg_0_15_126_130                   |    <0.001 |
|               ram_reg_0_15_12_17                     |    <0.001 |
|               ram_reg_0_15_6_11                      |    <0.001 |
|               ram_reg_0_15_78_83                     |    <0.001 |
|               ram_reg_0_15_84_89                     |    <0.001 |
|           MSHR_1                                     |     0.001 |
|             ackq                                     |    <0.001 |
|             rpq                                      |    <0.001 |
|               ram_reg_0_15_0_5                       |    <0.001 |
|               ram_reg_0_15_126_130                   |    <0.001 |
|               ram_reg_0_15_12_17                     |    <0.001 |
|               ram_reg_0_15_6_11                      |    <0.001 |
|               ram_reg_0_15_78_83                     |    <0.001 |
|               ram_reg_0_15_84_89                     |    <0.001 |
|         prober                                       |    <0.001 |
|         wb                                           |     0.002 |
|       icache                                         |     0.017 |
|         btb                                          |     0.005 |
|           T18_reg_0_127_0_0                          |    <0.001 |
|           T18_reg_0_127_1_1                          |    <0.001 |
|         icache                                       |     0.010 |
|           FlowThroughSerializer_1                    |     0.002 |
|           T157                                       |     0.003 |
|           T174                                       |     0.002 |
|           ack_q                                      |    <0.001 |
|           tag_array                                  |     0.002 |
|         tlb                                          |    <0.001 |
|           tag_cam                                    |    <0.001 |
|       memArb                                         |    <0.001 |
|         RRArbiter_0                                  |    <0.001 |
|         RRArbiter_1                                  |    <0.001 |
|       ptw                                            |    <0.001 |
|         arb                                          |    <0.001 |
|     uncore                                           |     0.051 |
|       Queue_10                                       |    <0.001 |
|         ram_reg_0_1_0_5                              |    <0.001 |
|         ram_reg_0_1_546_549                          |    <0.001 |
|       Queue_11                                       |    <0.001 |
|         ram_reg_0_1_0_5                              |    <0.001 |
|       Queue_12                                       |    <0.001 |
|       Queue_13                                       |    <0.001 |
|       Queue_4                                        |     0.002 |
|         ram_reg_0_1_12_17                            |    <0.001 |
|         ram_reg_0_1_138_143                          |    <0.001 |
|         ram_reg_0_1_528_533                          |    <0.001 |
|         ram_reg_0_1_534_539                          |    <0.001 |
|         ram_reg_0_1_540_545                          |    <0.001 |
|         ram_reg_0_1_546_551                          |    <0.001 |
|         ram_reg_0_1_552_557                          |    <0.001 |
|       Queue_5                                        |     0.007 |
|         ram_reg_0_1_0_5                              |    <0.001 |
|         ram_reg_0_1_102_107                          |    <0.001 |
|         ram_reg_0_1_108_113                          |    <0.001 |
|         ram_reg_0_1_114_119                          |    <0.001 |
|         ram_reg_0_1_120_125                          |    <0.001 |
|         ram_reg_0_1_126_131                          |    <0.001 |
|         ram_reg_0_1_12_17                            |    <0.001 |
|         ram_reg_0_1_132_137                          |    <0.001 |
|         ram_reg_0_1_138_143                          |    <0.001 |
|         ram_reg_0_1_144_149                          |    <0.001 |
|         ram_reg_0_1_150_155                          |    <0.001 |
|         ram_reg_0_1_156_161                          |    <0.001 |
|         ram_reg_0_1_162_167                          |    <0.001 |
|         ram_reg_0_1_168_173                          |    <0.001 |
|         ram_reg_0_1_174_179                          |    <0.001 |
|         ram_reg_0_1_180_185                          |    <0.001 |
|         ram_reg_0_1_186_191                          |    <0.001 |
|         ram_reg_0_1_18_23                            |    <0.001 |
|         ram_reg_0_1_192_197                          |    <0.001 |
|         ram_reg_0_1_198_203                          |    <0.001 |
|         ram_reg_0_1_204_209                          |    <0.001 |
|         ram_reg_0_1_210_215                          |    <0.001 |
|         ram_reg_0_1_216_221                          |    <0.001 |
|         ram_reg_0_1_222_227                          |    <0.001 |
|         ram_reg_0_1_228_233                          |    <0.001 |
|         ram_reg_0_1_234_239                          |    <0.001 |
|         ram_reg_0_1_240_245                          |    <0.001 |
|         ram_reg_0_1_246_251                          |    <0.001 |
|         ram_reg_0_1_24_29                            |    <0.001 |
|         ram_reg_0_1_252_257                          |    <0.001 |
|         ram_reg_0_1_258_263                          |    <0.001 |
|         ram_reg_0_1_264_269                          |    <0.001 |
|         ram_reg_0_1_270_275                          |    <0.001 |
|         ram_reg_0_1_276_281                          |    <0.001 |
|         ram_reg_0_1_282_287                          |    <0.001 |
|         ram_reg_0_1_288_293                          |    <0.001 |
|         ram_reg_0_1_294_299                          |    <0.001 |
|         ram_reg_0_1_300_305                          |    <0.001 |
|         ram_reg_0_1_306_311                          |    <0.001 |
|         ram_reg_0_1_30_35                            |    <0.001 |
|         ram_reg_0_1_312_317                          |    <0.001 |
|         ram_reg_0_1_318_323                          |    <0.001 |
|         ram_reg_0_1_324_329                          |    <0.001 |
|         ram_reg_0_1_330_335                          |    <0.001 |
|         ram_reg_0_1_336_341                          |    <0.001 |
|         ram_reg_0_1_342_347                          |    <0.001 |
|         ram_reg_0_1_348_353                          |    <0.001 |
|         ram_reg_0_1_354_359                          |    <0.001 |
|         ram_reg_0_1_360_365                          |    <0.001 |
|         ram_reg_0_1_366_371                          |    <0.001 |
|         ram_reg_0_1_36_41                            |    <0.001 |
|         ram_reg_0_1_372_377                          |    <0.001 |
|         ram_reg_0_1_378_383                          |    <0.001 |
|         ram_reg_0_1_384_389                          |    <0.001 |
|         ram_reg_0_1_390_395                          |    <0.001 |
|         ram_reg_0_1_396_401                          |    <0.001 |
|         ram_reg_0_1_402_407                          |    <0.001 |
|         ram_reg_0_1_408_413                          |    <0.001 |
|         ram_reg_0_1_414_419                          |    <0.001 |
|         ram_reg_0_1_420_425                          |    <0.001 |
|         ram_reg_0_1_426_431                          |    <0.001 |
|         ram_reg_0_1_42_47                            |    <0.001 |
|         ram_reg_0_1_432_437                          |    <0.001 |
|         ram_reg_0_1_438_443                          |    <0.001 |
|         ram_reg_0_1_444_449                          |    <0.001 |
|         ram_reg_0_1_450_455                          |    <0.001 |
|         ram_reg_0_1_456_461                          |    <0.001 |
|         ram_reg_0_1_462_467                          |    <0.001 |
|         ram_reg_0_1_468_473                          |    <0.001 |
|         ram_reg_0_1_474_479                          |    <0.001 |
|         ram_reg_0_1_480_485                          |    <0.001 |
|         ram_reg_0_1_486_491                          |    <0.001 |
|         ram_reg_0_1_48_53                            |    <0.001 |
|         ram_reg_0_1_492_497                          |    <0.001 |
|         ram_reg_0_1_498_503                          |    <0.001 |
|         ram_reg_0_1_504_509                          |    <0.001 |
|         ram_reg_0_1_510_515                          |    <0.001 |
|         ram_reg_0_1_516_521                          |    <0.001 |
|         ram_reg_0_1_522_527                          |    <0.001 |
|         ram_reg_0_1_528_533                          |    <0.001 |
|         ram_reg_0_1_534_539                          |    <0.001 |
|         ram_reg_0_1_540_545                          |    <0.001 |
|         ram_reg_0_1_546_549                          |    <0.001 |
|         ram_reg_0_1_54_59                            |    <0.001 |
|         ram_reg_0_1_60_65                            |    <0.001 |
|         ram_reg_0_1_66_71                            |    <0.001 |
|         ram_reg_0_1_6_11                             |    <0.001 |
|         ram_reg_0_1_72_77                            |    <0.001 |
|         ram_reg_0_1_78_83                            |    <0.001 |
|         ram_reg_0_1_84_89                            |    <0.001 |
|         ram_reg_0_1_90_95                            |    <0.001 |
|         ram_reg_0_1_96_101                           |    <0.001 |
|       Queue_6                                        |    <0.001 |
|         ram_reg_0_1_0_5                              |    <0.001 |
|       Queue_7                                        |     0.001 |
|       Queue_8                                        |    <0.001 |
|         ram_reg_0_1_0_5                              |    <0.001 |
|         ram_reg_0_1_12_17                            |    <0.001 |
|         ram_reg_0_1_18_23                            |    <0.001 |
|         ram_reg_0_1_24_29                            |    <0.001 |
|         ram_reg_0_1_30_34                            |    <0.001 |
|         ram_reg_0_1_6_11                             |    <0.001 |
|       Queue_9                                        |     0.001 |
|         ram_reg_0_1_102_107                          |    <0.001 |
|         ram_reg_0_1_108_113                          |    <0.001 |
|         ram_reg_0_1_114_119                          |    <0.001 |
|         ram_reg_0_1_120_125                          |    <0.001 |
|         ram_reg_0_1_126_131                          |    <0.001 |
|         ram_reg_0_1_12_17                            |    <0.001 |
|         ram_reg_0_1_132_137                          |    <0.001 |
|         ram_reg_0_1_138_143                          |    <0.001 |
|         ram_reg_0_1_144_149                          |    <0.001 |
|         ram_reg_0_1_150_155                          |    <0.001 |
|         ram_reg_0_1_156_161                          |    <0.001 |
|         ram_reg_0_1_162_167                          |    <0.001 |
|         ram_reg_0_1_168_173                          |    <0.001 |
|         ram_reg_0_1_174_179                          |    <0.001 |
|         ram_reg_0_1_180_185                          |    <0.001 |
|         ram_reg_0_1_186_191                          |    <0.001 |
|         ram_reg_0_1_18_23                            |    <0.001 |
|         ram_reg_0_1_192_197                          |    <0.001 |
|         ram_reg_0_1_198_203                          |    <0.001 |
|         ram_reg_0_1_204_209                          |    <0.001 |
|         ram_reg_0_1_210_215                          |    <0.001 |
|         ram_reg_0_1_216_221                          |    <0.001 |
|         ram_reg_0_1_222_227                          |    <0.001 |
|         ram_reg_0_1_228_233                          |    <0.001 |
|         ram_reg_0_1_234_239                          |    <0.001 |
|         ram_reg_0_1_240_245                          |    <0.001 |
|         ram_reg_0_1_246_251                          |    <0.001 |
|         ram_reg_0_1_24_29                            |    <0.001 |
|         ram_reg_0_1_252_257                          |    <0.001 |
|         ram_reg_0_1_258_263                          |    <0.001 |
|         ram_reg_0_1_264_269                          |    <0.001 |
|         ram_reg_0_1_270_275                          |    <0.001 |
|         ram_reg_0_1_276_281                          |    <0.001 |
|         ram_reg_0_1_282_287                          |    <0.001 |
|         ram_reg_0_1_288_293                          |    <0.001 |
|         ram_reg_0_1_294_299                          |    <0.001 |
|         ram_reg_0_1_300_305                          |    <0.001 |
|         ram_reg_0_1_306_311                          |    <0.001 |
|         ram_reg_0_1_30_35                            |    <0.001 |
|         ram_reg_0_1_312_317                          |    <0.001 |
|         ram_reg_0_1_318_323                          |    <0.001 |
|         ram_reg_0_1_324_329                          |    <0.001 |
|         ram_reg_0_1_330_335                          |    <0.001 |
|         ram_reg_0_1_336_341                          |    <0.001 |
|         ram_reg_0_1_342_347                          |    <0.001 |
|         ram_reg_0_1_348_353                          |    <0.001 |
|         ram_reg_0_1_354_359                          |    <0.001 |
|         ram_reg_0_1_360_365                          |    <0.001 |
|         ram_reg_0_1_366_371                          |    <0.001 |
|         ram_reg_0_1_36_41                            |    <0.001 |
|         ram_reg_0_1_372_377                          |    <0.001 |
|         ram_reg_0_1_378_383                          |    <0.001 |
|         ram_reg_0_1_384_389                          |    <0.001 |
|         ram_reg_0_1_390_395                          |    <0.001 |
|         ram_reg_0_1_396_401                          |    <0.001 |
|         ram_reg_0_1_402_407                          |    <0.001 |
|         ram_reg_0_1_408_413                          |    <0.001 |
|         ram_reg_0_1_414_419                          |    <0.001 |
|         ram_reg_0_1_420_425                          |    <0.001 |
|         ram_reg_0_1_426_431                          |    <0.001 |
|         ram_reg_0_1_42_47                            |    <0.001 |
|         ram_reg_0_1_432_437                          |    <0.001 |
|         ram_reg_0_1_438_443                          |    <0.001 |
|         ram_reg_0_1_444_449                          |    <0.001 |
|         ram_reg_0_1_450_455                          |    <0.001 |
|         ram_reg_0_1_456_461                          |    <0.001 |
|         ram_reg_0_1_462_467                          |    <0.001 |
|         ram_reg_0_1_468_473                          |    <0.001 |
|         ram_reg_0_1_474_479                          |    <0.001 |
|         ram_reg_0_1_480_485                          |    <0.001 |
|         ram_reg_0_1_486_491                          |    <0.001 |
|         ram_reg_0_1_48_53                            |    <0.001 |
|         ram_reg_0_1_492_497                          |    <0.001 |
|         ram_reg_0_1_498_503                          |    <0.001 |
|         ram_reg_0_1_504_509                          |    <0.001 |
|         ram_reg_0_1_510_515                          |    <0.001 |
|         ram_reg_0_1_516_521                          |    <0.001 |
|         ram_reg_0_1_522_527                          |    <0.001 |
|         ram_reg_0_1_528_533                          |    <0.001 |
|         ram_reg_0_1_534_539                          |    <0.001 |
|         ram_reg_0_1_540_545                          |    <0.001 |
|         ram_reg_0_1_546_551                          |    <0.001 |
|         ram_reg_0_1_54_59                            |    <0.001 |
|         ram_reg_0_1_552_557                          |    <0.001 |
|         ram_reg_0_1_558_559                          |    <0.001 |
|         ram_reg_0_1_60_65                            |    <0.001 |
|         ram_reg_0_1_66_71                            |    <0.001 |
|         ram_reg_0_1_72_77                            |    <0.001 |
|         ram_reg_0_1_78_83                            |    <0.001 |
|         ram_reg_0_1_84_89                            |    <0.001 |
|         ram_reg_0_1_90_95                            |    <0.001 |
|         ram_reg_0_1_96_101                           |    <0.001 |
|       htif                                           |     0.001 |
|         acq_q                                        |    <0.001 |
|       outmemsys                                      |     0.037 |
|         L2CoherenceAgent                             |     0.027 |
|           AcquireTracker_0                           |     0.003 |
|           AcquireTracker_1                           |     0.002 |
|           AcquireTracker_2                           |     0.003 |
|           AcquireTracker_3                           |     0.001 |
|           AcquireTracker_4                           |     0.006 |
|           AcquireTracker_5                           |     0.002 |
|           AcquireTracker_6                           |     0.002 |
|           VoluntaryReleaseTracker                    |     0.002 |
|           outer_arb                                  |     0.006 |
|             RRArbiter_2                              |     0.006 |
|         Queue_14                                     |    <0.001 |
|           ram_reg_0_1_0_5                            |    <0.001 |
|           ram_reg_0_1_12_17                          |    <0.001 |
|           ram_reg_0_1_18_23                          |    <0.001 |
|           ram_reg_0_1_24_29                          |    <0.001 |
|           ram_reg_0_1_6_11                           |    <0.001 |
|         Queue_15                                     |    <0.001 |
|           ram_reg_0_3_0_5                            |    <0.001 |
|           ram_reg_0_3_102_107                        |    <0.001 |
|           ram_reg_0_3_108_113                        |    <0.001 |
|           ram_reg_0_3_114_119                        |    <0.001 |
|           ram_reg_0_3_120_125                        |    <0.001 |
|           ram_reg_0_3_126_127                        |    <0.001 |
|           ram_reg_0_3_12_17                          |    <0.001 |
|           ram_reg_0_3_18_23                          |    <0.001 |
|           ram_reg_0_3_24_29                          |    <0.001 |
|           ram_reg_0_3_30_35                          |    <0.001 |
|           ram_reg_0_3_36_41                          |    <0.001 |
|           ram_reg_0_3_42_47                          |    <0.001 |
|           ram_reg_0_3_48_53                          |    <0.001 |
|           ram_reg_0_3_54_59                          |    <0.001 |
|           ram_reg_0_3_60_65                          |    <0.001 |
|           ram_reg_0_3_66_71                          |    <0.001 |
|           ram_reg_0_3_6_11                           |    <0.001 |
|           ram_reg_0_3_72_77                          |    <0.001 |
|           ram_reg_0_3_78_83                          |    <0.001 |
|           ram_reg_0_3_84_89                          |    <0.001 |
|           ram_reg_0_3_90_95                          |    <0.001 |
|           ram_reg_0_3_96_101                         |    <0.001 |
|         conv                                         |     0.004 |
|           mem_cmd_q                                  |    <0.001 |
|             ram_reg_0_1_0_5                          |    <0.001 |
|             ram_reg_0_1_12_17                        |    <0.001 |
|             ram_reg_0_1_18_23                        |    <0.001 |
|             ram_reg_0_1_24_29                        |    <0.001 |
|             ram_reg_0_1_6_11                         |    <0.001 |
|           mem_data_q                                 |     0.001 |
|             ram_reg_0_1_0_5                          |    <0.001 |
|             ram_reg_0_1_102_107                      |    <0.001 |
|             ram_reg_0_1_108_113                      |    <0.001 |
|             ram_reg_0_1_114_119                      |    <0.001 |
|             ram_reg_0_1_120_125                      |    <0.001 |
|             ram_reg_0_1_126_127                      |    <0.001 |
|             ram_reg_0_1_12_17                        |    <0.001 |
|             ram_reg_0_1_18_23                        |    <0.001 |
|             ram_reg_0_1_24_29                        |    <0.001 |
|             ram_reg_0_1_30_35                        |    <0.001 |
|             ram_reg_0_1_36_41                        |    <0.001 |
|             ram_reg_0_1_42_47                        |    <0.001 |
|             ram_reg_0_1_48_53                        |    <0.001 |
|             ram_reg_0_1_54_59                        |    <0.001 |
|             ram_reg_0_1_60_65                        |    <0.001 |
|             ram_reg_0_1_66_71                        |    <0.001 |
|             ram_reg_0_1_6_11                         |    <0.001 |
|             ram_reg_0_1_72_77                        |    <0.001 |
|             ram_reg_0_1_78_83                        |    <0.001 |
|             ram_reg_0_1_84_89                        |    <0.001 |
|             ram_reg_0_1_90_95                        |    <0.001 |
|             ram_reg_0_1_96_101                       |    <0.001 |
|         llc                                          |     0.005 |
|           resp_dataq                                 |     0.005 |
|             Queue_16                                 |    <0.001 |
|             fq                                       |     0.005 |
|               ram                                    |     0.004 |
|         net                                          |    <0.001 |
|           ackNet                                     |    <0.001 |
|             LockingRRArbiter_12                      |    <0.001 |
|           acqNet                                     |    <0.001 |
|             LockingRRArbiter_0                       |    <0.001 |
+------------------------------------------------------+-----------+


