module upcounter(
input clk,
input rst,
output reg count
);
always@(posedge clk)
if(rst)
begin
count =4'b0000;
end
else
begin
count<=count+1;
end
endmodule
