<!-- set: ai sw=2 ts=2 sta et -->
<architecture>

  <models>
    <model name="dsp">
      <input_ports>
        <port name="a" combinational_sink_ports="out carry"/>
        <port name="b" combinational_sink_ports="out carry"/>
        <port name="addsub" combinational_sink_ports="out carry"/>
      </input_ports>
      <output_ports>
        <port name="out"/>
        <port name="carry"/>
      </output_ports>
    </model>
  </models>

  <tiles>
    <tile name="io">
      <sub_tile name="io" capacity="8">
        <equivalent_sites>
          <site pb_type="io" pin_mapping="direct"/>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
        <output name="inpad" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
        <pinlocations pattern="custom">
          <loc side="left">io.outpad io.inpad</loc>
          <loc side="top">io.outpad io.inpad</loc>
          <loc side="right">io.outpad io.inpad</loc>
          <loc side="bottom">io.outpad io.inpad</loc>
        </pinlocations>
      </sub_tile>
    </tile>  
    <tile name="clb">
      <sub_tile name="clb">
        <equivalent_sites>
          <site pb_type="clb" pin_mapping="direct"/>
        </equivalent_sites>
        <input name="I" num_pins="33" equivalent="full"/>
        <output name="O" num_pins="10" equivalent="instance"/>
        <clock name="clk" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
        <pinlocations pattern="spread"/>
      </sub_tile>
    </tile>
    <tile name="dsp">
      <sub_tile name="dsp">
        <equivalent_sites>
          <site pb_type="dsp" pin_mapping="direct"/>
        </equivalent_sites>
        <input name="a" num_pins="8" equivalent="full"/>
        <input name="b" num_pins="8" equivalent="full"/>
        <input name="addsub" num_pins="1"/>
        <output name="out" num_pins="16"/>
        <output name="carry" num_pins="1"/>
        <fc in_type="frac" in_val="0.25" out_type="frac" out_val="0.25"/>
        <pinlocations pattern="spread"/>
      </sub_tile>
    </tile>
  </tiles>

  <layout>
    <auto_layout aspect_ratio="1.0">
      <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
      <perimeter type="io" priority="100"/>
      <corners type="EMPTY" priority="101"/>
      <!--Fill with 'clb'-->
      <fill type="clb" priority="10"/>
      <!--Column of 'dsp'-->
      <col type="dsp" startx="4" starty="1" repeatx="8" priority="20"/>
    </auto_layout>
  </layout>

  <device>
    <sizing R_minW_nmos="6065.520020" R_minW_pmos="18138.500000"/>
    <area grid_logic_tile_area="14813.392"/>
    <!--area is for soft logic only-->
    <chan_width_distr>
      <x distr="uniform" peak="1.000000"/>
      <y distr="uniform" peak="1.000000"/>
    </chan_width_distr>
    <switch_block type="wilton" fs="3"/>
    <connection_block input_switch_name="ipin_cblock"/>
  </device>

  <switchlist>
    <switch type="mux" name="0" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" Tdel="6.837e-11" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="ipin_cblock" R="1516.380005" Cout="0." Cin="0.000000e+00" Tdel="7.247000e-11" mux_trans_size="1.222260" buf_size="auto"/>
  </switchlist>

  <segmentlist>
    <segment freq="1.000000" length="4" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
      <mux name="0"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
  </segmentlist>

  <complexblocklist>
    <pb_type name="io">
      <input name="outpad" num_pins="1"/>
      <output name="inpad" num_pins="1"/>
      <mode name="inpad">
        <pb_type name="inpad" blif_model=".input" num_pb="1">
          <output name="inpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="inpad" input="inpad.inpad" output="io.inpad">
            <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
          </direct>
        </interconnect>
      </mode>
      <mode name="outpad">
        <pb_type name="outpad" blif_model=".output" num_pb="1">
          <input name="outpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="outpad" input="io.outpad" output="outpad.outpad">
            <delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
          </direct>
        </interconnect>
      </mode>
    </pb_type>  

    <pb_type name="clb">
      <input name="I" num_pins="33" equivalent="full"/>
      <output name="O" num_pins="10" equivalent="instance"/>
      <clock name="clk" num_pins="1"/>

      <pb_type name="ble" num_pb="10">
        <input name="in" num_pins="6"/>
        <output name="out" num_pins="1"/>
        <clock name="clk" num_pins="1"/>

        <pb_type name="soft_logic" num_pb="1">
          <input name="in" num_pins="6"/>
          <output name="out" num_pins="1"/>
          <mode name="n1_lut6">
            <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
              <input name="in" num_pins="6" port_class="lut_in"/>
              <output name="out" num_pins="1" port_class="lut_out"/>
              <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
                          2.690e-10
                          2.690e-10
                          2.690e-10
                          2.690e-10
                          2.690e-10
                          2.690e-10
              </delay_matrix>
            </pb_type>
            <interconnect>
              <direct name="direct1" input="soft_logic.in[5:0]" output="lut6[0:0].in[5:0]"/>
              <direct name="direct2" input="lut6[0:0].out" output="soft_logic.out[0:0]"/>
            </interconnect>
          </mode>
        </pb_type>

        <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
          <input name="D" num_pins="1" port_class="D"/>
          <output name="Q" num_pins="1" port_class="Q"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="2.448e-10" port="ff.D" clock="clk"/>
          <T_clock_to_Q max="7.732e-11" port="ff.Q" clock="clk"/>
        </pb_type>

        <interconnect>
          <!-- Two ff, make ff available to only corresponding luts -->
          <direct name="direct1" input="ble.in" output="soft_logic.in"/>
          <direct name="direct2" input="soft_logic.out" output="ff.D"/>
          <direct name="direct4" input="ble.clk" output="ff.clk"/>
          <mux name="mux1" input="ff.Q soft_logic.out" output="ble.out"/>
        </interconnect>
      </pb_type>

      <interconnect>
        <complete name="crossbar" input="clb.I ble[9:0].out" output="ble[9:0].in"/>
        <complete name="clks" input="clb.clk" output="ble[9:0].clk"/>
        <direct name="clbouts" input="ble[9:0].out" output="clb.O"/>
      </interconnect>
    </pb_type>

    <pb_type name="dsp">
      <input name="a" num_pins="8" equivalent="full"/>
      <input name="b" num_pins="8" equivalent="full"/>
      <input name="addsub" num_pins="1"/>
      <output name="out" num_pins="16"/>
      <output name="carry" num_pins="1"/>

      <pb_type name="dsp_bel" num_pb="1" blif_model=".subckt dsp">
        <input name="a" num_pins="8"/>
        <input name="b" num_pins="8"/>
        <input name="addsub" num_pins="1"/>
        <output name="out" num_pins="16"/>
        <output name="carry" num_pins="1"/>
        <delay_constant max="10e-11" in_port="dsp_bel.a" out_port="dsp_bel.out"/>
        <delay_constant max="10e-11" in_port="dsp_bel.b" out_port="dsp_bel.out"/>
        <delay_constant max="10e-11" in_port="dsp_bel.addsub" out_port="dsp_bel.out"/>
        <delay_constant max="10e-11" in_port="dsp_bel.a" out_port="dsp_bel.carry"/>
        <delay_constant max="10e-11" in_port="dsp_bel.b" out_port="dsp_bel.carry"/>
        <delay_constant max="10e-11" in_port="dsp_bel.addsub" out_port="dsp_bel.carry"/>
      </pb_type>

      <interconnect>
        <complete name="xbar_a" input="dsp.a" output="dsp_bel.a"/>
        <complete name="xbar_b" input="dsp.b" output="dsp_bel.b"/>
        <direct name="direct_addsub" input="dsp.addsub" output="dsp_bel.addsub"/>
        <direct name="direct_out" input="dsp_bel.out" output="dsp.out"/>
        <direct name="direct_cy" input="dsp_bel.carry" output="dsp.carry"/>
      </interconnect>
    </pb_type>
  </complexblocklist>

</architecture>
