--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n 3
-fastpaths -xml Top_OExp03_IP2SOC.twx Top_OExp03_IP2SOC.ncd -o
Top_OExp03_IP2SOC.twr Top_OExp03_IP2SOC.pcf

Design file:              Top_OExp03_IP2SOC.ncd
Physical constraint file: Top_OExp03_IP2SOC.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.931ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X52Y48.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.701ns (Levels of Logic = 7)
  Clock Path Skew:      -0.195ns (0.991 - 1.186)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO5   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y34.B1      net (fanout=1)        0.993   XLXN_559<5>
    SLICE_X64Y34.B       Tilo                  0.043   Data_in<5>
                                                       U4/Mmux_Cpu_data4bus281
    SLICE_X64Y34.C6      net (fanout=3)        0.112   Data_in<5>
    SLICE_X64Y34.CMUX    Tilo                  0.239   Data_in<5>
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X59Y44.A3      net (fanout=12)       0.697   Disp_num<5>
    SLICE_X59Y44.A       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_28
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X59Y45.D2      net (fanout=2)        0.665   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X59Y45.D       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X59Y45.C5      net (fanout=1)        0.150   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X59Y45.C       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X52Y48.D1      net (fanout=1)        0.662   U6/XLXN_390<52>
    SLICE_X52Y48.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X52Y48.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X52Y48.CLK     Tas                   0.009   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.701ns (2.263ns logic, 3.438ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.622ns (Levels of Logic = 7)
  Clock Path Skew:      -0.195ns (0.991 - 1.186)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO4   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X67Y36.B3      net (fanout=1)        0.748   XLXN_559<4>
    SLICE_X67Y36.B       Tilo                  0.043   Data_in<4>
                                                       U4/Mmux_Cpu_data4bus271
    SLICE_X67Y36.C6      net (fanout=3)        0.105   Data_in<4>
    SLICE_X67Y36.CMUX    Tilo                  0.244   Data_in<4>
                                                       U5/MUX1_DispData/Mmux_o_326
                                                       U5/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X59Y44.A1      net (fanout=13)       0.865   Disp_num<4>
    SLICE_X59Y44.A       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_28
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X59Y45.D2      net (fanout=2)        0.665   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X59Y45.D       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X59Y45.C5      net (fanout=1)        0.150   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X59Y45.C       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X52Y48.D1      net (fanout=1)        0.662   U6/XLXN_390<52>
    SLICE_X52Y48.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X52Y48.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X52Y48.CLK     Tas                   0.009   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.622ns (2.268ns logic, 3.354ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.602ns (Levels of Logic = 7)
  Clock Path Skew:      -0.195ns (0.991 - 1.186)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y36.B1      net (fanout=1)        1.010   XLXN_559<7>
    SLICE_X63Y36.B       Tilo                  0.043   Data_in<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X63Y36.C6      net (fanout=3)        0.098   Data_in<7>
    SLICE_X63Y36.CMUX    Tilo                  0.244   Data_in<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X59Y44.A6      net (fanout=13)       0.590   Disp_num<7>
    SLICE_X59Y44.A       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_28
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X59Y45.D2      net (fanout=2)        0.665   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X59Y45.D       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X59Y45.C5      net (fanout=1)        0.150   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X59Y45.C       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X52Y48.D1      net (fanout=1)        0.662   U6/XLXN_390<52>
    SLICE_X52Y48.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X52Y48.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X52Y48.CLK     Tas                   0.009   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (2.268ns logic, 3.334ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X57Y50.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.474ns (Levels of Logic = 6)
  Clock Path Skew:      -0.372ns (0.986 - 1.358)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO5   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y34.B1      net (fanout=1)        0.993   XLXN_559<5>
    SLICE_X64Y34.B       Tilo                  0.043   Data_in<5>
                                                       U4/Mmux_Cpu_data4bus281
    SLICE_X64Y34.C6      net (fanout=3)        0.112   Data_in<5>
    SLICE_X64Y34.CMUX    Tilo                  0.239   Data_in<5>
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X58Y45.A2      net (fanout=12)       0.901   Disp_num<5>
    SLICE_X58Y45.A       Tilo                  0.043   U6/XLXN_390<50>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X59Y45.B1      net (fanout=2)        0.565   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X59Y45.B       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X57Y50.B4      net (fanout=1)        0.451   U6/XLXN_390<55>
    SLICE_X57Y50.B       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X57Y50.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X57Y50.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      5.474ns (2.220ns logic, 3.254ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.442ns (Levels of Logic = 6)
  Clock Path Skew:      -0.372ns (0.986 - 1.358)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y36.B1      net (fanout=1)        1.010   XLXN_559<7>
    SLICE_X63Y36.B       Tilo                  0.043   Data_in<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X63Y36.C6      net (fanout=3)        0.098   Data_in<7>
    SLICE_X63Y36.CMUX    Tilo                  0.244   Data_in<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X58Y45.A3      net (fanout=13)       0.861   Disp_num<7>
    SLICE_X58Y45.A       Tilo                  0.043   U6/XLXN_390<50>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X59Y45.B1      net (fanout=2)        0.565   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X59Y45.B       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X57Y50.B4      net (fanout=1)        0.451   U6/XLXN_390<55>
    SLICE_X57Y50.B       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X57Y50.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X57Y50.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (2.225ns logic, 3.217ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.298ns (Levels of Logic = 6)
  Clock Path Skew:      -0.372ns (0.986 - 1.358)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO4   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X67Y36.B3      net (fanout=1)        0.748   XLXN_559<4>
    SLICE_X67Y36.B       Tilo                  0.043   Data_in<4>
                                                       U4/Mmux_Cpu_data4bus271
    SLICE_X67Y36.C6      net (fanout=3)        0.105   Data_in<4>
    SLICE_X67Y36.CMUX    Tilo                  0.244   Data_in<4>
                                                       U5/MUX1_DispData/Mmux_o_326
                                                       U5/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X58Y45.A1      net (fanout=13)       0.972   Disp_num<4>
    SLICE_X58Y45.A       Tilo                  0.043   U6/XLXN_390<50>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X59Y45.B1      net (fanout=2)        0.565   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X59Y45.B       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X57Y50.B4      net (fanout=1)        0.451   U6/XLXN_390<55>
    SLICE_X57Y50.B       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X57Y50.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X57Y50.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      5.298ns (2.225ns logic, 3.073ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X61Y50.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.460ns (Levels of Logic = 7)
  Clock Path Skew:      -0.370ns (0.988 - 1.358)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y39.B4      net (fanout=1)        0.901   XLXN_559<27>
    SLICE_X62Y39.B       Tilo                  0.043   Data_in<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X62Y39.C6      net (fanout=4)        0.119   Data_in<27>
    SLICE_X62Y39.CMUX    Tilo                  0.239   Data_in<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X60Y49.A1      net (fanout=13)       1.010   Disp_num<27>
    SLICE_X60Y49.A       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X61Y49.D5      net (fanout=2)        0.238   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X61Y49.D       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X61Y49.C5      net (fanout=1)        0.150   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X61Y49.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X61Y50.D2      net (fanout=1)        0.629   U6/XLXN_390<12>
    SLICE_X61Y50.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X61Y50.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X61Y50.CLK     Tas                   0.009   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (2.263ns logic, 3.197ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.433ns (Levels of Logic = 7)
  Clock Path Skew:      -0.370ns (0.988 - 1.358)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X69Y36.B2      net (fanout=1)        0.744   XLXN_559<26>
    SLICE_X69Y36.B       Tilo                  0.043   U1/IR/content<28>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X69Y36.C5      net (fanout=2)        0.251   Data_in<26>
    SLICE_X69Y36.CMUX    Tilo                  0.244   U1/IR/content<28>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X60Y49.A2      net (fanout=13)       1.003   Disp_num<26>
    SLICE_X60Y49.A       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X61Y49.D5      net (fanout=2)        0.238   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X61Y49.D       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X61Y49.C5      net (fanout=1)        0.150   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X61Y49.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X61Y50.D2      net (fanout=1)        0.629   U6/XLXN_390<12>
    SLICE_X61Y50.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X61Y50.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X61Y50.CLK     Tas                   0.009   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      5.433ns (2.268ns logic, 3.165ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.263ns (Levels of Logic = 7)
  Clock Path Skew:      -0.370ns (0.988 - 1.358)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y7.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X69Y36.B2      net (fanout=1)        0.744   XLXN_559<26>
    SLICE_X69Y36.B       Tilo                  0.043   U1/IR/content<28>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X69Y36.C5      net (fanout=2)        0.251   Data_in<26>
    SLICE_X69Y36.CMUX    Tilo                  0.244   U1/IR/content<28>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X63Y49.A4      net (fanout=13)       0.736   Disp_num<26>
    SLICE_X63Y49.A       Tilo                  0.043   U6/XLXN_390<41>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X61Y49.D6      net (fanout=2)        0.335   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X61Y49.D       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X61Y49.C5      net (fanout=1)        0.150   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X61Y49.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X61Y50.D2      net (fanout=1)        0.629   U6/XLXN_390<12>
    SLICE_X61Y50.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X61Y50.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X61Y50.CLK     Tas                   0.009   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      5.263ns (2.268ns logic, 2.995ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_34 (SLICE_X62Y48.C5), 71 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_35 (FF)
  Destination:          U6/M2/buffer_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (0.749 - 0.487)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_35 to U6/M2/buffer_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y50.AQ      Tcko                  0.100   U6/M2/buffer<36>
                                                       U6/M2/buffer_35
    SLICE_X62Y48.D4      net (fanout=2)        0.216   U6/M2/buffer<35>
    SLICE_X62Y48.D       Tilo                  0.028   U6/M2/buffer<34>
                                                       U6/M2/mux9111
    SLICE_X62Y48.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<34>
    SLICE_X62Y48.CLK     Tah         (-Th)     0.059   U6/M2/buffer<34>
                                                       U6/M2/buffer_34_rstpot
                                                       U6/M2/buffer_34
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.069ns logic, 0.298ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_0 (FF)
  Destination:          U6/M2/buffer_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 2)
  Clock Path Skew:      0.227ns (0.749 - 0.522)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_0 to U6/M2/buffer_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y51.AQ      Tcko                  0.100   SW_OK<2>
                                                       U9/SW_OK_0
    SLICE_X62Y48.D3      net (fanout=66)       0.695   SW_OK<0>
    SLICE_X62Y48.D       Tilo                  0.028   U6/M2/buffer<34>
                                                       U6/M2/mux9111
    SLICE_X62Y48.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<34>
    SLICE_X62Y48.CLK     Tah         (-Th)     0.059   U6/M2/buffer<34>
                                                       U6/M2/buffer_34_rstpot
                                                       U6/M2/buffer_34
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.069ns logic, 0.777ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.879ns (Levels of Logic = 2)
  Clock Path Skew:      0.258ns (0.749 - 0.491)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y59.BQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X62Y48.D6      net (fanout=73)       0.728   U6/M2/state_FSM_FFd1
    SLICE_X62Y48.D       Tilo                  0.028   U6/M2/buffer<34>
                                                       U6/M2/mux9111
    SLICE_X62Y48.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<34>
    SLICE_X62Y48.CLK     Tah         (-Th)     0.059   U6/M2/buffer<34>
                                                       U6/M2/buffer_34_rstpot
                                                       U6/M2/buffer_34
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (0.069ns logic, 0.810ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_22 (SLICE_X55Y49.C5), 57 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_23 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.745 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_23 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y50.AQ      Tcko                  0.100   U6/M2/buffer<24>
                                                       U6/M2/buffer_23
    SLICE_X55Y49.D3      net (fanout=2)        0.226   U6/M2/buffer<23>
    SLICE_X55Y49.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X55Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X55Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.095ns logic, 0.301ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.728ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (0.745 - 0.491)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y59.BQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X55Y49.D5      net (fanout=73)       0.558   U6/M2/state_FSM_FFd1
    SLICE_X55Y49.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X55Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X55Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.728ns (0.095ns logic, 0.633ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (0.745 - 0.491)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y59.DQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X55Y49.D4      net (fanout=74)       0.609   U6/M2/state_FSM_FFd2
    SLICE_X55Y49.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X55Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X55Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.095ns logic, 0.684ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_30 (SLICE_X59Y48.C5), 57 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_31 (FF)
  Destination:          U6/M2/buffer_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.745 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_31 to U6/M2/buffer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y51.AQ      Tcko                  0.100   U6/M2/buffer<32>
                                                       U6/M2/buffer_31
    SLICE_X59Y48.D3      net (fanout=2)        0.228   U6/M2/buffer<31>
    SLICE_X59Y48.D       Tilo                  0.028   U6/M2/buffer<30>
                                                       U6/M2/mux8711
    SLICE_X59Y48.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<30>
    SLICE_X59Y48.CLK     Tah         (-Th)     0.033   U6/M2/buffer<30>
                                                       U6/M2/buffer_30_rstpot
                                                       U6/M2/buffer_30
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.095ns logic, 0.303ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (0.745 - 0.491)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y59.BQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X59Y48.D6      net (fanout=73)       0.639   U6/M2/state_FSM_FFd1
    SLICE_X59Y48.D       Tilo                  0.028   U6/M2/buffer<30>
                                                       U6/M2/mux8711
    SLICE_X59Y48.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<30>
    SLICE_X59Y48.CLK     Tah         (-Th)     0.033   U6/M2/buffer<30>
                                                       U6/M2/buffer_30_rstpot
                                                       U6/M2/buffer_30
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.095ns logic, 0.714ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.668ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (0.745 - 0.491)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y59.DQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X59Y48.D2      net (fanout=74)       0.752   U6/M2/state_FSM_FFd2
    SLICE_X59Y48.D       Tilo                  0.028   U6/M2/buffer<30>
                                                       U6/M2/mux8711
    SLICE_X59Y48.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<30>
    SLICE_X59Y48.CLK     Tah         (-Th)     0.033   U6/M2/buffer<30>
                                                       U6/M2/buffer_30_rstpot
                                                       U6/M2/buffer_30
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.095ns logic, 0.827ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y7.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y7.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y7.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.931|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2172 connections

Design statistics:
   Minimum period:   5.931ns{1}   (Maximum frequency: 168.606MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 08 06:46:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 510 MB



