Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_led_behav xil_defaultlib.uart_led xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.meta_harden
Compiling module xil_defaultlib.uart_baud_gen(BAUD_RATE=115200,C...
Compiling module xil_defaultlib.uart_rx_ctl
Compiling module xil_defaultlib.uart_rx(CLOCK_RATE=125000000)
Compiling module xil_defaultlib.led_ctl
Compiling module xil_defaultlib.uart_led
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_led_behav
