{"Source Block": ["oh/eclock/hdl/eclock.v@80:90@HdlIdDef", "   wire \tpll_lclk;          //full speed lclk etx\n   wire \tpll_lclk_out;      //full speed lclk for pin for etx\n   wire \tpll_lclk_par;      //low speed lclk for etx\n   wire \tpll_cclk_div;      //low speed cclk\n   wire \tpll_cclk_standby;  //standby clock\n   wire \tcclk;\n   \n   \n   // PLL Primitive\n   PLLE2_BASE\n     #(\n"], "Clone Blocks": [["oh/eclock/hdl/eclock.v@79:89", "   wire \tpll_cclk;          //full speed cclk\n   wire \tpll_lclk;          //full speed lclk etx\n   wire \tpll_lclk_out;      //full speed lclk for pin for etx\n   wire \tpll_lclk_par;      //low speed lclk for etx\n   wire \tpll_cclk_div;      //low speed cclk\n   wire \tpll_cclk_standby;  //standby clock\n   wire \tcclk;\n   \n   \n   // PLL Primitive\n   PLLE2_BASE\n"], ["oh/eclock/hdl/eclock.v@77:87", "   // Wires\n   wire         clkfb;\n   wire \tpll_cclk;          //full speed cclk\n   wire \tpll_lclk;          //full speed lclk etx\n   wire \tpll_lclk_out;      //full speed lclk for pin for etx\n   wire \tpll_lclk_par;      //low speed lclk for etx\n   wire \tpll_cclk_div;      //low speed cclk\n   wire \tpll_cclk_standby;  //standby clock\n   wire \tcclk;\n   \n   \n"], ["oh/eclock/hdl/eclock.v@74:84", "   output       tx_lclk_out;           //for lclk output\n   output       tx_lclk_par;           //slow clock for tx parallel logic \n\n   // Wires\n   wire         clkfb;\n   wire \tpll_cclk;          //full speed cclk\n   wire \tpll_lclk;          //full speed lclk etx\n   wire \tpll_lclk_out;      //full speed lclk for pin for etx\n   wire \tpll_lclk_par;      //low speed lclk for etx\n   wire \tpll_cclk_div;      //low speed cclk\n   wire \tpll_cclk_standby;  //standby clock\n"], ["oh/eclock/hdl/eclock.v@78:88", "   wire         clkfb;\n   wire \tpll_cclk;          //full speed cclk\n   wire \tpll_lclk;          //full speed lclk etx\n   wire \tpll_lclk_out;      //full speed lclk for pin for etx\n   wire \tpll_lclk_par;      //low speed lclk for etx\n   wire \tpll_cclk_div;      //low speed cclk\n   wire \tpll_cclk_standby;  //standby clock\n   wire \tcclk;\n   \n   \n   // PLL Primitive\n"], ["oh/eclock/hdl/eclock.v@76:86", "\n   // Wires\n   wire         clkfb;\n   wire \tpll_cclk;          //full speed cclk\n   wire \tpll_lclk;          //full speed lclk etx\n   wire \tpll_lclk_out;      //full speed lclk for pin for etx\n   wire \tpll_lclk_par;      //low speed lclk for etx\n   wire \tpll_cclk_div;      //low speed cclk\n   wire \tpll_cclk_standby;  //standby clock\n   wire \tcclk;\n   \n"], ["oh/eclock/hdl/eclock.v@75:85", "   output       tx_lclk_par;           //slow clock for tx parallel logic \n\n   // Wires\n   wire         clkfb;\n   wire \tpll_cclk;          //full speed cclk\n   wire \tpll_lclk;          //full speed lclk etx\n   wire \tpll_lclk_out;      //full speed lclk for pin for etx\n   wire \tpll_lclk_par;      //low speed lclk for etx\n   wire \tpll_cclk_div;      //low speed cclk\n   wire \tpll_cclk_standby;  //standby clock\n   wire \tcclk;\n"]], "Diff Content": {"Delete": [], "Add": [[85, "   wire \tcclk_base;\n"], [85, "   wire \tcclk_div;\n"]]}}