<stg><name>store_tile_mm</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="11" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2 %p_read_1 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3 %p_read_2 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:4 %p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %out = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:7 %xor_ln437 = xor i1 %p_read_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln437"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:8 %add_ln428 = add i9 %p_read_2, i9 16

]]></Node>
<StgValue><ssdm name="add_ln428"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:9 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln428, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="9">
<![CDATA[
entry:10 %trunc_ln427 = trunc i9 %p_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln427"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %xor_ln428 = xor i8 %trunc_ln427, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln428"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:12 %th_eff = select i1 %tmp_3, i8 %xor_ln428, i8 16

]]></Node>
<StgValue><ssdm name="th_eff"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:13 %add_ln431 = add i9 %p_read_1, i9 16

]]></Node>
<StgValue><ssdm name="add_ln431"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:14 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln431, i32 8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="9">
<![CDATA[
entry:15 %trunc_ln430 = trunc i9 %p_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln430"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:16 %xor_ln431 = xor i8 %trunc_ln430, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln431"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:17 %tw_eff = select i1 %tmp_4, i8 %xor_ln431, i8 16

]]></Node>
<StgValue><ssdm name="tw_eff"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
entry:18 %tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %xor_ln437, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="5">
<![CDATA[
entry:19 %tmp_1_cast = zext i5 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_35, i32 0, i32 0, void @empty_36, i32 0, i32 65025, void @empty_43, void @empty_37, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:22 %specpipeline_ln240 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_36

]]></Node>
<StgValue><ssdm name="specpipeline_ln240"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="9">
<![CDATA[
entry:23 %zext_ln242 = zext i9 %p_read_2

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
entry:24 %tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="11">
<![CDATA[
entry:25 %zext_ln242_1 = zext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln242_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
entry:26 %zext_ln242_2 = zext i8 %tw_eff

]]></Node>
<StgValue><ssdm name="zext_ln242_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:27 %store_ln242 = store i8 0, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
entry:28 %br_ln242 = br void %Out_writex.i.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
Out_writex.i.i:0 %y_1 = load i8 %y

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="8">
<![CDATA[
Out_writex.i.i:1 %zext_ln246 = zext i8 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln246"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Out_writex.i.i:2 %add_ln246 = add i9 %tmp_1_cast, i9 %zext_ln246

]]></Node>
<StgValue><ssdm name="add_ln246"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Out_writex.i.i:3 %shl_ln246 = shl i9 %add_ln246, i9 4

]]></Node>
<StgValue><ssdm name="shl_ln246"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="8">
<![CDATA[
Out_writex.i.i:4 %zext_ln242_3 = zext i8 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln242_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Out_writex.i.i:5 %icmp_ln242 = icmp_eq  i8 %y_1, i8 %th_eff

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Out_writex.i.i:6 %add_ln242 = add i8 %y_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln242"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Out_writex.i.i:7 %br_ln242 = br i1 %icmp_ln242, void %Out_writex.split.i.i, void %store_tile_mm.exit

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Out_writex.split.i.i:1 %empty = add i10 %zext_ln242, i10 %zext_ln242_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
Out_writex.split.i.i:2 %p_shl_i_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %empty, i10 0

]]></Node>
<StgValue><ssdm name="p_shl_i_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="21" op_0_bw="20">
<![CDATA[
Out_writex.split.i.i:3 %p_shl_cast14_i_i = zext i20 %p_shl_i_i

]]></Node>
<StgValue><ssdm name="p_shl_cast14_i_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
Out_writex.split.i.i:4 %p_shl2_i_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2_i_i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="21" op_0_bw="12">
<![CDATA[
Out_writex.split.i.i:5 %p_shl2_cast15_i_i = zext i12 %p_shl2_i_i

]]></Node>
<StgValue><ssdm name="p_shl2_cast15_i_i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
Out_writex.split.i.i:6 %empty_62 = sub i21 %p_shl_cast14_i_i, i21 %p_shl2_cast15_i_i

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="21">
<![CDATA[
Out_writex.split.i.i:7 %p_cast = sext i21 %empty_62

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
Out_writex.split.i.i:8 %tmp = add i22 %p_cast, i22 %zext_ln242_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="22">
<![CDATA[
Out_writex.split.i.i:9 %tmp_cast = sext i22 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Out_writex.split.i.i:10 %empty_63 = add i64 %tmp_cast, i64 %out

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Out_writex.split.i.i:11 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_63, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="62">
<![CDATA[
Out_writex.split.i.i:12 %sext_ln245 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln245"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
Out_writex.split.i.i:13 %gmem_out_addr = getelementptr i32 %gmem_out, i64 %sext_ln245

]]></Node>
<StgValue><ssdm name="gmem_out_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
store_tile_mm.exit:0 %ret_ln442 = ret

]]></Node>
<StgValue><ssdm name="ret_ln442"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Out_writex.split.i.i:0 %specloopname_ln242 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln242"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Out_writex.split.i.i:14 %empty_64 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_out_addr, i32 %zext_ln242_2

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
Out_writex.split.i.i:15 %br_ln245 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.i.i:0 %x = phi i8 %add_ln245, void %for.inc.split.i.i, i8 0, void %Out_writex.split.i.i

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="8">
<![CDATA[
for.inc.i.i:1 %zext_ln246_1 = zext i8 %x

]]></Node>
<StgValue><ssdm name="zext_ln246_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.i:2 %add_ln246_1 = add i9 %shl_ln246, i9 %zext_ln246_1

]]></Node>
<StgValue><ssdm name="add_ln246_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.i:3 %zext_ln246_2 = zext i9 %add_ln246_1

]]></Node>
<StgValue><ssdm name="zext_ln246_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i:4 %outbuf_addr = getelementptr i32 %outbuf, i64 0, i64 %zext_ln246_2

]]></Node>
<StgValue><ssdm name="outbuf_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.i:5 %icmp_ln245 = icmp_eq  i8 %x, i8 %tw_eff

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.i:6 %add_ln245 = add i8 %x, i8 1

]]></Node>
<StgValue><ssdm name="add_ln245"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:7 %br_ln245 = br i1 %icmp_ln245, void %for.inc.split.i.i, void %for.inc13.loopexit.i.i

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split.i.i:1 %outbuf_load = load i9 %outbuf_addr

]]></Node>
<StgValue><ssdm name="outbuf_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13.loopexit.i.i:1 %store_ln242 = store i8 %add_ln242, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split.i.i:1 %outbuf_load = load i9 %outbuf_addr

]]></Node>
<StgValue><ssdm name="outbuf_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i.i:0 %specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln245"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.i.i:2 %bitcast_ln246 = bitcast i32 %outbuf_load

]]></Node>
<StgValue><ssdm name="bitcast_ln246"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split.i.i:3 %write_ln246 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_out_addr, i32 %bitcast_ln246, i4 15

]]></Node>
<StgValue><ssdm name="write_ln246"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i.i:4 %br_ln245 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc13.loopexit.i.i:0 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc13.loopexit.i.i:0 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc13.loopexit.i.i:0 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="84" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc13.loopexit.i.i:0 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="85" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc13.loopexit.i.i:0 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
for.inc13.loopexit.i.i:2 %br_ln242 = br void %Out_writex.i.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="102" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="103" name="gmem_out" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem_out"/></StgValue>
</port>
<port id="104" name="output_ftmap" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="output_ftmap"/></StgValue>
</port>
<port id="105" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="106" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="107" name="outbuf" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="outbuf"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="109" from="StgValue_108" to="y" fromId="108" toId="12">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="110" toId="13">
</dataflow>
<dataflow id="112" from="output_ftmap" to="specinterface_ln0" fromId="104" toId="13">
</dataflow>
<dataflow id="114" from="ap_fifo_str" to="specinterface_ln0" fromId="113" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="119" from="p_str" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="121" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="122" from="p_str" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="123" from="p_str" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="124" from="p_str" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="127" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="129" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="130" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="131" from="p_str" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="133" from="ScalarProp_str" to="specinterface_ln0" fromId="132" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="13">
</dataflow>
<dataflow id="136" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="138" from="_ssdm_op_Read.ap_auto.i9" to="p_read_1" fromId="137" toId="14">
</dataflow>
<dataflow id="139" from="p_read2" to="p_read_1" fromId="106" toId="14">
</dataflow>
<dataflow id="140" from="_ssdm_op_Read.ap_auto.i9" to="p_read_2" fromId="137" toId="15">
</dataflow>
<dataflow id="141" from="p_read1" to="p_read_2" fromId="105" toId="15">
</dataflow>
<dataflow id="143" from="_ssdm_op_Read.ap_auto.i1" to="p_read_3" fromId="142" toId="16">
</dataflow>
<dataflow id="144" from="p_read" to="p_read_3" fromId="102" toId="16">
</dataflow>
<dataflow id="146" from="_ssdm_op_Read.ap_fifo.i64P0A" to="out" fromId="145" toId="17">
</dataflow>
<dataflow id="147" from="output_ftmap" to="out" fromId="104" toId="17">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="148" toId="18">
</dataflow>
<dataflow id="150" from="outbuf" to="specmemcore_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="152" from="StgValue_151" to="specmemcore_ln0" fromId="151" toId="18">
</dataflow>
<dataflow id="154" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="18">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="18">
</dataflow>
<dataflow id="157" from="p_read_3" to="xor_ln437" fromId="16" toId="19">
</dataflow>
<dataflow id="159" from="StgValue_158" to="xor_ln437" fromId="158" toId="19">
</dataflow>
<dataflow id="160" from="p_read_2" to="add_ln428" fromId="15" toId="20">
</dataflow>
<dataflow id="162" from="StgValue_161" to="add_ln428" fromId="161" toId="20">
</dataflow>
<dataflow id="164" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_3" fromId="163" toId="21">
</dataflow>
<dataflow id="165" from="add_ln428" to="tmp_3" fromId="20" toId="21">
</dataflow>
<dataflow id="167" from="StgValue_166" to="tmp_3" fromId="166" toId="21">
</dataflow>
<dataflow id="168" from="p_read_2" to="trunc_ln427" fromId="15" toId="22">
</dataflow>
<dataflow id="169" from="trunc_ln427" to="xor_ln428" fromId="22" toId="23">
</dataflow>
<dataflow id="171" from="StgValue_170" to="xor_ln428" fromId="170" toId="23">
</dataflow>
<dataflow id="172" from="tmp_3" to="th_eff" fromId="21" toId="24">
</dataflow>
<dataflow id="173" from="xor_ln428" to="th_eff" fromId="23" toId="24">
</dataflow>
<dataflow id="175" from="StgValue_174" to="th_eff" fromId="174" toId="24">
</dataflow>
<dataflow id="176" from="p_read_1" to="add_ln431" fromId="14" toId="25">
</dataflow>
<dataflow id="177" from="StgValue_161" to="add_ln431" fromId="161" toId="25">
</dataflow>
<dataflow id="178" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_4" fromId="163" toId="26">
</dataflow>
<dataflow id="179" from="add_ln431" to="tmp_4" fromId="25" toId="26">
</dataflow>
<dataflow id="180" from="StgValue_166" to="tmp_4" fromId="166" toId="26">
</dataflow>
<dataflow id="181" from="p_read_1" to="trunc_ln430" fromId="14" toId="27">
</dataflow>
<dataflow id="182" from="trunc_ln430" to="xor_ln431" fromId="27" toId="28">
</dataflow>
<dataflow id="183" from="StgValue_170" to="xor_ln431" fromId="170" toId="28">
</dataflow>
<dataflow id="184" from="tmp_4" to="tw_eff" fromId="26" toId="29">
</dataflow>
<dataflow id="185" from="xor_ln431" to="tw_eff" fromId="28" toId="29">
</dataflow>
<dataflow id="186" from="StgValue_174" to="tw_eff" fromId="174" toId="29">
</dataflow>
<dataflow id="188" from="_ssdm_op_BitConcatenate.i5.i1.i4" to="tmp_1" fromId="187" toId="30">
</dataflow>
<dataflow id="189" from="xor_ln437" to="tmp_1" fromId="19" toId="30">
</dataflow>
<dataflow id="191" from="StgValue_190" to="tmp_1" fromId="190" toId="30">
</dataflow>
<dataflow id="192" from="tmp_1" to="tmp_1_cast" fromId="30" toId="31">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="148" toId="32">
</dataflow>
<dataflow id="194" from="outbuf" to="specmemcore_ln0" fromId="107" toId="32">
</dataflow>
<dataflow id="195" from="StgValue_151" to="specmemcore_ln0" fromId="151" toId="32">
</dataflow>
<dataflow id="196" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="32">
</dataflow>
<dataflow id="197" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="32">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="110" toId="33">
</dataflow>
<dataflow id="199" from="gmem_out" to="specinterface_ln0" fromId="103" toId="33">
</dataflow>
<dataflow id="201" from="empty_35" to="specinterface_ln0" fromId="200" toId="33">
</dataflow>
<dataflow id="202" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="33">
</dataflow>
<dataflow id="203" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="33">
</dataflow>
<dataflow id="205" from="empty_36" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="206" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="33">
</dataflow>
<dataflow id="208" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="33">
</dataflow>
<dataflow id="210" from="empty_43" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="212" from="empty_37" to="specinterface_ln0" fromId="211" toId="33">
</dataflow>
<dataflow id="213" from="empty_36" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="214" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="33">
</dataflow>
<dataflow id="215" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="33">
</dataflow>
<dataflow id="216" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="33">
</dataflow>
<dataflow id="217" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="33">
</dataflow>
<dataflow id="218" from="empty_36" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="219" from="empty_36" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="220" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="33">
</dataflow>
<dataflow id="221" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="33">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecPipeline" to="specpipeline_ln240" fromId="222" toId="34">
</dataflow>
<dataflow id="224" from="StgValue_134" to="specpipeline_ln240" fromId="134" toId="34">
</dataflow>
<dataflow id="225" from="StgValue_115" to="specpipeline_ln240" fromId="115" toId="34">
</dataflow>
<dataflow id="226" from="StgValue_115" to="specpipeline_ln240" fromId="115" toId="34">
</dataflow>
<dataflow id="227" from="StgValue_115" to="specpipeline_ln240" fromId="115" toId="34">
</dataflow>
<dataflow id="228" from="empty_36" to="specpipeline_ln240" fromId="204" toId="34">
</dataflow>
<dataflow id="229" from="p_read_2" to="zext_ln242" fromId="15" toId="35">
</dataflow>
<dataflow id="231" from="_ssdm_op_BitConcatenate.i11.i9.i2" to="tmp_2" fromId="230" toId="36">
</dataflow>
<dataflow id="232" from="p_read_1" to="tmp_2" fromId="14" toId="36">
</dataflow>
<dataflow id="234" from="StgValue_233" to="tmp_2" fromId="233" toId="36">
</dataflow>
<dataflow id="235" from="tmp_2" to="zext_ln242_1" fromId="36" toId="37">
</dataflow>
<dataflow id="236" from="tw_eff" to="zext_ln242_2" fromId="29" toId="38">
</dataflow>
<dataflow id="238" from="StgValue_237" to="store_ln242" fromId="237" toId="39">
</dataflow>
<dataflow id="239" from="y" to="store_ln242" fromId="12" toId="39">
</dataflow>
<dataflow id="240" from="y" to="y_1" fromId="12" toId="41">
</dataflow>
<dataflow id="241" from="y_1" to="zext_ln246" fromId="41" toId="42">
</dataflow>
<dataflow id="242" from="tmp_1_cast" to="add_ln246" fromId="31" toId="43">
</dataflow>
<dataflow id="243" from="zext_ln246" to="add_ln246" fromId="42" toId="43">
</dataflow>
<dataflow id="244" from="add_ln246" to="shl_ln246" fromId="43" toId="44">
</dataflow>
<dataflow id="246" from="StgValue_245" to="shl_ln246" fromId="245" toId="44">
</dataflow>
<dataflow id="247" from="y_1" to="zext_ln242_3" fromId="41" toId="45">
</dataflow>
<dataflow id="248" from="y_1" to="icmp_ln242" fromId="41" toId="46">
</dataflow>
<dataflow id="249" from="th_eff" to="icmp_ln242" fromId="24" toId="46">
</dataflow>
<dataflow id="250" from="y_1" to="add_ln242" fromId="41" toId="47">
</dataflow>
<dataflow id="252" from="StgValue_251" to="add_ln242" fromId="251" toId="47">
</dataflow>
<dataflow id="253" from="icmp_ln242" to="br_ln242" fromId="46" toId="48">
</dataflow>
<dataflow id="254" from="zext_ln242" to="empty" fromId="35" toId="49">
</dataflow>
<dataflow id="255" from="zext_ln242_3" to="empty" fromId="45" toId="49">
</dataflow>
<dataflow id="257" from="_ssdm_op_BitConcatenate.i20.i10.i10" to="p_shl_i_i" fromId="256" toId="50">
</dataflow>
<dataflow id="258" from="empty" to="p_shl_i_i" fromId="49" toId="50">
</dataflow>
<dataflow id="260" from="StgValue_259" to="p_shl_i_i" fromId="259" toId="50">
</dataflow>
<dataflow id="261" from="p_shl_i_i" to="p_shl_cast14_i_i" fromId="50" toId="51">
</dataflow>
<dataflow id="263" from="_ssdm_op_BitConcatenate.i12.i10.i2" to="p_shl2_i_i" fromId="262" toId="52">
</dataflow>
<dataflow id="264" from="empty" to="p_shl2_i_i" fromId="49" toId="52">
</dataflow>
<dataflow id="265" from="StgValue_233" to="p_shl2_i_i" fromId="233" toId="52">
</dataflow>
<dataflow id="266" from="p_shl2_i_i" to="p_shl2_cast15_i_i" fromId="52" toId="53">
</dataflow>
<dataflow id="267" from="p_shl_cast14_i_i" to="empty_62" fromId="51" toId="54">
</dataflow>
<dataflow id="268" from="p_shl2_cast15_i_i" to="empty_62" fromId="53" toId="54">
</dataflow>
<dataflow id="269" from="empty_62" to="p_cast" fromId="54" toId="55">
</dataflow>
<dataflow id="270" from="p_cast" to="tmp" fromId="55" toId="56">
</dataflow>
<dataflow id="271" from="zext_ln242_1" to="tmp" fromId="37" toId="56">
</dataflow>
<dataflow id="272" from="tmp" to="tmp_cast" fromId="56" toId="57">
</dataflow>
<dataflow id="273" from="tmp_cast" to="empty_63" fromId="57" toId="58">
</dataflow>
<dataflow id="274" from="out" to="empty_63" fromId="17" toId="58">
</dataflow>
<dataflow id="276" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln2" fromId="275" toId="59">
</dataflow>
<dataflow id="277" from="empty_63" to="trunc_ln2" fromId="58" toId="59">
</dataflow>
<dataflow id="278" from="StgValue_125" to="trunc_ln2" fromId="125" toId="59">
</dataflow>
<dataflow id="280" from="StgValue_279" to="trunc_ln2" fromId="279" toId="59">
</dataflow>
<dataflow id="281" from="trunc_ln2" to="sext_ln245" fromId="59" toId="60">
</dataflow>
<dataflow id="282" from="gmem_out" to="gmem_out_addr" fromId="103" toId="61">
</dataflow>
<dataflow id="283" from="sext_ln245" to="gmem_out_addr" fromId="60" toId="61">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecLoopName" to="specloopname_ln242" fromId="284" toId="63">
</dataflow>
<dataflow id="287" from="empty_28" to="specloopname_ln242" fromId="286" toId="63">
</dataflow>
<dataflow id="289" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty_64" fromId="288" toId="64">
</dataflow>
<dataflow id="290" from="gmem_out_addr" to="empty_64" fromId="61" toId="64">
</dataflow>
<dataflow id="291" from="zext_ln242_2" to="empty_64" fromId="38" toId="64">
</dataflow>
<dataflow id="292" from="add_ln245" to="x" fromId="72" toId="66">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="293" from="br_ln245" to="x" fromId="80" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="294" from="StgValue_237" to="x" fromId="237" toId="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="295" from="br_ln245" to="x" fromId="65" toId="66">
</dataflow>
<dataflow id="296" from="x" to="zext_ln246_1" fromId="66" toId="67">
</dataflow>
<dataflow id="297" from="shl_ln246" to="add_ln246_1" fromId="44" toId="68">
</dataflow>
<dataflow id="298" from="zext_ln246_1" to="add_ln246_1" fromId="67" toId="68">
</dataflow>
<dataflow id="299" from="add_ln246_1" to="zext_ln246_2" fromId="68" toId="69">
</dataflow>
<dataflow id="300" from="outbuf" to="outbuf_addr" fromId="107" toId="70">
</dataflow>
<dataflow id="302" from="StgValue_301" to="outbuf_addr" fromId="301" toId="70">
</dataflow>
<dataflow id="303" from="zext_ln246_2" to="outbuf_addr" fromId="69" toId="70">
</dataflow>
<dataflow id="304" from="x" to="icmp_ln245" fromId="66" toId="71">
</dataflow>
<dataflow id="305" from="tw_eff" to="icmp_ln245" fromId="29" toId="71">
</dataflow>
<dataflow id="306" from="x" to="add_ln245" fromId="66" toId="72">
</dataflow>
<dataflow id="307" from="StgValue_251" to="add_ln245" fromId="251" toId="72">
</dataflow>
<dataflow id="308" from="icmp_ln245" to="br_ln245" fromId="71" toId="73">
</dataflow>
<dataflow id="309" from="outbuf_addr" to="outbuf_load" fromId="70" toId="74">
</dataflow>
<dataflow id="310" from="add_ln242" to="store_ln242" fromId="47" toId="75">
</dataflow>
<dataflow id="311" from="y" to="store_ln242" fromId="12" toId="75">
</dataflow>
<dataflow id="312" from="outbuf_addr" to="outbuf_load" fromId="70" toId="76">
</dataflow>
<dataflow id="313" from="_ssdm_op_SpecLoopName" to="specloopname_ln245" fromId="284" toId="77">
</dataflow>
<dataflow id="315" from="empty_27" to="specloopname_ln245" fromId="314" toId="77">
</dataflow>
<dataflow id="316" from="outbuf_load" to="bitcast_ln246" fromId="76" toId="78">
</dataflow>
<dataflow id="318" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln246" fromId="317" toId="79">
</dataflow>
<dataflow id="319" from="gmem_out_addr" to="write_ln246" fromId="61" toId="79">
</dataflow>
<dataflow id="320" from="bitcast_ln246" to="write_ln246" fromId="78" toId="79">
</dataflow>
<dataflow id="322" from="StgValue_321" to="write_ln246" fromId="321" toId="79">
</dataflow>
<dataflow id="324" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_65" fromId="323" toId="81">
</dataflow>
<dataflow id="325" from="gmem_out_addr" to="empty_65" fromId="61" toId="81">
</dataflow>
<dataflow id="326" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_65" fromId="323" toId="82">
</dataflow>
<dataflow id="327" from="gmem_out_addr" to="empty_65" fromId="61" toId="82">
</dataflow>
<dataflow id="328" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_65" fromId="323" toId="83">
</dataflow>
<dataflow id="329" from="gmem_out_addr" to="empty_65" fromId="61" toId="83">
</dataflow>
<dataflow id="330" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_65" fromId="323" toId="84">
</dataflow>
<dataflow id="331" from="gmem_out_addr" to="empty_65" fromId="61" toId="84">
</dataflow>
<dataflow id="332" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_65" fromId="323" toId="85">
</dataflow>
<dataflow id="333" from="gmem_out_addr" to="empty_65" fromId="61" toId="85">
</dataflow>
<dataflow id="334" from="icmp_ln242" to="StgValue_2" fromId="46" toId="2">
</dataflow>
<dataflow id="335" from="icmp_ln245" to="StgValue_4" fromId="71" toId="4">
</dataflow>
</dataflows>


</stg>
