Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr 25 15:59:44 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.231        0.000                      0                  392        0.162        0.000                      0                  392        3.000        0.000                       0                   253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in                           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 6.250}        12.500          80.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       45.920        0.000                      0                  332        0.261        0.000                      0                  332       49.500        0.000                       0                   211  
  clk_out2_design_1_clk_wiz_0_0        6.731        0.000                      0                   36        0.249        0.000                      0                   36        5.750        0.000                       0                    38  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        5.231        0.000                      0                   60        0.162        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       45.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.920ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.790ns  (logic 26.182ns (48.674%)  route 27.608ns (51.326%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 98.743 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.742    -0.616    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.197 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.818     0.621    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.296     0.917 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.602     1.519    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I2_O)        0.124     1.643 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.176     2.819    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.855 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.857    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.375 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.836    10.211    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.153    10.364 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153/O
                         net (fo=2, routed)           0.708    11.072    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153_n_0
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.331    11.403 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157/O
                         net (fo=1, routed)           0.000    11.403    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.779 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    11.779    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[3]
                         net (fo=3, routed)           0.906    12.999    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_4
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.307    13.306 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19/O
                         net (fo=2, routed)           1.005    14.311    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.435 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8/O
                         net (fo=2, routed)           0.806    15.241    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8_n_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12/O
                         net (fo=1, routed)           0.000    15.365    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.745 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.862    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.177 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.066    17.243    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.307    17.550 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73/O
                         net (fo=1, routed)           0.569    18.119    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.639 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.639    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.858 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.959    19.817    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.295    20.112 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    20.112    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.801 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.081    21.882    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.329    22.211 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1/O
                         net (fo=1, routed)           0.000    22.211    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.587 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.587    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.806 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.530    23.336    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    27.543 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.545    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    29.063 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.639    30.702    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y40         LUT3 (Prop_lut3_I1_O)        0.149    30.851 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.975    31.826    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.332    32.158 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    32.158    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.671 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.671    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.986 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.141    34.127    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_4
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.337    34.464 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.586    35.050    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1_n_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.327    35.377 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    35.377    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.778 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.091 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/O[3]
                         net (fo=10, routed)          1.142    37.233    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_4
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.306    37.539 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    37.539    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.089 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.089    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.311 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/O[0]
                         net (fo=3, routed)           1.157    39.468    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_7
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.299    39.767 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8/O
                         net (fo=1, routed)           0.000    39.767    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.299 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.299    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.413 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.413    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.527 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.527    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.641 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.641    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.755 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.755    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.912 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.877    41.789    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.329    42.118 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          2.176    44.294    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.124    44.418 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8/O
                         net (fo=1, routed)           0.000    44.418    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.950 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.950    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.064 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.064    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.178 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.178    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.292 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.292    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.406 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.406    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.634 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.335    46.969    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.313    47.282 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    47.282    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.658 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.981 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           1.658    49.639    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.306    49.945 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           0.654    50.599    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    50.723 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_3/O
                         net (fo=6, routed)           1.157    51.880    design_1_i/hsv_to_rgb_0/inst/R[6]_i_3_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.124    52.004 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.668    52.671    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I0_O)        0.124    52.795 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_1/O
                         net (fo=1, routed)           0.379    53.174    design_1_i/hsv_to_rgb_0/inst/p_1_in[3]
    SLICE_X43Y36         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.574    98.743    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y36         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
                         clock pessimism              0.588    99.331    
                         clock uncertainty           -0.190    99.141    
    SLICE_X43Y36         FDRE (Setup_fdre_C_D)       -0.047    99.094    design_1_i/hsv_to_rgb_0/inst/R_reg[3]
  -------------------------------------------------------------------
                         required time                         99.094    
                         arrival time                         -53.174    
  -------------------------------------------------------------------
                         slack                                 45.920    

Slack (MET) :             45.947ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.587ns  (logic 26.405ns (49.275%)  route 27.182ns (50.725%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 98.743 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.742    -0.616    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.197 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.818     0.621    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.296     0.917 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.602     1.519    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I2_O)        0.124     1.643 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.176     2.819    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.855 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.857    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.375 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.836    10.211    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.153    10.364 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153/O
                         net (fo=2, routed)           0.708    11.072    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153_n_0
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.331    11.403 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157/O
                         net (fo=1, routed)           0.000    11.403    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.779 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    11.779    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[3]
                         net (fo=3, routed)           0.906    12.999    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_4
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.307    13.306 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19/O
                         net (fo=2, routed)           1.005    14.311    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.435 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8/O
                         net (fo=2, routed)           0.806    15.241    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8_n_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12/O
                         net (fo=1, routed)           0.000    15.365    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.745 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.862    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.177 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.066    17.243    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.307    17.550 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73/O
                         net (fo=1, routed)           0.569    18.119    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.639 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.639    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.858 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.959    19.817    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.295    20.112 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    20.112    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.801 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.081    21.882    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.329    22.211 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1/O
                         net (fo=1, routed)           0.000    22.211    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.587 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.587    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.806 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.530    23.336    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    27.543 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.545    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    29.063 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.639    30.702    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y40         LUT3 (Prop_lut3_I1_O)        0.149    30.851 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.975    31.826    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.332    32.158 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    32.158    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.671 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.671    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.986 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.141    34.127    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_4
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.337    34.464 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.586    35.050    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1_n_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.327    35.377 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    35.377    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.778 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.091 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/O[3]
                         net (fo=10, routed)          1.142    37.233    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_4
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.306    37.539 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    37.539    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.089 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.089    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.311 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/O[0]
                         net (fo=3, routed)           1.157    39.468    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_7
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.299    39.767 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8/O
                         net (fo=1, routed)           0.000    39.767    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.299 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.299    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.413 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.413    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.527 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.527    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.641 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.641    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.755 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.755    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.912 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.877    41.789    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.329    42.118 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          2.176    44.294    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.124    44.418 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8/O
                         net (fo=1, routed)           0.000    44.418    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.950 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.950    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.064 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.064    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.178 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.178    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.292 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.292    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.406 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.406    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.634 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.335    46.969    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.313    47.282 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    47.282    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.658 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.981 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           1.658    49.639    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.306    49.945 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           1.023    50.967    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.152    51.119 f  design_1_i/hsv_to_rgb_0/inst/B[5]_i_3/O
                         net (fo=6, routed)           0.732    51.852    design_1_i/hsv_to_rgb_0/inst/B[5]_i_3_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.326    52.178 f  design_1_i/hsv_to_rgb_0/inst/B[6]_i_2/O
                         net (fo=3, routed)           0.294    52.472    design_1_i/hsv_to_rgb_0/inst/B[6]_i_2_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.117    52.589 r  design_1_i/hsv_to_rgb_0/inst/B[0]_i_1/O
                         net (fo=1, routed)           0.382    52.971    design_1_i/hsv_to_rgb_0/inst/B[0]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.574    98.743    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/C
                         clock pessimism              0.588    99.331    
                         clock uncertainty           -0.190    99.141    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)       -0.223    98.918    design_1_i/hsv_to_rgb_0/inst/B_reg[0]
  -------------------------------------------------------------------
                         required time                         98.918    
                         arrival time                         -52.971    
  -------------------------------------------------------------------
                         slack                                 45.947    

Slack (MET) :             46.010ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.828ns  (logic 26.412ns (49.067%)  route 27.416ns (50.933%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 98.743 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.742    -0.616    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.197 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.818     0.621    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.296     0.917 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.602     1.519    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I2_O)        0.124     1.643 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.176     2.819    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.855 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.857    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.375 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.836    10.211    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.153    10.364 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153/O
                         net (fo=2, routed)           0.708    11.072    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153_n_0
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.331    11.403 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157/O
                         net (fo=1, routed)           0.000    11.403    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.779 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    11.779    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[3]
                         net (fo=3, routed)           0.906    12.999    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_4
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.307    13.306 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19/O
                         net (fo=2, routed)           1.005    14.311    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.435 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8/O
                         net (fo=2, routed)           0.806    15.241    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8_n_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12/O
                         net (fo=1, routed)           0.000    15.365    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.745 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.862    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.177 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.066    17.243    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.307    17.550 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73/O
                         net (fo=1, routed)           0.569    18.119    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.639 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.639    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.858 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.959    19.817    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.295    20.112 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    20.112    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.801 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.081    21.882    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.329    22.211 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1/O
                         net (fo=1, routed)           0.000    22.211    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.587 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.587    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.806 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.530    23.336    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    27.543 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.545    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    29.063 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.639    30.702    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y40         LUT3 (Prop_lut3_I1_O)        0.149    30.851 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.975    31.826    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.332    32.158 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    32.158    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.671 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.671    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.986 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.141    34.127    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_4
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.337    34.464 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.586    35.050    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1_n_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.327    35.377 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    35.377    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.778 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.091 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/O[3]
                         net (fo=10, routed)          1.142    37.233    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_4
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.306    37.539 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    37.539    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.089 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.089    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.311 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/O[0]
                         net (fo=3, routed)           1.157    39.468    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_7
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.299    39.767 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8/O
                         net (fo=1, routed)           0.000    39.767    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.299 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.299    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.413 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.413    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.527 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.527    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.641 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.641    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.755 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.755    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.912 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.877    41.789    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.329    42.118 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          2.176    44.294    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.124    44.418 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8/O
                         net (fo=1, routed)           0.000    44.418    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.950 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.950    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.064 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.064    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.178 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.178    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.292 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.292    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.406 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.406    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.634 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.335    46.969    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.313    47.282 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    47.282    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.658 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.981 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           1.658    49.639    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.306    49.945 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           1.023    50.967    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.152    51.119 f  design_1_i/hsv_to_rgb_0/inst/B[5]_i_3/O
                         net (fo=6, routed)           0.972    52.092    design_1_i/hsv_to_rgb_0/inst/B[5]_i_3_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.326    52.418 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_4/O
                         net (fo=1, routed)           0.670    53.088    design_1_i/hsv_to_rgb_0/inst/B[7]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.124    53.212 r  design_1_i/hsv_to_rgb_0/inst/B[7]_i_1/O
                         net (fo=1, routed)           0.000    53.212    design_1_i/hsv_to_rgb_0/inst/B[7]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.574    98.743    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y36         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/C
                         clock pessimism              0.588    99.331    
                         clock uncertainty           -0.190    99.141    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.081    99.222    design_1_i/hsv_to_rgb_0/inst/B_reg[7]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                         -53.212    
  -------------------------------------------------------------------
                         slack                                 46.010    

Slack (MET) :             46.310ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.477ns  (logic 26.182ns (48.959%)  route 27.295ns (51.041%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 98.742 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.742    -0.616    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.197 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.818     0.621    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.296     0.917 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.602     1.519    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I2_O)        0.124     1.643 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.176     2.819    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.855 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.857    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.375 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.836    10.211    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.153    10.364 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153/O
                         net (fo=2, routed)           0.708    11.072    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153_n_0
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.331    11.403 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157/O
                         net (fo=1, routed)           0.000    11.403    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.779 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    11.779    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[3]
                         net (fo=3, routed)           0.906    12.999    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_4
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.307    13.306 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19/O
                         net (fo=2, routed)           1.005    14.311    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.435 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8/O
                         net (fo=2, routed)           0.806    15.241    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8_n_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12/O
                         net (fo=1, routed)           0.000    15.365    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.745 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.862    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.177 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.066    17.243    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.307    17.550 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73/O
                         net (fo=1, routed)           0.569    18.119    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.639 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.639    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.858 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.959    19.817    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.295    20.112 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    20.112    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.801 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.081    21.882    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.329    22.211 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1/O
                         net (fo=1, routed)           0.000    22.211    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.587 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.587    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.806 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.530    23.336    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    27.543 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.545    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    29.063 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.639    30.702    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y40         LUT3 (Prop_lut3_I1_O)        0.149    30.851 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.975    31.826    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.332    32.158 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    32.158    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.671 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.671    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.986 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.141    34.127    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_4
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.337    34.464 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.586    35.050    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1_n_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.327    35.377 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    35.377    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.778 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.091 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/O[3]
                         net (fo=10, routed)          1.142    37.233    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_4
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.306    37.539 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    37.539    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.089 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.089    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.311 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/O[0]
                         net (fo=3, routed)           1.157    39.468    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_7
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.299    39.767 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8/O
                         net (fo=1, routed)           0.000    39.767    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.299 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.299    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.413 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.413    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.527 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.527    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.641 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.641    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.755 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.755    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.912 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.877    41.789    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.329    42.118 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          2.176    44.294    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.124    44.418 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8/O
                         net (fo=1, routed)           0.000    44.418    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.950 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.950    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.064 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.064    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.178 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.178    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.292 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.292    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.406 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.406    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.634 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.335    46.969    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.313    47.282 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    47.282    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.658 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.981 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           1.658    49.639    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.306    49.945 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           1.023    50.967    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I2_O)        0.124    51.091 f  design_1_i/hsv_to_rgb_0/inst/G[6]_i_3/O
                         net (fo=6, routed)           1.034    52.126    design_1_i/hsv_to_rgb_0/inst/G[6]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.124    52.250 f  design_1_i/hsv_to_rgb_0/inst/G[4]_i_2/O
                         net (fo=3, routed)           0.487    52.737    design_1_i/hsv_to_rgb_0/inst/G[4]_i_2_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.124    52.861 r  design_1_i/hsv_to_rgb_0/inst/G[3]_i_1/O
                         net (fo=1, routed)           0.000    52.861    design_1_i/hsv_to_rgb_0/inst/G[3]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.573    98.742    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                         clock pessimism              0.588    99.330    
                         clock uncertainty           -0.190    99.140    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.031    99.171    design_1_i/hsv_to_rgb_0/inst/G_reg[3]
  -------------------------------------------------------------------
                         required time                         99.171    
                         arrival time                         -52.861    
  -------------------------------------------------------------------
                         slack                                 46.310    

Slack (MET) :             46.312ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.473ns  (logic 26.182ns (48.963%)  route 27.291ns (51.037%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 98.742 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.742    -0.616    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.197 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.818     0.621    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.296     0.917 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.602     1.519    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I2_O)        0.124     1.643 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.176     2.819    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.855 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.857    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.375 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.836    10.211    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.153    10.364 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153/O
                         net (fo=2, routed)           0.708    11.072    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153_n_0
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.331    11.403 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157/O
                         net (fo=1, routed)           0.000    11.403    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.779 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    11.779    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[3]
                         net (fo=3, routed)           0.906    12.999    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_4
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.307    13.306 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19/O
                         net (fo=2, routed)           1.005    14.311    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.435 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8/O
                         net (fo=2, routed)           0.806    15.241    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8_n_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12/O
                         net (fo=1, routed)           0.000    15.365    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.745 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.862    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.177 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.066    17.243    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.307    17.550 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73/O
                         net (fo=1, routed)           0.569    18.119    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.639 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.639    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.858 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.959    19.817    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.295    20.112 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    20.112    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.801 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.081    21.882    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.329    22.211 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1/O
                         net (fo=1, routed)           0.000    22.211    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.587 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.587    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.806 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.530    23.336    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    27.543 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.545    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    29.063 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.639    30.702    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y40         LUT3 (Prop_lut3_I1_O)        0.149    30.851 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.975    31.826    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.332    32.158 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    32.158    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.671 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.671    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.986 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.141    34.127    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_4
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.337    34.464 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.586    35.050    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1_n_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.327    35.377 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    35.377    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.778 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.091 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/O[3]
                         net (fo=10, routed)          1.142    37.233    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_4
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.306    37.539 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    37.539    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.089 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.089    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.311 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/O[0]
                         net (fo=3, routed)           1.157    39.468    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_7
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.299    39.767 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8/O
                         net (fo=1, routed)           0.000    39.767    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.299 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.299    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.413 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.413    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.527 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.527    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.641 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.641    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.755 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.755    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.912 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.877    41.789    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.329    42.118 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          2.176    44.294    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.124    44.418 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8/O
                         net (fo=1, routed)           0.000    44.418    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.950 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.950    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.064 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.064    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.178 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.178    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.292 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.292    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.406 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.406    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.634 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.335    46.969    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.313    47.282 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    47.282    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.658 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.981 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           1.658    49.639    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.306    49.945 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           1.023    50.967    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I2_O)        0.124    51.091 f  design_1_i/hsv_to_rgb_0/inst/G[6]_i_3/O
                         net (fo=6, routed)           1.034    52.126    design_1_i/hsv_to_rgb_0/inst/G[6]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.124    52.250 f  design_1_i/hsv_to_rgb_0/inst/G[4]_i_2/O
                         net (fo=3, routed)           0.483    52.733    design_1_i/hsv_to_rgb_0/inst/G[4]_i_2_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.124    52.857 r  design_1_i/hsv_to_rgb_0/inst/G[0]_i_1/O
                         net (fo=1, routed)           0.000    52.857    design_1_i/hsv_to_rgb_0/inst/G[0]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.573    98.742    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
                         clock pessimism              0.588    99.330    
                         clock uncertainty           -0.190    99.140    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.029    99.169    design_1_i/hsv_to_rgb_0/inst/G_reg[0]
  -------------------------------------------------------------------
                         required time                         99.169    
                         arrival time                         -52.857    
  -------------------------------------------------------------------
                         slack                                 46.312    

Slack (MET) :             46.339ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.448ns  (logic 26.182ns (48.986%)  route 27.266ns (51.014%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 98.743 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.742    -0.616    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.197 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.818     0.621    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.296     0.917 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.602     1.519    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I2_O)        0.124     1.643 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.176     2.819    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.855 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.857    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.375 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.836    10.211    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.153    10.364 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153/O
                         net (fo=2, routed)           0.708    11.072    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153_n_0
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.331    11.403 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157/O
                         net (fo=1, routed)           0.000    11.403    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.779 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    11.779    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[3]
                         net (fo=3, routed)           0.906    12.999    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_4
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.307    13.306 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19/O
                         net (fo=2, routed)           1.005    14.311    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.435 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8/O
                         net (fo=2, routed)           0.806    15.241    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8_n_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12/O
                         net (fo=1, routed)           0.000    15.365    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.745 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.862    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.177 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.066    17.243    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.307    17.550 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73/O
                         net (fo=1, routed)           0.569    18.119    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.639 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.639    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.858 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.959    19.817    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.295    20.112 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    20.112    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.801 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.081    21.882    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.329    22.211 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1/O
                         net (fo=1, routed)           0.000    22.211    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.587 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.587    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.806 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.530    23.336    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    27.543 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.545    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    29.063 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.639    30.702    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y40         LUT3 (Prop_lut3_I1_O)        0.149    30.851 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.975    31.826    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.332    32.158 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    32.158    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.671 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.671    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.986 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.141    34.127    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_4
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.337    34.464 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.586    35.050    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1_n_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.327    35.377 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    35.377    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.778 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.091 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/O[3]
                         net (fo=10, routed)          1.142    37.233    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_4
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.306    37.539 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    37.539    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.089 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.089    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.311 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/O[0]
                         net (fo=3, routed)           1.157    39.468    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_7
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.299    39.767 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8/O
                         net (fo=1, routed)           0.000    39.767    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.299 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.299    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.413 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.413    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.527 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.527    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.641 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.641    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.755 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.755    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.912 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.877    41.789    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.329    42.118 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          2.176    44.294    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.124    44.418 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8/O
                         net (fo=1, routed)           0.000    44.418    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.950 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.950    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.064 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.064    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.178 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.178    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.292 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.292    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.406 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.406    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.634 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.335    46.969    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.313    47.282 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    47.282    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.658 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.981 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           1.658    49.639    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.306    49.945 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           0.654    50.599    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    50.723 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_3/O
                         net (fo=6, routed)           1.157    51.880    design_1_i/hsv_to_rgb_0/inst/R[6]_i_3_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.124    52.004 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.704    52.707    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.124    52.831 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_1/O
                         net (fo=1, routed)           0.000    52.831    design_1_i/hsv_to_rgb_0/inst/p_1_in[0]
    SLICE_X43Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.574    98.743    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
                         clock pessimism              0.588    99.331    
                         clock uncertainty           -0.190    99.141    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.029    99.170    design_1_i/hsv_to_rgb_0/inst/R_reg[0]
  -------------------------------------------------------------------
                         required time                         99.170    
                         arrival time                         -52.831    
  -------------------------------------------------------------------
                         slack                                 46.339    

Slack (MET) :             46.364ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.467ns  (logic 26.176ns (48.957%)  route 27.291ns (51.043%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 98.742 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.742    -0.616    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.197 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.818     0.621    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.296     0.917 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.602     1.519    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I2_O)        0.124     1.643 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.176     2.819    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.855 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.857    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.375 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.836    10.211    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.153    10.364 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153/O
                         net (fo=2, routed)           0.708    11.072    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153_n_0
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.331    11.403 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157/O
                         net (fo=1, routed)           0.000    11.403    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.779 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    11.779    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[3]
                         net (fo=3, routed)           0.906    12.999    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_4
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.307    13.306 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19/O
                         net (fo=2, routed)           1.005    14.311    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.435 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8/O
                         net (fo=2, routed)           0.806    15.241    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8_n_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12/O
                         net (fo=1, routed)           0.000    15.365    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.745 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.862    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.177 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.066    17.243    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.307    17.550 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73/O
                         net (fo=1, routed)           0.569    18.119    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.639 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.639    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.858 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.959    19.817    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.295    20.112 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    20.112    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.801 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.081    21.882    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.329    22.211 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1/O
                         net (fo=1, routed)           0.000    22.211    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.587 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.587    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.806 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.530    23.336    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    27.543 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.545    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    29.063 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.639    30.702    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y40         LUT3 (Prop_lut3_I1_O)        0.149    30.851 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.975    31.826    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.332    32.158 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    32.158    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.671 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.671    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.986 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.141    34.127    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_4
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.337    34.464 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.586    35.050    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1_n_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.327    35.377 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    35.377    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.778 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.091 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/O[3]
                         net (fo=10, routed)          1.142    37.233    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_4
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.306    37.539 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    37.539    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.089 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.089    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.311 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/O[0]
                         net (fo=3, routed)           1.157    39.468    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_7
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.299    39.767 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8/O
                         net (fo=1, routed)           0.000    39.767    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.299 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.299    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.413 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.413    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.527 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.527    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.641 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.641    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.755 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.755    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.912 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.877    41.789    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.329    42.118 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          2.176    44.294    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.124    44.418 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8/O
                         net (fo=1, routed)           0.000    44.418    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.950 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.950    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.064 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.064    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.178 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.178    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.292 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.292    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.406 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.406    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.634 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.335    46.969    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.313    47.282 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    47.282    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.658 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.981 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           1.658    49.639    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.306    49.945 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           1.023    50.967    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I2_O)        0.124    51.091 f  design_1_i/hsv_to_rgb_0/inst/G[6]_i_3/O
                         net (fo=6, routed)           1.034    52.126    design_1_i/hsv_to_rgb_0/inst/G[6]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.124    52.250 f  design_1_i/hsv_to_rgb_0/inst/G[4]_i_2/O
                         net (fo=3, routed)           0.483    52.733    design_1_i/hsv_to_rgb_0/inst/G[4]_i_2_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.118    52.851 r  design_1_i/hsv_to_rgb_0/inst/G[4]_i_1/O
                         net (fo=1, routed)           0.000    52.851    design_1_i/hsv_to_rgb_0/inst/G[4]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.573    98.742    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                         clock pessimism              0.588    99.330    
                         clock uncertainty           -0.190    99.140    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.075    99.215    design_1_i/hsv_to_rgb_0/inst/G_reg[4]
  -------------------------------------------------------------------
                         required time                         99.215    
                         arrival time                         -52.851    
  -------------------------------------------------------------------
                         slack                                 46.364    

Slack (MET) :             46.391ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.442ns  (logic 26.176ns (48.981%)  route 27.266ns (51.019%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 98.743 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.742    -0.616    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.197 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.818     0.621    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.296     0.917 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.602     1.519    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I2_O)        0.124     1.643 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.176     2.819    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.855 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.857    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.375 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.836    10.211    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.153    10.364 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153/O
                         net (fo=2, routed)           0.708    11.072    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153_n_0
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.331    11.403 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157/O
                         net (fo=1, routed)           0.000    11.403    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.779 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    11.779    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[3]
                         net (fo=3, routed)           0.906    12.999    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_4
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.307    13.306 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19/O
                         net (fo=2, routed)           1.005    14.311    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.435 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8/O
                         net (fo=2, routed)           0.806    15.241    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8_n_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12/O
                         net (fo=1, routed)           0.000    15.365    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.745 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.862    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.177 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.066    17.243    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.307    17.550 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73/O
                         net (fo=1, routed)           0.569    18.119    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.639 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.639    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.858 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.959    19.817    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.295    20.112 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    20.112    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.801 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.081    21.882    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.329    22.211 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1/O
                         net (fo=1, routed)           0.000    22.211    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.587 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.587    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.806 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.530    23.336    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    27.543 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.545    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    29.063 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.639    30.702    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y40         LUT3 (Prop_lut3_I1_O)        0.149    30.851 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.975    31.826    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.332    32.158 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    32.158    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.671 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.671    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.986 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.141    34.127    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_4
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.337    34.464 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.586    35.050    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1_n_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.327    35.377 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    35.377    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.778 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.091 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/O[3]
                         net (fo=10, routed)          1.142    37.233    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_4
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.306    37.539 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    37.539    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.089 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.089    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.311 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/O[0]
                         net (fo=3, routed)           1.157    39.468    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_7
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.299    39.767 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8/O
                         net (fo=1, routed)           0.000    39.767    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.299 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.299    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.413 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.413    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.527 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.527    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.641 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.641    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.755 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.755    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.912 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.877    41.789    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.329    42.118 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          2.176    44.294    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.124    44.418 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8/O
                         net (fo=1, routed)           0.000    44.418    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.950 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.950    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.064 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.064    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.178 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.178    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.292 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.292    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.406 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.406    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.634 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.335    46.969    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.313    47.282 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    47.282    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.658 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.981 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           1.658    49.639    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.306    49.945 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           0.654    50.599    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    50.723 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_3/O
                         net (fo=6, routed)           1.157    51.880    design_1_i/hsv_to_rgb_0/inst/R[6]_i_3_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.124    52.004 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.704    52.707    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.118    52.825 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_1/O
                         net (fo=1, routed)           0.000    52.825    design_1_i/hsv_to_rgb_0/inst/p_1_in[4]
    SLICE_X43Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.574    98.743    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                         clock pessimism              0.588    99.331    
                         clock uncertainty           -0.190    99.141    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.075    99.216    design_1_i/hsv_to_rgb_0/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         99.216    
                         arrival time                         -52.825    
  -------------------------------------------------------------------
                         slack                                 46.391    

Slack (MET) :             46.440ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.346ns  (logic 26.182ns (49.080%)  route 27.164ns (50.920%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 98.742 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.742    -0.616    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.197 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.818     0.621    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.296     0.917 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.602     1.519    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I2_O)        0.124     1.643 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.176     2.819    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.855 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.857    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.375 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.836    10.211    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.153    10.364 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153/O
                         net (fo=2, routed)           0.708    11.072    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153_n_0
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.331    11.403 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157/O
                         net (fo=1, routed)           0.000    11.403    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.779 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    11.779    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[3]
                         net (fo=3, routed)           0.906    12.999    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_4
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.307    13.306 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19/O
                         net (fo=2, routed)           1.005    14.311    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.435 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8/O
                         net (fo=2, routed)           0.806    15.241    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8_n_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12/O
                         net (fo=1, routed)           0.000    15.365    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.745 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.862    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.177 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.066    17.243    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.307    17.550 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73/O
                         net (fo=1, routed)           0.569    18.119    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.639 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.639    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.858 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.959    19.817    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.295    20.112 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    20.112    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.801 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.081    21.882    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.329    22.211 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1/O
                         net (fo=1, routed)           0.000    22.211    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.587 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.587    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.806 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.530    23.336    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    27.543 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.545    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    29.063 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.639    30.702    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y40         LUT3 (Prop_lut3_I1_O)        0.149    30.851 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.975    31.826    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.332    32.158 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    32.158    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.671 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.671    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.986 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.141    34.127    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_4
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.337    34.464 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.586    35.050    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1_n_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.327    35.377 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    35.377    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.778 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.091 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/O[3]
                         net (fo=10, routed)          1.142    37.233    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_4
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.306    37.539 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    37.539    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.089 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.089    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.311 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/O[0]
                         net (fo=3, routed)           1.157    39.468    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_7
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.299    39.767 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8/O
                         net (fo=1, routed)           0.000    39.767    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.299 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.299    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.413 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.413    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.527 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.527    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.641 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.641    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.755 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.755    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.912 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.877    41.789    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.329    42.118 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          2.176    44.294    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.124    44.418 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8/O
                         net (fo=1, routed)           0.000    44.418    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.950 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.950    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.064 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.064    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.178 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.178    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.292 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.292    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.406 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.406    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.634 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.335    46.969    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.313    47.282 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    47.282    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.658 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.981 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           1.658    49.639    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.306    49.945 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           1.023    50.967    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I2_O)        0.124    51.091 f  design_1_i/hsv_to_rgb_0/inst/G[6]_i_3/O
                         net (fo=6, routed)           1.039    52.131    design_1_i/hsv_to_rgb_0/inst/G[6]_i_3_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.124    52.255 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_4/O
                         net (fo=1, routed)           0.351    52.605    design_1_i/hsv_to_rgb_0/inst/G[7]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    52.729 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_1/O
                         net (fo=1, routed)           0.000    52.729    design_1_i/hsv_to_rgb_0/inst/G[7]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.573    98.742    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
                         clock pessimism              0.588    99.330    
                         clock uncertainty           -0.190    99.140    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)        0.029    99.169    design_1_i/hsv_to_rgb_0/inst/G_reg[7]
  -------------------------------------------------------------------
                         required time                         99.169    
                         arrival time                         -52.729    
  -------------------------------------------------------------------
                         slack                                 46.440    

Slack (MET) :             46.488ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.345ns  (logic 26.412ns (49.512%)  route 26.933ns (50.488%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 98.742 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.742    -0.616    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.197 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.818     0.621    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.296     0.917 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.602     1.519    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I2_O)        0.124     1.643 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.176     2.819    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.855 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.857    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.375 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.836    10.211    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.153    10.364 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153/O
                         net (fo=2, routed)           0.708    11.072    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_153_n_0
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.331    11.403 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157/O
                         net (fo=1, routed)           0.000    11.403    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_157_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.779 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    11.779    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_69_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[3]
                         net (fo=3, routed)           0.906    12.999    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_4
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.307    13.306 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19/O
                         net (fo=2, routed)           1.005    14.311    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_19_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.435 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8/O
                         net (fo=2, routed)           0.806    15.241    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_8_n_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12/O
                         net (fo=1, routed)           0.000    15.365    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_12_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.745 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.862    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.177 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.066    17.243    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.307    17.550 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73/O
                         net (fo=1, routed)           0.569    18.119    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_73_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.639 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.639    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.858 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.959    19.817    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.295    20.112 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    20.112    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.644    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.801 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.081    21.882    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.329    22.211 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1/O
                         net (fo=1, routed)           0.000    22.211    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.587 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.587    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.806 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.530    23.336    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    27.543 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.545    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    29.063 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.639    30.702    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y40         LUT3 (Prop_lut3_I1_O)        0.149    30.851 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.975    31.826    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_4_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.332    32.158 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    32.158    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_8_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.671 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.671    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.986 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.141    34.127    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_4
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.337    34.464 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.586    35.050    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_1_n_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.327    35.377 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    35.377    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_i_4_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.778 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__2_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.091 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/O[3]
                         net (fo=10, routed)          1.142    37.233    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_4
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.306    37.539 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    37.539    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.089 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.089    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.311 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/O[0]
                         net (fo=3, routed)           1.157    39.468    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_7
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.299    39.767 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8/O
                         net (fo=1, routed)           0.000    39.767    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_i_8_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.299 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.299    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.413 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.413    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.527 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.527    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.641 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.641    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.755 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.755    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.912 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.877    41.789    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.329    42.118 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          2.176    44.294    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.124    44.418 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8/O
                         net (fo=1, routed)           0.000    44.418    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_8_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.950 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.950    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.064 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.064    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.178 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.178    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.292 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.292    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.406 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.406    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.634 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.335    46.969    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.313    47.282 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    47.282    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.658 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.981 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           1.658    49.639    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.306    49.945 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           1.023    50.967    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.152    51.119 f  design_1_i/hsv_to_rgb_0/inst/B[5]_i_3/O
                         net (fo=6, routed)           0.732    51.852    design_1_i/hsv_to_rgb_0/inst/B[5]_i_3_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.326    52.178 f  design_1_i/hsv_to_rgb_0/inst/B[6]_i_2/O
                         net (fo=3, routed)           0.427    52.605    design_1_i/hsv_to_rgb_0/inst/B[6]_i_2_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    52.729 r  design_1_i/hsv_to_rgb_0/inst/B[2]_i_1/O
                         net (fo=1, routed)           0.000    52.729    design_1_i/hsv_to_rgb_0/inst/B[2]_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.573    98.742    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                         clock pessimism              0.588    99.330    
                         clock uncertainty           -0.190    99.140    
    SLICE_X42Y34         FDRE (Setup_fdre_C_D)        0.077    99.217    design_1_i/hsv_to_rgb_0/inst/B_reg[2]
  -------------------------------------------------------------------
                         required time                         99.217    
                         arrival time                         -52.729    
  -------------------------------------------------------------------
                         slack                                 46.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.578    -0.482    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  design_1_i/BTNs_test_0/inst/counter2_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.224    design_1_i/BTNs_test_0/inst/counter2_reg[15]
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.116 r  design_1_i/BTNs_test_0/inst/counter2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.116    design_1_i/BTNs_test_0/inst/counter2_reg[12]_i_1_n_4
    SLICE_X41Y77         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.845    -0.718    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[15]/C
                         clock pessimism              0.235    -0.482    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.105    -0.377    design_1_i/BTNs_test_0/inst/counter2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.586    -0.474    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/Q
                         net (fo=2, routed)           0.117    -0.216    design_1_i/BTNs_test_0/inst/counter1_reg[19]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.108 r  design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.108    design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1_n_4
    SLICE_X43Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.856    -0.707    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/BTNs_test_0/inst/counter1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.587    -0.473    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.215    design_1_i/BTNs_test_0/inst/counter1_reg[7]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.107 r  design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.107    design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1_n_4
    SLICE_X43Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.105    -0.368    design_1_i/BTNs_test_0/inst/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.590    -0.470    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y14         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/BTNs_test_0/inst/counter3_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.212    design_1_i/BTNs_test_0/inst/counter3_reg[15]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.104 r  design_1_i/BTNs_test_0/inst/counter3_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.104    design_1_i/BTNs_test_0/inst/counter3_reg[12]_i_1_n_4
    SLICE_X41Y14         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.858    -0.705    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y14         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[15]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X41Y14         FDRE (Hold_fdre_C_D)         0.105    -0.365    design_1_i/BTNs_test_0/inst/counter3_reg[15]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.587    -0.473    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.213    design_1_i/BTNs_test_0/inst/counter1_reg[11]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1_n_4
    SLICE_X43Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.105    -0.368    design_1_i/BTNs_test_0/inst/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.578    -0.482    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y78         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  design_1_i/BTNs_test_0/inst/counter2_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.222    design_1_i/BTNs_test_0/inst/counter2_reg[19]
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  design_1_i/BTNs_test_0/inst/counter2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    design_1_i/BTNs_test_0/inst/counter2_reg[16]_i_1_n_4
    SLICE_X41Y78         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.846    -0.717    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y78         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[19]/C
                         clock pessimism              0.234    -0.482    
    SLICE_X41Y78         FDRE (Hold_fdre_C_D)         0.105    -0.377    design_1_i/BTNs_test_0/inst/counter2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.575    -0.485    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y74         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  design_1_i/BTNs_test_0/inst/counter2_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.225    design_1_i/BTNs_test_0/inst/counter2_reg[3]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.117 r  design_1_i/BTNs_test_0/inst/counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    design_1_i/BTNs_test_0/inst/counter2_reg[0]_i_1_n_4
    SLICE_X41Y74         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.842    -0.721    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y74         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[3]/C
                         clock pessimism              0.235    -0.485    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.105    -0.380    design_1_i/BTNs_test_0/inst/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.575    -0.485    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y75         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  design_1_i/BTNs_test_0/inst/counter2_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.225    design_1_i/BTNs_test_0/inst/counter2_reg[7]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.117 r  design_1_i/BTNs_test_0/inst/counter2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    design_1_i/BTNs_test_0/inst/counter2_reg[4]_i_1_n_4
    SLICE_X41Y75         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.842    -0.721    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y75         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[7]/C
                         clock pessimism              0.235    -0.485    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.105    -0.380    design_1_i/BTNs_test_0/inst/counter2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.590    -0.470    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/BTNs_test_0/inst/counter3_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.210    design_1_i/BTNs_test_0/inst/counter3_reg[19]
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.102 r  design_1_i/BTNs_test_0/inst/counter3_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.102    design_1_i/BTNs_test_0/inst/counter3_reg[16]_i_1_n_4
    SLICE_X41Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[19]/C
                         clock pessimism              0.235    -0.470    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.105    -0.365    design_1_i/BTNs_test_0/inst/counter3_reg[19]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.592    -0.468    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y11         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/BTNs_test_0/inst/counter3_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.208    design_1_i/BTNs_test_0/inst/counter3_reg[3]
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.100 r  design_1_i/BTNs_test_0/inst/counter3_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    design_1_i/BTNs_test_0/inst/counter3_reg[0]_i_1_n_4
    SLICE_X41Y11         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.861    -0.702    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y11         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[3]/C
                         clock pessimism              0.233    -0.468    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.105    -0.363    design_1_i/BTNs_test_0/inst/counter3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y41     design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y41     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y41     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y42     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y41     design_1_i/BTNs_test_0/inst/Hue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y41     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y42     design_1_i/BTNs_test_0/inst/Hue_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y42     design_1_i/BTNs_test_0/inst/Hue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y33     design_1_i/BTNs_test_0/inst/Value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y33     design_1_i/BTNs_test_0/inst/Value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y33     design_1_i/BTNs_test_0/inst/Value_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y33     design_1_i/BTNs_test_0/inst/Value_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y33     design_1_i/BTNs_test_0/inst/Value_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y33     design_1_i/BTNs_test_0/inst/Value_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y33     design_1_i/BTNs_test_0/inst/Value_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y60     design_1_i/BTNs_test_0/inst/counter1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y60     design_1_i/BTNs_test_0/inst/counter1_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y60     design_1_i/BTNs_test_0/inst/counter1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y29     design_1_i/BTNs_test_0/inst/Saturation_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y29     design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y29     design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y29     design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y29     design_1_i/BTNs_test_0/inst/Saturation_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y29     design_1_i/BTNs_test_0/inst/Saturation_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y29     design_1_i/BTNs_test_0/inst/Saturation_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y32     design_1_i/BTNs_test_0/inst/Value_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y32     design_1_i/BTNs_test_0/inst/Value_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y59     design_1_i/BTNs_test_0/inst/counter1_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 2.118ns (37.389%)  route 3.547ns (62.611%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 11.238 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.747    -0.611    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.155 r  design_1_i/PWM_0/inst/temp2_reg[6]/Q
                         net (fo=1, routed)           1.101     0.946    design_1_i/PWM_0/inst/temp2[6]
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.070 r  design_1_i/PWM_0/inst/counter3_carry_i_1/O
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/counter3_carry_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     1.384 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     2.683    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     2.996 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.146     4.143    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.267 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     4.267    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.800 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.800    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.054 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     5.054    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.569    11.238    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.588    11.826    
                         clock uncertainty           -0.135    11.691    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.094    11.785    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.785    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.118ns (38.024%)  route 3.452ns (61.976%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 11.241 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.747    -0.611    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.155 r  design_1_i/PWM_0/inst/temp2_reg[6]/Q
                         net (fo=1, routed)           1.101     0.946    design_1_i/PWM_0/inst/temp2[6]
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.070 r  design_1_i/PWM_0/inst/counter3_carry_i_1/O
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/counter3_carry_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     1.384 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     2.683    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     2.996 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.052     4.048    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.172 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.705 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.705    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.959 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.959    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.572    11.241    design_1_i/PWM_0/inst/clk
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.588    11.829    
                         clock uncertainty           -0.135    11.694    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.094    11.788    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.788    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 2.134ns (40.122%)  route 3.185ns (59.878%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 11.240 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.747    -0.611    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.155 r  design_1_i/PWM_0/inst/temp2_reg[6]/Q
                         net (fo=1, routed)           1.101     0.946    design_1_i/PWM_0/inst/temp2[6]
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.070 r  design_1_i/PWM_0/inst/counter3_carry_i_1/O
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/counter3_carry_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     1.384 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     2.683    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     2.996 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.784     3.781    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.124     3.905 r  design_1_i/PWM_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     3.905    design_1_i/PWM_0/inst/i__carry_i_8__0_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.437 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.437    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.708 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.708    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.571    11.240    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.588    11.828    
                         clock uncertainty           -0.135    11.693    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)        0.046    11.739    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.739    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.463ns (31.975%)  route 3.112ns (68.025%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 11.240 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.749    -0.609    design_1_i/PWM_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.153 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           0.844     0.691    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.124     0.815 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     0.815    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.385 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     2.684    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     2.997 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.969     3.966    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.571    11.240    design_1_i/PWM_0/inst/clk
    SLICE_X37Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/C
                         clock pessimism              0.588    11.828    
                         clock uncertainty           -0.135    11.693    
    SLICE_X37Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.488    design_1_i/PWM_0/inst/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.463ns (31.975%)  route 3.112ns (68.025%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 11.240 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.749    -0.609    design_1_i/PWM_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.153 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           0.844     0.691    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.124     0.815 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     0.815    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.385 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     2.684    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     2.997 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.969     3.966    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.571    11.240    design_1_i/PWM_0/inst/clk
    SLICE_X37Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.588    11.828    
                         clock uncertainty           -0.135    11.693    
    SLICE_X37Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.488    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.463ns (31.975%)  route 3.112ns (68.025%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 11.240 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.749    -0.609    design_1_i/PWM_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.153 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           0.844     0.691    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.124     0.815 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     0.815    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.385 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     2.684    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     2.997 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.969     3.966    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.571    11.240    design_1_i/PWM_0/inst/clk
    SLICE_X37Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.588    11.828    
                         clock uncertainty           -0.135    11.693    
    SLICE_X37Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.488    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.207ns (27.187%)  route 3.233ns (72.813%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.747    -0.611    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.155 r  design_1_i/PWM_0/inst/temp2_reg[6]/Q
                         net (fo=1, routed)           1.101     0.946    design_1_i/PWM_0/inst/temp2[6]
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.070 r  design_1_i/PWM_0/inst/counter3_carry_i_1/O
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/counter3_carry_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     1.384 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     2.683    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     2.996 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.832     3.828    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/C
                         clock pessimism              0.588    11.825    
                         clock uncertainty           -0.135    11.690    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    11.485    design_1_i/PWM_0/inst/temp3_reg[0]
  -------------------------------------------------------------------
                         required time                         11.485    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.207ns (27.187%)  route 3.233ns (72.813%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.747    -0.611    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.155 r  design_1_i/PWM_0/inst/temp2_reg[6]/Q
                         net (fo=1, routed)           1.101     0.946    design_1_i/PWM_0/inst/temp2[6]
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.070 r  design_1_i/PWM_0/inst/counter3_carry_i_1/O
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/counter3_carry_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     1.384 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     2.683    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     2.996 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.832     3.828    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/C
                         clock pessimism              0.588    11.825    
                         clock uncertainty           -0.135    11.690    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    11.485    design_1_i/PWM_0/inst/temp3_reg[1]
  -------------------------------------------------------------------
                         required time                         11.485    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.207ns (27.187%)  route 3.233ns (72.813%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.747    -0.611    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.155 r  design_1_i/PWM_0/inst/temp2_reg[6]/Q
                         net (fo=1, routed)           1.101     0.946    design_1_i/PWM_0/inst/temp2[6]
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.070 r  design_1_i/PWM_0/inst/counter3_carry_i_1/O
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/counter3_carry_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     1.384 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     2.683    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     2.996 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.832     3.828    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
                         clock pessimism              0.588    11.825    
                         clock uncertainty           -0.135    11.690    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    11.485    design_1_i/PWM_0/inst/temp3_reg[2]
  -------------------------------------------------------------------
                         required time                         11.485    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.207ns (27.187%)  route 3.233ns (72.813%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.747    -0.611    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.155 r  design_1_i/PWM_0/inst/temp2_reg[6]/Q
                         net (fo=1, routed)           1.101     0.946    design_1_i/PWM_0/inst/temp2[6]
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.070 r  design_1_i/PWM_0/inst/counter3_carry_i_1/O
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/counter3_carry_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     1.384 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     2.683    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     2.996 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.832     3.828    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/C
                         clock pessimism              0.588    11.825    
                         clock uncertainty           -0.135    11.690    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    11.485    design_1_i/PWM_0/inst/temp3_reg[3]
  -------------------------------------------------------------------
                         required time                         11.485    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  7.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.211%)  route 0.170ns (47.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.586    -0.474    design_1_i/PWM_0/inst/clk
    SLICE_X40Y30         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=9, routed)           0.170    -0.163    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.118 r  design_1_i/PWM_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    design_1_i/PWM_0/inst/p_0_in[8]
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.092    -0.367    design_1_i/PWM_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.582%)  route 0.189ns (50.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.586    -0.474    design_1_i/PWM_0/inst/clk
    SLICE_X40Y30         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=9, routed)           0.189    -0.144    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.045    -0.099 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    design_1_i/PWM_0/inst/p_0_in[7]
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.092    -0.367    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.542%)  route 0.182ns (49.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.587    -0.473    design_1_i/PWM_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.182    -0.150    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X40Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.105 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.235    -0.473    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.092    -0.381    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.829%)  route 0.203ns (52.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.203    -0.132    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X40Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.087 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    design_1_i/PWM_0/inst/p_0_in[6]
    SLICE_X40Y30         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.853    -0.710    design_1_i/PWM_0/inst/clk
    SLICE_X40Y30         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.249    -0.460    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.092    -0.368    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.738%)  route 0.196ns (51.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.586    -0.474    design_1_i/PWM_0/inst/clk
    SLICE_X40Y30         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/PWM_0/inst/counter_reg[4]/Q
                         net (fo=8, routed)           0.196    -0.138    design_1_i/PWM_0/inst/counter_reg_n_0_[4]
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.093 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X40Y30         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.853    -0.710    design_1_i/PWM_0/inst/clk
    SLICE_X40Y30         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.235    -0.474    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.091    -0.383    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.285ns (68.501%)  route 0.131ns (31.499%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.587    -0.473    design_1_i/PWM_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  design_1_i/PWM_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.131    -0.201    design_1_i/PWM_0/inst/counter_reg_n_0_[8]
    SLICE_X41Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.156 r  design_1_i/PWM_0/inst/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.156    design_1_i/PWM_0/inst/i__carry__0_i_1__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099    -0.057 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000    -0.057    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.855    -0.708    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.249    -0.458    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.100    -0.358    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.073%)  route 0.209ns (52.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.209    -0.125    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.045    -0.080 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    design_1_i/PWM_0/inst/p_0_in[5]
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.852    -0.711    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.235    -0.475    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.091    -0.384    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.183ns (44.196%)  route 0.231ns (55.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.587    -0.473    design_1_i/PWM_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.231    -0.101    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.042    -0.059 r  design_1_i/PWM_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
                         clock pessimism              0.235    -0.473    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.107    -0.366    design_1_i/PWM_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.597%)  route 0.231ns (55.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.587    -0.473    design_1_i/PWM_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.231    -0.101    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X40Y31         LUT4 (Prop_lut4_I3_O)        0.045    -0.056 r  design_1_i/PWM_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    design_1_i/PWM_0/inst/p_0_in[0]
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
                         clock pessimism              0.235    -0.473    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.091    -0.382    design_1_i/PWM_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.283ns (59.914%)  route 0.189ns (40.086%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.587    -0.473    design_1_i/PWM_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  design_1_i/PWM_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.189    -0.143    design_1_i/PWM_0/inst/counter_reg_n_0_[8]
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.045    -0.098 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.098    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097    -0.001 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000    -0.001    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.249    -0.457    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.129    -0.328    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X40Y30     design_1_i/PWM_0/inst/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X40Y30     design_1_i/PWM_0/inst/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X40Y29     design_1_i/PWM_0/inst/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X40Y30     design_1_i/PWM_0/inst/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y31     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y33     design_1_i/PWM_0/inst/temp2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y33     design_1_i/PWM_0/inst/temp2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y33     design_1_i/PWM_0/inst/temp2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y33     design_1_i/PWM_0/inst/temp2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y30     design_1_i/PWM_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y30     design_1_i/PWM_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y29     design_1_i/PWM_0/inst/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y30     design_1_i/PWM_0/inst/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y31     design_1_i/PWM_0/inst/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y31     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 2.436ns (36.346%)  route 4.266ns (63.654%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 11.238 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.750    -0.608    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.090 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           1.821     1.731    design_1_i/PWM_0/inst/G[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.855 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.425 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     3.724    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     4.037 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.146     5.183    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I3_O)        0.124     5.307 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.307    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.840 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.840    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.094 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     6.094    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.569    11.238    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.303    11.540    
                         clock uncertainty           -0.310    11.231    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.094    11.325    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 2.436ns (36.867%)  route 4.172ns (63.133%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 11.241 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.750    -0.608    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.090 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           1.821     1.731    design_1_i/PWM_0/inst/G[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.855 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.425 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     3.724    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     4.037 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.052     5.088    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     5.212 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.212    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.745 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.745    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.999 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     5.999    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.572    11.241    design_1_i/PWM_0/inst/clk
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.303    11.543    
                         clock uncertainty           -0.310    11.234    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.094    11.328    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 2.452ns (38.577%)  route 3.904ns (61.423%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 11.240 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.750    -0.608    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.090 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           1.821     1.731    design_1_i/PWM_0/inst/G[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.855 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.425 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     3.724    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     4.037 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.784     4.821    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.124     4.945 r  design_1_i/PWM_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.945    design_1_i/PWM_0/inst/i__carry_i_8__0_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.477 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.748 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     5.748    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.571    11.240    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.303    11.542    
                         clock uncertainty           -0.310    11.233    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)        0.046    11.279    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.525ns (27.165%)  route 4.089ns (72.835%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 11.240 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.750    -0.608    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.090 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           1.821     1.731    design_1_i/PWM_0/inst/G[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.855 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.425 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     3.724    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     4.037 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.969     5.006    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.571    11.240    design_1_i/PWM_0/inst/clk
    SLICE_X37Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/C
                         clock pessimism              0.303    11.542    
                         clock uncertainty           -0.310    11.233    
    SLICE_X37Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.028    design_1_i/PWM_0/inst/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.525ns (27.165%)  route 4.089ns (72.835%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 11.240 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.750    -0.608    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.090 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           1.821     1.731    design_1_i/PWM_0/inst/G[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.855 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.425 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     3.724    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     4.037 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.969     5.006    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.571    11.240    design_1_i/PWM_0/inst/clk
    SLICE_X37Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.303    11.542    
                         clock uncertainty           -0.310    11.233    
    SLICE_X37Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.028    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.525ns (27.165%)  route 4.089ns (72.835%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 11.240 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.750    -0.608    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.090 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           1.821     1.731    design_1_i/PWM_0/inst/G[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.855 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.425 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     3.724    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     4.037 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.969     5.006    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.571    11.240    design_1_i/PWM_0/inst/clk
    SLICE_X37Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.303    11.542    
                         clock uncertainty           -0.310    11.233    
    SLICE_X37Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.028    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.525ns (27.844%)  route 3.952ns (72.156%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.750    -0.608    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.090 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           1.821     1.731    design_1_i/PWM_0/inst/G[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.855 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.425 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     3.724    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     4.037 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.832     4.869    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/C
                         clock pessimism              0.303    11.539    
                         clock uncertainty           -0.310    11.230    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    11.025    design_1_i/PWM_0/inst/temp3_reg[0]
  -------------------------------------------------------------------
                         required time                         11.025    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.525ns (27.844%)  route 3.952ns (72.156%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.750    -0.608    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.090 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           1.821     1.731    design_1_i/PWM_0/inst/G[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.855 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.425 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     3.724    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     4.037 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.832     4.869    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/C
                         clock pessimism              0.303    11.539    
                         clock uncertainty           -0.310    11.230    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    11.025    design_1_i/PWM_0/inst/temp3_reg[1]
  -------------------------------------------------------------------
                         required time                         11.025    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.525ns (27.844%)  route 3.952ns (72.156%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.750    -0.608    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.090 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           1.821     1.731    design_1_i/PWM_0/inst/G[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.855 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.425 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     3.724    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     4.037 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.832     4.869    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
                         clock pessimism              0.303    11.539    
                         clock uncertainty           -0.310    11.230    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    11.025    design_1_i/PWM_0/inst/temp3_reg[2]
  -------------------------------------------------------------------
                         required time                         11.025    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.525ns (27.844%)  route 3.952ns (72.156%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.750    -0.608    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.090 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           1.821     1.731    design_1_i/PWM_0/inst/G[5]
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.855 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.425 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.299     3.724    design_1_i/PWM_0/inst/counter3
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.313     4.037 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.832     4.869    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/C
                         clock pessimism              0.303    11.539    
                         clock uncertainty           -0.310    11.230    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    11.025    design_1_i/PWM_0/inst/temp3_reg[3]
  -------------------------------------------------------------------
                         required time                         11.025    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  6.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.164ns (19.343%)  route 0.684ns (80.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.590    -0.470    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           0.684     0.377    design_1_i/PWM_0/inst/G[5]
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.310     0.155    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.061     0.216    design_1_i/PWM_0/inst/temp2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.373ns (40.643%)  route 0.545ns (59.357%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.590    -0.470    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y36         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=6, routed)           0.545     0.215    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y32         LUT5 (Prop_lut5_I1_O)        0.048     0.263 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.263    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.374 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.374    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.447 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.447    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.310     0.155    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.129     0.284    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.402ns (44.430%)  route 0.503ns (55.570%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.590    -0.470    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=6, routed)           0.503     0.196    design_1_i/PWM_0/inst/G[2]
    SLICE_X41Y31         LUT5 (Prop_lut5_I1_O)        0.043     0.239 r  design_1_i/PWM_0/inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.239    design_1_i/PWM_0/inst/i__carry_i_3__1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.358 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.358    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.434 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.434    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.855    -0.708    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.552    -0.156    
                         clock uncertainty            0.310     0.154    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.100     0.254    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.128ns (15.776%)  route 0.683ns (84.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.590    -0.470    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.342 r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/Q
                         net (fo=5, routed)           0.683     0.341    design_1_i/PWM_0/inst/R[4]
    SLICE_X43Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X43Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.310     0.155    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.004     0.159    design_1_i/PWM_0/inst/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.377ns (41.818%)  route 0.525ns (58.182%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.591    -0.469    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/Q
                         net (fo=5, routed)           0.276    -0.053    design_1_i/PWM_0/inst/R[6]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.045    -0.008 r  design_1_i/PWM_0/inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000    -0.008    design_1_i/PWM_0/inst/i__carry_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     0.073 f  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=9, routed)           0.249     0.322    design_1_i/PWM_0/inst/counter30_out
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.110     0.432 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.432    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X40Y30         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.853    -0.710    design_1_i/PWM_0/inst/clk
    SLICE_X40Y30         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.552    -0.158    
                         clock uncertainty            0.310     0.152    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.092     0.244    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.090%)  route 0.735ns (83.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.590    -0.470    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y36         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/Q
                         net (fo=5, routed)           0.735     0.406    design_1_i/PWM_0/inst/R[7]
    SLICE_X43Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X43Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.310     0.155    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.060     0.215    design_1_i/PWM_0/inst/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.106%)  route 0.734ns (83.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.590    -0.470    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/Q
                         net (fo=6, routed)           0.734     0.405    design_1_i/PWM_0/inst/G[0]
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.310     0.153    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.061     0.214    design_1_i/PWM_0/inst/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.027%)  route 0.739ns (83.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.590    -0.470    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/hsv_to_rgb_0/inst/B_reg[1]/Q
                         net (fo=6, routed)           0.739     0.409    design_1_i/PWM_0/inst/B[1]
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.852    -0.711    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.310     0.151    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.066     0.217    design_1_i/PWM_0/inst/temp3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.141ns (15.804%)  route 0.751ns (84.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.590    -0.470    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/Q
                         net (fo=5, routed)           0.751     0.422    design_1_i/PWM_0/inst/G[7]
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.310     0.153    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.061     0.214    design_1_i/PWM_0/inst/temp2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.160%)  route 0.739ns (81.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.590    -0.470    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           0.739     0.433    design_1_i/PWM_0/inst/B[2]
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.852    -0.711    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.310     0.151    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.070     0.221    design_1_i/PWM_0/inst/temp3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.212    





