// Seed: 740968035
`timescale 1ps / 1 ps
module module_0 (
    id_1
);
  input id_1;
  logic id_1;
  logic id_2;
  assign id_2 = 1'h0;
  logic id_3;
  type_7(
      id_1, id_1, id_1, id_2
  );
endmodule
