# Uart Receiver and Testbench

Custom UART receiver module and accompanying test bench for verification

**Resources**:

| Site Type               | Used | Fixed | Prohibited | Available | Util%  |
|-------------------------|------|-------|------------|-----------|--------|
| Slice LUTs              | 111  | 0     | 0          | 63400     | 0.18   |
| LUT as Logic            | 111  | 0     | 0          | 63400     | 0.18   |
| LUT as Memory           | 0    | 0     | 0          | 19000     | 0.00   |
| Slice Registers         | 123  | 0     | 0          | 126800    | 0.10   |
| Register as Flip Flop   | 123  | 0     | 0          | 126800    | 0.10   |
| Register as Latch       | 0    | 0     | 0          | 126800    | 0.00   |
| F7 Muxes                | 1    | 0     | 0          | 31700     | <0.01  |
| F8 Muxes                | 0    | 0     | 0          | 15850     | 0.00   |

| Site Type                     | Used | Fixed | Prohibited | Available | Util%  |
|-------------------------------|------|-------|------------|-----------|--------|
| Bonded IOB                    | 32   | 32    | 0          | 210       | 15.24  |
| IOB Master Pads               | 13   |       |            |           |        |
| IOB Slave Pads                | 18   |       |            |           |        |

**Warnings**:

No warnings, no warnings were downgraded either. 

**Timing**:

WNS: 4.525ns
