Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,13
design__inferred_latch__count,0
design__instance__count,2064
design__instance__area,251522
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,32
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,8
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,41872752
power__switching__total,0.0003677778586279601
power__leakage__total,0.00001945641815837007
power__total,41872752
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.4362717810498025
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2844396743094052
timing__hold__ws__corner:nom_tt_025C_1v80,0.3331632841685856
timing__setup__ws__corner:nom_tt_025C_1v80,0.8956086126219704
timing__hold__tns__corner:nom_tt_025C_1v80,0
timing__setup__tns__corner:nom_tt_025C_1v80,0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.333163
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.907728
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,92
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,8
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.528300751432271
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.29720091118226655
timing__hold__ws__corner:nom_ss_100C_1v60,0.8306690015397683
timing__setup__ws__corner:nom_ss_100C_1v60,-0.25944513938239844
timing__hold__tns__corner:nom_ss_100C_1v60,0
timing__setup__tns__corner:nom_ss_100C_1v60,-3.8894346622074187
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.25944513938239844
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.830669
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,23
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.198788
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,7
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,32
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,8
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.37994206078937526
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.27744288207688095
timing__hold__ws__corner:nom_ff_n40C_1v95,0.14542933935399896
timing__setup__ws__corner:nom_ff_n40C_1v95,1.2885608500489443
timing__hold__tns__corner:nom_ff_n40C_1v95,0
timing__setup__tns__corner:nom_ff_n40C_1v95,0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.145429
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,1.288561
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,92
design__max_fanout_violation__count,8
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.3707413092571842
clock__skew__worst_setup,0.2742487148335459
timing__hold__ws,0.1412784929032877
timing__setup__ws,-0.30721759339390636
timing__hold__tns,0
timing__setup__tns,-5.017186808018786
timing__hold__wns,0
timing__setup__wns,-0.30721759339390636
timing__hold_vio__count,0
timing__hold_r2r__ws,0.141278
timing__hold_r2r_vio__count,0
timing__setup_vio__count,65
timing__setup_r2r__ws,-0.247422
timing__setup_r2r_vio__count,18
design__die__bbox,0.0 0.0 550.0 750.0
design__core__bbox,5.52 10.88 544.18 737.12
design__io,70
design__die__area,412500
design__core__area,391196
design__instance__count__stdcell,2062
design__instance__area__stdcell,4491.81
design__instance__count__macros,2
design__instance__area__macros,247031
design__instance__utilization,0.642957
design__instance__utilization__stdcell,0.0311572
design__instance__count__class:macro,2
design__instance__count__class:inverter,26
design__instance__count__class:sequential_cell,25
design__instance__count__class:multi_input_combinational_cell,35
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,10181
design__instance__count__class:tap_cell,1530
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count,0
floorplan__design__io,68
design__io__hpwl,11722911
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,25309.9
design__violations,0
design__instance__count__class:timing_repair_buffer,117
design__instance__count__class:clock_buffer,5
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,7
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,322
antenna_diodes_count,1
route__net,292
route__net__special,2
route__drc_errors__iter:1,61
route__wirelength__iter:1,31336
route__drc_errors__iter:2,18
route__wirelength__iter:2,31265
route__drc_errors__iter:3,6
route__wirelength__iter:3,31258
route__drc_errors__iter:4,0
route__wirelength__iter:4,31247
route__drc_errors,0
route__wirelength,31247
route__vias,1885
route__vias__singlecut,1885
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,741.34
timing__unannotated_net__count__corner:nom_tt_025C_1v80,4
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,4
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,4
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,32
design__max_fanout_violation__count__corner:min_tt_025C_1v80,8
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4235223680524878
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.28070460639317507
timing__hold__ws__corner:min_tt_025C_1v80,0.3262644691207555
timing__setup__ws__corner:min_tt_025C_1v80,0.9470784424769565
timing__hold__tns__corner:min_tt_025C_1v80,0
timing__setup__tns__corner:min_tt_025C_1v80,0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.326264
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.971956
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,4
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,76
design__max_fanout_violation__count__corner:min_ss_100C_1v60,8
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5043556826045478
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2924965630269743
timing__hold__ws__corner:min_ss_100C_1v60,0.817799406896639
timing__setup__ws__corner:min_ss_100C_1v60,-0.1680780007192025
timing__hold__tns__corner:min_ss_100C_1v60,0
timing__setup__tns__corner:min_ss_100C_1v60,-1.9785158515982604
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.1680780007192025
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.817799
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,19
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.088489
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,4
timing__unannotated_net__count__corner:min_ss_100C_1v60,4
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,32
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,8
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3707413092571842
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2742487148335459
timing__hold__ws__corner:min_ff_n40C_1v95,0.1412784929032877
timing__setup__ws__corner:min_ff_n40C_1v95,1.3308110545797867
timing__hold__tns__corner:min_ff_n40C_1v95,0
timing__setup__tns__corner:min_ff_n40C_1v95,0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.141278
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,1.330811
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,4
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,36
design__max_fanout_violation__count__corner:max_tt_025C_1v80,8
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4457182804554446
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2897519806101764
timing__hold__ws__corner:max_tt_025C_1v80,0.3397366928386949
timing__setup__ws__corner:max_tt_025C_1v80,0.8626313241219606
timing__hold__tns__corner:max_tt_025C_1v80,0
timing__setup__tns__corner:max_tt_025C_1v80,0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.339737
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.874566
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,4
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,92
design__max_fanout_violation__count__corner:max_ss_100C_1v60,8
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5446554472705666
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3034459158724038
timing__hold__ws__corner:max_ss_100C_1v60,0.8427420111402002
timing__setup__ws__corner:max_ss_100C_1v60,-0.30721759339390636
timing__hold__tns__corner:max_ss_100C_1v60,0
timing__setup__tns__corner:max_ss_100C_1v60,-5.017186808018786
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.30721759339390636
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.842742
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,23
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.247422
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,7
timing__unannotated_net__count__corner:max_ss_100C_1v60,4
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,32
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,8
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3895444355120832
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2824301150668482
timing__hold__ws__corner:max_ff_n40C_1v95,0.14958984474529763
timing__setup__ws__corner:max_ff_n40C_1v95,1.266961238449378
timing__hold__tns__corner:max_ff_n40C_1v95,0
timing__setup__tns__corner:max_ff_n40C_1v95,0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.14959
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,1.266961
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,4
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,4
timing__unannotated_net_filtered__count,0
