
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={17,8,cc,0,1,offset}                   Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= IMMU.Addr=>IAddrReg.In                                  Premise(F58)
	S6= PC.Out=>IMMU.IEA                                        Premise(F63)
	S7= IMMU.IEA=addr                                           Path(S4,S6)
	S8= CP0.ASID=>IMMU.PID                                      Premise(F64)
	S9= IMMU.PID=pid                                            Path(S3,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S7)
	S11= IAddrReg.In={pid,addr}                                 Path(S10,S5)
	S12= CtrlPC=0                                               Premise(F105)
	S13= CtrlPCInc=0                                            Premise(F106)
	S14= PC[Out]=addr                                           PC-Hold(S1,S12,S13)
	S15= CtrlIAddrReg=1                                         Premise(F128)
	S16= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S11,S15)
	S17= CtrlIMem=0                                             Premise(F129)
	S18= IMem[{pid,addr}]={17,8,cc,0,1,offset}                  IMem-Hold(S2,S17)

IMMU	S19= PC.Out=addr                                            PC-Out(S14)
	S20= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S16)
	S21= PC.Out=>ICache.IEA                                     Premise(F192)
	S22= ICache.IEA=addr                                        Path(S19,S21)
	S23= IMem.MEM8WordOut=>ICache.WData                         Premise(F194)
	S24= IAddrReg.Out=>IMem.RAddr                               Premise(F198)
	S25= IMem.RAddr={pid,addr}                                  Path(S20,S24)
	S26= IMem.Out={17,8,cc,0,1,offset}                          IMem-Read(S25,S18)
	S27= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S25,S18)
	S28= ICache.WData=IMemGet8Word({pid,addr})                  Path(S27,S23)
	S29= IMem.Out=>IRMux.MemData                                Premise(F201)
	S30= IRMux.MemData={17,8,cc,0,1,offset}                     Path(S26,S29)
	S31= IRMux.Out={17,8,cc,0,1,offset}                         IRMux-Select2(S30)
	S32= IRMux.Out=>IR_ID.In                                    Premise(F207)
	S33= IR_ID.In={17,8,cc,0,1,offset}                          Path(S31,S32)
	S34= CtrlPC=0                                               Premise(F238)
	S35= CtrlPCInc=1                                            Premise(F239)
	S36= PC[CIA]=addr                                           PC-Inc(S14,S34,S35)
	S37= CtrlICache=1                                           Premise(F249)
	S38= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S22,S28,S37)
	S39= CtrlIR_ID=1                                            Premise(F258)
	S40= [IR_ID]={17,8,cc,0,1,offset}                           IR_ID-Write(S33,S39)

ID	S41= IR_ID.Out15_0=offset                                   IR-Out(S40)
	S42= SEXT.Out=>A_EX.In                                      Premise(F276)
	S43= IR_ID.Out15_0=>SEXT.In                                 Premise(F348)
	S44= SEXT.In=offset                                         Path(S41,S43)
	S45= SEXT.Out={14{offset[15]},offset,2{0}}                  SEXT(S44)
	S46= A_EX.In={14{offset[15]},offset,2{0}}                   Path(S45,S42)
	S47= CtrlPCInc=0                                            Premise(F374)
	S48= PC[CIA]=addr                                           PC-Hold(S36,S47)
	S49= CtrlA_EX=1                                             Premise(F375)
	S50= [A_EX]={14{offset[15]},offset,2{0}}                    A_EX-Write(S46,S49)
	S51= CtrlICache=0                                           Premise(F384)
	S52= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S38,S51)

EX	S53= PC.CIA=addr                                            PC-Out(S48)
	S54= A_EX.Out={14{offset[15]},offset,2{0}}                  A_EX-Out(S50)
	S55= PC.CIA=>ALU.A                                          Premise(F404)
	S56= ALU.A=addr                                             Path(S53,S55)
	S57= A_EX.Out=>ALU.B                                        Premise(F405)
	S58= ALU.B={14{offset[15]},offset,2{0}}                     Path(S54,S57)
	S59= ALU.Out=addr+{14{offset[15]},offset,2{0}}              ALU(S56,S58)
	S60= ALU.Out=>ALUOut_MEM.In                                 Premise(F409)
	S61= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}        Path(S59,S60)
	S62= CtrlALUOut_MEM=1                                       Premise(F511)
	S63= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}         ALUOut_MEM-Write(S61,S62)
	S64= CtrlICache=0                                           Premise(F519)
	S65= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S52,S64)

MEM	S66= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Out(S63)
	S67= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F545)
	S68= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}         Path(S66,S67)
	S69= CtrlALUOut_WB=1                                        Premise(F648)
	S70= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}          ALUOut_WB-Write(S68,S69)
	S71= CtrlICache=0                                           Premise(F653)
	S72= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S65,S71)

WB	S73= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}        ALUOut_WB-Out(S70)
	S74= ALUOut_WB.Out=>PC.In                                   Premise(F1018)
	S75= PC.In=addr+{14{offset[15]},offset,2{0}}                Path(S73,S74)
	S76= CtrlPC=1                                               Premise(F1044)
	S77= CtrlPCInc=0                                            Premise(F1045)
	S78= PC[Out]=addr+{14{offset[15]},offset,2{0}}              PC-Write(S75,S76,S77)
	S79= CtrlICache=0                                           Premise(F1055)
	S80= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S72,S79)

POST	S78= PC[Out]=addr+{14{offset[15]},offset,2{0}}              PC-Write(S75,S76,S77)
	S80= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S72,S79)

