// Seed: 3035961435
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3
);
endmodule
