Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Oct 11 13:11:30 2024
| Host         : DESKTOP-O3QOG7I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_TDC_ZED_BOARD_control_sets_placed.rpt
| Design       : top_TDC_ZED_BOARD
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             373 |          101 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             336 |          163 |
| Yes          | No                    | No                     |             400 |          172 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------+-------------------------+------------------+----------------+--------------+
| Clock Signal |           Enable Signal          |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------+-------------------------+------------------+----------------+--------------+
|  cf/clk_out  | led_reg_i_1_n_0                  |                         |                1 |              1 |         1.00 |
|  cf/clk_out  | uartTX/r_SM_Main[2]              |                         |                1 |              1 |         1.00 |
|  cf/clk_out  | uartTX/E[0]                      |                         |                1 |              4 |         4.00 |
|  cf/clk_out  | led_reg                          |                         |                2 |              6 |         3.00 |
|  cf/clk_out  | TXdata[7]_i_1_n_0                |                         |                7 |              8 |         1.14 |
|  cf/clk_out  | uartRX/E[0]                      |                         |                2 |              8 |         4.00 |
|  cf/clk_out  | uartRX/SEN_FSM_reg[0][0]         |                         |                2 |              8 |         4.00 |
|  cf/clk_out  | uartTX/r_Tx_Data_0               |                         |                4 |              8 |         2.00 |
|  cf/clk_out  | uartTX/r_Clock_Count_1           | uartTX/r_Clock_Count0   |                3 |              9 |         3.00 |
|  cf/clk_out  | tdc_addr[9]_i_1_n_0              |                         |                4 |             10 |         2.50 |
|  cf/clk_out  | uartTX/SEN_FSM_reg[0][0]         |                         |                3 |             10 |         3.33 |
|  cf/clk_out  | uartTX/r_Tx_Done_reg_0           | uartTX/SEN_FSM_reg[1]_1 |                3 |             12 |         4.00 |
|  cf/clk_out  | uartRX/r_Clock_Count[15]_i_1_n_0 |                         |                7 |             16 |         2.29 |
|  cf/clk_out  | tdc_data_reg_0_63_0_2_i_4_n_0    |                         |                6 |             24 |         4.00 |
|  cf/clk_out  | tdc_data_reg_192_255_0_2_i_1_n_0 |                         |                6 |             24 |         4.00 |
|  cf/clk_out  | tdc_data_reg_256_319_0_2_i_1_n_0 |                         |                6 |             24 |         4.00 |
|  cf/clk_out  | tdc_data_reg_128_191_0_2_i_1_n_0 |                         |                6 |             24 |         4.00 |
|  cf/clk_out  | tdc_data_reg_576_639_0_2_i_1_n_0 |                         |                6 |             24 |         4.00 |
|  cf/clk_out  | tdc_data_reg_64_127_0_2_i_1_n_0  |                         |                6 |             24 |         4.00 |
|  cf/clk_out  | tdc_data_reg_448_511_0_2_i_1_n_0 |                         |                6 |             24 |         4.00 |
|  cf/clk_out  | tdc_data_reg_512_575_0_2_i_1_n_0 |                         |                6 |             24 |         4.00 |
|  cf/clk_out  | tdc_data_reg_320_383_0_2_i_1_n_0 |                         |                6 |             24 |         4.00 |
|  cf/clk_out  | tdc_data_reg_384_447_0_2_i_1_n_0 |                         |                6 |             24 |         4.00 |
|  cf/clk_out  | outReg[159]_i_1_n_0              |                         |              138 |            320 |         2.32 |
|  cf/clk_out  |                                  | tdc1_decode/SS[0]       |              163 |            336 |         2.06 |
|  cf/clk_out  |                                  |                         |              101 |            373 |         3.69 |
+--------------+----------------------------------+-------------------------+------------------+----------------+--------------+


