u0.dma_ack	u0.dma_req_r
[1]u0.uc_dpd	[1]u0.csr
[1]u0.dma_req_d	u0.r1
dma_ack	u0.dma_ack
[1]u0.dma_in_cnt	[1]u0.dma_req_in_hold2
u0.r1	u0.dma_req_r
u0.r2	u0.dma_req_r
u0.dma_req_r	u0.dma_req
[1]u0.rst	u0.r2
[1]u0.dma_out_cnt	[1]u0.dma_req_out_hold
[1]u0.csr	[1]u0.ep_out
[1]u0.csr0	[1]u0.csr
[1]u0.csr1	[1]u0.csr
[1]u0.ep_out	u0.dma_req_hold
[1]u0.ep_out	[1]u0.dma_req_out_hold
[1]u0.buf0_orig	[1]u0.dma_req_in_hold
u0.dma_req_hold	u0.dma_req_r
[1]u0.dma_req_in_hold	u0.dma_req_hold
[1]u0.buf0_orig_m3	[1]u0.dma_req_in_hold2
[1]u0.r2	u0.r1
[1]u0.ep_in	[1]u0.dma_req_in_hold
[1]u0.ots_stop	[1]u0.csr
rst	u0.rst
[1]u0.dma_req_in_hold2	u0.dma_req_hold
u0.dma_req	dma_req
[1]u0.dma_req_out_hold	u0.dma_req_hold
u0.rst	u0.dma_req_r
[1]u0.r1	u0.r2
[1]u0.uc_bsel	[1]u0.csr
[1]u0.r4	u0.r1
[1]u0.r4	u0.r2
[1]u0.r5	u0.r1