Analysis & Synthesis report for NIOS2_PROJETO
Tue Jan 29 18:08:58 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_next
 12. State Machine - |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_state
 13. State Machine - |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_next
 14. State Machine - |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_state
 15. State Machine - |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 23. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 24. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu|altsyncram:the_altsyncram|altsyncram_af22:auto_generated
 25. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram
 26. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_uart:uart
 27. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 30. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 32. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_002
 33. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 34. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_004
 35. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_005
 36. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_006
 37. Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_007
 38. Source assignments for NIOS2_Design:NIOS2|altera_reset_controller:rst_controller
 39. Source assignments for NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Source assignments for NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Source assignments for NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Parameter Settings for User Entity Instance: altpll0:PLL|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo
 45. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo
 46. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu
 47. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu|altsyncram:the_altsyncram
 48. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 49. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator
 50. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator
 51. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator
 52. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator
 53. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s1_translator
 54. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 55. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 56. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator
 57. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator
 58. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s2_translator
 59. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent
 60. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent
 61. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent
 62. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 63. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo
 64. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent
 65. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent
 68. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
 71. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
 74. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent
 77. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent
 80. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent
 83. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router:router|NIOS2_Design_mm_interconnect_0_router_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_001:router_001|NIOS2_Design_mm_interconnect_0_router_001_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_002|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_003:router_003|NIOS2_Design_mm_interconnect_0_router_003_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_004|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_003:router_005|NIOS2_Design_mm_interconnect_0_router_003_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_006|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_007|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_008|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_009:router_009|NIOS2_Design_mm_interconnect_0_router_009_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter
 96. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter
 97. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 98. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 99. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
100. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
101. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
102. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
103. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
106. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
107. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
108. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
109. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
110. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
111. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
112. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
113. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|altera_reset_controller:rst_controller
114. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
115. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
116. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001
117. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
118. Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
119. altpll Parameter Settings by Entity Instance
120. scfifo Parameter Settings by Entity Instance
121. altsyncram Parameter Settings by Entity Instance
122. Port Connectivity Checks: "NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
123. Port Connectivity Checks: "NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001"
124. Port Connectivity Checks: "NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
125. Port Connectivity Checks: "NIOS2_Design:NIOS2|altera_reset_controller:rst_controller"
126. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
127. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
128. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
129. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_009:router_009|NIOS2_Design_mm_interconnect_0_router_009_default_decode:the_default_decode"
130. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_003:router_003|NIOS2_Design_mm_interconnect_0_router_003_default_decode:the_default_decode"
131. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_002|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode"
132. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_001:router_001|NIOS2_Design_mm_interconnect_0_router_001_default_decode:the_default_decode"
133. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router:router|NIOS2_Design_mm_interconnect_0_router_default_decode:the_default_decode"
134. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo"
135. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent"
136. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo"
137. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent"
138. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo"
139. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent"
140. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
141. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
142. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
143. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
144. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo"
145. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent"
146. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo"
147. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent"
148. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo"
149. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent"
150. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent"
151. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent"
152. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s2_translator"
153. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator"
154. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator"
155. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
156. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
157. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s1_translator"
158. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator"
159. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator"
160. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator"
161. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator"
162. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_uart:uart"
163. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|NIOS2_Design_SDRAM_input_efifo_module:the_NIOS2_Design_SDRAM_input_efifo_module"
164. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu"
165. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2"
166. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu"
167. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic"
168. Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag"
169. Post-Synthesis Netlist Statistics for Top Partition
170. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
171. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
172. Elapsed Time Per Partition
173. Analysis & Synthesis Messages
174. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 29 18:08:58 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; NIOS2_PROJETO                               ;
; Top-level Entity Name              ; NIOS2_PROJETO                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,338                                       ;
;     Total combinational functions  ; 4,994                                       ;
;     Dedicated logic registers      ; 3,799                                       ;
; Total registers                    ; 3799                                        ;
; Total pins                         ; 58                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 85,184                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; NIOS2_PROJETO      ; NIOS2_PROJETO      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                     ; Library      ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; NIOS2_Design/synthesis/NIOS2_Design.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v                                                                 ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_controller.v                                           ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v                                         ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_irq_mapper.sv                                          ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v                                    ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v                  ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv                       ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv                           ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv                     ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv                         ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv                       ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv                           ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv                     ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv                         ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv                        ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv                        ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv                        ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv                        ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv                            ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_master_agent.sv                                       ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_master_translator.sv                                  ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v                                                 ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v                                                 ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v                                              ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v                                              ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v                                                ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v                                                ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2.v                                                ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2.v                                                ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v                                            ; yes             ; Encrypted User Verilog HDL File              ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v                                            ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v                        ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v                        ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_sysclk.v                         ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_sysclk.v                         ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_tck.v                            ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_tck.v                            ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_mult_cell.v                                  ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_mult_cell.v                                  ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_test_bench.v                                 ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_test_bench.v                                 ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.hex                                                ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.hex                                                ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v                                                  ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v                                                  ; NIOS2_Design ;
; NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v                                                 ; yes             ; User Verilog HDL File                        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v                                                 ; NIOS2_Design ;
; NIOS2_PROJETO.bdf                                                                                     ; yes             ; User Block Diagram/Schematic File            ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf                                                                                     ;              ;
; altpll0.v                                                                                             ; yes             ; Auto-Found Wizard-Generated File             ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v                                                                                             ;              ;
; altpll.tdf                                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                              ;              ;
; aglobal181.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                          ;              ;
; stratix_pll.inc                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                         ;              ;
; stratixii_pll.inc                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                       ;              ;
; cycloneii_pll.inc                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                       ;              ;
; db/altpll0_altpll.v                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altpll0_altpll.v                                                                                   ;              ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                              ;              ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                           ;              ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                            ;              ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                            ;              ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                            ;              ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                            ;              ;
; db/scfifo_jr21.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/scfifo_jr21.tdf                                                                                    ;              ;
; db/a_dpfifo_l011.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf                                                                                  ;              ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_fefifo_7cf.tdf                                                                                   ;              ;
; db/cntr_do7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/cntr_do7.tdf                                                                                       ;              ;
; db/altsyncram_nio1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_nio1.tdf                                                                                ;              ;
; db/cntr_1ob.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/cntr_1ob.tdf                                                                                       ;              ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                     ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;              ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;              ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;              ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;              ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;              ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;              ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;              ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;              ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;              ;
; db/altsyncram_af22.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_af22.tdf                                                                                ;              ;
; db/altsyncram_cjd1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_cjd1.tdf                                                                                ;              ;
; db/altsyncram_bad1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_bad1.tdf                                                                                ;              ;
; db/altsyncram_97d1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_97d1.tdf                                                                                ;              ;
; db/altsyncram_fic1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_fic1.tdf                                                                                ;              ;
; altera_mult_add.tdf                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                     ;              ;
; db/altera_mult_add_vkp2.v                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altera_mult_add_vkp2.v                                                                             ;              ;
; altera_mult_add_rtl.v                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                   ;              ;
; db/altsyncram_5jc1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_5jc1.tdf                                                                                ;              ;
; db/altsyncram_kdf1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_kdf1.tdf                                                                                ;              ;
; db/altsyncram_r3d1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_r3d1.tdf                                                                                ;              ;
; db/altsyncram_4qc1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_4qc1.tdf                                                                                ;              ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                               ;              ;
; db/altsyncram_ac71.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_ac71.tdf                                                                                ;              ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                ;              ;
; pzdyqx.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                              ;              ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld   ;
; db/ip/sld0ad134cf/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/alt_sld_fab.v                                                                       ; alt_sld_fab  ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab  ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab  ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab  ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab  ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;              ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;              ;
; lpm_mult.tdf                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                            ;              ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                         ;              ;
; multcore.inc                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                            ;              ;
; bypassff.inc                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                            ;              ;
; altshift.inc                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                            ;              ;
; db/mult_jp01.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/mult_jp01.tdf                                                                                      ;              ;
; db/mult_j011.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/mult_j011.tdf                                                                                      ;              ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,338                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 4994                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 2689                                                                               ;
;     -- 3 input functions                    ; 1334                                                                               ;
;     -- <=2 input functions                  ; 971                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 4623                                                                               ;
;     -- arithmetic mode                      ; 371                                                                                ;
;                                             ;                                                                                    ;
; Total registers                             ; 3799                                                                               ;
;     -- Dedicated logic registers            ; 3799                                                                               ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 58                                                                                 ;
; Total memory bits                           ; 85184                                                                              ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; altpll0:PLL|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3882                                                                               ;
; Total fan-out                               ; 37003                                                                              ;
; Average fan-out                             ; 3.98                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |NIOS2_PROJETO                                                                                                                          ; 4994 (1)            ; 3799 (0)                  ; 85184       ; 6            ; 0       ; 3         ; 58   ; 0            ; |NIOS2_PROJETO                                                                                                                                                                                                                                                                                                                                                                                     ; NIOS2_PROJETO                                 ; work         ;
;    |NIOS2_Design:NIOS2|                                                                                                                 ; 4704 (0)            ; 3636 (0)                  ; 85184       ; 6            ; 0       ; 3         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2                                                                                                                                                                                                                                                                                                                                                                  ; NIOS2_Design                                  ; NIOS2_Design ;
;       |NIOS2_Design_JTAG:jtag|                                                                                                          ; 142 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag                                                                                                                                                                                                                                                                                                                                           ; NIOS2_Design_JTAG                             ; NIOS2_Design ;
;          |NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|                                                                    ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r                                                                                                                                                                                                                                                                                 ; NIOS2_Design_JTAG_scfifo_r                    ; NIOS2_Design ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                    ; scfifo                                        ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                         ; scfifo_jr21                                   ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                    ; a_dpfifo_l011                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                            ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                       ; cntr_do7                                      ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                            ; altsyncram_nio1                               ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                              ; cntr_1ob                                      ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                    ; cntr_1ob                                      ; work         ;
;          |NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|                                                                    ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w                                                                                                                                                                                                                                                                                 ; NIOS2_Design_JTAG_scfifo_w                    ; NIOS2_Design ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                    ; scfifo                                        ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                         ; scfifo_jr21                                   ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                    ; a_dpfifo_l011                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                            ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                       ; cntr_do7                                      ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                            ; altsyncram_nio1                               ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                              ; cntr_1ob                                      ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                    ; cntr_1ob                                      ; work         ;
;          |alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|                                                                        ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                             ; work         ;
;       |NIOS2_Design_MMU:mmu|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu                                                                                                                                                                                                                                                                                                                                             ; NIOS2_Design_MMU                              ; NIOS2_Design ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                   ; altsyncram                                    ; work         ;
;             |altsyncram_af22:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu|altsyncram:the_altsyncram|altsyncram_af22:auto_generated                                                                                                                                                                                                                                                                                    ; altsyncram_af22                               ; work         ;
;       |NIOS2_Design_NIOS2:nios2|                                                                                                        ; 3356 (33)           ; 2631 (39)                 ; 75968       ; 6            ; 0       ; 3         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2                                                                                                                                                                                                                                                                                                                                         ; NIOS2_Design_NIOS2                            ; NIOS2_Design ;
;          |NIOS2_Design_NIOS2_cpu:cpu|                                                                                                   ; 3323 (3019)         ; 2592 (2255)               ; 75968       ; 6            ; 0       ; 3         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu                                                                                                                                                                                                                                                                                                              ; NIOS2_Design_NIOS2_cpu                        ; NIOS2_Design ;
;             |NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht|                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht                                                                                                                                                                                                                                                 ; NIOS2_Design_NIOS2_cpu_bht_module             ; NIOS2_Design ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                    ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                        ; altsyncram_97d1                               ; work         ;
;             |NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data|                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data                                                                                                                                                                                                                                         ; NIOS2_Design_NIOS2_cpu_dc_data_module         ; NIOS2_Design ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                ; altsyncram_kdf1                               ; work         ;
;             |NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag|                                                        ; 0 (0)               ; 0 (0)                     ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag                                                                                                                                                                                                                                           ; NIOS2_Design_NIOS2_cpu_dc_tag_module          ; NIOS2_Design ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                    ; work         ;
;                   |altsyncram_5jc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated                                                                                                                                                                                  ; altsyncram_5jc1                               ; work         ;
;             |NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim|                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim                                                                                                                                                                                                                                     ; NIOS2_Design_NIOS2_cpu_dc_victim_module       ; NIOS2_Design ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                            ; altsyncram_r3d1                               ; work         ;
;             |NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data|                                                      ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data                                                                                                                                                                                                                                         ; NIOS2_Design_NIOS2_cpu_ic_data_module         ; NIOS2_Design ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                ; altsyncram_cjd1                               ; work         ;
;             |NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag|                                                        ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag                                                                                                                                                                                                                                           ; NIOS2_Design_NIOS2_cpu_ic_tag_module          ; NIOS2_Design ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                    ; work         ;
;                   |altsyncram_bad1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated                                                                                                                                                                                  ; altsyncram_bad1                               ; work         ;
;             |NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|                                                     ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell                                                                                                                                                                                                                                        ; NIOS2_Design_NIOS2_cpu_mult_cell              ; NIOS2_Design ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                     ; altera_mult_add                               ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                 ; altera_mult_add_vkp2                          ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                           ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                         ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; lpm_mult                                      ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                       ; mult_jp01                                     ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                     ; altera_mult_add                               ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                 ; altera_mult_add_vkp2                          ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                           ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                         ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; lpm_mult                                      ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                       ; mult_j011                                     ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                     ; altera_mult_add                               ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                 ; altera_mult_add_vkp2                          ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                           ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                         ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; lpm_mult                                      ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                       ; mult_j011                                     ; work         ;
;             |NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|                                                     ; 302 (42)            ; 272 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci                                                                                                                                                                                                                                        ; NIOS2_Design_NIOS2_cpu_nios2_oci              ; NIOS2_Design ;
;                |NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|                              ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper                                                                                                                                              ; NIOS2_Design_NIOS2_cpu_debug_slave_wrapper    ; NIOS2_Design ;
;                   |NIOS2_Design_NIOS2_cpu_debug_slave_sysclk:the_NIOS2_Design_NIOS2_cpu_debug_slave_sysclk|                             ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_sysclk:the_NIOS2_Design_NIOS2_cpu_debug_slave_sysclk                                                      ; NIOS2_Design_NIOS2_cpu_debug_slave_sysclk     ; NIOS2_Design ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_sysclk:the_NIOS2_Design_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_sysclk:the_NIOS2_Design_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                       ; work         ;
;                   |NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|                                   ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck                                                            ; NIOS2_Design_NIOS2_cpu_debug_slave_tck        ; NIOS2_Design ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                       ; work         ;
;                   |sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy|                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy                                                                                ; sld_virtual_jtag_basic                        ; work         ;
;                |NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|                                    ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg                                                                                                                                                    ; NIOS2_Design_NIOS2_cpu_nios2_avalon_reg       ; NIOS2_Design ;
;                |NIOS2_Design_NIOS2_cpu_nios2_oci_break:the_NIOS2_Design_NIOS2_cpu_nios2_oci_break|                                      ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_break:the_NIOS2_Design_NIOS2_cpu_nios2_oci_break                                                                                                                                                      ; NIOS2_Design_NIOS2_cpu_nios2_oci_break        ; NIOS2_Design ;
;                |NIOS2_Design_NIOS2_cpu_nios2_oci_debug:the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug|                                      ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_debug:the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug                                                                                                                                                      ; NIOS2_Design_NIOS2_cpu_nios2_oci_debug        ; NIOS2_Design ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_debug:the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                  ; altera_std_synchronizer                       ; work         ;
;                |NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|                                            ; 118 (118)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem                                                                                                                                                            ; NIOS2_Design_NIOS2_cpu_nios2_ocimem           ; NIOS2_Design ;
;                   |NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram|                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram                                                                           ; NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module   ; NIOS2_Design ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                    ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                               ; work         ;
;             |NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a                                                                                                                                                                                                                         ; NIOS2_Design_NIOS2_cpu_register_bank_a_module ; NIOS2_Design ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                ; altsyncram_fic1                               ; work         ;
;             |NIOS2_Design_NIOS2_cpu_register_bank_b_module:NIOS2_Design_NIOS2_cpu_register_bank_b|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_b_module:NIOS2_Design_NIOS2_cpu_register_bank_b                                                                                                                                                                                                                         ; NIOS2_Design_NIOS2_cpu_register_bank_b_module ; NIOS2_Design ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_b_module:NIOS2_Design_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_b_module:NIOS2_Design_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                ; altsyncram_fic1                               ; work         ;
;             |NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb|                                                              ; 0 (0)               ; 0 (0)                     ; 11520       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb                                                                                                                                                                                                                                                 ; NIOS2_Design_NIOS2_cpu_tlb_module             ; NIOS2_Design ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 11520       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                    ; work         ;
;                   |altsyncram_4qc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 11520       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb|altsyncram:the_altsyncram|altsyncram_4qc1:auto_generated                                                                                                                                                                                        ; altsyncram_4qc1                               ; work         ;
;       |NIOS2_Design_SDRAM:sdram|                                                                                                        ; 319 (249)           ; 336 (208)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram                                                                                                                                                                                                                                                                                                                                         ; NIOS2_Design_SDRAM                            ; NIOS2_Design ;
;          |NIOS2_Design_SDRAM_input_efifo_module:the_NIOS2_Design_SDRAM_input_efifo_module|                                              ; 70 (70)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|NIOS2_Design_SDRAM_input_efifo_module:the_NIOS2_Design_SDRAM_input_efifo_module                                                                                                                                                                                                                                                         ; NIOS2_Design_SDRAM_input_efifo_module         ; NIOS2_Design ;
;       |NIOS2_Design_mm_interconnect_0:mm_interconnect_0|                                                                                ; 509 (0)             ; 207 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                 ; NIOS2_Design_mm_interconnect_0                ; NIOS2_Design ;
;          |NIOS2_Design_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; NIOS2_Design_mm_interconnect_0_cmd_demux      ; NIOS2_Design ;
;          |NIOS2_Design_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                      ; NIOS2_Design_mm_interconnect_0_cmd_demux_001  ; NIOS2_Design ;
;          |NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                       ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                          ; NIOS2_Design_mm_interconnect_0_cmd_mux_001    ; NIOS2_Design ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                      ; NIOS2_Design ;
;          |NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                       ; 66 (62)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                          ; NIOS2_Design_mm_interconnect_0_cmd_mux_001    ; NIOS2_Design ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                      ; NIOS2_Design ;
;          |NIOS2_Design_mm_interconnect_0_router:router|                                                                                 ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                    ; NIOS2_Design_mm_interconnect_0_router         ; NIOS2_Design ;
;          |NIOS2_Design_mm_interconnect_0_router_001:router_001|                                                                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                            ; NIOS2_Design_mm_interconnect_0_router_001     ; NIOS2_Design ;
;          |NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                      ; NIOS2_Design_mm_interconnect_0_rsp_demux_001  ; NIOS2_Design ;
;          |NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                      ; NIOS2_Design_mm_interconnect_0_rsp_demux_001  ; NIOS2_Design ;
;          |NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 115 (115)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; NIOS2_Design_mm_interconnect_0_rsp_mux        ; NIOS2_Design ;
;          |NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                          ; NIOS2_Design_mm_interconnect_0_rsp_mux_001    ; NIOS2_Design ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                                                                  ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                         ; NIOS2_Design ;
;          |altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|                                                                                  ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                         ; NIOS2_Design ;
;          |altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                         ; NIOS2_Design ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                   ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                         ; NIOS2_Design ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 39 (39)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                         ; NIOS2_Design ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                         ; NIOS2_Design ;
;          |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                         ; NIOS2_Design ;
;          |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                         ; NIOS2_Design ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                    ; NIOS2_Design ;
;          |altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                     ; NIOS2_Design ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                     ; NIOS2_Design ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                     ; NIOS2_Design ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                     ; NIOS2_Design ;
;          |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                                                             ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                ; NIOS2_Design ;
;          |altera_merlin_slave_translator:mmu_s1_translator|                                                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s1_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                ; NIOS2_Design ;
;          |altera_merlin_slave_translator:mmu_s2_translator|                                                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                ; NIOS2_Design ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                ; NIOS2_Design ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 9 (9)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                ; NIOS2_Design ;
;          |altera_merlin_slave_translator:timer_1_s1_translator|                                                                         ; 4 (4)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                ; NIOS2_Design ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                                            ; 7 (7)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                ; NIOS2_Design ;
;          |altera_merlin_traffic_limiter:nios2_data_master_limiter|                                                                      ; 16 (16)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                 ; NIOS2_Design ;
;          |altera_merlin_traffic_limiter:nios2_instruction_master_limiter|                                                               ; 13 (13)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                 ; NIOS2_Design ;
;       |NIOS2_Design_timer_0:timer_0|                                                                                                    ; 125 (125)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                     ; NIOS2_Design_timer_0                          ; NIOS2_Design ;
;       |NIOS2_Design_timer_0:timer_1|                                                                                                    ; 124 (124)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_1                                                                                                                                                                                                                                                                                                                                     ; NIOS2_Design_timer_0                          ; NIOS2_Design ;
;       |NIOS2_Design_uart:uart|                                                                                                          ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_uart:uart                                                                                                                                                                                                                                                                                                                                           ; NIOS2_Design_uart                             ; NIOS2_Design ;
;          |NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs|                                                                            ; 40 (40)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs                                                                                                                                                                                                                                                                                         ; NIOS2_Design_uart_regs                        ; NIOS2_Design ;
;          |NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx|                                                                                ; 48 (47)             ; 37 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx                                                                                                                                                                                                                                                                                             ; NIOS2_Design_uart_rx                          ; NIOS2_Design ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                         ; altera_std_synchronizer                       ; work         ;
;          |NIOS2_Design_uart_tx:the_NIOS2_Design_uart_tx|                                                                                ; 34 (34)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_tx:the_NIOS2_Design_uart_tx                                                                                                                                                                                                                                                                                             ; NIOS2_Design_uart_tx                          ; NIOS2_Design ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                       ; NIOS2_Design ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                     ; NIOS2_Design ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                       ; NIOS2_Design ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                     ; NIOS2_Design ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                     ; NIOS2_Design ;
;    |altpll0:PLL|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|altpll0:PLL                                                                                                                                                                                                                                                                                                                                                                         ; altpll0                                       ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|altpll0:PLL|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                 ; altpll                                        ; work         ;
;          |altpll0_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|altpll0:PLL|altpll:altpll_component|altpll0_altpll:auto_generated                                                                                                                                                                                                                                                                                                                   ; altpll0_altpll                                ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                       ; pzdyqx                                        ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                          ; pzdyqx_impl                                   ; work         ;
;          |GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                                                            ; GHVD5181                                      ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                                                          ; JEQQ5299                                      ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                                                                        ; JEQQ5299                                      ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                                                                        ; JKWY9152                                      ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                                                                        ; PUDL0439                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 167 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 166 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                    ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 166 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                 ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 166 (1)             ; 91 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                             ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 165 (0)             ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                 ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 165 (118)           ; 84 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                            ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                          ; sld_shadow_jsm                                ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu|altsyncram:the_altsyncram|altsyncram_af22:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                   ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; NIOS2_Design_MMU.hex ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216  ; None                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_b_module:NIOS2_Design_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb|altsyncram:the_altsyncram|altsyncram_4qc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 45           ; 256          ; 45           ; 11520 ; None                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                             ; IP Include File   ;
+--------+------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                          ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                      ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                            ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                          ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                            ;                   ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2                                                                                                                                                                                                                                                                                                                           ; NIOS2_Design.qsys ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                        ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag                                                                                                                                                                                                                                                                                                    ; NIOS2_Design.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                          ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                       ; NIOS2_Design.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                      ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                       ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                               ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                           ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                       ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                       ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                       ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                       ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                       ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                              ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                         ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent                                                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s1_translator                                                                                                                                                                                                                         ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent                                                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo                                                                                                                                                                                                                              ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s2_translator                                                                                                                                                                                                                         ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                       ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter                                                                                                                                                                                                                  ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                             ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                    ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                               ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                          ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                                                                                ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter                                                                                                                                                                                                           ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                                                                      ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router:router                                                                                                                                                                                                                             ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                     ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                     ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                     ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                     ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_003:router_005                                                                                                                                                                                                                     ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                     ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                     ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                     ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_009:router_009                                                                                                                                                                                                                     ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                       ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                               ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                               ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                           ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                   ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                 ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                                       ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                               ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                     ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                                                                               ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                     ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent                                                                                                                                                                                                                                  ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                             ; NIOS2_Design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                        ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu                                                                                                                                                                                                                                                                                                      ; NIOS2_Design.qsys ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2                                                                                                                                                                                                                                                                                                  ; NIOS2_Design.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu                                                                                                                                                                                                                                                                       ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht                                                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data                                                                                                                                                                                                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag                                                                                                                                                                                                    ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim                                                                                                                                                                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data                                                                                                                                                                                                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag                                                                                                                                                                                                    ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a                                                                                                                                                                                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_b_module:NIOS2_Design_NIOS2_cpu_register_bank_b                                                                                                                                                                                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb                                                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci                                                                                                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_break:the_NIOS2_Design_NIOS2_cpu_nios2_oci_break                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_debug:the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace|NIOS2_Design_NIOS2_cpu_nios2_oci_td_mode:NIOS2_Design_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo|NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_im:the_NIOS2_Design_NIOS2_cpu_nios2_oci_im                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_itrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_itrace                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_pib:the_NIOS2_Design_NIOS2_cpu_nios2_oci_pib                                                                                                                   ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram                                    ;                   ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                    ; NIOS2_Design.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram                                                                                                                                                                                                                                                                                                  ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_0                                                                                                                                                                                                                                                                                              ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_1                                                                                                                                                                                                                                                                                              ; NIOS2_Design.qsys ;
; Altera ; altera_avalon_uart                 ; 18.1    ; N/A          ; N/A           ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_uart:uart                                                                                                                                                                                                                                                                                                    ; NIOS2_Design.qsys ;
+--------+------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_next            ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_state                                                                                                                    ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_next ;
+------------+------------+------------+------------+-------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                    ;
+------------+------------+------------+------------+-------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                             ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                             ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                             ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                             ;
+------------+------------+------------+------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_state              ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_debug:the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_debug:the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_sysclk:the_NIOS2_Design_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_sysclk:the_NIOS2_Design_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_sysclk:the_NIOS2_Design_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_sysclk:the_NIOS2_Design_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 48                                                                                                                                                                                                                                                                                                                                                   ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s2_translator|av_chipselect_pre                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_chipselect_pre                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s1_translator|av_chipselect_pre                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs|readdata[10..15]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_iw_corrupt                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_iw_corrupt                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_mem_baddr_corrupt                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[4..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_im:the_NIOS2_Design_NIOS2_cpu_nios2_oci_im|trc_wrap                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_im:the_NIOS2_Design_NIOS2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_exception_reg_cause[4]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                         ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                         ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                         ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][105]                                                                                                                                                                                                       ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                           ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                           ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                           ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                           ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                              ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[11]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr[11]                                                                                                                                                                                                                                              ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[0]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr[11]                                                                                                                                                                                                                                              ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[10]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr[10]                                                                                                                                                                                                                                              ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[9]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr[9]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[8]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr[8]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[7]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr[7]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[6]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[5]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr[5]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[4]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr[4]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[3]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr[3]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[2]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_mem_baddr_phy[10]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_mem_baddr[10]                                                                                                                                                                                                                                              ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_mem_baddr_phy[9]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_mem_baddr[9]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_mem_baddr_phy[8]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_mem_baddr[8]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_mem_baddr_phy[7]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_mem_baddr[7]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_mem_baddr_phy[6]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_mem_baddr[6]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_mem_baddr_phy[5]                                                                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_mem_baddr[5]                                                                                                                                                                                                                                               ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[27]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[16]                                                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[26]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[15]                                                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[25]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[14]                                                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[24]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[13]                                                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[23]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[12]                                                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[22]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[11]                                                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[21]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[10]                                                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[20]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[9]                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[19]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[8]                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[18]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[7]                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[17]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[6]                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[16]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[5]                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[15]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[4]                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[14]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[3]                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[13]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[2]                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_mem_baddr_phy[12]                                                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_desired_tag[1]                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                                             ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent|hold_waitrequest                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                     ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s2_translator|waitrequest_reset_override                                                                                                                                                                                     ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                  ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[1]                                                                                                                                                                                  ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                       ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                  ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[0]                                                                                                                                                                                  ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                           ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                         ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                         ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                         ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                      ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                          ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                            ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                             ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                             ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                              ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                       ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][105]                                                                                                                                                                                                       ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][105]                                                                                                                                                                                                       ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][105]                                                                                                                                                                                                       ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][105]                                                                                                                                                                                                       ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][105]                                                                                                                                                                                                       ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                        ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_break:the_NIOS2_Design_NIOS2_cpu_nios2_oci_break|trigger_state                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk|dbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_break:the_NIOS2_Design_NIOS2_cpu_nios2_oci_break|trigbrktype                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][104]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][104]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][104]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][104]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][104]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_next~9                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_next~10                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_next~13                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_next~14                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_next~16                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_next~4                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_next~5                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_next~6                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_state~14                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_state~15                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_state~16                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|DRsize.011 ; Merged with NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|DRsize.001 ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_count[2]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 451                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                                     ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][104],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][104],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][104],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][104],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][104],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                       ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                        ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                       ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][104],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                           ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                    ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                       ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                    ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                           ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                        ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                         ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                   ;                           ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk|dbrk_break,                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_break:the_NIOS2_Design_NIOS2_cpu_nios2_oci_break|trigbrktype                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                               ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_iw_corrupt,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_iw_corrupt                                                                                                                                                                                                                                                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                               ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                 ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                               ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                    ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                       ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                       ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                       ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                        ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                    ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                    ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                        ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                        ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                        ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                        ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                         ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                         ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                       ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|DRsize.101 ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                  ; Stuck at VCC              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                  ; Stuck at VCC              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                        ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                   ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                   ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                       ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                        ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_break:the_NIOS2_Design_NIOS2_cpu_nios2_oci_break|trigger_state                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                        ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                        ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                        ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                        ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                          ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                    ; Lost Fanouts              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                      ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[29]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[28]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[30]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[31]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                             ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_exception_reg_cause[4]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                 ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs|readdata[10]                                                                                                                                                                                                                          ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs|readdata[11]                                                                                                                                                                                                                          ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[11]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs|readdata[12]                                                                                                                                                                                                                          ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[12]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs|readdata[13]                                                                                                                                                                                                                          ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[13]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs|readdata[14]                                                                                                                                                                                                                          ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[14]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                       ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs|readdata[15]                                                                                                                                                                                                                          ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[15]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                           ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                            ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                       ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                       ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                       ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                       ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                       ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk|xbrk_break                                                                                           ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[10]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3799  ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 366   ;
; Number of registers using Asynchronous Clear ; 3215  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2890  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_0|internal_counter[0]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_0|internal_counter[1]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_0|internal_counter[2]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_0|internal_counter[3]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_0|internal_counter[6]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_0|internal_counter[8]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_0|internal_counter[9]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_0|internal_counter[14]                                                                                                                                                                            ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_0|internal_counter[15]                                                                                                                                                                            ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_1|internal_counter[0]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_1|internal_counter[1]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_1|internal_counter[2]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_1|internal_counter[3]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_1|internal_counter[6]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_1|internal_counter[8]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_1|internal_counter[9]                                                                                                                                                                             ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_1|internal_counter[14]                                                                                                                                                                            ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_1|internal_counter[15]                                                                                                                                                                            ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                            ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_addr[12]                                                                                                                                                                                          ; 11      ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                            ; 26      ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                   ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|refresh_counter[12]                                                                                                                                                                                 ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|refresh_counter[9]                                                                                                                                                                                  ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|refresh_counter[8]                                                                                                                                                                                  ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|refresh_counter[7]                                                                                                                                                                                  ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|refresh_counter[3]                                                                                                                                                                                  ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|count[9]                                                                                                                                        ; 11      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                     ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_pipe_flush                                                                                                                                                             ; 26      ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|waitrequest_reset_override                                                                                             ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|av_waitrequest                                                                                                                                                                                        ; 6       ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                ; 1       ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                ; 4       ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                   ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|t_dav                                                                                                                                                                                                 ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                     ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb0_vpn[17]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb0_vpn[18]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb0_vpn[19]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb1_vpn[0]                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb1_vpn[17]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb1_vpn[18]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb1_vpn[19]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb2_vpn[1]                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb2_vpn[17]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb2_vpn[18]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb2_vpn[19]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb3_vpn[0]                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb3_vpn[1]                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb3_vpn[17]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb3_vpn[18]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb3_vpn[19]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb0_vpn[17]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb0_vpn[18]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb0_vpn[19]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb1_vpn[0]                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb1_vpn[17]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb1_vpn[18]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb1_vpn[19]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb_lru_fifo5[2]                                                                                                                                                       ; 5       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb_lru_fifo5[0]                                                                                                                                                       ; 7       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb2_vpn[1]                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb2_vpn[17]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb2_vpn[18]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb2_vpn[19]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb3_vpn[0]                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb3_vpn[1]                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb3_vpn[17]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb3_vpn[18]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb3_vpn[19]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb4_vpn[2]                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb4_vpn[17]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb4_vpn[18]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb4_vpn[19]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb5_vpn[0]                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb5_vpn[2]                                                                                                                                                            ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb5_vpn[17]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb5_vpn[18]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb5_vpn[19]                                                                                                                                                           ; 1       ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; 144     ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                ; 1       ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                   ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|rst2                                                                                                                                            ; 3       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_pipe_flush_waddr[28]                                                                                                                                                   ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_pipe_flush_waddr[29]                                                                                                                                                   ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb_lru_fifo3[0]                                                                                                                                                       ; 5       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|uitlb_lru_fifo3[1]                                                                                                                                                       ; 5       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                    ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|udtlb_lru_fifo4[2]                                                                                                                                                       ; 2       ;
; NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                 ; 1       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; Total number of inverted registers = 137*                                                                                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|d_byteenable[0]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|d_address_tag_field[9]                                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_pteaddr_reg_vpn[18]                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_slow_inst_result[2]                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_bstatus_reg_eh                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_estatus_reg_eh                                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|d_writedata[15]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|MonDReg[20]                                                                                                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|MonDReg[9]                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_break:the_NIOS2_Design_NIOS2_cpu_nios2_oci_break|break_readreg[16]                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_tx:the_NIOS2_Design_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|sr[36]                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|sr[34]                          ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|sr[1]                           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck|sr[32]                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|MonAReg[9]                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|NIOS2_Design_SDRAM_input_efifo_module:the_NIOS2_Design_SDRAM_input_efifo_module|entries[1]                                                                                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|MonDReg[27]                                                                                                                     ;
; 6:1                ; 30 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_pipe_flush_waddr[29]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|i_count[1]                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|F_pc[26]                                                                                                                                                                                                                                                                          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_control_reg_rddata[12]                                                                                                                                                                                                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_control_reg_rddata[8]                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_control_reg_rddata[5]                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_control_reg_rddata[0]                                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|active_addr[15]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|m_data[13]                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|E_logic_result[0]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|dc_data_rd_port_addr[7]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|dc_data_wr_port_data[5]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|dc_data_wr_port_data[18]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|dc_data_wr_port_data[26]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|utlb_fill_vpn[11]                                                                                                                                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|tlb_rd_addr_nxt[4]                                                                                                                                                                                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_wr_data_unfiltered[26]                                                                                                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|D_src2_reg[12]                                                                                                                                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|A_wr_data_unfiltered[1]                                                                                                                                                                                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|F_ic_tag_rd_addr_nxt[3]                                                                                                                                                                                                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|Selector35                                                                                                                                                                                                                                                                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|Selector28                                                                                                                                                                                                                                                                                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |NIOS2_PROJETO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |NIOS2_PROJETO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu|altsyncram:the_altsyncram|altsyncram_af22:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram ;
+-----------------------------+-------+------+-----------------------+
; Assignment                  ; Value ; From ; To                    ;
+-----------------------------+-------+------+-----------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0       ;
+-----------------------------+-------+------+-----------------------+


+------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_uart:uart ;
+-----------------------------+-------+------+---------------------+
; Assignment                  ; Value ; From ; To                  ;
+-----------------------------+-------+------+---------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                   ;
+-----------------------------+-------+------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]        ;
+-------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:PLL|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------+
; Parameter Name                ; Value                     ; Type                 ;
+-------------------------------+---------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped              ;
; PLL_TYPE                      ; AUTO                      ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped              ;
; LOCK_HIGH                     ; 1                         ; Untyped              ;
; LOCK_LOW                      ; 1                         ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped              ;
; SKIP_VCO                      ; OFF                       ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped              ;
; BANDWIDTH                     ; 0                         ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped              ;
; DOWN_SPREAD                   ; 0                         ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK1_PHASE_SHIFT              ; -3333                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped              ;
; DPA_DIVIDER                   ; 0                         ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped              ;
; VCO_MIN                       ; 0                         ; Untyped              ;
; VCO_MAX                       ; 0                         ; Untyped              ;
; VCO_CENTER                    ; 0                         ; Untyped              ;
; PFD_MIN                       ; 0                         ; Untyped              ;
; PFD_MAX                       ; 0                         ; Untyped              ;
; M_INITIAL                     ; 0                         ; Untyped              ;
; M                             ; 0                         ; Untyped              ;
; N                             ; 1                         ; Untyped              ;
; M2                            ; 1                         ; Untyped              ;
; N2                            ; 1                         ; Untyped              ;
; SS                            ; 1                         ; Untyped              ;
; C0_HIGH                       ; 0                         ; Untyped              ;
; C1_HIGH                       ; 0                         ; Untyped              ;
; C2_HIGH                       ; 0                         ; Untyped              ;
; C3_HIGH                       ; 0                         ; Untyped              ;
; C4_HIGH                       ; 0                         ; Untyped              ;
; C5_HIGH                       ; 0                         ; Untyped              ;
; C6_HIGH                       ; 0                         ; Untyped              ;
; C7_HIGH                       ; 0                         ; Untyped              ;
; C8_HIGH                       ; 0                         ; Untyped              ;
; C9_HIGH                       ; 0                         ; Untyped              ;
; C0_LOW                        ; 0                         ; Untyped              ;
; C1_LOW                        ; 0                         ; Untyped              ;
; C2_LOW                        ; 0                         ; Untyped              ;
; C3_LOW                        ; 0                         ; Untyped              ;
; C4_LOW                        ; 0                         ; Untyped              ;
; C5_LOW                        ; 0                         ; Untyped              ;
; C6_LOW                        ; 0                         ; Untyped              ;
; C7_LOW                        ; 0                         ; Untyped              ;
; C8_LOW                        ; 0                         ; Untyped              ;
; C9_LOW                        ; 0                         ; Untyped              ;
; C0_INITIAL                    ; 0                         ; Untyped              ;
; C1_INITIAL                    ; 0                         ; Untyped              ;
; C2_INITIAL                    ; 0                         ; Untyped              ;
; C3_INITIAL                    ; 0                         ; Untyped              ;
; C4_INITIAL                    ; 0                         ; Untyped              ;
; C5_INITIAL                    ; 0                         ; Untyped              ;
; C6_INITIAL                    ; 0                         ; Untyped              ;
; C7_INITIAL                    ; 0                         ; Untyped              ;
; C8_INITIAL                    ; 0                         ; Untyped              ;
; C9_INITIAL                    ; 0                         ; Untyped              ;
; C0_MODE                       ; BYPASS                    ; Untyped              ;
; C1_MODE                       ; BYPASS                    ; Untyped              ;
; C2_MODE                       ; BYPASS                    ; Untyped              ;
; C3_MODE                       ; BYPASS                    ; Untyped              ;
; C4_MODE                       ; BYPASS                    ; Untyped              ;
; C5_MODE                       ; BYPASS                    ; Untyped              ;
; C6_MODE                       ; BYPASS                    ; Untyped              ;
; C7_MODE                       ; BYPASS                    ; Untyped              ;
; C8_MODE                       ; BYPASS                    ; Untyped              ;
; C9_MODE                       ; BYPASS                    ; Untyped              ;
; C0_PH                         ; 0                         ; Untyped              ;
; C1_PH                         ; 0                         ; Untyped              ;
; C2_PH                         ; 0                         ; Untyped              ;
; C3_PH                         ; 0                         ; Untyped              ;
; C4_PH                         ; 0                         ; Untyped              ;
; C5_PH                         ; 0                         ; Untyped              ;
; C6_PH                         ; 0                         ; Untyped              ;
; C7_PH                         ; 0                         ; Untyped              ;
; C8_PH                         ; 0                         ; Untyped              ;
; C9_PH                         ; 0                         ; Untyped              ;
; L0_HIGH                       ; 1                         ; Untyped              ;
; L1_HIGH                       ; 1                         ; Untyped              ;
; G0_HIGH                       ; 1                         ; Untyped              ;
; G1_HIGH                       ; 1                         ; Untyped              ;
; G2_HIGH                       ; 1                         ; Untyped              ;
; G3_HIGH                       ; 1                         ; Untyped              ;
; E0_HIGH                       ; 1                         ; Untyped              ;
; E1_HIGH                       ; 1                         ; Untyped              ;
; E2_HIGH                       ; 1                         ; Untyped              ;
; E3_HIGH                       ; 1                         ; Untyped              ;
; L0_LOW                        ; 1                         ; Untyped              ;
; L1_LOW                        ; 1                         ; Untyped              ;
; G0_LOW                        ; 1                         ; Untyped              ;
; G1_LOW                        ; 1                         ; Untyped              ;
; G2_LOW                        ; 1                         ; Untyped              ;
; G3_LOW                        ; 1                         ; Untyped              ;
; E0_LOW                        ; 1                         ; Untyped              ;
; E1_LOW                        ; 1                         ; Untyped              ;
; E2_LOW                        ; 1                         ; Untyped              ;
; E3_LOW                        ; 1                         ; Untyped              ;
; L0_INITIAL                    ; 1                         ; Untyped              ;
; L1_INITIAL                    ; 1                         ; Untyped              ;
; G0_INITIAL                    ; 1                         ; Untyped              ;
; G1_INITIAL                    ; 1                         ; Untyped              ;
; G2_INITIAL                    ; 1                         ; Untyped              ;
; G3_INITIAL                    ; 1                         ; Untyped              ;
; E0_INITIAL                    ; 1                         ; Untyped              ;
; E1_INITIAL                    ; 1                         ; Untyped              ;
; E2_INITIAL                    ; 1                         ; Untyped              ;
; E3_INITIAL                    ; 1                         ; Untyped              ;
; L0_MODE                       ; BYPASS                    ; Untyped              ;
; L1_MODE                       ; BYPASS                    ; Untyped              ;
; G0_MODE                       ; BYPASS                    ; Untyped              ;
; G1_MODE                       ; BYPASS                    ; Untyped              ;
; G2_MODE                       ; BYPASS                    ; Untyped              ;
; G3_MODE                       ; BYPASS                    ; Untyped              ;
; E0_MODE                       ; BYPASS                    ; Untyped              ;
; E1_MODE                       ; BYPASS                    ; Untyped              ;
; E2_MODE                       ; BYPASS                    ; Untyped              ;
; E3_MODE                       ; BYPASS                    ; Untyped              ;
; L0_PH                         ; 0                         ; Untyped              ;
; L1_PH                         ; 0                         ; Untyped              ;
; G0_PH                         ; 0                         ; Untyped              ;
; G1_PH                         ; 0                         ; Untyped              ;
; G2_PH                         ; 0                         ; Untyped              ;
; G3_PH                         ; 0                         ; Untyped              ;
; E0_PH                         ; 0                         ; Untyped              ;
; E1_PH                         ; 0                         ; Untyped              ;
; E2_PH                         ; 0                         ; Untyped              ;
; E3_PH                         ; 0                         ; Untyped              ;
; M_PH                          ; 0                         ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped              ;
; CLK0_COUNTER                  ; G0                        ; Untyped              ;
; CLK1_COUNTER                  ; G0                        ; Untyped              ;
; CLK2_COUNTER                  ; G0                        ; Untyped              ;
; CLK3_COUNTER                  ; G0                        ; Untyped              ;
; CLK4_COUNTER                  ; G0                        ; Untyped              ;
; CLK5_COUNTER                  ; G0                        ; Untyped              ;
; CLK6_COUNTER                  ; E0                        ; Untyped              ;
; CLK7_COUNTER                  ; E1                        ; Untyped              ;
; CLK8_COUNTER                  ; E2                        ; Untyped              ;
; CLK9_COUNTER                  ; E3                        ; Untyped              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped              ;
; M_TIME_DELAY                  ; 0                         ; Untyped              ;
; N_TIME_DELAY                  ; 0                         ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped              ;
; VCO_POST_SCALE                ; 0                         ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped              ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped              ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE       ;
+-------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                 ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                              ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                 ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                              ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu ;
+----------------+----------------------+----------------------------------------------+
; Parameter Name ; Value                ; Type                                         ;
+----------------+----------------------+----------------------------------------------+
; INIT_FILE      ; NIOS2_Design_MMU.hex ; String                                       ;
+----------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                     ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; NIOS2_Design_MMU.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 256                  ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_af22      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s2_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router:router|NIOS2_Design_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_001:router_001|NIOS2_Design_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_002|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_003:router_003|NIOS2_Design_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_004|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_003:router_005|NIOS2_Design_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_006|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_007|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_008|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_009:router_009|NIOS2_Design_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                              ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                                              ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                              ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                              ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                              ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                              ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                              ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                              ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; altpll0:PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                            ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                ;
; Entity Instance            ; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
; Entity Instance            ; NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                 ;
; Entity Instance                           ; NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 256                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 32                                                                ;
;     -- NUMWORDS_B                         ; 256                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                           ;
+----------------+-------+----------+---------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                      ;
+----------------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_009:router_009|NIOS2_Design_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_003:router_003|NIOS2_Design_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_002|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_001:router_001|NIOS2_Design_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router:router|NIOS2_Design_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s2_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s2_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_uart:uart"                                                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|NIOS2_Design_SDRAM_input_efifo_module:the_NIOS2_Design_SDRAM_input_efifo_module" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu"                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; W_pteaddr_reg_tb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_tlbacc_reg_tb  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_tlbmisc_reg_tb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2" ;
+---------------+--------+----------+-------------------------------------+
; Port          ; Type   ; Severity ; Details                             ;
+---------------+--------+----------+-------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected              ;
+---------------+--------+----------+-------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu" ;
+--------+-------+----------+-----------------------------------------+
; Port   ; Type  ; Severity ; Details                                 ;
+--------+-------+----------+-----------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                            ;
+--------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic"                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag"                                                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 98                          ;
; cycloneiii_ff         ; 3636                        ;
;     CLR               ; 644                         ;
;     CLR SCLR          ; 12                          ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 41                          ;
;     ENA               ; 325                         ;
;     ENA CLR           ; 2170                        ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 61                          ;
;     ENA CLR SLD       ; 224                         ;
;     ENA SLD           ; 16                          ;
;     SLD               ; 6                           ;
;     plain             ; 126                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 4710                        ;
;     arith             ; 358                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 189                         ;
;         3 data inputs ; 167                         ;
;     normal            ; 4352                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 97                          ;
;         2 data inputs ; 593                         ;
;         3 data inputs ; 1098                        ;
;         4 data inputs ; 2558                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 330                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.73                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 191                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 167                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 158                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 47                                       ;
;         4 data inputs ; 77                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.09                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:42     ;
; sld_hub:auto_hub ; 00:00:02     ;
; pzdyqx:nabboc    ; 00:00:02     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jan 29 18:05:57 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS2_PROJETO -c NIOS2_PROJETO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/NIOS2_Design.v
    Info (12023): Found entity 1: NIOS2_Design File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_irq_mapper.sv
    Info (12023): Found entity 1: NIOS2_Design_irq_mapper File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_avalon_st_adapter File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_rsp_mux_001 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_rsp_mux File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_rsp_demux_001 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_rsp_demux File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_cmd_mux_001 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_cmd_mux File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_cmd_demux_001 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_cmd_demux File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_router_009_default_decode File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: NIOS2_Design_mm_interconnect_0_router_009 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_router_003_default_decode File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: NIOS2_Design_mm_interconnect_0_router_003 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_router_002_default_decode File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: NIOS2_Design_mm_interconnect_0_router_002 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_router_001_default_decode File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: NIOS2_Design_mm_interconnect_0_router_001 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: NIOS2_Design_mm_interconnect_0_router_default_decode File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: NIOS2_Design_mm_interconnect_0_router File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v
    Info (12023): Found entity 1: NIOS2_Design_uart_tx File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v Line: 21
    Info (12023): Found entity 2: NIOS2_Design_uart_rx_stimulus_source File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v Line: 194
    Info (12023): Found entity 3: NIOS2_Design_uart_rx File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v Line: 288
    Info (12023): Found entity 4: NIOS2_Design_uart_regs File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v Line: 547
    Info (12023): Found entity 5: NIOS2_Design_uart File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v
    Info (12023): Found entity 1: NIOS2_Design_timer_0 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v
    Info (12023): Found entity 1: NIOS2_Design_SDRAM_input_efifo_module File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v Line: 21
    Info (12023): Found entity 2: NIOS2_Design_SDRAM File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2.v
    Info (12023): Found entity 1: NIOS2_Design_NIOS2 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2.v Line: 9
Info (12021): Found 28 design units, including 28 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v
    Info (12023): Found entity 1: NIOS2_Design_NIOS2_cpu_ic_data_module File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 21
    Info (12023): Found entity 2: NIOS2_Design_NIOS2_cpu_ic_tag_module File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 89
    Info (12023): Found entity 3: NIOS2_Design_NIOS2_cpu_bht_module File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 158
    Info (12023): Found entity 4: NIOS2_Design_NIOS2_cpu_register_bank_a_module File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 227
    Info (12023): Found entity 5: NIOS2_Design_NIOS2_cpu_register_bank_b_module File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 293
    Info (12023): Found entity 6: NIOS2_Design_NIOS2_cpu_dc_tag_module File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 359
    Info (12023): Found entity 7: NIOS2_Design_NIOS2_cpu_dc_data_module File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 425
    Info (12023): Found entity 8: NIOS2_Design_NIOS2_cpu_dc_victim_module File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 494
    Info (12023): Found entity 9: NIOS2_Design_NIOS2_cpu_tlb_module File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 562
    Info (12023): Found entity 10: NIOS2_Design_NIOS2_cpu_nios2_oci_debug File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 627
    Info (12023): Found entity 11: NIOS2_Design_NIOS2_cpu_nios2_oci_break File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 773
    Info (12023): Found entity 12: NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 1066
    Info (12023): Found entity 13: NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 1327
    Info (12023): Found entity 14: NIOS2_Design_NIOS2_cpu_nios2_oci_itrace File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 1516
    Info (12023): Found entity 15: NIOS2_Design_NIOS2_cpu_nios2_oci_td_mode File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 1703
    Info (12023): Found entity 16: NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 1771
    Info (12023): Found entity 17: NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 1853
    Info (12023): Found entity 18: NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 1925
    Info (12023): Found entity 19: NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 1968
    Info (12023): Found entity 20: NIOS2_Design_NIOS2_cpu_nios2_oci_fifo File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2015
    Info (12023): Found entity 21: NIOS2_Design_NIOS2_cpu_nios2_oci_pib File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2501
    Info (12023): Found entity 22: NIOS2_Design_NIOS2_cpu_nios2_oci_im File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2524
    Info (12023): Found entity 23: NIOS2_Design_NIOS2_cpu_nios2_performance_monitors File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2594
    Info (12023): Found entity 24: NIOS2_Design_NIOS2_cpu_nios2_avalon_reg File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2611
    Info (12023): Found entity 25: NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2704
    Info (12023): Found entity 26: NIOS2_Design_NIOS2_cpu_nios2_ocimem File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2769
    Info (12023): Found entity 27: NIOS2_Design_NIOS2_cpu_nios2_oci File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2950
    Info (12023): Found entity 28: NIOS2_Design_NIOS2_cpu File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3501
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: NIOS2_Design_NIOS2_cpu_debug_slave_wrapper File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: NIOS2_Design_NIOS2_cpu_debug_slave_sysclk File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: NIOS2_Design_NIOS2_cpu_debug_slave_tck File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_mult_cell.v
    Info (12023): Found entity 1: NIOS2_Design_NIOS2_cpu_mult_cell File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_test_bench.v
    Info (12023): Found entity 1: NIOS2_Design_NIOS2_cpu_test_bench File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v
    Info (12023): Found entity 1: NIOS2_Design_MMU File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v
    Info (12023): Found entity 1: NIOS2_Design_JTAG_sim_scfifo_w File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 21
    Info (12023): Found entity 2: NIOS2_Design_JTAG_scfifo_w File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 78
    Info (12023): Found entity 3: NIOS2_Design_JTAG_sim_scfifo_r File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 164
    Info (12023): Found entity 4: NIOS2_Design_JTAG_scfifo_r File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 243
    Info (12023): Found entity 5: NIOS2_Design_JTAG File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file NIOS2_PROJETO.bdf
    Info (12023): Found entity 1: NIOS2_PROJETO
Info (12127): Elaborating entity "NIOS2_PROJETO" for the top level hierarchy
Warning (12125): Using design file altpll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altpll0 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v Line: 39
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:PLL"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:PLL|altpll:altpll_component" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v Line: 94
Info (12130): Elaborated megafunction instantiation "altpll0:PLL|altpll:altpll_component" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v Line: 94
Info (12133): Instantiated megafunction "altpll0:PLL|altpll:altpll_component" with the following parameter: File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3333"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altpll0_altpll.v Line: 29
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "altpll0:PLL|altpll:altpll_component|altpll0_altpll:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "NIOS2_Design" for hierarchy "NIOS2_Design:NIOS2"
Info (12128): Elaborating entity "NIOS2_Design_JTAG" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v Line: 112
Info (12128): Elaborating entity "NIOS2_Design_JTAG_scfifo_w" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 139
Info (12130): Elaborated megafunction instantiation "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 139
Info (12133): Instantiated megafunction "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "NIOS2_Design_JTAG_scfifo_r" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 569
Info (12130): Elaborated megafunction instantiation "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 569
Info (12133): Instantiated megafunction "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic" with the following parameter: File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_JTAG:jtag|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "NIOS2_Design_MMU" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v Line: 136
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu|altsyncram:the_altsyncram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v Line: 101
Info (12130): Elaborated megafunction instantiation "NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu|altsyncram:the_altsyncram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v Line: 101
Info (12133): Instantiated megafunction "NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu|altsyncram:the_altsyncram" with the following parameter: File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "NIOS2_Design_MMU.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_af22.tdf
    Info (12023): Found entity 1: altsyncram_af22 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_af22.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_af22" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_MMU:mmu|altsyncram:the_altsyncram|altsyncram_af22:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS2_Design_NIOS2" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v Line: 167
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2.v Line: 69
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_test_bench" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_test_bench:the_NIOS2_Design_NIOS2_cpu_test_bench" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 6550
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_ic_data_module" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 7554
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data|altsyncram:the_altsyncram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_ic_tag_module" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 7620
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf
    Info (12023): Found entity 1: altsyncram_bad1 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_bad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bad1" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_bht_module" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 8209
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht|altsyncram:the_altsyncram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_register_bank_a_module" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 9268
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_register_bank_b_module" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_register_bank_b_module:NIOS2_Design_NIOS2_cpu_register_bank_b" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 9286
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_mult_cell" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 9871
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altera_mult_add_vkp2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altera_mult_add_vkp2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_dc_tag_module" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 10151
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5jc1.tdf
    Info (12023): Found entity 1: altsyncram_5jc1 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_5jc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5jc1" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_dc_data_module" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 10225
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data|altsyncram:the_altsyncram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_kdf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_dc_victim_module" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 10337
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_r3d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_tlb_module" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 12415
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb|altsyncram:the_altsyncram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 599
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4qc1.tdf
    Info (12023): Found entity 1: altsyncram_4qc1 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_4qc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4qc1" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb|altsyncram:the_altsyncram|altsyncram_4qc1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 12543
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_debug" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_debug:the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3171
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_debug:the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 697
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_break" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_break:the_NIOS2_Design_NIOS2_cpu_nios2_oci_break" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3201
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3224
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3251
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_itrace" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_itrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_itrace" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3291
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3306
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_td_mode" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace|NIOS2_Design_NIOS2_cpu_nios2_oci_td_mode:NIOS2_Design_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 1821
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_fifo" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3321
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo|NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2134
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2143
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2152
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_pib" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_pib:the_NIOS2_Design_NIOS2_cpu_nios2_oci_pib" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3326
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_oci_im" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_im:the_NIOS2_Design_NIOS2_cpu_nios2_oci_im" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3340
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_avalon_reg" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3359
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_nios2_ocimem" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3379
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2920
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 2744
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_debug_slave_wrapper" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3481
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_debug_slave_tck" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "NIOS2_Design_NIOS2_cpu_debug_slave_sysclk" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|NIOS2_Design_NIOS2_cpu_debug_slave_sysclk:the_NIOS2_Design_NIOS2_cpu_debug_slave_sysclk" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "NIOS2_Design_SDRAM" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v Line: 190
Info (12128): Elaborating entity "NIOS2_Design_SDRAM_input_efifo_module" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_SDRAM:sdram|NIOS2_Design_SDRAM_input_efifo_module:the_NIOS2_Design_SDRAM_input_efifo_module" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v Line: 298
Info (12128): Elaborating entity "NIOS2_Design_timer_0" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_timer_0:timer_0" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v Line: 201
Info (12128): Elaborating entity "NIOS2_Design_uart" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_uart:uart" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v Line: 227
Info (12128): Elaborating entity "NIOS2_Design_uart_tx" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_tx:the_NIOS2_Design_uart_tx" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v Line: 867
Info (12128): Elaborating entity "NIOS2_Design_uart_rx" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v Line: 885
Info (12128): Elaborating entity "NIOS2_Design_uart_rx_stimulus_source" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx|NIOS2_Design_uart_rx_stimulus_source:the_NIOS2_Design_uart_rx_stimulus_source" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v Line: 366
Info (12128): Elaborating entity "NIOS2_Design_uart_regs" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_uart:uart|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v Line: 916
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v Line: 302
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 703
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 763
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 827
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 891
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_s1_translator" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 955
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 1019
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 1083
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 1147
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 1356
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 1437
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 1521
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 1562
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 1937
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_router" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router:router" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 2453
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_router_default_decode" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router:router|NIOS2_Design_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_router_001" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_001:router_001" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 2469
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_router_001_default_decode" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_001:router_001|NIOS2_Design_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_router_002" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_002" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 2485
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_router_002_default_decode" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_002:router_002|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_router_003" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_003:router_003" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 2501
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_router_003_default_decode" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_003:router_003|NIOS2_Design_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_router_009" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_009:router_009" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 2597
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_router_009_default_decode" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_router_009:router_009|NIOS2_Design_mm_interconnect_0_router_009_default_decode:the_default_decode" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 2647
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_cmd_demux" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 2750
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_cmd_demux_001" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 2779
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_cmd_mux" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 2796
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_cmd_mux_001" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 2819
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_rsp_demux" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 2944
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_rsp_demux_001" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 2967
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_rsp_mux" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 3128
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_rsp_mux_001" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 3157
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_avalon_st_adapter" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v Line: 3186
Info (12128): Elaborating entity "NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_mm_interconnect_0:mm_interconnect_0|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "NIOS2_Design_irq_mapper" for hierarchy "NIOS2_Design:NIOS2|NIOS2_Design_irq_mapper:irq_mapper" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v Line: 312
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NIOS2_Design:NIOS2|altera_reset_controller:rst_controller" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v Line: 375
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NIOS2_Design:NIOS2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NIOS2_Design:NIOS2|altera_reset_controller:rst_controller_001" File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v Line: 438
Warning (12020): Port "jdo" on the entity instantiation of "the_NIOS2_Design_NIOS2_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v Line: 3291
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.01.29.18:07:34 Progress: Loading sld0ad134cf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/mult_jp01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/mult_j011.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/output_files/NIOS2_PROJETO.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7215 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 26 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 6815 logic cells
    Info (21064): Implemented 330 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 1383 megabytes
    Info: Processing ended: Tue Jan 29 18:08:58 2019
    Info: Elapsed time: 00:03:01
    Info: Total CPU time (on all processors): 00:04:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/output_files/NIOS2_PROJETO.map.smsg.


