[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_0: PrefetchEntryReq2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_1: PrefetchEntryReq2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_valid,                 1717
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_fire,                 1717
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_valid,                 1717
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_valid,                 1717
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_fire,                 1717
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_valid,                 1717
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: in_valid,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: in_fire,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: out_valid,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: out_fire,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: in_valid,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: in_fire,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: out_valid,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: out_fire,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_valid,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_fire,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_valid,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_valid,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_fire,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_valid,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpBusyTable: busy_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_0_1,                13279
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_1_2,                   20
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_2_3,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_0_1,                 4452
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_1_2,                 8847
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_2_3,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_fire,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_valid,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_fire,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_valid,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_fire,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_valid,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_fire,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_valid,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel fire,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel PutFullData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel PutFullData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel PutPartialData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel PutPartialData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel ArithmeticData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel ArithmeticData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel LogicalData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel LogicalData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel Get fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel Get stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel Hint fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel Hint stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel AcquireBlock fire,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel AcquireBlock stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel AcquirePerm fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'A' channel AcquirePerm stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel fire,                   14
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel AccessAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel AccessAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel AccessAckData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel AccessAckData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel HintAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel HintAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel Invalid Opcode fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel Invalid Opcode stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel Grant fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel Grant stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel GrantData fire,                   14
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel GrantData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel ReleaseAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'D' channel ReleaseAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel PutFullData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel PutFullData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel PutPartialData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel PutPartialData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel ArithmeticData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel ArithmeticData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel LogicalData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel LogicalData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel Get fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel Get stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel Hint fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel Hint stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel Probe fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'B' channel Probe stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel AccessAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel AccessAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel AccessAckData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel AccessAckData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel HintAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel HintAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel Invalid Opcode fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel Invalid Opcode stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel ProbeAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel ProbeAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel ProbeAckData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel ProbeAckData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel Release fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel Release stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel ReleaseData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'C' channel ReleaseData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'E' channel fire,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0 'E' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.oldestSelection: oldest_override_0,                 1463
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.oldestSelection: oldest_override_1,                 1470
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.fpBusyTable: busy_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutFullData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutFullData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutPartialData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutPartialData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel ArithmeticData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel ArithmeticData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel LogicalData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel LogicalData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Get fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Get stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Hint fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Hint stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquireBlock fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquireBlock stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquirePerm fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquirePerm stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAckData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAckData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel HintAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel HintAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Invalid Opcode fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Invalid Opcode stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Grant fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Grant stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel GrantData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel GrantData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel ReleaseAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel ReleaseAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutFullData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutFullData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutPartialData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutPartialData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel ArithmeticData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel ArithmeticData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel LogicalData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel LogicalData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Get fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Get stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Hint fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Hint stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Probe fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Probe stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAckData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAckData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel HintAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel HintAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Invalid Opcode fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Invalid Opcode stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAckData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAckData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Release fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Release stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ReleaseData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ReleaseData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'E' channel fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'E' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel fire,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutFullData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutFullData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutPartialData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutPartialData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel ArithmeticData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel ArithmeticData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel LogicalData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel LogicalData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Get fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Get stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Hint fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Hint stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquireBlock fire,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquireBlock stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquirePerm fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquirePerm stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel fire,                   14
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAckData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAckData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel HintAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel HintAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Invalid Opcode fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Invalid Opcode stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Grant fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Grant stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel GrantData fire,                   14
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel GrantData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel ReleaseAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel ReleaseAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutFullData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutFullData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutPartialData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutPartialData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel ArithmeticData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel ArithmeticData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel LogicalData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel LogicalData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Get fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Get stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Hint fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Hint stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Probe fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Probe stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAckData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAckData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel HintAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel HintAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Invalid Opcode fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Invalid Opcode stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAckData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAckData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Release fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Release stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ReleaseData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ReleaseData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'E' channel fire,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'E' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutFullData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutFullData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutPartialData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutPartialData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel ArithmeticData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel ArithmeticData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel LogicalData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel LogicalData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Get fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Get stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Hint fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Hint stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquireBlock fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquireBlock stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquirePerm fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquirePerm stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAckData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAckData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel HintAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel HintAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Invalid Opcode fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Invalid Opcode stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Grant fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Grant stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel GrantData fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel GrantData stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel ReleaseAck fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel ReleaseAck stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty0,                  416
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq0,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty1,                  258
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq1,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_5,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_6,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_7,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.oldestSelection: oldest_override_0,                 8830
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intBusyTable: busy_count,                19694
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire_first_issue,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_out,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_dcache,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success_once,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed_once,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire_first_issue,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_out,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_dcache,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success_once,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed_once,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_valid,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire_first_issue,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success_once,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed_once,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_valid,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire_first_issue,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success_once,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed_once,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.oldestSelection: oldest_override_0,                 2685
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.oldestSelection: oldest_override_1,                 1717
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: wrong_stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allcoate_fire_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,                39906
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_valid,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire_first_issue,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_valid,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire_first_issue,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0.fallThruPredRAM: num_decays,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0.fallThruPredRAM: num_writes,                   18
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_fire,                 1717
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_valid,                 1717
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_valid,                 1717
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_fire,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_valid,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_valid,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: in_valid,                 8810
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: in_fire,                 8810
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: out_valid,                 8810
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: out_fire,                 8810
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mq_in_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mq_in_block,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: enq_state6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util0,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util0,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util0,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util0,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util0,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: util10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_high_util10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: cache_low_util10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_util10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: waiting_util10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: mem_cycle,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.missQueue: blocked_in,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: wrong_stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: fast_blocked_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allcoate_fire_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_valid_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: srcState_ready_0,                26375
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allcoate_fire_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_valid_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: srcState_ready_1,                26218
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_fire_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_valid_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_3_1,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_4_0,                  133
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_5_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_7_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: redirect_num,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_num_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_num_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_num_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_0,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_0,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_1,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_1,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_3,                 8828
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_3,                 8828
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_0_1,                 4451
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_1_2,                 8848
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_2_3,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_0_1,                 4452
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_1_2,                 8847
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_2_3,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_valid,                 8860
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_fire,                 8857
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_valid,                 8857
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_fire,                 8857
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: wrong_stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allcoate_fire_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,                39906
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: redirect_num,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_num_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: wrong_stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: source_bypass_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: source_bypass_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: allcoate_fire_0,                 8831
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: allocate_valid_0,                 8831
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: srcState_ready_0,                26375
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_fire_0,                 8828
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_valid_0,                 8828
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_0,                 4429
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_0,                 4428
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_1,                 4401
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_1,                 4401
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_5_1,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_6_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_7_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: redirect_num,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: allocate_num_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_num_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_pf_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_bank_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_hits,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_bank_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_hits,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_bank_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_hits,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_bank_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_hits,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_bank_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_hits,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_valid,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_fire,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_valid,                 8804
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_fire,                 8804
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire_first_issue,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: stall_out,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire_first_issue,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: stall_out,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: out_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: out_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,                  258
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,                  416
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: wrong_stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allcoate_fire_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_valid_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: srcState_ready_0,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: load_wait_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allcoate_fire_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_valid_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: srcState_ready_1,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: load_wait_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_fire_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_valid_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_not_first_issue_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_fire_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_valid_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_not_first_issue_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_5_0,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_8_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_9_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_10_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_11_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_12_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_13_0,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_14_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_15_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: redirect_num,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_num_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_num_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_num_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_num_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: wrong_stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allcoate_fire_0,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_valid_0,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: srcState_ready_0,                 8900
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: load_wait_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allcoate_fire_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_valid_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: srcState_ready_1,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: load_wait_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_fire_0,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_valid_0,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_not_first_issue_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_fire_1,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_valid_1,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_not_first_issue_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_0,                 1470
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_0,                 1470
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_0_0,                 1470
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_1,                 1466
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_1,                 1466
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_1_0,                 1466
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_2,                 1465
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_2,                 1465
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_2_0,                 1465
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_5_0,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_8_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_9_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_10_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_11_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_12_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_13_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_14_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_15_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: redirect_num,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_num_0_1,                 8899
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_num_1_2,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_num_0_1,                 8901
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_num_1_2,                 4400
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: wrong_stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allcoate_fire_0,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_valid_0,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: srcState_ready_0,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allcoate_fire_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_valid_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: srcState_ready_1,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_fire_0,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_valid_0,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_fire_1,                 1717
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_valid_1,                 1717
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_0,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_0,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_6_0,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_8_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_9_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_10_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_11_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_12_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_13_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_14_0,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_15_0,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: redirect_num,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_num_0_1,                 8899
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_num_1_2,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_num_0_1,                 8900
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_num_1_2,                 4401
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit1_0,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access1,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.normalPage_tlb_normal_sa: access3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit1_0,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access1,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.normalPage_tlb_normal_sa: access3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1: first_access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1: first_miss0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1: miss0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1: ptw_resp_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1: ptw_resp_pf_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1: first_access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1: first_miss0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1: miss0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1: ptw_resp_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1: ptw_resp_pf_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: in_valid,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: in_fire,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: out_valid,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: out_fire,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_valid,                17661
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_fire,                17661
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_valid,                17653
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_fire,                17653
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_hits,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_hits,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_hits,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_real_updates,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_hits,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_update_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_0_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_1_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,                   25
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_5,                 5548
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_7,                   10
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_5,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_6,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_7,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,                   10
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,                   10
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_5,                    3
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_6,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                    4
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                    3
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_5,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_6,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_7,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,                  688
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank_ignore_ready,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: tlb_req_cycle,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: ptw_req_cycle,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: req_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_cycle,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_0: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_0: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_1: wrbypass_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_1: wrbypass_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: fsm_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: fsm_count_source0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: fsm_count_source1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: fsm_busy,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: fsm_idle,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: resp_blocked,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: mem_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: mem_cycle,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.fsm: mem_blocked,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access,                 5868
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count_filtered,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_resp_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_resp_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: inflight_cycle,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter0,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre_first,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: rwHarzad,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: out_blocked,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access,                 5868
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_correct,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_wrong,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_differs,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_inc,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_dec,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_na,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_correct,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_wrong,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_failure,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_success,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_mispred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_reset_u,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_correct,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_wrong,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_differs,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_inc,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_dec,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_na,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_correct,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_wrong,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_failure,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_success,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_mispred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_reset_u,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_write_blocks_read,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_pred,                  514
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_pred,                12788
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_pred,                  514
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_pred,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_conf_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_conf_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_unconf_at_pred,                  514
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_unconf_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_agree_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_agree_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_disagree_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_disagree_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_used_at_pred,                  514
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_used_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_update_on_mispred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_update_on_unconf,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_mispred_but_tage_correct,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_correct_and_tage_wrong,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access,                 2684
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: access3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st_1.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access,                 1716
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: access3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld_1.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire_first_issue,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_first_issue,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: full_forward,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_full_forward,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_tlb_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: stall_out,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire_first_issue,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_first_issue,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: full_forward,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_full_forward,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_tlb_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: stall_out,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,                 1559
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,                11742
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,                 4397
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,                 4397
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,                 4396
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_data_nack,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_no_mshr,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_data_nack,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_no_mshr,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,                12835
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: wrong_stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: fast_blocked_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: fast_blocked_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_0_0,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_1_0,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allcoate_fire_0,                   17
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_valid_0,                   17
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: srcState_ready_0,                26375
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allcoate_fire_1,                    9
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_valid_1,                    9
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: srcState_ready_1,                26218
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_fire_0,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_valid_0,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_fire_1,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_valid_1,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_0,                   12
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_0,                   12
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_0_0,                  136
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_0_1,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_1,                    4
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_1,                    4
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_1_0,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_1_1,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_3_1,                  133
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_6_0,                  133
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_6_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_7_0,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_7_1,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_8_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_8_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_9_0,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_9_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_10_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_10_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_11_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_11_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_12_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_12_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_13_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_13_1,                  133
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_14,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_14,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_14_0,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_14_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_15,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_15,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_15_0,                  139
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_15_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: redirect_num,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_num_0_1,                13279
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_num_1_2,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_num_0_1,                13279
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_num_1_2,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_recover,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_redirect_recover,                   17
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsx,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysx,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsy,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysy,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_should_strict,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_strict_failed,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_1_way_hit,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_1_way_hit,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0_has_empty,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way0,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1_has_empty,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2_has_empty,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3_has_empty,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli32_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli3_add_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_slli4_add_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_andi255_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_zexth_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_logic_andi1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: case_logic_zexth_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode.fusionDecoder: fused_instr,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: utilization,               425664
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: utilization,                13733
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: waitInstr,                  404
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: stall_cycle,                  202
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_fire,                 8828
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_valid,                 8828
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_fire,                 8828
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_valid,                 8828
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,                 6271
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_pipe_stall,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_0_busy,                  901
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_1_busy,                  901
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,                 1120
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,                  757
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,                  141
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,                 4439
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,                 4439
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,                   15
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,                   16
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,                   13
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,                 4420
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,                   13
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: utilization,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: full,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: exHalf,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: empty,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: in,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out_try,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: fake_block,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: utilization,                 8860
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_0_1,                 4454
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_1_2,                 8836
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_2_3,                   10
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_3_4,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: full,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: exHalf,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: empty,                 4454
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: in,                 8859
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out,                 8857
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out_try,                 8860
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: fake_block,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,                 8801
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,                 8801
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,                57190
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,                 1546
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,                   16
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,                   13
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,                    5
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,                 1838
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,                 9521
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,                  362
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,                 1546
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,                57190
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,                 8794
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,                48396
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: utilization,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_0_1,                 8899
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_1_2,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: full,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: exHalf,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: empty,                 8900
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: in,                 4403
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out_try,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: fake_block,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,                20183
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,                 4231
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,                 4407
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,                 4403
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,                   29
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,                   23
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,                   14
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,                   10
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,                  101
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,                   29
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,                   18
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,                   28
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,                  189
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,                  189
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,                 4232
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,                 3130
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waittable_load_wait,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_wait,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: in,                13274
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: empty,                 4247
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: utilization,                13573
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waitInstr,                  310
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_rob,                  128
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_int_dq,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_ls_dq,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_0,               384495
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1,               466833
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_21,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_22,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_23,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_24,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_25,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_26,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_27,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_28,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_29,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_31,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_3,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_5,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_10,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_21,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_22,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_23,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_24,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_25,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_26,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_27,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_28,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_29,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_30,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_31,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_32,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_33,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_34,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_35,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_36,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_37,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_38,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_39,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_40,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_41,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_42,                  135
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_43,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_44,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_45,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_46,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_47,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_48,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_49,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_50,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_51,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_52,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_53,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_54,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_55,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_56,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_57,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_58,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_59,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_60,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_61,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_62,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_63,                  134
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: in,                13287
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: utilization,                13715
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: waitInstr,                  440
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_dispatch,                  220
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_int,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_walk,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: move_instr_count,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: fused_lui_load_instr_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.waittable: wait_table_bit_set,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_0,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_1,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_3,                 8828
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_0_1,                 4451
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_1_2,                 8848
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_2_3,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: exHalf,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: empty,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: rollback,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCycle,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCnt,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: refill,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_success,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_blocked,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization_miss,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_reset_u,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_write_blocks_read,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_pred,                 4527
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_pred,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_commit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: updated,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,                96743
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,                 7097
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,                    4
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                    4
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                    9
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,                 6271
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,                  902
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,                  908
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,                 6793
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                    5
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3,                   20
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8,                    4
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,                 1117
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,                 4394
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_6,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,                    3
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1,                   36
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6,                    3
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,                 4394
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                    3
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,                 4399
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,                    3
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7,                 4787
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,                 4398
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5,                   26
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3,                 4399
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0,                  522
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4,                   26
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,                    4
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                    3
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                    4
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,                 3282
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8,                 7841
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s2_ftb_entry_len_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_hits,                 1119
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_misses,                 4560
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_hits,                 4394
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_misses,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_req,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_ignored,                 4394
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_updated,                    8
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_update_on_mispred,                    3
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_update_on_redirected_by_s2,                 1117
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_update_eliminated,                 3282
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_resp_invalid_by_update,                 1102
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_resp_invalid_by_ftpred,                  167
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_update_ft_mispred,                   18
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_0: ubtb_update_ft_pred_correct,                 4384
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: in_valid,                   17
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: in_fire,                   17
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: out_valid,                   17
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: out_fire,                   17
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: interrupt_num,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exception_num,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: flush_pipe_num,                    3
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: clock_cycle,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: utilization,               129411
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_0_1,                 1311
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1_2,                  179
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_2_3,                   38
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_3_4,                   31
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_4_5,                    3
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_5_6,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_6_7,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_7_8,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_8_9,                  371
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_9_10,                    5
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_10_11,                 2571
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_11_12,                 6959
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_13_14,                 1825
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_20_21,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_21_22,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_22_23,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_23_24,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_24_25,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_25_26,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_26_27,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_27_28,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_28_29,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_29_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_30_31,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_31_32,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: full,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exHalf,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: empty,                 1311
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitUop,                13244
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstr,                13244
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMove,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMoveElim,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrFused,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoad,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrBranch,                 8811
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoadWait,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrStore,                 4399
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: writeback,                41122
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkInstr,                   20
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkCycle,                   16
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitNormalCycle,                  132
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitBranchCycle,                   53
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitLoadCycle,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitStoreCycle,                 7342
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: robHeadPC,      456649330502064
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_instr_cnt,                 8807
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_dispatch,                  8829
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs,                  8807
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_select,                  8807
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_issue,                  8807
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_execute,                 17614
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs_execute,                 35228
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_commit,                 36660
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_instr_cnt,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_dispatch,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_select,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_issue,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_commit,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_instr_cnt,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_dispatch,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_enq_rs,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_select,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_issue,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_enq_rs_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_commit,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_instr_cnt,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_dispatch,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_select,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_issue,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_commit,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_instr_cnt,                   21
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_dispatch,                   100
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs,                    20
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_select,                    41
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_issue,                    20
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_execute,                    20
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs_execute,                    81
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_commit,                    31
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_instr_cnt,                 4399
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_dispatch,                  4399
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs,                  4399
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_select,                 17596
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_issue,                  4399
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_execute,                 17596
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs_execute,                 39591
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_commit,                  4399
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_instr_cnt,                   16
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_dispatch,                   137
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs,                    16
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_select,                    16
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_issue,                    16
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_execute,                    32
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs_execute,                    64
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_commit,                    20
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_instr_cnt,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_dispatch,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_select,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_issue,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_commit,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_dispatch,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_select,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_issue,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_commit,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_instr_cnt,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_dispatch,                     1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs,                     1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_select,                     1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_issue,                     1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_execute,                     4
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs_execute,                     6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_commit,                     1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_instr_cnt,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_dispatch,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_select,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_issue,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_commit,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_dispatch,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_select,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_issue,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_commit,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute_fma,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_instr_cnt,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_dispatch,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_select,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_issue,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_commit,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_instr_cnt,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_dispatch,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_select,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_issue,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs_execute,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_commit,                     0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_by_mq,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util0,                13302
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_cycle,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_count,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: soft_prefetch_number,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: soft_prefetch_number,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: soft_prefetch_number,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: soft_prefetch_number,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_0_1,                 4472
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_1_2,                 8829
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_0_1,                 4471
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_1_2,                 8830
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_0_1,                13262
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                   32
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                    7
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wait_for_src_0,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_0_0,                    3
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                    3
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_5_0,                    5
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_9_0,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_9_0,                    6
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_5_1,                    1
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_6_1,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_8_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_9_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,                13279
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                   20
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    2
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_0_1,                 1553
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_1_2,                   22
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_2_3,                 8797
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_3_4,                 2929
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_6_0,                 4401
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_0_1,                 8900
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_1_2,                 4401
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: scheduled_entries,                 8800
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_0_1,                 8900
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_1_2,                 4401
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_0_1,                 8899
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_1_2,                 4402
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_0_1,                13301
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                 1120
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,                 1120
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,                 1120
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,                 1120
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                    0
[PERF ][time=               13301] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,                 1653
