module (A,F,C,G,W);
	input(F,C,G,W); 
	output(A); 
	
	assignt A =((~F&G&W)|(~F&C&G)|(F&~C&~G)|(F&~G&~W));
endmodule 