// Seed: 1500171650
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_4;
  parameter time id_5 = 1;
  assign id_2 = id_3 ? id_1 : id_1 ? -1'b0 : 1'd0;
  reg id_6;
  always @(posedge id_5 or negedge id_5)
    #1 begin : LABEL_0
      if (1 == -1) id_6 = id_2;
      else id_4 <= 1;
    end
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wire id_4,
    output wor id_5,
    input wand id_6
);
  wire [-1 : -1] id_8 = id_6;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
