<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>amhphyreg.h source code [netbsd/sys/dev/mii/amhphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/amhphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='amhphyreg.h.html'>amhphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: amhphyreg.h,v 1.1 2001/08/25 04:06:26 thorpej Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2001 Wasabi Systems, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Written by Jason R. Thorpe for Wasabi Systems, Inc.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="18">18</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="19">19</th><td><i> *	This product includes software developed for the NetBSD Project by</i></td></tr>
<tr><th id="20">20</th><td><i> *	Wasabi Systems, Inc.</i></td></tr>
<tr><th id="21">21</th><td><i> * 4. The name of Wasabi Systems, Inc. may not be used to endorse</i></td></tr>
<tr><th id="22">22</th><td><i> *    or promote products derived from this software without specific prior</i></td></tr>
<tr><th id="23">23</th><td><i> *    written permission.</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND</i></td></tr>
<tr><th id="26">26</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="27">27</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="28">28</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC</i></td></tr>
<tr><th id="29">29</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="30">30</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="31">31</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="32">32</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="33">33</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="34">34</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="35">35</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_AMHPHYREG_H_">_DEV_MII_AMHPHYREG_H_</span></u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_AMHPHYREG_H_" data-ref="_M/_DEV_MII_AMHPHYREG_H_">_DEV_MII_AMHPHYREG_H_</dfn></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * Registers on the 10BASE-T portion of the Am79c901 PHY.</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/MII_AMHPHY_SER" data-ref="_M/MII_AMHPHY_SER">MII_AMHPHY_SER</dfn>		0x10	/* status and enable register */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/SER_STE" data-ref="_M/SER_STE">SER_STE</dfn>			0x2000	/* status test enable */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/SER_LSCE" data-ref="_M/SER_LSCE">SER_LSCE</dfn>		0x1000	/* link status change enable */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/SER_DMCE" data-ref="_M/SER_DMCE">SER_DMCE</dfn>		0x0800	/* duplex mode change enable */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/SER_ANCE" data-ref="_M/SER_ANCE">SER_ANCE</dfn>		0x0400	/* auto-negotiation change enable */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/SER_SCE" data-ref="_M/SER_SCE">SER_SCE</dfn>			0x0200	/* speed change enable */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/SER_GE" data-ref="_M/SER_GE">SER_GE</dfn>			0x0100	/* global enable */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/SER_LSC" data-ref="_M/SER_LSC">SER_LSC</dfn>			0x0010	/* link status change */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/SER_DMC" data-ref="_M/SER_DMC">SER_DMC</dfn>			0x0008	/* duplex mode chane */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/SER_ANC" data-ref="_M/SER_ANC">SER_ANC</dfn>			0x0004	/* auto-negotiation change */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/SER_SC" data-ref="_M/SER_SC">SER_SC</dfn>			0x0002	/* speed change */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/SER_G" data-ref="_M/SER_G">SER_G</dfn>			0x0001	/* global event pending */</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/MII_AMHPHY_PCSR" data-ref="_M/MII_AMHPHY_PCSR">MII_AMHPHY_PCSR</dfn>		0x11	/* PHY control/status register */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/PCSR_FLGE" data-ref="_M/PCSR_FLGE">PCSR_FLGE</dfn>		0x2000	/* force link good enable */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/PCSR_DLP" data-ref="_M/PCSR_DLP">PCSR_DLP</dfn>		0x1000	/* disable link pulse */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/PCSR_SQE_DIS" data-ref="_M/PCSR_SQE_DIS">PCSR_SQE_DIS</dfn>		0x0800	/* SQE test disable */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/PCSR_JDD" data-ref="_M/PCSR_JDD">PCSR_JDD</dfn>		0x0200	/* jabber detect disable */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/PCSR_RPR" data-ref="_M/PCSR_RPR">PCSR_RPR</dfn>		0x0040	/* receive polarity reversed */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/PCSR_ARPCD" data-ref="_M/PCSR_ARPCD">PCSR_ARPCD</dfn>		0x0020	/* auto receive polarity corr dis */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/PCSR_EDE" data-ref="_M/PCSR_EDE">PCSR_EDE</dfn>		0x0010	/* extended distance enable */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/PCSR_TX_DISABLE" data-ref="_M/PCSR_TX_DISABLE">PCSR_TX_DISABLE</dfn>		0x0008	/* Tx disable */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/PCSR_TX_CRS_EN" data-ref="_M/PCSR_TX_CRS_EN">PCSR_TX_CRS_EN</dfn>		0x0004	/* CRS enable */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/PCSR_PHY_ISOLATED" data-ref="_M/PCSR_PHY_ISOLATED">PCSR_PHY_ISOLATED</dfn>	0x0001	/* 10BASE-T PHY is isolated */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/MII_AMHPHY_MER" data-ref="_M/MII_AMHPHY_MER">MII_AMHPHY_MER</dfn>		0x13	/* management extension register */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/MER_MFF" data-ref="_M/MER_MFF">MER_MFF</dfn>			0x0020	/* management frame format error */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/MER_PHYADDR" data-ref="_M/MER_PHYADDR">MER_PHYADDR</dfn>		0x001f	/* PHY address */</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/MII_AMHPHY_SSR" data-ref="_M/MII_AMHPHY_SSR">MII_AMHPHY_SSR</dfn>		0x18	/* summary status register */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/SSR_LS" data-ref="_M/SSR_LS">SSR_LS</dfn>			0x0008	/* link status */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/SSR_FD" data-ref="_M/SSR_FD">SSR_FD</dfn>			0x0004	/* full-duplex */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/SSR_ANA" data-ref="_M/SSR_ANA">SSR_ANA</dfn>			0x0002	/* autonegotiation alert */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/SSR_S" data-ref="_M/SSR_S">SSR_S</dfn>			0x0001	/* speed (1 = 100Mb/s) */</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#<span data-ppcond="38">endif</span> /* _DEV_MII_AMHPHYREG_H_ */</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='amhphy.c.html'>netbsd/sys/dev/mii/amhphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
