# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel 6\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-27 13:54+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../i2c/busses/i2c-mlxcpld.rst:3
msgid "Driver i2c-mlxcpld"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:5
msgid "Author: Michael Shych <michaelsh@mellanox.com>"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:7
msgid ""
"This is the Mellanox I2C controller logic, implemented in Lattice CPLD "
"device."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:10
msgid "Device supports:"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:11
msgid "Master mode."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:12
msgid "One physical bus."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:13
msgid "Polling mode."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:15
msgid ""
"This controller is equipped within the next Mellanox systems: \"msx6710\", "
"\"msx6720\", \"msb7700\", \"msn2700\", \"msx1410\", \"msn2410\", "
"\"msb7800\", \"msn2740\", \"msn2100\"."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:19
msgid "The next transaction types are supported:"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:20
msgid "Receive Byte/Block."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:21
msgid "Send Byte/Block."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:22
msgid "Read Byte/Block."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:23
msgid "Write Byte/Block."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:25
msgid "Registers:"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:28
msgid "CPBLTY"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:28
msgid "0x0"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:28
msgid "capability reg."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:29
msgid ""
"Bits [6:5] - transaction length. b01 - 72B is supported, 36B in other case. "
"Bit 7 - SMBus block read support."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:32
msgid "CTRL"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:32
msgid "0x1"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:32
msgid "control reg."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:33
msgid "Resets all the registers."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:34
msgid "HALF_CYC"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:34
msgid "0x4"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:34
msgid "cycle reg."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:35
msgid "Configure the width of I2C SCL half clock cycle (in 4 LPC_CLK units)."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:37
msgid "I2C_HOLD"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:37
msgid "0x5"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:37
msgid "hold reg."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:38
msgid ""
"OE (output enable) is delayed by value set to this register (in LPC_CLK "
"units)"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:40
msgid "CMD"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:40
msgid ""
"0x6 - command reg. Bit 0, 0 = write, 1 = read. Bits [7:1] - the 7bit Address "
"of the I2C device. It should be written last as it triggers an I2C "
"transaction."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:44
msgid "NUM_DATA"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:44
msgid "0x7"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:44
msgid "data size reg."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:45
msgid "Number of data bytes to write in read transaction"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:46
msgid "NUM_ADDR"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:46
msgid "0x8"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:46
msgid "address reg."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:47
msgid "Number of address bytes to write in read transaction."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:48
msgid "STATUS"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:48
msgid "0x9"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:48
msgid "status reg."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:49
msgid "Bit 0 - transaction is completed. Bit 4 - ACK/NACK."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:51
msgid "DATAx"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:51
msgid "0xa"
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:51
msgid "0x54  - 68 bytes data buffer regs."
msgstr ""

#: ../../../i2c/busses/i2c-mlxcpld.rst:52
msgid ""
"For write transaction address is specified in four first bytes (DATA1 - "
"DATA4), data starting from DATA4. For read transactions address is sent in a "
"separate transaction and specified in the four first bytes (DATA0 - DATA3). "
"Data is read starting from DATA0."
msgstr ""
