<!DOCTYPE html>
<html lang="en">
<head>
  <link rel="icon" type="image/png" href="icon.png">
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>David Quach</title>
  <link rel="stylesheet" href="styles.css" />
</head>
<body>
  <div class="container">
    <header>
        <h1><a href="/" class="invisible-link">David Quach</a></h1>
        <nav>
          <a href="/" class="active">About Me</a>
          <a href="/resume">Resume</a>
          <a href="/personal">Personal</a>
        </nav>
    </header>

    <main>
      <section class="sidebar">
        <img src="profile.jpg" alt="David Quach" class="profile-pic" />
        <h2>David Quach</h2>
        <p>Computer Engineering<br />
        California Polytechnic State<br />
        University, San Luis Obispo</p>
        <div class="contact-icons">
          <a href="mailto:dquach05@calpoly.edu">
            <img src="https://cdn-icons-png.flaticon.com/512/732/732200.png" alt="Email" style="width: 24px; height: 24px;">
          </a>
          <a href="https://www.linkedin.com/in/davidmquach/" target="_blank" rel="noopener noreferrer">
            <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/linkedin/linkedin-original.svg" alt="LinkedIn" style="width: 24px; height: 24px;">
          </a>
        </div>
      </section>

      <section class="content">
        <h2>Hello!</h2>
        <p>I’m a senior Computer Engineering student at Cal Poly San Luis Obispo.<p> <!--In the near future, I’ll be joining <a href="https://www.broadcom.com/" target="_blank" rel="noopener noreferrer" class="low-profile-link">Broadcom</a> as an R&D IC Design Engineer within their ASIC Product Division. -->
        <p>I’m particularly interested in all things chip design, having developed a deep-rooted passion for RTL design in my undergraduate courses and furthering my experience at <a href="https://www.marvell.com/" target="_blank" rel="noopener noreferrer" class="low-profile-link">Marvell Technology</a>, where I designed FPGA models to validate evaluation boards for Marvell's ComPHY chips. As I enter my career, I’m excited to explore backend ASIC development and work with industry-level tools.</p>
        <p>While I work primarily on digital ICs, I’m also interested in embedded development for audio applications, real-time operating systems (RTOS), and computer graphics.</p>
      </section>

      <!--
      <section class="experience">        
        <div class="job">
          <img src="broadcom.png" alt="Broadcom Logo" class="company-logo" />
          <div class="job-details">
            <h3>Incoming R&D IC Design Engineer</h3>
            <h4>Broadcom Inc.</h4>
            <p><em>Starting 2025</em></p>
            <p>Will join the ASIC Product Division to support digital backend development and work on high-performance chip tapeouts.</p>
          </div>
        </div>

        <div class="job">
          <img src="marvell.png" alt="Marvell Logo" class="company-logo" />
          <div class="job-details">
            <h3>FPGA Design Intern</h3>
            <h4>Marvell Technology</h4>
            <p><em>June 2023 – September 2023</em></p>
            <p>Designed FPGA test environments to validate evaluation boards for Marvell’s ComPHY chips. Created reusable verification components in Verilog and supported bring-up for high-speed SerDes links.</p>
          </div>
        </div>
      
      </section>
      -->
      
    </main>
  </div>
</body>
</html>
