$date
	Sat Oct 22 19:38:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#124913
b11 !
1"
#124914
b11 &
b11 %
1$
#124915
0"
#124918
b1010 &
b1010 %
#124922
b101 &
b101 %
#124926
b10000 &
b10000 %
#124930
b1000 &
b1000 %
#124934
b100 &
b100 %
#124938
b10 &
b10 %
#124942
b1 &
1#
b1 %
#124946
b0 &
b0 %
0#
0$
#1081954
b1100 &
b1100 %
1$
b1100 !
1"
#1081955
0"
#1081958
b110 &
b110 %
#1081962
b11 &
b11 %
#1081966
b1010 &
b1010 %
#1081970
b101 &
b101 %
#1081974
b10000 &
b10000 %
#1081978
b1000 &
b1000 %
#1081982
b100 &
b100 %
#1081986
b10 &
b10 %
#1081990
b1 &
1#
b1 %
#1081994
b0 &
b0 %
0#
0$
#2105507
b10 !
1"
#2105510
b10 &
b10 %
1$
#2105511
0"
#2105514
b1 &
b1 %
1#
#2105518
b0 &
0#
b0 %
0$
#4500012
