module module_0 (
    output id_1,
    input  id_2
);
  logic id_3;
  logic id_4;
endmodule
