GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/ubantu/Code/GCore/src/accum.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/src/alu.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/src/control.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/src/imm_builder.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/src/mem/mem.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/src/mem_control.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/src/mux.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/src/opram/opram.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/src/opram_control.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/src/oprom/oprom.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/src/pc.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/src/sll_builder.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/src/top.v'
ERROR (EX3884) : 'mem_control' is already declared("/home/ubantu/Code/GCore/src/top.v":72)
Previous declaration of 'mem_control' is from here("/home/ubantu/Code/GCore/src/top.v":40)
ERROR (EX3829) : Port 'acc_out' is not defined("/home/ubantu/Code/GCore/src/top.v":30)
ERROR (EX3989) : Cannot index into non-array type wire for 'op'("/home/ubantu/Code/GCore/src/top.v":54)
ERROR (EX3989) : Cannot index into non-array type wire for 'op'("/home/ubantu/Code/GCore/src/top.v":67)
ERROR (EX3989) : Cannot index into non-array type wire for 'op'("/home/ubantu/Code/GCore/src/top.v":75)
ERROR (EX3928) : Module 'top' ignored due to previous errors("/home/ubantu/Code/GCore/src/top.v":110)
Verilog file '/home/ubantu/Code/GCore/src/top.v' ignored due to errors
GowinSynthesis finish
