0.6
2019.2
Nov  6 2019
21:42:20
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.sim/sim_1/synth/func/xsim/testbench_func_synth.v,1617475182,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sim_1/imports/01_memory_image/testbench.v,,conv;glbl;memory_image,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sim_1/imports/01_memory_image/testbench.v,1617420226,verilog,,,,testbench,,,,,,,,
