# Scipio

 A RISC-V CPU implemented in SystemVerilog.

 This is a course project of ACM Honored Class at SJTU.

## Versions

### 0.0.1 (Scipio at Ticinus)

  * Support part of RV32I base integer instruction set.
  * Tomasulo.
  * Pseudo memory.
  * COMMIT: SaT
