{
  "Top": "Softmax",
  "RtlTop": "Softmax",
  "RtlPrefix": "",
  "RtlSubPrefix": "Softmax_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "versal",
    "Device": "xcv80",
    "Package": "-lsva4737",
    "Speed": "-2MHP-e-S",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<__fp16, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<__fp16, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "seq_len": {
      "index": "2",
      "direction": "in",
      "srcType": "int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL_BUS",
          "name": "seq_len",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Softmax"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "16450",
    "Latency": "28759"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Softmax",
    "Version": "1.0",
    "DisplayName": "Softmax",
    "Revision": "2114401774",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Softmax_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/common\/params.h",
      "..\/..\/..\/src\/include\/Mul_Adder_Tree_128.h",
      "..\/..\/..\/src\/include\/weight_loader.h",
      "..\/..\/..\/src\/main\/Mul_Adder_Tree_128.cpp",
      "..\/..\/..\/src\/main\/weight_loader.cpp",
      "..\/..\/..\/src\/include\/scale_loader_distributor.h",
      "..\/..\/..\/src\/main\/scale_loader_distributor.cpp",
      "..\/..\/..\/src\/include\/Accumulator_Quantizer.h",
      "..\/..\/..\/src\/include\/Bias_Merger.h",
      "..\/..\/..\/src\/include\/Gemv_Test.h",
      "..\/..\/..\/src\/include\/Scale_Loader_Distributor.h",
      "..\/..\/..\/src\/include\/Stream_Copy.h",
      "..\/..\/..\/src\/include\/Weight_Loader.h",
      "..\/..\/..\/src\/main\/Accumulator_Quantizer.cpp",
      "..\/..\/..\/src\/main\/Bias_Merger.cpp",
      "..\/..\/..\/src\/main\/Gemv_Test.cpp",
      "..\/..\/..\/src\/main\/Scale_Loader_Distributor.cpp",
      "..\/..\/..\/src\/main\/Stream_Copy.cpp",
      "..\/..\/..\/src\/main\/Weight_Loader.cpp",
      "..\/..\/..\/src\/include\/SoftMax.h",
      "..\/..\/..\/src\/main\/SoftMax.cpp"
    ],
    "TestBench": ["..\/..\/..\/src\/testbench\/Softmax\/tb_SoftMax.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Softmax_bitselect_1ns_32ns_5ns_1_1_1.vhd",
      "impl\/vhdl\/Softmax_bitselect_1ns_54ns_6ns_1_1_1.vhd",
      "impl\/vhdl\/Softmax_ctlz_32_32_1_1.vhd",
      "impl\/vhdl\/Softmax_CTRL_BUS_s_axi.vhd",
      "impl\/vhdl\/Softmax_fifo_w16_d128_S.vhd",
      "impl\/vhdl\/Softmax_fifo_w16_d16384_U.vhd",
      "impl\/vhdl\/Softmax_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/Softmax_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/Softmax_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/Softmax_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Softmax_hadd_16ns_16ns_16_3_no_dsp_1.vhd",
      "impl\/vhdl\/Softmax_hcmp_16ns_16ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/Softmax_hdiv_16ns_16ns_16_7_no_dsp_1.vhd",
      "impl\/vhdl\/Softmax_hexp_16ns_16ns_16_3_full_dsp_1.vhd",
      "impl\/vhdl\/Softmax_hmul_16ns_16ns_16_1_full_dsp_1.vhd",
      "impl\/vhdl\/Softmax_hptodp_16ns_64_1_no_dsp_1.vhd",
      "impl\/vhdl\/Softmax_hsub_16ns_16ns_16_3_no_dsp_1.vhd",
      "impl\/vhdl\/Softmax_Loop_divide_proc.vhd",
      "impl\/vhdl\/Softmax_Loop_max_value_proc.vhd",
      "impl\/vhdl\/Softmax_Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/Softmax_Loop_softmax_output_proc.vhd",
      "impl\/vhdl\/Softmax_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3.vhd",
      "impl\/vhdl\/Softmax_Loop_sub_max_proc.vhd",
      "impl\/vhdl\/Softmax_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2.vhd",
      "impl\/vhdl\/Softmax_regslice_both.vhd",
      "impl\/vhdl\/Softmax_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/Softmax_sparsemux_7_2_32_1_1.vhd",
      "impl\/vhdl\/Softmax_start_for_Loop_divide_proc_U0.vhd",
      "impl\/vhdl\/Softmax_start_for_Loop_softmax_output_proc_U0.vhd",
      "impl\/vhdl\/Softmax_start_for_Loop_sub_max_proc_U0.vhd",
      "impl\/vhdl\/Softmax.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Softmax_bitselect_1ns_32ns_5ns_1_1_1.v",
      "impl\/verilog\/Softmax_bitselect_1ns_54ns_6ns_1_1_1.v",
      "impl\/verilog\/Softmax_ctlz_32_32_1_1.v",
      "impl\/verilog\/Softmax_CTRL_BUS_s_axi.v",
      "impl\/verilog\/Softmax_fifo_w16_d128_S.v",
      "impl\/verilog\/Softmax_fifo_w16_d16384_U.v",
      "impl\/verilog\/Softmax_fifo_w32_d2_S.v",
      "impl\/verilog\/Softmax_fifo_w32_d3_S.v",
      "impl\/verilog\/Softmax_flow_control_loop_pipe.v",
      "impl\/verilog\/Softmax_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Softmax_hadd_16ns_16ns_16_3_no_dsp_1.v",
      "impl\/verilog\/Softmax_hcmp_16ns_16ns_1_1_no_dsp_1.v",
      "impl\/verilog\/Softmax_hdiv_16ns_16ns_16_7_no_dsp_1.v",
      "impl\/verilog\/Softmax_hexp_16ns_16ns_16_3_full_dsp_1.v",
      "impl\/verilog\/Softmax_hmul_16ns_16ns_16_1_full_dsp_1.v",
      "impl\/verilog\/Softmax_hptodp_16ns_64_1_no_dsp_1.v",
      "impl\/verilog\/Softmax_hsub_16ns_16ns_16_3_no_dsp_1.v",
      "impl\/verilog\/Softmax_Loop_divide_proc.v",
      "impl\/verilog\/Softmax_Loop_max_value_proc.v",
      "impl\/verilog\/Softmax_Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/Softmax_Loop_softmax_output_proc.v",
      "impl\/verilog\/Softmax_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3.v",
      "impl\/verilog\/Softmax_Loop_sub_max_proc.v",
      "impl\/verilog\/Softmax_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2.v",
      "impl\/verilog\/Softmax_regslice_both.v",
      "impl\/verilog\/Softmax_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/Softmax_sparsemux_7_2_32_1_1.v",
      "impl\/verilog\/Softmax_start_for_Loop_divide_proc_U0.v",
      "impl\/verilog\/Softmax_start_for_Loop_softmax_output_proc_U0.v",
      "impl\/verilog\/Softmax_start_for_Loop_sub_max_proc_U0.v",
      "impl\/verilog\/Softmax.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Softmax_v1_0\/data\/Softmax.mdd",
      "impl\/misc\/drivers\/Softmax_v1_0\/data\/Softmax.tcl",
      "impl\/misc\/drivers\/Softmax_v1_0\/data\/Softmax.yaml",
      "impl\/misc\/drivers\/Softmax_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/Softmax_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Softmax_v1_0\/src\/xsoftmax.c",
      "impl\/misc\/drivers\/Softmax_v1_0\/src\/xsoftmax.h",
      "impl\/misc\/drivers\/Softmax_v1_0\/src\/xsoftmax_hw.h",
      "impl\/misc\/drivers\/Softmax_v1_0\/src\/xsoftmax_linux.c",
      "impl\/misc\/drivers\/Softmax_v1_0\/src\/xsoftmax_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Softmax_hadd_16ns_16ns_16_3_no_dsp_1_ip.tcl",
      "impl\/misc\/Softmax_hcmp_16ns_16ns_1_1_no_dsp_1_ip.tcl",
      "impl\/misc\/Softmax_hdiv_16ns_16ns_16_7_no_dsp_1_ip.tcl",
      "impl\/misc\/Softmax_hexp_16ns_16ns_16_3_full_dsp_1_ip.tcl",
      "impl\/misc\/Softmax_hmul_16ns_16ns_16_1_full_dsp_1_ip.tcl",
      "impl\/misc\/Softmax_hptodp_16ns_64_1_no_dsp_1_ip.tcl",
      "impl\/misc\/Softmax_hsub_16ns_16ns_16_3_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Softmax.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "Softmax_hadd_16ns_16ns_16_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name Softmax_hadd_16ns_16ns_16_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Softmax_hcmp_16ns_16ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Softmax_hcmp_16ns_16ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Softmax_hdiv_16ns_16ns_16_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name Softmax_hdiv_16ns_16ns_16_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Softmax_hexp_16ns_16ns_16_3_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name Softmax_hexp_16ns_16ns_16_3_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_aclken true CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_type Exponential CONFIG.result_precision_type Half"
      },
      {
        "Name": "Softmax_hmul_16ns_16ns_16_1_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name Softmax_hmul_16ns_16ns_16_1_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Softmax_hptodp_16ns_64_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Softmax_hptodp_16ns_64_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Softmax_hsub_16ns_16ns_16_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name Softmax_hsub_16ns_16ns_16_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_CTRL_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_CTRL_BUS_",
      "paramPrefix": "C_S_AXI_CTRL_BUS_",
      "ports": [
        "s_axi_CTRL_BUS_ARADDR",
        "s_axi_CTRL_BUS_ARREADY",
        "s_axi_CTRL_BUS_ARVALID",
        "s_axi_CTRL_BUS_AWADDR",
        "s_axi_CTRL_BUS_AWREADY",
        "s_axi_CTRL_BUS_AWVALID",
        "s_axi_CTRL_BUS_BREADY",
        "s_axi_CTRL_BUS_BRESP",
        "s_axi_CTRL_BUS_BVALID",
        "s_axi_CTRL_BUS_RDATA",
        "s_axi_CTRL_BUS_RREADY",
        "s_axi_CTRL_BUS_RRESP",
        "s_axi_CTRL_BUS_RVALID",
        "s_axi_CTRL_BUS_WDATA",
        "s_axi_CTRL_BUS_WREADY",
        "s_axi_CTRL_BUS_WSTRB",
        "s_axi_CTRL_BUS_WVALID"
      ],
      "registers": [{
          "offset": "0x10",
          "name": "seq_len",
          "access": "W",
          "description": "Data signal of seq_len",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "seq_len",
              "access": "W",
              "description": "Bit 31 to 0 of seq_len"
            }]
        }],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "seq_len"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL_BUS:in_stream:out_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in_stream_",
      "ports": [
        "in_stream_TDATA",
        "in_stream_TREADY",
        "in_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "out_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "out_stream_",
      "ports": [
        "out_stream_TDATA",
        "out_stream_TREADY",
        "out_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Softmax",
      "BindInstances": "max_value_stream_U max_bypass_stream_U seq_len_c1_U sum_exp_stream_U exp_bypass_stream_U seq_len_c_U inv_sum_exp_stream_U CTRL_BUS_s_axi_U",
      "Instances": [
        {
          "ModuleName": "Loop_max_value_proc",
          "InstanceName": "Loop_max_value_proc_U0",
          "BindInstances": "head_6_fu_123_p2 icmp_ln38_fu_129_p2",
          "Instances": [{
              "ModuleName": "Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1",
              "InstanceName": "grp_Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1_fu_101",
              "BindInstances": "add_ln41_fu_108_p2 icmp_ln41_fu_118_p2 hcmp_16ns_16ns_1_1_no_dsp_1_U1 max_val_fu_146_p3"
            }]
        },
        {
          "ModuleName": "Loop_sub_max_proc",
          "InstanceName": "Loop_sub_max_proc_U0",
          "BindInstances": "head_2_fu_186_p2 icmp_ln52_fu_192_p2 icmp_ln70_fu_239_p2 sub_ln70_fu_253_p2 tmp_6_fu_267_p1 ctlz_32_32_1_1_U36 sub_ln70_1_fu_282_p2 add_ln70_fu_292_p2 icmp_ln70_1_fu_312_p2 sub_ln70_4_fu_318_p2 lshr_ln70_2_fu_328_p2 and_ln70_fu_334_p2 icmp_ln70_2_fu_339_p2 phi_ln70_fu_345_p2 xor_ln70_fu_359_p2 bitselect_1ns_32ns_5ns_1_1_1_U37 phi_ln70_1_fu_372_p2 or_ln70_fu_378_p2 icmp_ln70_3_fu_388_p2 add_ln70_1_fu_394_p2 lshr_ln70_fu_404_p2 sub_ln70_2_fu_409_p2 shl_ln70_fu_419_p2 select_ln70_1_fu_432_p3 add_ln70_2_fu_440_p2 select_ln70_2_fu_467_p3 empty_fu_504_p3",
          "Instances": [{
              "ModuleName": "Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2",
              "InstanceName": "grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161",
              "BindInstances": "add_ln57_fu_212_p2 icmp_ln57_fu_222_p2 hsub_16ns_16ns_16_3_no_dsp_1_U14 hexp_16ns_16ns_16_3_full_dsp_1_U16 hadd_16ns_16ns_16_3_no_dsp_1_U13 hptodp_16ns_64_1_no_dsp_1_U15 sub_ln67_fu_309_p2 select_ln67_fu_315_p3 icmp_ln67_fu_323_p2 sub_ln67_1_fu_329_p2 icmp_ln67_1_fu_343_p2 add_ln67_fu_349_p2 sub_ln67_2_fu_359_p2 select_ln67_1_fu_365_p3 icmp_ln67_2_fu_503_p2 icmp_ln67_3_fu_508_p2 select_ln67_8_fu_513_p3 ashr_ln67_fu_523_p2 select_ln67_2_fu_532_p3 icmp_ln67_4_fu_377_p2 icmp_ln67_5_fu_393_p2 shl_ln67_fu_540_p2 ref_tmp_i_i_fu_608_p6 tmp_4_fu_405_p2 bitselect_1ns_54ns_6ns_1_1_1_U17 cond63_i_fu_552_p3 add_ln67_2_fu_569_p2 xor_ln67_fu_583_p2 xor_ln67_2_fu_589_p2 and_ln67_10_fu_595_p2 sparsemux_7_2_32_1_1_U19 and_ln67_11_fu_627_p2 carry_1_i_fu_633_p2 add_ln67_3_fu_425_p2 icmp_ln67_6_fu_441_p2 add_ln67_4_fu_447_p2 add_ln67_5_fu_639_p2 icmp_ln67_7_fu_457_p2 xor_ln67_11_fu_652_p2 icmp_ln67_8_fu_471_p2 bitselect_1ns_54ns_6ns_1_1_1_U18 lD_0_i_fu_485_p2 icmp_ln67_9_fu_657_p2 icmp_ln67_10_fu_663_p2 neg_src_0_i_fu_885_p2 lshr_ln67_fu_677_p2 lshr_ln67_1_fu_682_p2 icmp_ln67_11_fu_688_p2 xor_ln67_12_fu_702_p2 Range2_all_ones_1_i_fu_708_p3 and_ln67_1_fu_716_p2 Range1_all_ones_2_i_fu_786_p2 xor_ln67_1_fu_727_p2 icmp_ln67_12_fu_732_p2 Range1_all_zeros_2_i_fu_805_p2 icmp_ln67_13_fu_744_p2 icmp_ln67_14_fu_750_p2 Range1_all_zeros_2_i_fu_805_p6 xor_ln67_13_fu_761_p2 or_ln67_5_fu_767_p2 and_ln67_12_fu_772_p2 sparsemux_7_2_1_1_1_U20 sparsemux_7_2_1_1_1_U21 select_ln67_4_fu_832_p3 or_ln67_1_fu_837_p2 and_ln67_4_fu_841_p2 cond189_i_fu_846_p3 and_ln67_5_fu_852_p2 neg_src_0_i_fu_885_p4 not_icmp_ln67_753_fu_862_p2 deleted_ones_0_i_fu_867_p2 and_ln67_13_fu_873_p2 sparsemux_7_2_1_1_1_U22 xor_ln67_5_fu_905_p2 and_ln67_14_fu_911_p2 or_ln67_2_fu_916_p2 xor_ln67_6_fu_921_p2 and_ln67_6_fu_926_p2 and_ln67_7_fu_932_p2 xor_ln67_7_fu_937_p2 and_ln67_8_fu_943_p2 or_ln67_3_fu_949_p2 ref_tmp_i_i_4_fu_986_p4 xor_ln67_10_fu_963_p2 and_ln67_15_fu_968_p2 and_ln67_16_fu_973_p2 sparsemux_7_2_32_1_1_U23 add_ln67_6_fu_1013_p2 add_ln67_7_fu_1019_p2 xor_ln67_8_fu_1041_p2 and_ln67_9_fu_1047_p2 xor_ln67_9_fu_1053_p2 select_ln67_6_fu_1059_p3 select_ln67_7_fu_1067_p3"
            }]
        },
        {
          "ModuleName": "Loop_divide_proc",
          "InstanceName": "Loop_divide_proc_U0",
          "BindInstances": "head_fu_76_p2 hdiv_16ns_16ns_16_7_no_dsp_1_U46 icmp_ln75_fu_97_p2"
        },
        {
          "ModuleName": "Loop_softmax_output_proc",
          "InstanceName": "Loop_softmax_output_proc_U0",
          "BindInstances": "head_4_fu_102_p2 icmp_ln83_fu_108_p2",
          "Instances": [{
              "ModuleName": "Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3",
              "InstanceName": "grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82",
              "BindInstances": "add_ln86_fu_95_p2 icmp_ln86_fu_105_p2 hmul_16ns_16ns_16_1_full_dsp_1_U50"
            }]
        }
      ]
    },
    "Info": {
      "Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_max_value_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_sub_max_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_divide_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_softmax_output_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Softmax": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1": {
        "Latency": {
          "LatencyBest": "4098",
          "LatencyAvg": "4098",
          "LatencyWorst": "4098",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.733"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_1",
            "TripCount": "4096",
            "Latency": "4096",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "50",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "153",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Loop_max_value_proc": {
        "Latency": {
          "LatencyBest": "16405",
          "LatencyAvg": "16405",
          "LatencyWorst": "16405",
          "PipelineII": "16405",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.733"
        },
        "Loops": [{
            "Name": "max_value",
            "TripCount": "4",
            "Latency": "16404",
            "PipelineII": "",
            "PipelineDepth": "4101"
          }],
        "Area": {
          "FF": "92",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "179",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2": {
        "Latency": {
          "LatencyBest": "4107",
          "LatencyAvg": "4107",
          "LatencyWorst": "4107",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_57_2",
            "TripCount": "4096",
            "Latency": "4105",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "384",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2054",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Loop_sub_max_proc": {
        "Latency": {
          "LatencyBest": "16449",
          "LatencyAvg": "16449",
          "LatencyWorst": "16449",
          "PipelineII": "16449",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Loops": [{
            "Name": "sub_max",
            "TripCount": "4",
            "Latency": "16448",
            "PipelineII": "",
            "PipelineDepth": "4112"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "499",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2643",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Loop_divide_proc": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.608"
        },
        "Loops": [{
            "Name": "divide",
            "TripCount": "4",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "35",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3": {
        "Latency": {
          "LatencyBest": "4100",
          "LatencyAvg": "4100",
          "LatencyWorst": "4100",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.228"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_86_3",
            "TripCount": "4096",
            "Latency": "4098",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "70",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "177",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Loop_softmax_output_proc": {
        "Latency": {
          "LatencyBest": "16410",
          "LatencyAvg": "16410",
          "LatencyWorst": "16410",
          "PipelineII": "16410",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.228"
        },
        "Loops": [{
            "Name": "softmax_output",
            "TripCount": "4",
            "Latency": "16408",
            "PipelineII": "",
            "PipelineDepth": "4102"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "143",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "221",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Softmax": {
        "Latency": {
          "LatencyBest": "28759",
          "LatencyAvg": "28759",
          "LatencyWorst": "28759",
          "PipelineII": "16450",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "3",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1068",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3745",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "2",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-21 23:34:19 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
