{"children":[{"children":[{"data":[125,101,0,0,4],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"1024 words","Bank width":"16 bits","Implemented size":"2048 bytes","Memory system":"Stall-Free","Number of banks":1,"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"Chebyshev.cpp:10 (data_out)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","Bank depth":"1024 words","Bank width":"16 bits","Implemented size":"2048 bytes","Memory system":"Stall-Free","Number of banks":1,"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"Chebyshev.cpp:9 (data_in)","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"32b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"32b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[7,12,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 8 and depth 1","type":"text"},{"text":"Register,\n1 reg, 8 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (Chebyshev.cpp:17)","type":"resource"},{"data":[14,51,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 11 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k' (Chebyshev.cpp:12)","type":"resource"},{"data":[14,51,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 11 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k' (Chebyshev.cpp:18)","type":"resource"},{"children":[{"count":4,"data":[51,262,0,0,5],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[51,262,0,0,5],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":7}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":7}]],"name":"bench_ready/Chebyshev/Chebyshev.cpp:7","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":12}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":12}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":12}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":12}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":12}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":12}]],"name":"4-bit Select","type":"resource"}],"data":[53,1,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":12}]],"name":"bench_ready/Chebyshev/Chebyshev.cpp:12","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":13}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":13}]],"name":"bench_ready/Chebyshev/Chebyshev.cpp:13","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":14}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":14}]],"name":"bench_ready/Chebyshev/Chebyshev.cpp:14","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":17}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":17}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":17}]],"name":"bench_ready/Chebyshev/Chebyshev.cpp:17","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[18,25,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":24}]],"name":"Load","type":"resource"}],"data":[18,25,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":24}]],"name":"bench_ready/Chebyshev/Chebyshev.cpp:24","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":26}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":26}]],"name":"bench_ready/Chebyshev/Chebyshev.cpp:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":18}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":18}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":18}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":18}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":18}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":18}]],"name":"32-bit Integer Add","type":"resource"}],"data":[51,1,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":18}]],"name":"bench_ready/Chebyshev/Chebyshev.cpp:18","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[18,25,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":19}]],"name":"Load","type":"resource"}],"data":[18,25,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":19}]],"name":"bench_ready/Chebyshev/Chebyshev.cpp:19","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[32,0,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":20}]],"name":"16-bit Integer Add","type":"resource"},{"count":2,"data":[0,0,0,1,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":20}]],"name":"16-bit Integer Multiply","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":20}]],"name":"Store","type":"resource"},{"count":4,"data":[0,0,0,1,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":20}]],"name":"llvm.fpga.dot.product","type":"resource"}],"data":[66,24,0,2,0],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":20}]],"name":"bench_ready/Chebyshev/Chebyshev.cpp:20","replace_name":"true","type":"resource"}],"compute_units":1,"data":[500,603,2,2,9],"debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp","line":9}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"chebyshev","total_kernel_resources":[500,603,2,2,9],"total_percent":[0.10583,0.079588,0.0352879,0.0737191,0.131752],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[500,603,2,2,9],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[500,603,2,2,9],"total_percent":[0.10583,0.079588,0.0352879,0.0737191,0.131752],"type":"module"}