T_1 F_1 ( unsigned long V_1 )\r\n{\r\nreturn F_2 ( V_2 + V_1 ) ;\r\n}\r\nbool F_3 ( int V_3 )\r\n{\r\nreturn F_1 ( V_4 + V_3 * 4 ) ;\r\n}\r\nstatic enum V_5 F_4 ( T_1 V_6 )\r\n{\r\nT_1 V_7 = ( V_6 >> 16 ) & 0xf ;\r\nswitch ( V_7 ) {\r\ncase 1 :\r\nreturn V_8 ;\r\ncase 2 :\r\nreturn V_9 ;\r\ncase 3 :\r\nif ( V_10 == V_11 &&\r\n( F_3 ( 18 ) || F_3 ( 19 ) ) )\r\nreturn V_12 ;\r\nelse\r\nreturn V_13 ;\r\ncase 4 :\r\nreturn V_14 ;\r\ndefault:\r\nreturn V_15 ;\r\n}\r\n}\r\nstatic void F_5 ( void )\r\n{\r\nT_1 V_16 ;\r\nV_16 = F_1 ( V_4 ) ;\r\nV_17 = ( V_16 >> 6 ) & 3 ;\r\nV_16 = F_1 ( V_4 ) ;\r\nV_18 = ( V_16 >> 12 ) & 3 ;\r\n}\r\nT_1 F_6 ( void )\r\n{\r\nreturn F_7 ( F_8 ( V_19 ) + 0x804 ) ;\r\n}\r\nvoid F_9 ( void )\r\n{\r\nT_1 V_6 ;\r\nT_1 V_16 = F_10 ( F_8 ( V_20 + 0x48 ) ) ;\r\nV_16 |= 1 << 28 ;\r\nF_11 ( V_16 , F_8 ( V_20 + 0x48 ) ) ;\r\nV_16 = F_1 ( V_21 ) ;\r\nV_22 = V_16 & 0xFF ;\r\nV_16 = F_2 ( V_19 + V_23 ) ;\r\nV_24 = ( V_16 & V_25 ) >> V_26 ;\r\nV_6 = F_6 () ;\r\nV_10 = ( V_6 >> 8 ) & 0xff ;\r\nswitch ( V_10 ) {\r\ncase V_11 :\r\nV_4 = V_27 ;\r\nV_28 = & V_29 ;\r\nbreak;\r\ncase V_30 :\r\nV_4 = V_31 ;\r\nV_28 = & V_32 ;\r\nbreak;\r\ncase V_33 :\r\nV_28 = & V_34 ;\r\nbreak;\r\ndefault:\r\nF_12 ( L_1 , V_10 ) ;\r\nV_4 = V_27 ;\r\nV_28 = & F_5 ;\r\n}\r\nV_5 = F_4 ( V_6 ) ;\r\nV_28 () ;\r\nF_13 ( L_2 ,\r\nV_35 [ V_5 ] ,\r\nV_22 , V_17 ,\r\nV_18 ) ;\r\n}\r\nunsigned long long F_14 ( void )\r\n{\r\nunsigned long long V_36 , V_37 ;\r\nV_36 = F_1 ( V_38 ) ;\r\nV_37 = F_1 ( V_39 ) ;\r\nreturn ( V_37 << 32ull ) | V_36 ;\r\n}
