# Auto-generated by Edalize

PWD = $(shell pwd)

# Simulator configuration
SIM := icarus

# HDL sources
VERILOG_SOURCES := $(PWD)/sv_file.sv $(PWD)/vlog_file.v $(PWD)/vlog05_file.v
VHDL_SOURCES := $(PWD)/vhdl_file.vhd $(PWD)/vhdl_lfile $(PWD)/vhdl2008_file

# HDL top level configuration
TOPLEVEL := top_module
TOPLEVEL_LANG := verilog

# Python testbench configuration
PYTHONPATH := $(PWD)/python_dir:$(PWD)/python_dir2
MODULE := python_file

# Compilation and execution arguments

# cocotb makefiles
include $(shell cocotb-config --makefiles)/Makefile.inc
include $(shell cocotb-config --makefiles)/Makefile.sim
