read_verilog ../top_mem.v
hierarchy -top top
proc; opt; memory; dff2dffe; wreduce; clean; opt
design -reset
read_verilog ../top_mem.v
synth -top top
write_verilog -noexpr -norename synth.v
