CAPI=1
[main]
description = Micron 256Mb SDRAM Verilog model 

[verilog]
src_files =
 mt48lc16m16a2.v
 mt48lc16m16a2_wrapper.v

[provider]
name = url
url = https://media-www.micron.com/-/media/client/global/documents/products/sim-model/dram/dram/4012mt48lc16m16a2.zip?rev=0073f543a8544cfc90139b453e734b91
filetype = zip

[icarus]
depend = elf-loader wiredelay

[modelsim]
depend = elf-loader wiredelay
