// Seed: 3028054395
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  wor   id_3,
    output tri   id_4,
    input  tri   id_5,
    input  uwire id_6
    , id_12,
    input  tri1  id_7,
    input  tri1  id_8,
    input  wire  id_9,
    input  wor   id_10
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output logic id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output logic id_7,
    output tri id_8,
    input wire id_9,
    output wor id_10
);
  always @(-1 - -1 or posedge id_4)
    for (id_8 = -1; id_5; id_2 = id_5 | -1'h0 | -1 | id_4) begin : LABEL_0
      id_7 <= id_3;
    end
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_9,
      id_8,
      id_3,
      id_4,
      id_0,
      id_3,
      id_0,
      id_3
  );
endmodule
