{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513628036939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513628036946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 23:13:56 2017 " "Processing started: Mon Dec 18 23:13:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513628036946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628036946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DPLL -c DPLL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DPLL -c DPLL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628036946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513628037866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513628037866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasecontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file phasecontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseController " "Found entity 1: PhaseController" {  } { { "PhaseController.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/PhaseController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628052777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpll.sv 1 1 " "Found 1 design units, including 1 entities, in source file dpll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DPLL " "Found entity 1: DPLL" {  } { { "DPLL.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/DPLL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628052781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasedetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file phasedetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseDetector " "Found entity 1: PhaseDetector" {  } { { "PhaseDetector.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/PhaseDetector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628052784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialloopfilter.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialloopfilter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SerialLoopFilter " "Found entity 1: SerialLoopFilter" {  } { { "SerialLoopFilter.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/SerialLoopFilter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628052787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628052790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kgb.sv 1 1 " "Found 1 design units, including 1 entities, in source file kgb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KGB " "Found entity 1: KGB" {  } { { "KGB.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/KGB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628052793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reversivecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reversivecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ReversiveCounter " "Found entity 1: ReversiveCounter" {  } { { "ReversiveCounter.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/ReversiveCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628052796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628052799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file freqdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513628052802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513628052855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPLL DPLL:dpll " "Elaborating entity \"DPLL\" for hierarchy \"DPLL:dpll\"" {  } { { "top.sv" "dpll" { Text "E:/Documents/Projects FPGA/DPLL/top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628052855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseDetector DPLL:dpll\|PhaseDetector:detector " "Elaborating entity \"PhaseDetector\" for hierarchy \"DPLL:dpll\|PhaseDetector:detector\"" {  } { { "DPLL.sv" "detector" { Text "E:/Documents/Projects FPGA/DPLL/DPLL.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628052855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialLoopFilter DPLL:dpll\|SerialLoopFilter:filter " "Elaborating entity \"SerialLoopFilter\" for hierarchy \"DPLL:dpll\|SerialLoopFilter:filter\"" {  } { { "DPLL.sv" "filter" { Text "E:/Documents/Projects FPGA/DPLL/DPLL.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KGB DPLL:dpll\|SerialLoopFilter:filter\|KGB:kgbM " "Elaborating entity \"KGB\" for hierarchy \"DPLL:dpll\|SerialLoopFilter:filter\|KGB:kgbM\"" {  } { { "SerialLoopFilter.sv" "kgbM" { Text "E:/Documents/Projects FPGA/DPLL/SerialLoopFilter.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReversiveCounter DPLL:dpll\|SerialLoopFilter:filter\|KGB:kgbM\|ReversiveCounter:reversiveCounter " "Elaborating entity \"ReversiveCounter\" for hierarchy \"DPLL:dpll\|SerialLoopFilter:filter\|KGB:kgbM\|ReversiveCounter:reversiveCounter\"" {  } { { "KGB.sv" "reversiveCounter" { Text "E:/Documents/Projects FPGA/DPLL/KGB.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseController DPLL:dpll\|PhaseController:phaseController " "Elaborating entity \"PhaseController\" for hierarchy \"DPLL:dpll\|PhaseController:phaseController\"" {  } { { "DPLL.sv" "phaseController" { Text "E:/Documents/Projects FPGA/DPLL/DPLL.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDivider DPLL:dpll\|FreqDivider:divider " "Elaborating entity \"FreqDivider\" for hierarchy \"DPLL:dpll\|FreqDivider:divider\"" {  } { { "DPLL.sv" "divider" { Text "E:/Documents/Projects FPGA/DPLL/DPLL.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "FreqDivider.sv(29) " "Verilog HDL Conditional Statement error at FreqDivider.sv(29): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 29 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "divided FreqDivider.sv(18) " "Verilog HDL Always Construct warning at FreqDivider.sv(18): inferring latch(es) for variable \"divided\", which holds its previous value in one or more paths through the always construct" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 "|top|DPLL:dpll|FreqDivider:divider"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter FreqDivider.sv(18) " "Verilog HDL Always Construct warning at FreqDivider.sv(18): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 "|top|DPLL:dpll|FreqDivider:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] FreqDivider.sv(18) " "Inferred latch for \"counter\[0\]\" at FreqDivider.sv(18)" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 "|top|DPLL:dpll|FreqDivider:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] FreqDivider.sv(18) " "Inferred latch for \"counter\[1\]\" at FreqDivider.sv(18)" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 "|top|DPLL:dpll|FreqDivider:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] FreqDivider.sv(18) " "Inferred latch for \"counter\[2\]\" at FreqDivider.sv(18)" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 "|top|DPLL:dpll|FreqDivider:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] FreqDivider.sv(18) " "Inferred latch for \"counter\[3\]\" at FreqDivider.sv(18)" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 "|top|DPLL:dpll|FreqDivider:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] FreqDivider.sv(18) " "Inferred latch for \"counter\[4\]\" at FreqDivider.sv(18)" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 "|top|DPLL:dpll|FreqDivider:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] FreqDivider.sv(18) " "Inferred latch for \"counter\[5\]\" at FreqDivider.sv(18)" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 "|top|DPLL:dpll|FreqDivider:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] FreqDivider.sv(18) " "Inferred latch for \"counter\[6\]\" at FreqDivider.sv(18)" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 "|top|DPLL:dpll|FreqDivider:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] FreqDivider.sv(18) " "Inferred latch for \"counter\[7\]\" at FreqDivider.sv(18)" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 "|top|DPLL:dpll|FreqDivider:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divided FreqDivider.sv(18) " "Inferred latch for \"divided\" at FreqDivider.sv(18)" {  } { { "FreqDivider.sv" "" { Text "E:/Documents/Projects FPGA/DPLL/FreqDivider.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 "|top|DPLL:dpll|FreqDivider:divider"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DPLL:dpll\|FreqDivider:divider " "Can't elaborate user hierarchy \"DPLL:dpll\|FreqDivider:divider\"" {  } { { "DPLL.sv" "divider" { Text "E:/Documents/Projects FPGA/DPLL/DPLL.sv" 56 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513628052871 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513628052940 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 18 23:14:12 2017 " "Processing ended: Mon Dec 18 23:14:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513628052940 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513628052940 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513628052940 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513628052940 ""}
