
H7-LQFP100-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001aaa0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  0801ad40  0801ad40  0002ad40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801b1d8  0801b1d8  0002b1d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801b1e0  0801b1e0  0002b1e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801b1e4  0801b1e4  0002b1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000138  24000000  0801b1e8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000683c  24000140  0801b320  00030140  2**5
                  ALLOC
  8 ._user_heap_stack 00000604  2400697c  0801b320  0003697c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030138  2**0
                  CONTENTS, READONLY
 10 .debug_info   000410d1  00000000  00000000  00030166  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00007d6b  00000000  00000000  00071237  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002bc0  00000000  00000000  00078fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00002878  00000000  00000000  0007bb68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00046855  00000000  00000000  0007e3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00043304  00000000  00000000  000c4c35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00196b64  00000000  00000000  00107f39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0029ea9d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000bd08  00000000  00000000  0029eaf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000140 	.word	0x24000140
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801ad28 	.word	0x0801ad28

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000144 	.word	0x24000144
 80002dc:	0801ad28 	.word	0x0801ad28

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b08a      	sub	sp, #40	; 0x28
 80005e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005ea:	f107 031c 	add.w	r3, r7, #28
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
 80005f2:	605a      	str	r2, [r3, #4]
 80005f4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005f6:	463b      	mov	r3, r7
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
 8000602:	611a      	str	r2, [r3, #16]
 8000604:	615a      	str	r2, [r3, #20]
 8000606:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000608:	4b7a      	ldr	r3, [pc, #488]	; (80007f4 <MX_ADC1_Init+0x210>)
 800060a:	4a7b      	ldr	r2, [pc, #492]	; (80007f8 <MX_ADC1_Init+0x214>)
 800060c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800060e:	4b79      	ldr	r3, [pc, #484]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000610:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000614:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000616:	4b77      	ldr	r3, [pc, #476]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000618:	2208      	movs	r2, #8
 800061a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800061c:	4b75      	ldr	r3, [pc, #468]	; (80007f4 <MX_ADC1_Init+0x210>)
 800061e:	2201      	movs	r2, #1
 8000620:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000622:	4b74      	ldr	r3, [pc, #464]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000624:	2204      	movs	r2, #4
 8000626:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000628:	4b72      	ldr	r3, [pc, #456]	; (80007f4 <MX_ADC1_Init+0x210>)
 800062a:	2200      	movs	r2, #0
 800062c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800062e:	4b71      	ldr	r3, [pc, #452]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000630:	2201      	movs	r2, #1
 8000632:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 11;
 8000634:	4b6f      	ldr	r3, [pc, #444]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000636:	220b      	movs	r2, #11
 8000638:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800063a:	4b6e      	ldr	r3, [pc, #440]	; (80007f4 <MX_ADC1_Init+0x210>)
 800063c:	2200      	movs	r2, #0
 800063e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000640:	4b6c      	ldr	r3, [pc, #432]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000642:	2200      	movs	r2, #0
 8000644:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000646:	4b6b      	ldr	r3, [pc, #428]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000648:	2200      	movs	r2, #0
 800064a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800064c:	4b69      	ldr	r3, [pc, #420]	; (80007f4 <MX_ADC1_Init+0x210>)
 800064e:	2203      	movs	r2, #3
 8000650:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000652:	4b68      	ldr	r3, [pc, #416]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000654:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000658:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800065a:	4b66      	ldr	r3, [pc, #408]	; (80007f4 <MX_ADC1_Init+0x210>)
 800065c:	2200      	movs	r2, #0
 800065e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000660:	4b64      	ldr	r3, [pc, #400]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000662:	2200      	movs	r2, #0
 8000664:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000668:	4862      	ldr	r0, [pc, #392]	; (80007f4 <MX_ADC1_Init+0x210>)
 800066a:	f005 fe05 	bl	8006278 <HAL_ADC_Init>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000674:	f003 f9cc 	bl	8003a10 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000678:	2300      	movs	r3, #0
 800067a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800067c:	f107 031c 	add.w	r3, r7, #28
 8000680:	4619      	mov	r1, r3
 8000682:	485c      	ldr	r0, [pc, #368]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000684:	f006 ff20 	bl	80074c8 <HAL_ADCEx_MultiModeConfigChannel>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800068e:	f003 f9bf 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000692:	4b5a      	ldr	r3, [pc, #360]	; (80007fc <MX_ADC1_Init+0x218>)
 8000694:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000696:	2306      	movs	r3, #6
 8000698:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 800069a:	2307      	movs	r3, #7
 800069c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800069e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80006a2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006a4:	2304      	movs	r3, #4
 80006a6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80006a8:	2300      	movs	r3, #0
 80006aa:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80006ac:	2300      	movs	r3, #0
 80006ae:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b0:	463b      	mov	r3, r7
 80006b2:	4619      	mov	r1, r3
 80006b4:	484f      	ldr	r0, [pc, #316]	; (80007f4 <MX_ADC1_Init+0x210>)
 80006b6:	f006 f863 	bl	8006780 <HAL_ADC_ConfigChannel>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80006c0:	f003 f9a6 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80006c4:	4b4e      	ldr	r3, [pc, #312]	; (8000800 <MX_ADC1_Init+0x21c>)
 80006c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80006c8:	230c      	movs	r3, #12
 80006ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006cc:	463b      	mov	r3, r7
 80006ce:	4619      	mov	r1, r3
 80006d0:	4848      	ldr	r0, [pc, #288]	; (80007f4 <MX_ADC1_Init+0x210>)
 80006d2:	f006 f855 	bl	8006780 <HAL_ADC_ConfigChannel>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 80006dc:	f003 f998 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80006e0:	4b48      	ldr	r3, [pc, #288]	; (8000804 <MX_ADC1_Init+0x220>)
 80006e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80006e4:	2312      	movs	r3, #18
 80006e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006e8:	463b      	mov	r3, r7
 80006ea:	4619      	mov	r1, r3
 80006ec:	4841      	ldr	r0, [pc, #260]	; (80007f4 <MX_ADC1_Init+0x210>)
 80006ee:	f006 f847 	bl	8006780 <HAL_ADC_ConfigChannel>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 80006f8:	f003 f98a 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80006fc:	4b42      	ldr	r3, [pc, #264]	; (8000808 <MX_ADC1_Init+0x224>)
 80006fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000700:	2318      	movs	r3, #24
 8000702:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000704:	463b      	mov	r3, r7
 8000706:	4619      	mov	r1, r3
 8000708:	483a      	ldr	r0, [pc, #232]	; (80007f4 <MX_ADC1_Init+0x210>)
 800070a:	f006 f839 	bl	8006780 <HAL_ADC_ConfigChannel>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8000714:	f003 f97c 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000718:	4b3c      	ldr	r3, [pc, #240]	; (800080c <MX_ADC1_Init+0x228>)
 800071a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800071c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000720:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000722:	463b      	mov	r3, r7
 8000724:	4619      	mov	r1, r3
 8000726:	4833      	ldr	r0, [pc, #204]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000728:	f006 f82a 	bl	8006780 <HAL_ADC_ConfigChannel>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 8000732:	f003 f96d 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000736:	4b36      	ldr	r3, [pc, #216]	; (8000810 <MX_ADC1_Init+0x22c>)
 8000738:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800073a:	f44f 7383 	mov.w	r3, #262	; 0x106
 800073e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000740:	463b      	mov	r3, r7
 8000742:	4619      	mov	r1, r3
 8000744:	482b      	ldr	r0, [pc, #172]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000746:	f006 f81b 	bl	8006780 <HAL_ADC_ConfigChannel>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8000750:	f003 f95e 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000754:	4b2f      	ldr	r3, [pc, #188]	; (8000814 <MX_ADC1_Init+0x230>)
 8000756:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000758:	f44f 7386 	mov.w	r3, #268	; 0x10c
 800075c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800075e:	463b      	mov	r3, r7
 8000760:	4619      	mov	r1, r3
 8000762:	4824      	ldr	r0, [pc, #144]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000764:	f006 f80c 	bl	8006780 <HAL_ADC_ConfigChannel>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 800076e:	f003 f94f 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000772:	4b29      	ldr	r3, [pc, #164]	; (8000818 <MX_ADC1_Init+0x234>)
 8000774:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000776:	f44f 7389 	mov.w	r3, #274	; 0x112
 800077a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800077c:	463b      	mov	r3, r7
 800077e:	4619      	mov	r1, r3
 8000780:	481c      	ldr	r0, [pc, #112]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000782:	f005 fffd 	bl	8006780 <HAL_ADC_ConfigChannel>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_ADC1_Init+0x1ac>
  {
    Error_Handler();
 800078c:	f003 f940 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000790:	4b22      	ldr	r3, [pc, #136]	; (800081c <MX_ADC1_Init+0x238>)
 8000792:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8000794:	f44f 738c 	mov.w	r3, #280	; 0x118
 8000798:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800079a:	463b      	mov	r3, r7
 800079c:	4619      	mov	r1, r3
 800079e:	4815      	ldr	r0, [pc, #84]	; (80007f4 <MX_ADC1_Init+0x210>)
 80007a0:	f005 ffee 	bl	8006780 <HAL_ADC_ConfigChannel>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_ADC1_Init+0x1ca>
  {
    Error_Handler();
 80007aa:	f003 f931 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80007ae:	4b1c      	ldr	r3, [pc, #112]	; (8000820 <MX_ADC1_Init+0x23c>)
 80007b0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 80007b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b8:	463b      	mov	r3, r7
 80007ba:	4619      	mov	r1, r3
 80007bc:	480d      	ldr	r0, [pc, #52]	; (80007f4 <MX_ADC1_Init+0x210>)
 80007be:	f005 ffdf 	bl	8006780 <HAL_ADC_ConfigChannel>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_ADC1_Init+0x1e8>
  {
    Error_Handler();
 80007c8:	f003 f922 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 80007cc:	4b15      	ldr	r3, [pc, #84]	; (8000824 <MX_ADC1_Init+0x240>)
 80007ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 80007d0:	f240 2306 	movw	r3, #518	; 0x206
 80007d4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007d6:	463b      	mov	r3, r7
 80007d8:	4619      	mov	r1, r3
 80007da:	4806      	ldr	r0, [pc, #24]	; (80007f4 <MX_ADC1_Init+0x210>)
 80007dc:	f005 ffd0 	bl	8006780 <HAL_ADC_ConfigChannel>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_ADC1_Init+0x206>
  {
    Error_Handler();
 80007e6:	f003 f913 	bl	8003a10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007ea:	bf00      	nop
 80007ec:	3728      	adds	r7, #40	; 0x28
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	2400015c 	.word	0x2400015c
 80007f8:	40022000 	.word	0x40022000
 80007fc:	0c900008 	.word	0x0c900008
 8000800:	10c00010 	.word	0x10c00010
 8000804:	14f00020 	.word	0x14f00020
 8000808:	1d500080 	.word	0x1d500080
 800080c:	21800100 	.word	0x21800100
 8000810:	25b00200 	.word	0x25b00200
 8000814:	2a000400 	.word	0x2a000400
 8000818:	2e300800 	.word	0x2e300800
 800081c:	3ac04000 	.word	0x3ac04000
 8000820:	3ef08000 	.word	0x3ef08000
 8000824:	47520000 	.word	0x47520000

08000828 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b088      	sub	sp, #32
 800082c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]
 800083a:	611a      	str	r2, [r3, #16]
 800083c:	615a      	str	r2, [r3, #20]
 800083e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000840:	4b3d      	ldr	r3, [pc, #244]	; (8000938 <MX_ADC3_Init+0x110>)
 8000842:	4a3e      	ldr	r2, [pc, #248]	; (800093c <MX_ADC3_Init+0x114>)
 8000844:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000846:	4b3c      	ldr	r3, [pc, #240]	; (8000938 <MX_ADC3_Init+0x110>)
 8000848:	2208      	movs	r2, #8
 800084a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800084c:	4b3a      	ldr	r3, [pc, #232]	; (8000938 <MX_ADC3_Init+0x110>)
 800084e:	2201      	movs	r2, #1
 8000850:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000852:	4b39      	ldr	r3, [pc, #228]	; (8000938 <MX_ADC3_Init+0x110>)
 8000854:	2204      	movs	r2, #4
 8000856:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000858:	4b37      	ldr	r3, [pc, #220]	; (8000938 <MX_ADC3_Init+0x110>)
 800085a:	2200      	movs	r2, #0
 800085c:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800085e:	4b36      	ldr	r3, [pc, #216]	; (8000938 <MX_ADC3_Init+0x110>)
 8000860:	2201      	movs	r2, #1
 8000862:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 4;
 8000864:	4b34      	ldr	r3, [pc, #208]	; (8000938 <MX_ADC3_Init+0x110>)
 8000866:	2204      	movs	r2, #4
 8000868:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800086a:	4b33      	ldr	r3, [pc, #204]	; (8000938 <MX_ADC3_Init+0x110>)
 800086c:	2200      	movs	r2, #0
 800086e:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000870:	4b31      	ldr	r3, [pc, #196]	; (8000938 <MX_ADC3_Init+0x110>)
 8000872:	2200      	movs	r2, #0
 8000874:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000876:	4b30      	ldr	r3, [pc, #192]	; (8000938 <MX_ADC3_Init+0x110>)
 8000878:	2200      	movs	r2, #0
 800087a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800087c:	4b2e      	ldr	r3, [pc, #184]	; (8000938 <MX_ADC3_Init+0x110>)
 800087e:	2203      	movs	r2, #3
 8000880:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000882:	4b2d      	ldr	r3, [pc, #180]	; (8000938 <MX_ADC3_Init+0x110>)
 8000884:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000888:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800088a:	4b2b      	ldr	r3, [pc, #172]	; (8000938 <MX_ADC3_Init+0x110>)
 800088c:	2200      	movs	r2, #0
 800088e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000890:	4b29      	ldr	r3, [pc, #164]	; (8000938 <MX_ADC3_Init+0x110>)
 8000892:	2200      	movs	r2, #0
 8000894:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000898:	4827      	ldr	r0, [pc, #156]	; (8000938 <MX_ADC3_Init+0x110>)
 800089a:	f005 fced 	bl	8006278 <HAL_ADC_Init>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_ADC3_Init+0x80>
  {
    Error_Handler();
 80008a4:	f003 f8b4 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80008a8:	4b25      	ldr	r3, [pc, #148]	; (8000940 <MX_ADC3_Init+0x118>)
 80008aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008ac:	2306      	movs	r3, #6
 80008ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 80008b0:	2307      	movs	r3, #7
 80008b2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008b4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80008b8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008ba:	2304      	movs	r3, #4
 80008bc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80008be:	2300      	movs	r3, #0
 80008c0:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80008c2:	2300      	movs	r3, #0
 80008c4:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	4619      	mov	r1, r3
 80008ca:	481b      	ldr	r0, [pc, #108]	; (8000938 <MX_ADC3_Init+0x110>)
 80008cc:	f005 ff58 	bl	8006780 <HAL_ADC_ConfigChannel>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 80008d6:	f003 f89b 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80008da:	4b1a      	ldr	r3, [pc, #104]	; (8000944 <MX_ADC3_Init+0x11c>)
 80008dc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80008de:	230c      	movs	r3, #12
 80008e0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	4619      	mov	r1, r3
 80008e6:	4814      	ldr	r0, [pc, #80]	; (8000938 <MX_ADC3_Init+0x110>)
 80008e8:	f005 ff4a 	bl	8006780 <HAL_ADC_ConfigChannel>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_ADC3_Init+0xce>
  {
    Error_Handler();
 80008f2:	f003 f88d 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008f6:	2301      	movs	r3, #1
 80008f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80008fa:	2312      	movs	r3, #18
 80008fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008fe:	1d3b      	adds	r3, r7, #4
 8000900:	4619      	mov	r1, r3
 8000902:	480d      	ldr	r0, [pc, #52]	; (8000938 <MX_ADC3_Init+0x110>)
 8000904:	f005 ff3c 	bl	8006780 <HAL_ADC_ConfigChannel>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 800090e:	f003 f87f 	bl	8003a10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000912:	4b0d      	ldr	r3, [pc, #52]	; (8000948 <MX_ADC3_Init+0x120>)
 8000914:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000916:	2318      	movs	r3, #24
 8000918:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	4619      	mov	r1, r3
 800091e:	4806      	ldr	r0, [pc, #24]	; (8000938 <MX_ADC3_Init+0x110>)
 8000920:	f005 ff2e 	bl	8006780 <HAL_ADC_ConfigChannel>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_ADC3_Init+0x106>
  {
    Error_Handler();
 800092a:	f003 f871 	bl	8003a10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800092e:	bf00      	nop
 8000930:	3720      	adds	r7, #32
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	240001c0 	.word	0x240001c0
 800093c:	58026000 	.word	0x58026000
 8000940:	cb840000 	.word	0xcb840000
 8000944:	cfb80000 	.word	0xcfb80000
 8000948:	04300002 	.word	0x04300002

0800094c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08e      	sub	sp, #56	; 0x38
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000954:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	605a      	str	r2, [r3, #4]
 800095e:	609a      	str	r2, [r3, #8]
 8000960:	60da      	str	r2, [r3, #12]
 8000962:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a7b      	ldr	r2, [pc, #492]	; (8000b58 <HAL_ADC_MspInit+0x20c>)
 800096a:	4293      	cmp	r3, r2
 800096c:	f040 8091 	bne.w	8000a92 <HAL_ADC_MspInit+0x146>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000970:	4b7a      	ldr	r3, [pc, #488]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000972:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000976:	4a79      	ldr	r2, [pc, #484]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000978:	f043 0320 	orr.w	r3, r3, #32
 800097c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000980:	4b76      	ldr	r3, [pc, #472]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000982:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000986:	f003 0320 	and.w	r3, r3, #32
 800098a:	623b      	str	r3, [r7, #32]
 800098c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800098e:	4b73      	ldr	r3, [pc, #460]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000990:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000994:	4a71      	ldr	r2, [pc, #452]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000996:	f043 0304 	orr.w	r3, r3, #4
 800099a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800099e:	4b6f      	ldr	r3, [pc, #444]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a4:	f003 0304 	and.w	r3, r3, #4
 80009a8:	61fb      	str	r3, [r7, #28]
 80009aa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ac:	4b6b      	ldr	r3, [pc, #428]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b2:	4a6a      	ldr	r2, [pc, #424]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009bc:	4b67      	ldr	r3, [pc, #412]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	61bb      	str	r3, [r7, #24]
 80009c8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ca:	4b64      	ldr	r3, [pc, #400]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009d0:	4a62      	ldr	r2, [pc, #392]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009d2:	f043 0302 	orr.w	r3, r3, #2
 80009d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009da:	4b60      	ldr	r3, [pc, #384]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009e0:	f003 0302 	and.w	r3, r3, #2
 80009e4:	617b      	str	r3, [r7, #20]
 80009e6:	697b      	ldr	r3, [r7, #20]
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80009e8:	2333      	movs	r3, #51	; 0x33
 80009ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009ec:	2303      	movs	r3, #3
 80009ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f8:	4619      	mov	r1, r3
 80009fa:	4859      	ldr	r0, [pc, #356]	; (8000b60 <HAL_ADC_MspInit+0x214>)
 80009fc:	f00a fc58 	bl	800b2b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 8000a00:	23ce      	movs	r3, #206	; 0xce
 8000a02:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a04:	2303      	movs	r3, #3
 8000a06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a10:	4619      	mov	r1, r3
 8000a12:	4854      	ldr	r0, [pc, #336]	; (8000b64 <HAL_ADC_MspInit+0x218>)
 8000a14:	f00a fc4c 	bl	800b2b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a28:	4619      	mov	r1, r3
 8000a2a:	484f      	ldr	r0, [pc, #316]	; (8000b68 <HAL_ADC_MspInit+0x21c>)
 8000a2c:	f00a fc40 	bl	800b2b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000a30:	4b4e      	ldr	r3, [pc, #312]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a32:	4a4f      	ldr	r2, [pc, #316]	; (8000b70 <HAL_ADC_MspInit+0x224>)
 8000a34:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000a36:	4b4d      	ldr	r3, [pc, #308]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a38:	2209      	movs	r2, #9
 8000a3a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a3c:	4b4b      	ldr	r3, [pc, #300]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a42:	4b4a      	ldr	r3, [pc, #296]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a48:	4b48      	ldr	r3, [pc, #288]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a4e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a50:	4b46      	ldr	r3, [pc, #280]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a52:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a56:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a58:	4b44      	ldr	r3, [pc, #272]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a5e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000a60:	4b42      	ldr	r3, [pc, #264]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a66:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000a68:	4b40      	ldr	r3, [pc, #256]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a6e:	4b3f      	ldr	r3, [pc, #252]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a74:	483d      	ldr	r0, [pc, #244]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a76:	f007 faeb 	bl	8008050 <HAL_DMA_Init>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <HAL_ADC_MspInit+0x138>
    {
      Error_Handler();
 8000a80:	f002 ffc6 	bl	8003a10 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	4a39      	ldr	r2, [pc, #228]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a88:	64da      	str	r2, [r3, #76]	; 0x4c
 8000a8a:	4a38      	ldr	r2, [pc, #224]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000a90:	e05e      	b.n	8000b50 <HAL_ADC_MspInit+0x204>
  else if(adcHandle->Instance==ADC3)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a37      	ldr	r2, [pc, #220]	; (8000b74 <HAL_ADC_MspInit+0x228>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d159      	bne.n	8000b50 <HAL_ADC_MspInit+0x204>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000a9c:	4b2f      	ldr	r3, [pc, #188]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa2:	4a2e      	ldr	r2, [pc, #184]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000aa4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000aa8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aac:	4b2b      	ldr	r3, [pc, #172]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ab6:	613b      	str	r3, [r7, #16]
 8000ab8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aba:	4b28      	ldr	r3, [pc, #160]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000abc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ac0:	4a26      	ldr	r2, [pc, #152]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000ac2:	f043 0304 	orr.w	r3, r3, #4
 8000ac6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aca:	4b24      	ldr	r3, [pc, #144]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000acc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ad0:	f003 0304 	and.w	r3, r3, #4
 8000ad4:	60fb      	str	r3, [r7, #12]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8000ad8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8000adc:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000ae0:	f005 f9a6 	bl	8005e30 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8000ae4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8000ae8:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8000aec:	f005 f9a0 	bl	8005e30 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA1_Stream1;
 8000af0:	4b21      	ldr	r3, [pc, #132]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000af2:	4a22      	ldr	r2, [pc, #136]	; (8000b7c <HAL_ADC_MspInit+0x230>)
 8000af4:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000af6:	4b20      	ldr	r3, [pc, #128]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000af8:	2273      	movs	r2, #115	; 0x73
 8000afa:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000afc:	4b1e      	ldr	r3, [pc, #120]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b02:	4b1d      	ldr	r3, [pc, #116]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000b08:	4b1b      	ldr	r3, [pc, #108]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b0e:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b10:	4b19      	ldr	r3, [pc, #100]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b16:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000b18:	4b17      	ldr	r3, [pc, #92]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b1e:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000b20:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b26:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000b28:	4b13      	ldr	r3, [pc, #76]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b2e:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000b34:	4810      	ldr	r0, [pc, #64]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b36:	f007 fa8b 	bl	8008050 <HAL_DMA_Init>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <HAL_ADC_MspInit+0x1f8>
      Error_Handler();
 8000b40:	f002 ff66 	bl	8003a10 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4a0c      	ldr	r2, [pc, #48]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b48:	64da      	str	r2, [r3, #76]	; 0x4c
 8000b4a:	4a0b      	ldr	r2, [pc, #44]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000b50:	bf00      	nop
 8000b52:	3738      	adds	r7, #56	; 0x38
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40022000 	.word	0x40022000
 8000b5c:	58024400 	.word	0x58024400
 8000b60:	58020800 	.word	0x58020800
 8000b64:	58020000 	.word	0x58020000
 8000b68:	58020400 	.word	0x58020400
 8000b6c:	24000224 	.word	0x24000224
 8000b70:	40020010 	.word	0x40020010
 8000b74:	58026000 	.word	0x58026000
 8000b78:	2400029c 	.word	0x2400029c
 8000b7c:	40020028 	.word	0x40020028

08000b80 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b08a      	sub	sp, #40	; 0x28
 8000b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b86:	1d3b      	adds	r3, r7, #4
 8000b88:	2224      	movs	r2, #36	; 0x24
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f019 fbc5 	bl	801a31c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000b92:	4b12      	ldr	r3, [pc, #72]	; (8000bdc <MX_DAC1_Init+0x5c>)
 8000b94:	4a12      	ldr	r2, [pc, #72]	; (8000be0 <MX_DAC1_Init+0x60>)
 8000b96:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000b98:	4810      	ldr	r0, [pc, #64]	; (8000bdc <MX_DAC1_Init+0x5c>)
 8000b9a:	f006 fe53 	bl	8007844 <HAL_DAC_Init>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000ba4:	f002 ff34 	bl	8003a10 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000bac:	230a      	movs	r3, #10
 8000bae:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4806      	ldr	r0, [pc, #24]	; (8000bdc <MX_DAC1_Init+0x5c>)
 8000bc4:	f007 f86e 	bl	8007ca4 <HAL_DAC_ConfigChannel>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000bce:	f002 ff1f 	bl	8003a10 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000bd2:	bf00      	nop
 8000bd4:	3728      	adds	r7, #40	; 0x28
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	24000314 	.word	0x24000314
 8000be0:	40007400 	.word	0x40007400

08000be4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08a      	sub	sp, #40	; 0x28
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a34      	ldr	r2, [pc, #208]	; (8000cd4 <HAL_DAC_MspInit+0xf0>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d161      	bne.n	8000cca <HAL_DAC_MspInit+0xe6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8000c06:	4b34      	ldr	r3, [pc, #208]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c0c:	4a32      	ldr	r2, [pc, #200]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c0e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000c12:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000c16:	4b30      	ldr	r3, [pc, #192]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000c20:	613b      	str	r3, [r7, #16]
 8000c22:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c24:	4b2c      	ldr	r3, [pc, #176]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c2a:	4a2b      	ldr	r2, [pc, #172]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c34:	4b28      	ldr	r3, [pc, #160]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c42:	2310      	movs	r3, #16
 8000c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c46:	2303      	movs	r3, #3
 8000c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4e:	f107 0314 	add.w	r3, r7, #20
 8000c52:	4619      	mov	r1, r3
 8000c54:	4821      	ldr	r0, [pc, #132]	; (8000cdc <HAL_DAC_MspInit+0xf8>)
 8000c56:	f00a fb2b 	bl	800b2b0 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream5;
 8000c5a:	4b21      	ldr	r3, [pc, #132]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c5c:	4a21      	ldr	r2, [pc, #132]	; (8000ce4 <HAL_DAC_MspInit+0x100>)
 8000c5e:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8000c60:	4b1f      	ldr	r3, [pc, #124]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c62:	2243      	movs	r2, #67	; 0x43
 8000c64:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c66:	4b1e      	ldr	r3, [pc, #120]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c68:	2240      	movs	r2, #64	; 0x40
 8000c6a:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c6c:	4b1c      	ldr	r3, [pc, #112]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000c72:	4b1b      	ldr	r3, [pc, #108]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c78:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c7a:	4b19      	ldr	r3, [pc, #100]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c7c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c80:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c82:	4b17      	ldr	r3, [pc, #92]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c84:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c88:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000c8a:	4b15      	ldr	r3, [pc, #84]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c90:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000c92:	4b13      	ldr	r3, [pc, #76]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c98:	4b11      	ldr	r3, [pc, #68]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000c9e:	4810      	ldr	r0, [pc, #64]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000ca0:	f007 f9d6 	bl	8008050 <HAL_DMA_Init>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8000caa:	f002 feb1 	bl	8003a10 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4a0b      	ldr	r2, [pc, #44]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	4a0a      	ldr	r2, [pc, #40]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2105      	movs	r1, #5
 8000cbe:	2036      	movs	r0, #54	; 0x36
 8000cc0:	f006 fd98 	bl	80077f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000cc4:	2036      	movs	r0, #54	; 0x36
 8000cc6:	f006 fdaf 	bl	8007828 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000cca:	bf00      	nop
 8000ccc:	3728      	adds	r7, #40	; 0x28
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40007400 	.word	0x40007400
 8000cd8:	58024400 	.word	0x58024400
 8000cdc:	58020000 	.word	0x58020000
 8000ce0:	24000328 	.word	0x24000328
 8000ce4:	40020088 	.word	0x40020088

08000ce8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cee:	4b29      	ldr	r3, [pc, #164]	; (8000d94 <MX_DMA_Init+0xac>)
 8000cf0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000cf4:	4a27      	ldr	r2, [pc, #156]	; (8000d94 <MX_DMA_Init+0xac>)
 8000cf6:	f043 0301 	orr.w	r3, r3, #1
 8000cfa:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000cfe:	4b25      	ldr	r3, [pc, #148]	; (8000d94 <MX_DMA_Init+0xac>)
 8000d00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000d04:	f003 0301 	and.w	r3, r3, #1
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2105      	movs	r1, #5
 8000d10:	200b      	movs	r0, #11
 8000d12:	f006 fd6f 	bl	80077f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d16:	200b      	movs	r0, #11
 8000d18:	f006 fd86 	bl	8007828 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2105      	movs	r1, #5
 8000d20:	200c      	movs	r0, #12
 8000d22:	f006 fd67 	bl	80077f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000d26:	200c      	movs	r0, #12
 8000d28:	f006 fd7e 	bl	8007828 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2105      	movs	r1, #5
 8000d30:	200d      	movs	r0, #13
 8000d32:	f006 fd5f 	bl	80077f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000d36:	200d      	movs	r0, #13
 8000d38:	f006 fd76 	bl	8007828 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2105      	movs	r1, #5
 8000d40:	200e      	movs	r0, #14
 8000d42:	f006 fd57 	bl	80077f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000d46:	200e      	movs	r0, #14
 8000d48:	f006 fd6e 	bl	8007828 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	2105      	movs	r1, #5
 8000d50:	200f      	movs	r0, #15
 8000d52:	f006 fd4f 	bl	80077f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000d56:	200f      	movs	r0, #15
 8000d58:	f006 fd66 	bl	8007828 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2105      	movs	r1, #5
 8000d60:	2010      	movs	r0, #16
 8000d62:	f006 fd47 	bl	80077f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000d66:	2010      	movs	r0, #16
 8000d68:	f006 fd5e 	bl	8007828 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2105      	movs	r1, #5
 8000d70:	2011      	movs	r0, #17
 8000d72:	f006 fd3f 	bl	80077f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000d76:	2011      	movs	r0, #17
 8000d78:	f006 fd56 	bl	8007828 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2105      	movs	r1, #5
 8000d80:	202f      	movs	r0, #47	; 0x2f
 8000d82:	f006 fd37 	bl	80077f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000d86:	202f      	movs	r0, #47	; 0x2f
 8000d88:	f006 fd4e 	bl	8007828 <HAL_NVIC_EnableIRQ>

}
 8000d8c:	bf00      	nop
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	58024400 	.word	0x58024400

08000d98 <EE_Init>:
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */

uint16_t EE_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b092      	sub	sp, #72	; 0x48
 8000d9c:	af00      	add	r7, sp, #0
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8000d9e:	2306      	movs	r3, #6
 8000da0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8000da4:	2306      	movs	r3, #6
 8000da6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  uint16_t VarIdx = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8000db0:	2300      	movs	r3, #0
 8000db2:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8000db4:	2300      	movs	r3, #0
 8000db6:	87bb      	strh	r3, [r7, #60]	; 0x3c
  int16_t x = -1;
 8000db8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dbc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
  HAL_StatusTypeDef  FlashStatus;
  uint32_t SectorError = 0;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	637b      	str	r3, [r7, #52]	; 0x34
  FLASH_EraseInitTypeDef pEraseInit;
  uint32_t valid[8] = {0x0000};
 8000dc4:	463b      	mov	r3, r7
 8000dc6:	2220      	movs	r2, #32
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f019 faa6 	bl	801a31c <memset>

  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8000dd0:	4bb7      	ldr	r3, [pc, #732]	; (80010b0 <EE_Init+0x318>)
 8000dd2:	881b      	ldrh	r3, [r3, #0]
 8000dd4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8000dd8:	4bb6      	ldr	r3, [pc, #728]	; (80010b4 <EE_Init+0x31c>)
 8000dda:	881b      	ldrh	r3, [r3, #0]
 8000ddc:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8000de0:	2300      	movs	r3, #0
 8000de2:	623b      	str	r3, [r7, #32]
  pEraseInit.Banks = FLASH_BANK_2 ;
 8000de4:	2302      	movs	r3, #2
 8000de6:	627b      	str	r3, [r7, #36]	; 0x24
  pEraseInit.Sector = PAGE0_ID;
 8000de8:	2306      	movs	r3, #6
 8000dea:	62bb      	str	r3, [r7, #40]	; 0x28
  pEraseInit.NbSectors = 1;
 8000dec:	2301      	movs	r3, #1
 8000dee:	62fb      	str	r3, [r7, #44]	; 0x2c
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000df0:	2320      	movs	r3, #32
 8000df2:	633b      	str	r3, [r7, #48]	; 0x30

  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 8000df4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8000df8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d00d      	beq.n	8000e1c <EE_Init+0x84>
 8000e00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e04:	f280 8430 	bge.w	8001668 <EE_Init+0x8d0>
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	f000 82ca 	beq.w	80013a2 <EE_Init+0x60a>
 8000e0e:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000e12:	4293      	cmp	r3, r2
 8000e14:	f000 810f 	beq.w	8001036 <EE_Init+0x29e>
 8000e18:	f000 bc26 	b.w	8001668 <EE_Init+0x8d0>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 8000e1c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d154      	bne.n	8000ece <EE_Init+0x136>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000e24:	48a2      	ldr	r0, [pc, #648]	; (80010b0 <EE_Init+0x318>)
 8000e26:	f000 fc45 	bl	80016b4 <EE_VerifyPageFullyErased>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	f040 8428 	bne.w	8001682 <EE_Init+0x8ea>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000e32:	f3bf 8f4f 	dsb	sy
}
 8000e36:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e38:	f3bf 8f6f 	isb	sy
}
 8000e3c:	bf00      	nop
__STATIC_FORCEINLINE void SCB_DisableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000e3e:	4b9e      	ldr	r3, [pc, #632]	; (80010b8 <EE_Init+0x320>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	4a9d      	ldr	r2, [pc, #628]	; (80010b8 <EE_Init+0x320>)
 8000e44:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000e48:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000e4a:	4b9b      	ldr	r3, [pc, #620]	; (80010b8 <EE_Init+0x320>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000e52:	f3bf 8f4f 	dsb	sy
}
 8000e56:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e58:	f3bf 8f6f 	isb	sy
}
 8000e5c:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000e5e:	bf00      	nop
        {
		  SCB_DisableICache();
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000e60:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000e64:	f107 0320 	add.w	r3, r7, #32
 8000e68:	4611      	mov	r1, r2
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f00a f8ae 	bl	800afcc <HAL_FLASHEx_Erase>
 8000e70:	4603      	mov	r3, r0
 8000e72:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000e76:	4b90      	ldr	r3, [pc, #576]	; (80010b8 <EE_Init+0x320>)
 8000e78:	695b      	ldr	r3, [r3, #20]
 8000e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d11b      	bne.n	8000eba <EE_Init+0x122>
  __ASM volatile ("dsb 0xF":::"memory");
 8000e82:	f3bf 8f4f 	dsb	sy
}
 8000e86:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e88:	f3bf 8f6f 	isb	sy
}
 8000e8c:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000e8e:	4b8a      	ldr	r3, [pc, #552]	; (80010b8 <EE_Init+0x320>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000e96:	f3bf 8f4f 	dsb	sy
}
 8000e9a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e9c:	f3bf 8f6f 	isb	sy
}
 8000ea0:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000ea2:	4b85      	ldr	r3, [pc, #532]	; (80010b8 <EE_Init+0x320>)
 8000ea4:	695b      	ldr	r3, [r3, #20]
 8000ea6:	4a84      	ldr	r2, [pc, #528]	; (80010b8 <EE_Init+0x320>)
 8000ea8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eac:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000eae:	f3bf 8f4f 	dsb	sy
}
 8000eb2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000eb4:	f3bf 8f6f 	isb	sy
}
 8000eb8:	e000      	b.n	8000ebc <EE_Init+0x124>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000eba:	bf00      	nop
		  SCB_EnableICache();
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000ebc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	f000 83de 	beq.w	8001682 <EE_Init+0x8ea>
          {
            return FlashStatus;
 8000ec6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000eca:	b29b      	uxth	r3, r3
 8000ecc:	e3e1      	b.n	8001692 <EE_Init+0x8fa>
          }
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 8000ece:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000ed2:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	f040 809f 	bne.w	800101a <EE_Init+0x282>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000edc:	4874      	ldr	r0, [pc, #464]	; (80010b0 <EE_Init+0x318>)
 8000ede:	f000 fbe9 	bl	80016b4 <EE_VerifyPageFullyErased>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d14c      	bne.n	8000f82 <EE_Init+0x1ea>
  __ASM volatile ("dsb 0xF":::"memory");
 8000ee8:	f3bf 8f4f 	dsb	sy
}
 8000eec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000eee:	f3bf 8f6f 	isb	sy
}
 8000ef2:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000ef4:	4b70      	ldr	r3, [pc, #448]	; (80010b8 <EE_Init+0x320>)
 8000ef6:	695b      	ldr	r3, [r3, #20]
 8000ef8:	4a6f      	ldr	r2, [pc, #444]	; (80010b8 <EE_Init+0x320>)
 8000efa:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000efe:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000f00:	4b6d      	ldr	r3, [pc, #436]	; (80010b8 <EE_Init+0x320>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000f08:	f3bf 8f4f 	dsb	sy
}
 8000f0c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f0e:	f3bf 8f6f 	isb	sy
}
 8000f12:	bf00      	nop
}
 8000f14:	bf00      	nop
        {
		  SCB_DisableICache();
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000f16:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000f1a:	f107 0320 	add.w	r3, r7, #32
 8000f1e:	4611      	mov	r1, r2
 8000f20:	4618      	mov	r0, r3
 8000f22:	f00a f853 	bl	800afcc <HAL_FLASHEx_Erase>
 8000f26:	4603      	mov	r3, r0
 8000f28:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000f2c:	4b62      	ldr	r3, [pc, #392]	; (80010b8 <EE_Init+0x320>)
 8000f2e:	695b      	ldr	r3, [r3, #20]
 8000f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d11b      	bne.n	8000f70 <EE_Init+0x1d8>
  __ASM volatile ("dsb 0xF":::"memory");
 8000f38:	f3bf 8f4f 	dsb	sy
}
 8000f3c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f3e:	f3bf 8f6f 	isb	sy
}
 8000f42:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000f44:	4b5c      	ldr	r3, [pc, #368]	; (80010b8 <EE_Init+0x320>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000f4c:	f3bf 8f4f 	dsb	sy
}
 8000f50:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f52:	f3bf 8f6f 	isb	sy
}
 8000f56:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000f58:	4b57      	ldr	r3, [pc, #348]	; (80010b8 <EE_Init+0x320>)
 8000f5a:	695b      	ldr	r3, [r3, #20]
 8000f5c:	4a56      	ldr	r2, [pc, #344]	; (80010b8 <EE_Init+0x320>)
 8000f5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f62:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f64:	f3bf 8f4f 	dsb	sy
}
 8000f68:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f6a:	f3bf 8f6f 	isb	sy
}
 8000f6e:	e000      	b.n	8000f72 <EE_Init+0x1da>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000f70:	bf00      	nop
		  SCB_EnableICache();
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000f72:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d003      	beq.n	8000f82 <EE_Init+0x1ea>
          {
            return FlashStatus;
 8000f7a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000f7e:	b29b      	uxth	r3, r3
 8000f80:	e387      	b.n	8001692 <EE_Init+0x8fa>
  __ASM volatile ("dsb 0xF":::"memory");
 8000f82:	f3bf 8f4f 	dsb	sy
}
 8000f86:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f88:	f3bf 8f6f 	isb	sy
}
 8000f8c:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000f8e:	4b4a      	ldr	r3, [pc, #296]	; (80010b8 <EE_Init+0x320>)
 8000f90:	695b      	ldr	r3, [r3, #20]
 8000f92:	4a49      	ldr	r2, [pc, #292]	; (80010b8 <EE_Init+0x320>)
 8000f94:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000f98:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000f9a:	4b47      	ldr	r3, [pc, #284]	; (80010b8 <EE_Init+0x320>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000fa2:	f3bf 8f4f 	dsb	sy
}
 8000fa6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000fa8:	f3bf 8f6f 	isb	sy
}
 8000fac:	bf00      	nop
}
 8000fae:	bf00      	nop
          }
        }
        /* Mark Page1 as valid */
		SCB_DisableICache();
        FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE1_BASE_ADDRESS, ((uint32_t)valid));
 8000fb0:	463b      	mov	r3, r7
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	493f      	ldr	r1, [pc, #252]	; (80010b4 <EE_Init+0x31c>)
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f009 fea0 	bl	800acfc <HAL_FLASH_Program>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000fc2:	4b3d      	ldr	r3, [pc, #244]	; (80010b8 <EE_Init+0x320>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d11b      	bne.n	8001006 <EE_Init+0x26e>
  __ASM volatile ("dsb 0xF":::"memory");
 8000fce:	f3bf 8f4f 	dsb	sy
}
 8000fd2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000fd4:	f3bf 8f6f 	isb	sy
}
 8000fd8:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000fda:	4b37      	ldr	r3, [pc, #220]	; (80010b8 <EE_Init+0x320>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000fe2:	f3bf 8f4f 	dsb	sy
}
 8000fe6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000fe8:	f3bf 8f6f 	isb	sy
}
 8000fec:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000fee:	4b32      	ldr	r3, [pc, #200]	; (80010b8 <EE_Init+0x320>)
 8000ff0:	695b      	ldr	r3, [r3, #20]
 8000ff2:	4a31      	ldr	r2, [pc, #196]	; (80010b8 <EE_Init+0x320>)
 8000ff4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ff8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ffa:	f3bf 8f4f 	dsb	sy
}
 8000ffe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001000:	f3bf 8f6f 	isb	sy
}
 8001004:	e000      	b.n	8001008 <EE_Init+0x270>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001006:	bf00      	nop
		SCB_EnableICache();

        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8001008:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800100c:	2b00      	cmp	r3, #0
 800100e:	f000 8338 	beq.w	8001682 <EE_Init+0x8ea>
        {
          return FlashStatus;
 8001012:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001016:	b29b      	uxth	r3, r3
 8001018:	e33b      	b.n	8001692 <EE_Init+0x8fa>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 800101a:	f000 fbdf 	bl	80017dc <EE_Format>
 800101e:	4603      	mov	r3, r0
 8001020:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8001024:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001028:	2b00      	cmp	r3, #0
 800102a:	f000 832a 	beq.w	8001682 <EE_Init+0x8ea>
        {
          return FlashStatus;
 800102e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001032:	b29b      	uxth	r3, r3
 8001034:	e32d      	b.n	8001692 <EE_Init+0x8fa>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8001036:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800103a:	2b00      	cmp	r3, #0
 800103c:	f040 80f5 	bne.w	800122a <EE_Init+0x492>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8001040:	2300      	movs	r3, #0
 8001042:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8001046:	e044      	b.n	80010d2 <EE_Init+0x33a>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8001048:	4b1c      	ldr	r3, [pc, #112]	; (80010bc <EE_Init+0x324>)
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	b29a      	uxth	r2, r3
 800104e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001052:	491b      	ldr	r1, [pc, #108]	; (80010c0 <EE_Init+0x328>)
 8001054:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001058:	429a      	cmp	r2, r3
 800105a:	d103      	bne.n	8001064 <EE_Init+0x2cc>
          {
            x = VarIdx;
 800105c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001060:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
          }
          if (VarIdx != x)
 8001064:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8001068:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 800106c:	429a      	cmp	r2, r3
 800106e:	d02b      	beq.n	80010c8 <EE_Init+0x330>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8001070:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001074:	4a12      	ldr	r2, [pc, #72]	; (80010c0 <EE_Init+0x328>)
 8001076:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800107a:	4912      	ldr	r1, [pc, #72]	; (80010c4 <EE_Init+0x32c>)
 800107c:	4618      	mov	r0, r3
 800107e:	f000 fb43 	bl	8001708 <EE_ReadVariable>
 8001082:	4603      	mov	r3, r0
 8001084:	87bb      	strh	r3, [r7, #60]	; 0x3c
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 8001086:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001088:	2b01      	cmp	r3, #1
 800108a:	d01d      	beq.n	80010c8 <EE_Init+0x330>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 800108c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001090:	4a0b      	ldr	r2, [pc, #44]	; (80010c0 <EE_Init+0x328>)
 8001092:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001096:	4a0b      	ldr	r2, [pc, #44]	; (80010c4 <EE_Init+0x32c>)
 8001098:	8812      	ldrh	r2, [r2, #0]
 800109a:	4611      	mov	r1, r2
 800109c:	4618      	mov	r0, r3
 800109e:	f000 fcf7 	bl	8001a90 <EE_VerifyPageFullWriteVariable>
 80010a2:	4603      	mov	r3, r0
 80010a4:	87fb      	strh	r3, [r7, #62]	; 0x3e
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 80010a6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d00d      	beq.n	80010c8 <EE_Init+0x330>
              {
                return EepromStatus;
 80010ac:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80010ae:	e2f0      	b.n	8001692 <EE_Init+0x8fa>
 80010b0:	081c0000 	.word	0x081c0000
 80010b4:	081e0000 	.word	0x081e0000
 80010b8:	e000ed00 	.word	0xe000ed00
 80010bc:	081c0006 	.word	0x081c0006
 80010c0:	24000000 	.word	0x24000000
 80010c4:	240003a0 	.word	0x240003a0
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80010c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80010cc:	3301      	adds	r3, #1
 80010ce:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80010d2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80010d6:	2b1c      	cmp	r3, #28
 80010d8:	d9b6      	bls.n	8001048 <EE_Init+0x2b0>
  __ASM volatile ("dsb 0xF":::"memory");
 80010da:	f3bf 8f4f 	dsb	sy
}
 80010de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80010e0:	f3bf 8f6f 	isb	sy
}
 80010e4:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 80010e6:	4bb8      	ldr	r3, [pc, #736]	; (80013c8 <EE_Init+0x630>)
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	4ab7      	ldr	r2, [pc, #732]	; (80013c8 <EE_Init+0x630>)
 80010ec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80010f0:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80010f2:	4bb5      	ldr	r3, [pc, #724]	; (80013c8 <EE_Init+0x630>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80010fa:	f3bf 8f4f 	dsb	sy
}
 80010fe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001100:	f3bf 8f6f 	isb	sy
}
 8001104:	bf00      	nop
}
 8001106:	bf00      	nop
            }
          }
        }
        /* Mark Page0 as valid */
		SCB_DisableICache();
        FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE0_BASE_ADDRESS, ((uint32_t)valid));
 8001108:	463b      	mov	r3, r7
 800110a:	461a      	mov	r2, r3
 800110c:	49af      	ldr	r1, [pc, #700]	; (80013cc <EE_Init+0x634>)
 800110e:	2001      	movs	r0, #1
 8001110:	f009 fdf4 	bl	800acfc <HAL_FLASH_Program>
 8001114:	4603      	mov	r3, r0
 8001116:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800111a:	4bab      	ldr	r3, [pc, #684]	; (80013c8 <EE_Init+0x630>)
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001122:	2b00      	cmp	r3, #0
 8001124:	d11b      	bne.n	800115e <EE_Init+0x3c6>
  __ASM volatile ("dsb 0xF":::"memory");
 8001126:	f3bf 8f4f 	dsb	sy
}
 800112a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800112c:	f3bf 8f6f 	isb	sy
}
 8001130:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001132:	4ba5      	ldr	r3, [pc, #660]	; (80013c8 <EE_Init+0x630>)
 8001134:	2200      	movs	r2, #0
 8001136:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800113a:	f3bf 8f4f 	dsb	sy
}
 800113e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001140:	f3bf 8f6f 	isb	sy
}
 8001144:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001146:	4ba0      	ldr	r3, [pc, #640]	; (80013c8 <EE_Init+0x630>)
 8001148:	695b      	ldr	r3, [r3, #20]
 800114a:	4a9f      	ldr	r2, [pc, #636]	; (80013c8 <EE_Init+0x630>)
 800114c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001150:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001152:	f3bf 8f4f 	dsb	sy
}
 8001156:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001158:	f3bf 8f6f 	isb	sy
}
 800115c:	e000      	b.n	8001160 <EE_Init+0x3c8>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800115e:	bf00      	nop
		SCB_EnableICache();

        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8001160:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001164:	2b00      	cmp	r3, #0
 8001166:	d003      	beq.n	8001170 <EE_Init+0x3d8>
        {
          return FlashStatus;
 8001168:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800116c:	b29b      	uxth	r3, r3
 800116e:	e290      	b.n	8001692 <EE_Init+0x8fa>
        }
        pEraseInit.Sector = PAGE1_ID;
 8001170:	2307      	movs	r3, #7
 8001172:	62bb      	str	r3, [r7, #40]	; 0x28
        pEraseInit.Banks = FLASH_BANK_2 ;
 8001174:	2302      	movs	r3, #2
 8001176:	627b      	str	r3, [r7, #36]	; 0x24
        pEraseInit.NbSectors = 1;
 8001178:	2301      	movs	r3, #1
 800117a:	62fb      	str	r3, [r7, #44]	; 0x2c
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800117c:	2320      	movs	r3, #32
 800117e:	633b      	str	r3, [r7, #48]	; 0x30
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8001180:	4893      	ldr	r0, [pc, #588]	; (80013d0 <EE_Init+0x638>)
 8001182:	f000 fa97 	bl	80016b4 <EE_VerifyPageFullyErased>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	f040 827c 	bne.w	8001686 <EE_Init+0x8ee>
  __ASM volatile ("dsb 0xF":::"memory");
 800118e:	f3bf 8f4f 	dsb	sy
}
 8001192:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001194:	f3bf 8f6f 	isb	sy
}
 8001198:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 800119a:	4b8b      	ldr	r3, [pc, #556]	; (80013c8 <EE_Init+0x630>)
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	4a8a      	ldr	r2, [pc, #552]	; (80013c8 <EE_Init+0x630>)
 80011a0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80011a4:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80011a6:	4b88      	ldr	r3, [pc, #544]	; (80013c8 <EE_Init+0x630>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80011ae:	f3bf 8f4f 	dsb	sy
}
 80011b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011b4:	f3bf 8f6f 	isb	sy
}
 80011b8:	bf00      	nop
}
 80011ba:	bf00      	nop
        {
          SCB_DisableICache();
		  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 80011bc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80011c0:	f107 0320 	add.w	r3, r7, #32
 80011c4:	4611      	mov	r1, r2
 80011c6:	4618      	mov	r0, r3
 80011c8:	f009 ff00 	bl	800afcc <HAL_FLASHEx_Erase>
 80011cc:	4603      	mov	r3, r0
 80011ce:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80011d2:	4b7d      	ldr	r3, [pc, #500]	; (80013c8 <EE_Init+0x630>)
 80011d4:	695b      	ldr	r3, [r3, #20]
 80011d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d11b      	bne.n	8001216 <EE_Init+0x47e>
  __ASM volatile ("dsb 0xF":::"memory");
 80011de:	f3bf 8f4f 	dsb	sy
}
 80011e2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011e4:	f3bf 8f6f 	isb	sy
}
 80011e8:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80011ea:	4b77      	ldr	r3, [pc, #476]	; (80013c8 <EE_Init+0x630>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80011f2:	f3bf 8f4f 	dsb	sy
}
 80011f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011f8:	f3bf 8f6f 	isb	sy
}
 80011fc:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80011fe:	4b72      	ldr	r3, [pc, #456]	; (80013c8 <EE_Init+0x630>)
 8001200:	695b      	ldr	r3, [r3, #20]
 8001202:	4a71      	ldr	r2, [pc, #452]	; (80013c8 <EE_Init+0x630>)
 8001204:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001208:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800120a:	f3bf 8f4f 	dsb	sy
}
 800120e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001210:	f3bf 8f6f 	isb	sy
}
 8001214:	e000      	b.n	8001218 <EE_Init+0x480>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001216:	bf00      	nop
		  SCB_EnableICache();
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8001218:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800121c:	2b00      	cmp	r3, #0
 800121e:	f000 8232 	beq.w	8001686 <EE_Init+0x8ee>
          {
            return FlashStatus;
 8001222:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001226:	b29b      	uxth	r3, r3
 8001228:	e233      	b.n	8001692 <EE_Init+0x8fa>
          }
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 800122a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800122e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001232:	4293      	cmp	r3, r2
 8001234:	f040 80a7 	bne.w	8001386 <EE_Init+0x5ee>
      {
        pEraseInit.Sector = PAGE1_ID;
 8001238:	2307      	movs	r3, #7
 800123a:	62bb      	str	r3, [r7, #40]	; 0x28
        pEraseInit.Banks = FLASH_BANK_2 ;
 800123c:	2302      	movs	r3, #2
 800123e:	627b      	str	r3, [r7, #36]	; 0x24
        pEraseInit.NbSectors = 1;
 8001240:	2301      	movs	r3, #1
 8001242:	62fb      	str	r3, [r7, #44]	; 0x2c
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8001244:	2320      	movs	r3, #32
 8001246:	633b      	str	r3, [r7, #48]	; 0x30
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8001248:	4861      	ldr	r0, [pc, #388]	; (80013d0 <EE_Init+0x638>)
 800124a:	f000 fa33 	bl	80016b4 <EE_VerifyPageFullyErased>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d14c      	bne.n	80012ee <EE_Init+0x556>
  __ASM volatile ("dsb 0xF":::"memory");
 8001254:	f3bf 8f4f 	dsb	sy
}
 8001258:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800125a:	f3bf 8f6f 	isb	sy
}
 800125e:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001260:	4b59      	ldr	r3, [pc, #356]	; (80013c8 <EE_Init+0x630>)
 8001262:	695b      	ldr	r3, [r3, #20]
 8001264:	4a58      	ldr	r2, [pc, #352]	; (80013c8 <EE_Init+0x630>)
 8001266:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800126a:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800126c:	4b56      	ldr	r3, [pc, #344]	; (80013c8 <EE_Init+0x630>)
 800126e:	2200      	movs	r2, #0
 8001270:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001274:	f3bf 8f4f 	dsb	sy
}
 8001278:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800127a:	f3bf 8f6f 	isb	sy
}
 800127e:	bf00      	nop
}
 8001280:	bf00      	nop
        {
          SCB_DisableICache();
		  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8001282:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001286:	f107 0320 	add.w	r3, r7, #32
 800128a:	4611      	mov	r1, r2
 800128c:	4618      	mov	r0, r3
 800128e:	f009 fe9d 	bl	800afcc <HAL_FLASHEx_Erase>
 8001292:	4603      	mov	r3, r0
 8001294:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001298:	4b4b      	ldr	r3, [pc, #300]	; (80013c8 <EE_Init+0x630>)
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d11b      	bne.n	80012dc <EE_Init+0x544>
  __ASM volatile ("dsb 0xF":::"memory");
 80012a4:	f3bf 8f4f 	dsb	sy
}
 80012a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012aa:	f3bf 8f6f 	isb	sy
}
 80012ae:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80012b0:	4b45      	ldr	r3, [pc, #276]	; (80013c8 <EE_Init+0x630>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80012b8:	f3bf 8f4f 	dsb	sy
}
 80012bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012be:	f3bf 8f6f 	isb	sy
}
 80012c2:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80012c4:	4b40      	ldr	r3, [pc, #256]	; (80013c8 <EE_Init+0x630>)
 80012c6:	695b      	ldr	r3, [r3, #20]
 80012c8:	4a3f      	ldr	r2, [pc, #252]	; (80013c8 <EE_Init+0x630>)
 80012ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012ce:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80012d0:	f3bf 8f4f 	dsb	sy
}
 80012d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012d6:	f3bf 8f6f 	isb	sy
}
 80012da:	e000      	b.n	80012de <EE_Init+0x546>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80012dc:	bf00      	nop
		  SCB_EnableICache();
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 80012de:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d003      	beq.n	80012ee <EE_Init+0x556>
          {
            return FlashStatus;
 80012e6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	e1d1      	b.n	8001692 <EE_Init+0x8fa>
  __ASM volatile ("dsb 0xF":::"memory");
 80012ee:	f3bf 8f4f 	dsb	sy
}
 80012f2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012f4:	f3bf 8f6f 	isb	sy
}
 80012f8:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 80012fa:	4b33      	ldr	r3, [pc, #204]	; (80013c8 <EE_Init+0x630>)
 80012fc:	695b      	ldr	r3, [r3, #20]
 80012fe:	4a32      	ldr	r2, [pc, #200]	; (80013c8 <EE_Init+0x630>)
 8001300:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001304:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001306:	4b30      	ldr	r3, [pc, #192]	; (80013c8 <EE_Init+0x630>)
 8001308:	2200      	movs	r2, #0
 800130a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800130e:	f3bf 8f4f 	dsb	sy
}
 8001312:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001314:	f3bf 8f6f 	isb	sy
}
 8001318:	bf00      	nop
}
 800131a:	bf00      	nop
          }
        }
        /* Mark Page0 as valid */
		SCB_DisableICache();
        FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE0_BASE_ADDRESS, ((uint32_t)valid));
 800131c:	463b      	mov	r3, r7
 800131e:	461a      	mov	r2, r3
 8001320:	492a      	ldr	r1, [pc, #168]	; (80013cc <EE_Init+0x634>)
 8001322:	2001      	movs	r0, #1
 8001324:	f009 fcea 	bl	800acfc <HAL_FLASH_Program>
 8001328:	4603      	mov	r3, r0
 800132a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800132e:	4b26      	ldr	r3, [pc, #152]	; (80013c8 <EE_Init+0x630>)
 8001330:	695b      	ldr	r3, [r3, #20]
 8001332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d11b      	bne.n	8001372 <EE_Init+0x5da>
  __ASM volatile ("dsb 0xF":::"memory");
 800133a:	f3bf 8f4f 	dsb	sy
}
 800133e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001340:	f3bf 8f6f 	isb	sy
}
 8001344:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001346:	4b20      	ldr	r3, [pc, #128]	; (80013c8 <EE_Init+0x630>)
 8001348:	2200      	movs	r2, #0
 800134a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800134e:	f3bf 8f4f 	dsb	sy
}
 8001352:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001354:	f3bf 8f6f 	isb	sy
}
 8001358:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800135a:	4b1b      	ldr	r3, [pc, #108]	; (80013c8 <EE_Init+0x630>)
 800135c:	695b      	ldr	r3, [r3, #20]
 800135e:	4a1a      	ldr	r2, [pc, #104]	; (80013c8 <EE_Init+0x630>)
 8001360:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001364:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001366:	f3bf 8f4f 	dsb	sy
}
 800136a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800136c:	f3bf 8f6f 	isb	sy
}
 8001370:	e000      	b.n	8001374 <EE_Init+0x5dc>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001372:	bf00      	nop
		SCB_EnableICache();
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8001374:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001378:	2b00      	cmp	r3, #0
 800137a:	f000 8184 	beq.w	8001686 <EE_Init+0x8ee>
        {
          return FlashStatus;
 800137e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001382:	b29b      	uxth	r3, r3
 8001384:	e185      	b.n	8001692 <EE_Init+0x8fa>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8001386:	f000 fa29 	bl	80017dc <EE_Format>
 800138a:	4603      	mov	r3, r0
 800138c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8001390:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001394:	2b00      	cmp	r3, #0
 8001396:	f000 8176 	beq.w	8001686 <EE_Init+0x8ee>
        {
          return FlashStatus;
 800139a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800139e:	b29b      	uxth	r3, r3
 80013a0:	e177      	b.n	8001692 <EE_Init+0x8fa>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 80013a2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d114      	bne.n	80013d4 <EE_Init+0x63c>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 80013aa:	f000 fa17 	bl	80017dc <EE_Format>
 80013ae:	4603      	mov	r3, r0
 80013b0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80013b4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	f000 8166 	beq.w	800168a <EE_Init+0x8f2>
        {
          return FlashStatus;
 80013be:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	e165      	b.n	8001692 <EE_Init+0x8fa>
 80013c6:	bf00      	nop
 80013c8:	e000ed00 	.word	0xe000ed00
 80013cc:	081c0000 	.word	0x081c0000
 80013d0:	081e0000 	.word	0x081e0000
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 80013d4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80013d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013dc:	4293      	cmp	r3, r2
 80013de:	d15c      	bne.n	800149a <EE_Init+0x702>
      {
        pEraseInit.Sector = PAGE1_ID;
 80013e0:	2307      	movs	r3, #7
 80013e2:	62bb      	str	r3, [r7, #40]	; 0x28
        pEraseInit.Banks = FLASH_BANK_2 ;
 80013e4:	2302      	movs	r3, #2
 80013e6:	627b      	str	r3, [r7, #36]	; 0x24
        pEraseInit.NbSectors = 1;
 80013e8:	2301      	movs	r3, #1
 80013ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80013ec:	2320      	movs	r3, #32
 80013ee:	633b      	str	r3, [r7, #48]	; 0x30
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80013f0:	48aa      	ldr	r0, [pc, #680]	; (800169c <EE_Init+0x904>)
 80013f2:	f000 f95f 	bl	80016b4 <EE_VerifyPageFullyErased>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	f040 8146 	bne.w	800168a <EE_Init+0x8f2>
  __ASM volatile ("dsb 0xF":::"memory");
 80013fe:	f3bf 8f4f 	dsb	sy
}
 8001402:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001404:	f3bf 8f6f 	isb	sy
}
 8001408:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 800140a:	4ba5      	ldr	r3, [pc, #660]	; (80016a0 <EE_Init+0x908>)
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	4aa4      	ldr	r2, [pc, #656]	; (80016a0 <EE_Init+0x908>)
 8001410:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001414:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001416:	4ba2      	ldr	r3, [pc, #648]	; (80016a0 <EE_Init+0x908>)
 8001418:	2200      	movs	r2, #0
 800141a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800141e:	f3bf 8f4f 	dsb	sy
}
 8001422:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001424:	f3bf 8f6f 	isb	sy
}
 8001428:	bf00      	nop
}
 800142a:	bf00      	nop
        {
          SCB_DisableICache();
		  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 800142c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001430:	f107 0320 	add.w	r3, r7, #32
 8001434:	4611      	mov	r1, r2
 8001436:	4618      	mov	r0, r3
 8001438:	f009 fdc8 	bl	800afcc <HAL_FLASHEx_Erase>
 800143c:	4603      	mov	r3, r0
 800143e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001442:	4b97      	ldr	r3, [pc, #604]	; (80016a0 <EE_Init+0x908>)
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d11b      	bne.n	8001486 <EE_Init+0x6ee>
  __ASM volatile ("dsb 0xF":::"memory");
 800144e:	f3bf 8f4f 	dsb	sy
}
 8001452:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001454:	f3bf 8f6f 	isb	sy
}
 8001458:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800145a:	4b91      	ldr	r3, [pc, #580]	; (80016a0 <EE_Init+0x908>)
 800145c:	2200      	movs	r2, #0
 800145e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001462:	f3bf 8f4f 	dsb	sy
}
 8001466:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001468:	f3bf 8f6f 	isb	sy
}
 800146c:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800146e:	4b8c      	ldr	r3, [pc, #560]	; (80016a0 <EE_Init+0x908>)
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	4a8b      	ldr	r2, [pc, #556]	; (80016a0 <EE_Init+0x908>)
 8001474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001478:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800147a:	f3bf 8f4f 	dsb	sy
}
 800147e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001480:	f3bf 8f6f 	isb	sy
}
 8001484:	e000      	b.n	8001488 <EE_Init+0x6f0>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001486:	bf00      	nop
		  SCB_EnableICache();
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8001488:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800148c:	2b00      	cmp	r3, #0
 800148e:	f000 80fc 	beq.w	800168a <EE_Init+0x8f2>
          {
            return FlashStatus;
 8001492:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001496:	b29b      	uxth	r3, r3
 8001498:	e0fb      	b.n	8001692 <EE_Init+0x8fa>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 800149a:	2300      	movs	r3, #0
 800149c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80014a0:	e038      	b.n	8001514 <EE_Init+0x77c>
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 80014a2:	4b80      	ldr	r3, [pc, #512]	; (80016a4 <EE_Init+0x90c>)
 80014a4:	881b      	ldrh	r3, [r3, #0]
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80014ac:	497e      	ldr	r1, [pc, #504]	; (80016a8 <EE_Init+0x910>)
 80014ae:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d103      	bne.n	80014be <EE_Init+0x726>
          {
            x = VarIdx;
 80014b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80014ba:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
          }
          if (VarIdx != x)
 80014be:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80014c2:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d01f      	beq.n	800150a <EE_Init+0x772>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 80014ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80014ce:	4a76      	ldr	r2, [pc, #472]	; (80016a8 <EE_Init+0x910>)
 80014d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014d4:	4975      	ldr	r1, [pc, #468]	; (80016ac <EE_Init+0x914>)
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 f916 	bl	8001708 <EE_ReadVariable>
 80014dc:	4603      	mov	r3, r0
 80014de:	87bb      	strh	r3, [r7, #60]	; 0x3c
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 80014e0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d011      	beq.n	800150a <EE_Init+0x772>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 80014e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80014ea:	4a6f      	ldr	r2, [pc, #444]	; (80016a8 <EE_Init+0x910>)
 80014ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014f0:	4a6e      	ldr	r2, [pc, #440]	; (80016ac <EE_Init+0x914>)
 80014f2:	8812      	ldrh	r2, [r2, #0]
 80014f4:	4611      	mov	r1, r2
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 faca 	bl	8001a90 <EE_VerifyPageFullWriteVariable>
 80014fc:	4603      	mov	r3, r0
 80014fe:	87fb      	strh	r3, [r7, #62]	; 0x3e
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8001500:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <EE_Init+0x772>
              {
                return EepromStatus;
 8001506:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001508:	e0c3      	b.n	8001692 <EE_Init+0x8fa>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 800150a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800150e:	3301      	adds	r3, #1
 8001510:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8001514:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001518:	2b1c      	cmp	r3, #28
 800151a:	d9c2      	bls.n	80014a2 <EE_Init+0x70a>
  __ASM volatile ("dsb 0xF":::"memory");
 800151c:	f3bf 8f4f 	dsb	sy
}
 8001520:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001522:	f3bf 8f6f 	isb	sy
}
 8001526:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001528:	4b5d      	ldr	r3, [pc, #372]	; (80016a0 <EE_Init+0x908>)
 800152a:	695b      	ldr	r3, [r3, #20]
 800152c:	4a5c      	ldr	r2, [pc, #368]	; (80016a0 <EE_Init+0x908>)
 800152e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001532:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001534:	4b5a      	ldr	r3, [pc, #360]	; (80016a0 <EE_Init+0x908>)
 8001536:	2200      	movs	r2, #0
 8001538:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800153c:	f3bf 8f4f 	dsb	sy
}
 8001540:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001542:	f3bf 8f6f 	isb	sy
}
 8001546:	bf00      	nop
}
 8001548:	bf00      	nop
            }
          }
        }
        /* Mark Page1 as valid */
		SCB_DisableICache();
        FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE1_BASE_ADDRESS, ((uint32_t)valid));
 800154a:	463b      	mov	r3, r7
 800154c:	461a      	mov	r2, r3
 800154e:	4953      	ldr	r1, [pc, #332]	; (800169c <EE_Init+0x904>)
 8001550:	2001      	movs	r0, #1
 8001552:	f009 fbd3 	bl	800acfc <HAL_FLASH_Program>
 8001556:	4603      	mov	r3, r0
 8001558:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800155c:	4b50      	ldr	r3, [pc, #320]	; (80016a0 <EE_Init+0x908>)
 800155e:	695b      	ldr	r3, [r3, #20]
 8001560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d11b      	bne.n	80015a0 <EE_Init+0x808>
  __ASM volatile ("dsb 0xF":::"memory");
 8001568:	f3bf 8f4f 	dsb	sy
}
 800156c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800156e:	f3bf 8f6f 	isb	sy
}
 8001572:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001574:	4b4a      	ldr	r3, [pc, #296]	; (80016a0 <EE_Init+0x908>)
 8001576:	2200      	movs	r2, #0
 8001578:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800157c:	f3bf 8f4f 	dsb	sy
}
 8001580:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001582:	f3bf 8f6f 	isb	sy
}
 8001586:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001588:	4b45      	ldr	r3, [pc, #276]	; (80016a0 <EE_Init+0x908>)
 800158a:	695b      	ldr	r3, [r3, #20]
 800158c:	4a44      	ldr	r2, [pc, #272]	; (80016a0 <EE_Init+0x908>)
 800158e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001592:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001594:	f3bf 8f4f 	dsb	sy
}
 8001598:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800159a:	f3bf 8f6f 	isb	sy
}
 800159e:	e000      	b.n	80015a2 <EE_Init+0x80a>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80015a0:	bf00      	nop
		SCB_EnableICache();

        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80015a2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <EE_Init+0x81a>
        {
          return FlashStatus;
 80015aa:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	e06f      	b.n	8001692 <EE_Init+0x8fa>
        }
        pEraseInit.Sector = PAGE0_ID;
 80015b2:	2306      	movs	r3, #6
 80015b4:	62bb      	str	r3, [r7, #40]	; 0x28
        pEraseInit.Banks = FLASH_BANK_2 ;
 80015b6:	2302      	movs	r3, #2
 80015b8:	627b      	str	r3, [r7, #36]	; 0x24
        pEraseInit.NbSectors = 1;
 80015ba:	2301      	movs	r3, #1
 80015bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80015be:	2320      	movs	r3, #32
 80015c0:	633b      	str	r3, [r7, #48]	; 0x30
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80015c2:	483b      	ldr	r0, [pc, #236]	; (80016b0 <EE_Init+0x918>)
 80015c4:	f000 f876 	bl	80016b4 <EE_VerifyPageFullyErased>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d15d      	bne.n	800168a <EE_Init+0x8f2>
  __ASM volatile ("dsb 0xF":::"memory");
 80015ce:	f3bf 8f4f 	dsb	sy
}
 80015d2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015d4:	f3bf 8f6f 	isb	sy
}
 80015d8:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 80015da:	4b31      	ldr	r3, [pc, #196]	; (80016a0 <EE_Init+0x908>)
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	4a30      	ldr	r2, [pc, #192]	; (80016a0 <EE_Init+0x908>)
 80015e0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80015e4:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80015e6:	4b2e      	ldr	r3, [pc, #184]	; (80016a0 <EE_Init+0x908>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80015ee:	f3bf 8f4f 	dsb	sy
}
 80015f2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015f4:	f3bf 8f6f 	isb	sy
}
 80015f8:	bf00      	nop
}
 80015fa:	bf00      	nop
        {
          SCB_DisableICache();
		  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 80015fc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001600:	f107 0320 	add.w	r3, r7, #32
 8001604:	4611      	mov	r1, r2
 8001606:	4618      	mov	r0, r3
 8001608:	f009 fce0 	bl	800afcc <HAL_FLASHEx_Erase>
 800160c:	4603      	mov	r3, r0
 800160e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001612:	4b23      	ldr	r3, [pc, #140]	; (80016a0 <EE_Init+0x908>)
 8001614:	695b      	ldr	r3, [r3, #20]
 8001616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d11b      	bne.n	8001656 <EE_Init+0x8be>
  __ASM volatile ("dsb 0xF":::"memory");
 800161e:	f3bf 8f4f 	dsb	sy
}
 8001622:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001624:	f3bf 8f6f 	isb	sy
}
 8001628:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800162a:	4b1d      	ldr	r3, [pc, #116]	; (80016a0 <EE_Init+0x908>)
 800162c:	2200      	movs	r2, #0
 800162e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001632:	f3bf 8f4f 	dsb	sy
}
 8001636:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001638:	f3bf 8f6f 	isb	sy
}
 800163c:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800163e:	4b18      	ldr	r3, [pc, #96]	; (80016a0 <EE_Init+0x908>)
 8001640:	695b      	ldr	r3, [r3, #20]
 8001642:	4a17      	ldr	r2, [pc, #92]	; (80016a0 <EE_Init+0x908>)
 8001644:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001648:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800164a:	f3bf 8f4f 	dsb	sy
}
 800164e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001650:	f3bf 8f6f 	isb	sy
}
 8001654:	e000      	b.n	8001658 <EE_Init+0x8c0>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001656:	bf00      	nop
		  SCB_EnableICache();
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8001658:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800165c:	2b00      	cmp	r3, #0
 800165e:	d014      	beq.n	800168a <EE_Init+0x8f2>
          {
            return FlashStatus;
 8001660:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001664:	b29b      	uxth	r3, r3
 8001666:	e014      	b.n	8001692 <EE_Init+0x8fa>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 8001668:	f000 f8b8 	bl	80017dc <EE_Format>
 800166c:	4603      	mov	r3, r0
 800166e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8001672:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001676:	2b00      	cmp	r3, #0
 8001678:	d009      	beq.n	800168e <EE_Init+0x8f6>
      {
        return FlashStatus;
 800167a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800167e:	b29b      	uxth	r3, r3
 8001680:	e007      	b.n	8001692 <EE_Init+0x8fa>
      break;
 8001682:	bf00      	nop
 8001684:	e004      	b.n	8001690 <EE_Init+0x8f8>
      break;
 8001686:	bf00      	nop
 8001688:	e002      	b.n	8001690 <EE_Init+0x8f8>
      break;
 800168a:	bf00      	nop
 800168c:	e000      	b.n	8001690 <EE_Init+0x8f8>
      }
      break;
 800168e:	bf00      	nop
  }

  return HAL_OK;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3748      	adds	r7, #72	; 0x48
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	081e0000 	.word	0x081e0000
 80016a0:	e000ed00 	.word	0xe000ed00
 80016a4:	081e0006 	.word	0x081e0006
 80016a8:	24000000 	.word	0x24000000
 80016ac:	240003a0 	.word	0x240003a0
 80016b0:	081c0000 	.word	0x081c0000

080016b4 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b087      	sub	sp, #28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  uint32_t EndAddress;
  uint32_t ReadStatus = 1;
 80016bc:	2301      	movs	r3, #1
 80016be:	617b      	str	r3, [r7, #20]
  uint16_t AddressValue = 0x5555;
 80016c0:	f245 5355 	movw	r3, #21845	; 0x5555
 80016c4:	827b      	strh	r3, [r7, #18]

  /* Compute page end-address */
  EndAddress = (uint32_t)(Address + (PAGE_SIZE - 4U));
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	4b0e      	ldr	r3, [pc, #56]	; (8001704 <EE_VerifyPageFullyErased+0x50>)
 80016ca:	4413      	add	r3, r2
 80016cc:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from end */
  while (Address <= EndAddress)
 80016ce:	e00d      	b.n	80016ec <EE_VerifyPageFullyErased+0x38>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	881b      	ldrh	r3, [r3, #0]
 80016d4:	827b      	strh	r3, [r7, #18]

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 80016d6:	8a7b      	ldrh	r3, [r7, #18]
 80016d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016dc:	4293      	cmp	r3, r2
 80016de:	d002      	beq.n	80016e6 <EE_VerifyPageFullyErased+0x32>
    {

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]

      break;
 80016e4:	e006      	b.n	80016f4 <EE_VerifyPageFullyErased+0x40>
    }
    /* Next address location */
    Address = Address + 4;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	3304      	adds	r3, #4
 80016ea:	607b      	str	r3, [r7, #4]
  while (Address <= EndAddress)
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d9ed      	bls.n	80016d0 <EE_VerifyPageFullyErased+0x1c>
  }

  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	b29b      	uxth	r3, r3
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	371c      	adds	r7, #28
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	0001fffc 	.word	0x0001fffc

08001708 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b086      	sub	sp, #24
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	6039      	str	r1, [r7, #0]
 8001712:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 8001714:	2300      	movs	r3, #0
 8001716:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 8001718:	f245 5355 	movw	r3, #21845	; 0x5555
 800171c:	81bb      	strh	r3, [r7, #12]
 800171e:	2301      	movs	r3, #1
 8001720:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 8001722:	4b1b      	ldr	r3, [pc, #108]	; (8001790 <EE_ReadVariable+0x88>)
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	4b1a      	ldr	r3, [pc, #104]	; (8001790 <EE_ReadVariable+0x88>)
 8001728:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 800172a:	2000      	movs	r0, #0
 800172c:	f000 f96a 	bl	8001a04 <EE_FindValidPage>
 8001730:	4603      	mov	r3, r0
 8001732:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8001734:	89fb      	ldrh	r3, [r7, #14]
 8001736:	2bab      	cmp	r3, #171	; 0xab
 8001738:	d101      	bne.n	800173e <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 800173a:	23ab      	movs	r3, #171	; 0xab
 800173c:	e024      	b.n	8001788 <EE_ReadVariable+0x80>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 800173e:	89fb      	ldrh	r3, [r7, #14]
 8001740:	f203 430e 	addw	r3, r3, #1038	; 0x40e
 8001744:	045b      	lsls	r3, r3, #17
 8001746:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 32) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 8001748:	89fb      	ldrh	r3, [r7, #14]
 800174a:	3301      	adds	r3, #1
 800174c:	045a      	lsls	r2, r3, #17
 800174e:	4b11      	ldr	r3, [pc, #68]	; (8001794 <EE_ReadVariable+0x8c>)
 8001750:	4413      	add	r3, r2
 8001752:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 32))
 8001754:	e012      	b.n	800177c <EE_ReadVariable+0x74>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 800175c:	89ba      	ldrh	r2, [r7, #12]
 800175e:	88fb      	ldrh	r3, [r7, #6]
 8001760:	429a      	cmp	r2, r3
 8001762:	d108      	bne.n	8001776 <EE_ReadVariable+0x6e>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 32));
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	3b20      	subs	r3, #32
 8001768:	881b      	ldrh	r3, [r3, #0]
 800176a:	b29a      	uxth	r2, r3
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8001770:	2300      	movs	r3, #0
 8001772:	82fb      	strh	r3, [r7, #22]

      break;
 8001774:	e007      	b.n	8001786 <EE_ReadVariable+0x7e>
    }
    else
    {
      /* Next address location */
      Address = Address - 64;
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	3b40      	subs	r3, #64	; 0x40
 800177a:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 32))
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	3320      	adds	r3, #32
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	429a      	cmp	r2, r3
 8001784:	d8e7      	bhi.n	8001756 <EE_ReadVariable+0x4e>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 8001786:	8afb      	ldrh	r3, [r7, #22]
}
 8001788:	4618      	mov	r0, r3
 800178a:	3718      	adds	r7, #24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	081c0000 	.word	0x081c0000
 8001794:	081bffe0 	.word	0x081bffe0

08001798 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	460a      	mov	r2, r1
 80017a2:	80fb      	strh	r3, [r7, #6]
 80017a4:	4613      	mov	r3, r2
 80017a6:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 80017a8:	2300      	movs	r3, #0
 80017aa:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 80017ac:	88ba      	ldrh	r2, [r7, #4]
 80017ae:	88fb      	ldrh	r3, [r7, #6]
 80017b0:	4611      	mov	r1, r2
 80017b2:	4618      	mov	r0, r3
 80017b4:	f000 f96c 	bl	8001a90 <EE_VerifyPageFullWriteVariable>
 80017b8:	4603      	mov	r3, r0
 80017ba:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 80017bc:	89fb      	ldrh	r3, [r7, #14]
 80017be:	2b80      	cmp	r3, #128	; 0x80
 80017c0:	d107      	bne.n	80017d2 <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 80017c2:	88ba      	ldrh	r2, [r7, #4]
 80017c4:	88fb      	ldrh	r3, [r7, #6]
 80017c6:	4611      	mov	r1, r2
 80017c8:	4618      	mov	r0, r3
 80017ca:	f000 fa13 	bl	8001bf4 <EE_PageTransfer>
 80017ce:	4603      	mov	r3, r0
 80017d0:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 80017d2:	89fb      	ldrh	r3, [r7, #14]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formatting
  */
static HAL_StatusTypeDef EE_Format(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b090      	sub	sp, #64	; 0x40
 80017e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 80017e2:	2300      	movs	r3, #0
 80017e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t SectorError = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	63bb      	str	r3, [r7, #56]	; 0x38
  FLASH_EraseInitTypeDef pEraseInit;
  uint32_t valid[8] = {0x0000};
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	2220      	movs	r2, #32
 80017f0:	2100      	movs	r1, #0
 80017f2:	4618      	mov	r0, r3
 80017f4:	f018 fd92 	bl	801a31c <memset>

  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 80017f8:	2300      	movs	r3, #0
 80017fa:	627b      	str	r3, [r7, #36]	; 0x24
  pEraseInit.Banks = FLASH_BANK_2 ;
 80017fc:	2302      	movs	r3, #2
 80017fe:	62bb      	str	r3, [r7, #40]	; 0x28
  pEraseInit.Sector = PAGE0_ID;
 8001800:	2306      	movs	r3, #6
 8001802:	62fb      	str	r3, [r7, #44]	; 0x2c
  pEraseInit.NbSectors = 1;
 8001804:	2301      	movs	r3, #1
 8001806:	633b      	str	r3, [r7, #48]	; 0x30
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8001808:	2320      	movs	r3, #32
 800180a:	637b      	str	r3, [r7, #52]	; 0x34

  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 800180c:	487a      	ldr	r0, [pc, #488]	; (80019f8 <EE_Format+0x21c>)
 800180e:	f7ff ff51 	bl	80016b4 <EE_VerifyPageFullyErased>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d14b      	bne.n	80018b0 <EE_Format+0xd4>
  __ASM volatile ("dsb 0xF":::"memory");
 8001818:	f3bf 8f4f 	dsb	sy
}
 800181c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800181e:	f3bf 8f6f 	isb	sy
}
 8001822:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001824:	4b75      	ldr	r3, [pc, #468]	; (80019fc <EE_Format+0x220>)
 8001826:	695b      	ldr	r3, [r3, #20]
 8001828:	4a74      	ldr	r2, [pc, #464]	; (80019fc <EE_Format+0x220>)
 800182a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800182e:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001830:	4b72      	ldr	r3, [pc, #456]	; (80019fc <EE_Format+0x220>)
 8001832:	2200      	movs	r2, #0
 8001834:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001838:	f3bf 8f4f 	dsb	sy
}
 800183c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800183e:	f3bf 8f6f 	isb	sy
}
 8001842:	bf00      	nop
}
 8001844:	bf00      	nop
  {
    SCB_DisableICache();
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8001846:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800184a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800184e:	4611      	mov	r1, r2
 8001850:	4618      	mov	r0, r3
 8001852:	f009 fbbb 	bl	800afcc <HAL_FLASHEx_Erase>
 8001856:	4603      	mov	r3, r0
 8001858:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800185c:	4b67      	ldr	r3, [pc, #412]	; (80019fc <EE_Format+0x220>)
 800185e:	695b      	ldr	r3, [r3, #20]
 8001860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001864:	2b00      	cmp	r3, #0
 8001866:	d11b      	bne.n	80018a0 <EE_Format+0xc4>
  __ASM volatile ("dsb 0xF":::"memory");
 8001868:	f3bf 8f4f 	dsb	sy
}
 800186c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800186e:	f3bf 8f6f 	isb	sy
}
 8001872:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001874:	4b61      	ldr	r3, [pc, #388]	; (80019fc <EE_Format+0x220>)
 8001876:	2200      	movs	r2, #0
 8001878:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800187c:	f3bf 8f4f 	dsb	sy
}
 8001880:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001882:	f3bf 8f6f 	isb	sy
}
 8001886:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001888:	4b5c      	ldr	r3, [pc, #368]	; (80019fc <EE_Format+0x220>)
 800188a:	695b      	ldr	r3, [r3, #20]
 800188c:	4a5b      	ldr	r2, [pc, #364]	; (80019fc <EE_Format+0x220>)
 800188e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001892:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001894:	f3bf 8f4f 	dsb	sy
}
 8001898:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800189a:	f3bf 8f6f 	isb	sy
}
 800189e:	e000      	b.n	80018a2 <EE_Format+0xc6>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80018a0:	bf00      	nop
    SCB_EnableICache();
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 80018a2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d002      	beq.n	80018b0 <EE_Format+0xd4>
    {
      return FlashStatus;
 80018aa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80018ae:	e09e      	b.n	80019ee <EE_Format+0x212>
  __ASM volatile ("dsb 0xF":::"memory");
 80018b0:	f3bf 8f4f 	dsb	sy
}
 80018b4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018b6:	f3bf 8f6f 	isb	sy
}
 80018ba:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 80018bc:	4b4f      	ldr	r3, [pc, #316]	; (80019fc <EE_Format+0x220>)
 80018be:	695b      	ldr	r3, [r3, #20]
 80018c0:	4a4e      	ldr	r2, [pc, #312]	; (80019fc <EE_Format+0x220>)
 80018c2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80018c6:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80018c8:	4b4c      	ldr	r3, [pc, #304]	; (80019fc <EE_Format+0x220>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80018d0:	f3bf 8f4f 	dsb	sy
}
 80018d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018d6:	f3bf 8f6f 	isb	sy
}
 80018da:	bf00      	nop
}
 80018dc:	bf00      	nop
    }
  }

  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  SCB_DisableICache();
  FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE0_BASE_ADDRESS,((uint32_t)valid));
 80018de:	1d3b      	adds	r3, r7, #4
 80018e0:	461a      	mov	r2, r3
 80018e2:	4945      	ldr	r1, [pc, #276]	; (80019f8 <EE_Format+0x21c>)
 80018e4:	2001      	movs	r0, #1
 80018e6:	f009 fa09 	bl	800acfc <HAL_FLASH_Program>
 80018ea:	4603      	mov	r3, r0
 80018ec:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80018f0:	4b42      	ldr	r3, [pc, #264]	; (80019fc <EE_Format+0x220>)
 80018f2:	695b      	ldr	r3, [r3, #20]
 80018f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d11b      	bne.n	8001934 <EE_Format+0x158>
  __ASM volatile ("dsb 0xF":::"memory");
 80018fc:	f3bf 8f4f 	dsb	sy
}
 8001900:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001902:	f3bf 8f6f 	isb	sy
}
 8001906:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001908:	4b3c      	ldr	r3, [pc, #240]	; (80019fc <EE_Format+0x220>)
 800190a:	2200      	movs	r2, #0
 800190c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001910:	f3bf 8f4f 	dsb	sy
}
 8001914:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001916:	f3bf 8f6f 	isb	sy
}
 800191a:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800191c:	4b37      	ldr	r3, [pc, #220]	; (80019fc <EE_Format+0x220>)
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	4a36      	ldr	r2, [pc, #216]	; (80019fc <EE_Format+0x220>)
 8001922:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001926:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001928:	f3bf 8f4f 	dsb	sy
}
 800192c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800192e:	f3bf 8f6f 	isb	sy
}
 8001932:	e000      	b.n	8001936 <EE_Format+0x15a>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001934:	bf00      	nop
  SCB_EnableICache();

  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001936:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800193a:	2b00      	cmp	r3, #0
 800193c:	d002      	beq.n	8001944 <EE_Format+0x168>
  {
    return FlashStatus;
 800193e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001942:	e054      	b.n	80019ee <EE_Format+0x212>
  }

  pEraseInit.Sector = PAGE1_ID;
 8001944:	2307      	movs	r3, #7
 8001946:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8001948:	482d      	ldr	r0, [pc, #180]	; (8001a00 <EE_Format+0x224>)
 800194a:	f7ff feb3 	bl	80016b4 <EE_VerifyPageFullyErased>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d14b      	bne.n	80019ec <EE_Format+0x210>
  __ASM volatile ("dsb 0xF":::"memory");
 8001954:	f3bf 8f4f 	dsb	sy
}
 8001958:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800195a:	f3bf 8f6f 	isb	sy
}
 800195e:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001960:	4b26      	ldr	r3, [pc, #152]	; (80019fc <EE_Format+0x220>)
 8001962:	695b      	ldr	r3, [r3, #20]
 8001964:	4a25      	ldr	r2, [pc, #148]	; (80019fc <EE_Format+0x220>)
 8001966:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800196a:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800196c:	4b23      	ldr	r3, [pc, #140]	; (80019fc <EE_Format+0x220>)
 800196e:	2200      	movs	r2, #0
 8001970:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001974:	f3bf 8f4f 	dsb	sy
}
 8001978:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800197a:	f3bf 8f6f 	isb	sy
}
 800197e:	bf00      	nop
}
 8001980:	bf00      	nop
  {
    SCB_DisableICache();
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8001982:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001986:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800198a:	4611      	mov	r1, r2
 800198c:	4618      	mov	r0, r3
 800198e:	f009 fb1d 	bl	800afcc <HAL_FLASHEx_Erase>
 8001992:	4603      	mov	r3, r0
 8001994:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001998:	4b18      	ldr	r3, [pc, #96]	; (80019fc <EE_Format+0x220>)
 800199a:	695b      	ldr	r3, [r3, #20]
 800199c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d11b      	bne.n	80019dc <EE_Format+0x200>
  __ASM volatile ("dsb 0xF":::"memory");
 80019a4:	f3bf 8f4f 	dsb	sy
}
 80019a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019aa:	f3bf 8f6f 	isb	sy
}
 80019ae:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80019b0:	4b12      	ldr	r3, [pc, #72]	; (80019fc <EE_Format+0x220>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80019b8:	f3bf 8f4f 	dsb	sy
}
 80019bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019be:	f3bf 8f6f 	isb	sy
}
 80019c2:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80019c4:	4b0d      	ldr	r3, [pc, #52]	; (80019fc <EE_Format+0x220>)
 80019c6:	695b      	ldr	r3, [r3, #20]
 80019c8:	4a0c      	ldr	r2, [pc, #48]	; (80019fc <EE_Format+0x220>)
 80019ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019ce:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80019d0:	f3bf 8f4f 	dsb	sy
}
 80019d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019d6:	f3bf 8f6f 	isb	sy
}
 80019da:	e000      	b.n	80019de <EE_Format+0x202>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80019dc:	bf00      	nop
    SCB_EnableICache();
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 80019de:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d002      	beq.n	80019ec <EE_Format+0x210>
    {
      return FlashStatus;
 80019e6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80019ea:	e000      	b.n	80019ee <EE_Format+0x212>
    }
  }

  return HAL_OK;
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3740      	adds	r7, #64	; 0x40
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	081c0000 	.word	0x081c0000
 80019fc:	e000ed00 	.word	0xe000ed00
 8001a00:	081e0000 	.word	0x081e0000

08001a04 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8001a0e:	2306      	movs	r3, #6
 8001a10:	81fb      	strh	r3, [r7, #14]
 8001a12:	2306      	movs	r3, #6
 8001a14:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8001a16:	4b1c      	ldr	r3, [pc, #112]	; (8001a88 <EE_FindValidPage+0x84>)
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8001a1c:	4b1b      	ldr	r3, [pc, #108]	; (8001a8c <EE_FindValidPage+0x88>)
 8001a1e:	881b      	ldrh	r3, [r3, #0]
 8001a20:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d01b      	beq.n	8001a60 <EE_FindValidPage+0x5c>
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d125      	bne.n	8001a78 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 8001a2c:	89bb      	ldrh	r3, [r7, #12]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d108      	bne.n	8001a44 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 8001a32:	89fb      	ldrh	r3, [r7, #14]
 8001a34:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d101      	bne.n	8001a40 <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	e01c      	b.n	8001a7a <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8001a40:	2301      	movs	r3, #1
 8001a42:	e01a      	b.n	8001a7a <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 8001a44:	89fb      	ldrh	r3, [r7, #14]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d108      	bne.n	8001a5c <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 8001a4a:	89bb      	ldrh	r3, [r7, #12]
 8001a4c:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d101      	bne.n	8001a58 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8001a54:	2301      	movs	r3, #1
 8001a56:	e010      	b.n	8001a7a <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 8001a58:	2300      	movs	r3, #0
 8001a5a:	e00e      	b.n	8001a7a <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8001a5c:	23ab      	movs	r3, #171	; 0xab
 8001a5e:	e00c      	b.n	8001a7a <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 8001a60:	89fb      	ldrh	r3, [r7, #14]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 8001a66:	2300      	movs	r3, #0
 8001a68:	e007      	b.n	8001a7a <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 8001a6a:	89bb      	ldrh	r3, [r7, #12]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d101      	bne.n	8001a74 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8001a70:	2301      	movs	r3, #1
 8001a72:	e002      	b.n	8001a7a <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8001a74:	23ab      	movs	r3, #171	; 0xab
 8001a76:	e000      	b.n	8001a7a <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8001a78:	2300      	movs	r3, #0
  }
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	081c0000 	.word	0x081c0000
 8001a8c:	081e0000 	.word	0x081e0000

08001a90 <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b096      	sub	sp, #88	; 0x58
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	460a      	mov	r2, r1
 8001a9a:	80fb      	strh	r3, [r7, #6]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  uint16_t ValidPage = PAGE0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 8001aac:	4b4d      	ldr	r3, [pc, #308]	; (8001be4 <EE_VerifyPageFullWriteVariable+0x154>)
 8001aae:	657b      	str	r3, [r7, #84]	; 0x54
 8001ab0:	4b4d      	ldr	r3, [pc, #308]	; (8001be8 <EE_VerifyPageFullWriteVariable+0x158>)
 8001ab2:	64fb      	str	r3, [r7, #76]	; 0x4c

  uint32_t data32[8] = {Data};
 8001ab4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ab8:	2220      	movs	r2, #32
 8001aba:	2100      	movs	r1, #0
 8001abc:	4618      	mov	r0, r3
 8001abe:	f018 fc2d 	bl	801a31c <memset>
 8001ac2:	88bb      	ldrh	r3, [r7, #4]
 8001ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t VirtAddress1[8] = {VirtAddress};
 8001ac6:	f107 030c 	add.w	r3, r7, #12
 8001aca:	2220      	movs	r2, #32
 8001acc:	2100      	movs	r1, #0
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f018 fc24 	bl	801a31c <memset>
 8001ad4:	88fb      	ldrh	r3, [r7, #6]
 8001ad6:	60fb      	str	r3, [r7, #12]
  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 8001ad8:	2001      	movs	r0, #1
 8001ada:	f7ff ff93 	bl	8001a04 <EE_FindValidPage>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8001ae4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001ae8:	2bab      	cmp	r3, #171	; 0xab
 8001aea:	d101      	bne.n	8001af0 <EE_VerifyPageFullWriteVariable+0x60>
  {
    return  NO_VALID_PAGE;
 8001aec:	23ab      	movs	r3, #171	; 0xab
 8001aee:	e075      	b.n	8001bdc <EE_VerifyPageFullWriteVariable+0x14c>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8001af0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001af4:	f203 430e 	addw	r3, r3, #1038	; 0x40e
 8001af8:	045b      	lsls	r3, r3, #17
 8001afa:	657b      	str	r3, [r7, #84]	; 0x54

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 8001afc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001b00:	3301      	adds	r3, #1
 8001b02:	045a      	lsls	r2, r3, #17
 8001b04:	4b39      	ldr	r3, [pc, #228]	; (8001bec <EE_VerifyPageFullWriteVariable+0x15c>)
 8001b06:	4413      	add	r3, r2
 8001b08:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("dsb 0xF":::"memory");
 8001b0a:	f3bf 8f4f 	dsb	sy
}
 8001b0e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b10:	f3bf 8f6f 	isb	sy
}
 8001b14:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001b16:	4b36      	ldr	r3, [pc, #216]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	4a35      	ldr	r2, [pc, #212]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001b1c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001b20:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001b22:	4b33      	ldr	r3, [pc, #204]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001b2a:	f3bf 8f4f 	dsb	sy
}
 8001b2e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b30:	f3bf 8f6f 	isb	sy
}
 8001b34:	bf00      	nop
}
 8001b36:	bf00      	nop

  SCB_DisableICache();

  /* Check each active page address starting from beginning */
  while (Address < PageEndAddress)
 8001b38:	e028      	b.n	8001b8c <EE_VerifyPageFullWriteVariable+0xfc>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 8001b3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b42:	d120      	bne.n	8001b86 <EE_VerifyPageFullWriteVariable+0xf6>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, Address, ((uint32_t)data32));
 8001b44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b48:	461a      	mov	r2, r3
 8001b4a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001b4c:	2001      	movs	r0, #1
 8001b4e:	f009 f8d5 	bl	800acfc <HAL_FLASH_Program>
 8001b52:	4603      	mov	r3, r0
 8001b54:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8001b58:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d003      	beq.n	8001b68 <EE_VerifyPageFullWriteVariable+0xd8>
      {
        return FlashStatus;
 8001b60:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	e039      	b.n	8001bdc <EE_VerifyPageFullWriteVariable+0x14c>
      }
      /* Set variable virtual address */
     FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, Address + 32, ((uint32_t)VirtAddress1));
 8001b68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b6a:	3320      	adds	r3, #32
 8001b6c:	f107 020c 	add.w	r2, r7, #12
 8001b70:	4619      	mov	r1, r3
 8001b72:	2001      	movs	r0, #1
 8001b74:	f009 f8c2 	bl	800acfc <HAL_FLASH_Program>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

      /* Return program operation status */
     return FlashStatus;
 8001b7e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	e02a      	b.n	8001bdc <EE_VerifyPageFullWriteVariable+0x14c>
    }
    else
    {
      /* Next address location */
      Address = Address + 64;
 8001b86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b88:	3340      	adds	r3, #64	; 0x40
 8001b8a:	657b      	str	r3, [r7, #84]	; 0x54
  while (Address < PageEndAddress)
 8001b8c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d3d2      	bcc.n	8001b3a <EE_VerifyPageFullWriteVariable+0xaa>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001b94:	4b16      	ldr	r3, [pc, #88]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001b96:	695b      	ldr	r3, [r3, #20]
 8001b98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d11b      	bne.n	8001bd8 <EE_VerifyPageFullWriteVariable+0x148>
  __ASM volatile ("dsb 0xF":::"memory");
 8001ba0:	f3bf 8f4f 	dsb	sy
}
 8001ba4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ba6:	f3bf 8f6f 	isb	sy
}
 8001baa:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001bac:	4b10      	ldr	r3, [pc, #64]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001bb4:	f3bf 8f4f 	dsb	sy
}
 8001bb8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001bba:	f3bf 8f6f 	isb	sy
}
 8001bbe:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	4a0a      	ldr	r2, [pc, #40]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001bc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bca:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bcc:	f3bf 8f4f 	dsb	sy
}
 8001bd0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001bd2:	f3bf 8f6f 	isb	sy
}
 8001bd6:	e000      	b.n	8001bda <EE_VerifyPageFullWriteVariable+0x14a>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001bd8:	bf00      	nop
    }
  }
  SCB_EnableICache();

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 8001bda:	2380      	movs	r3, #128	; 0x80
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3758      	adds	r7, #88	; 0x58
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	081c0000 	.word	0x081c0000
 8001be8:	081e0000 	.word	0x081e0000
 8001bec:	081bffff 	.word	0x081bffff
 8001bf0:	e000ed00 	.word	0xe000ed00

08001bf4 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b09c      	sub	sp, #112	; 0x70
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	460a      	mov	r2, r1
 8001bfe:	80fb      	strh	r3, [r7, #6]
 8001c00:	4613      	mov	r3, r2
 8001c02:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8001c04:	2300      	movs	r3, #0
 8001c06:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint32_t NewPageAddress = EEPROM_START_ADDRESS;
 8001c0a:	4bc3      	ldr	r3, [pc, #780]	; (8001f18 <EE_PageTransfer+0x324>)
 8001c0c:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint16_t OldPageId=0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8001c26:	2300      	movs	r3, #0
 8001c28:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
  uint32_t SectorError = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	65fb      	str	r3, [r7, #92]	; 0x5c
  FLASH_EraseInitTypeDef pEraseInit;
  uint32_t valid[8] = {0x0000};
 8001c30:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c34:	2220      	movs	r2, #32
 8001c36:	2100      	movs	r1, #0
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f018 fb6f 	bl	801a31c <memset>
  uint32_t receive[8] = {0xEEEE};
 8001c3e:	f107 0308 	add.w	r3, r7, #8
 8001c42:	2220      	movs	r2, #32
 8001c44:	2100      	movs	r1, #0
 8001c46:	4618      	mov	r0, r3
 8001c48:	f018 fb68 	bl	801a31c <memset>
 8001c4c:	f64e 63ee 	movw	r3, #61166	; 0xeeee
 8001c50:	60bb      	str	r3, [r7, #8]
  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8001c52:	2000      	movs	r0, #0
 8001c54:	f7ff fed6 	bl	8001a04 <EE_FindValidPage>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  if (ValidPage == PAGE1)       /* Page1 valid */
 8001c5e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d105      	bne.n	8001c72 <EE_PageTransfer+0x7e>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 8001c66:	4bac      	ldr	r3, [pc, #688]	; (8001f18 <EE_PageTransfer+0x324>)
 8001c68:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE1_ID;
 8001c6a:	2307      	movs	r3, #7
 8001c6c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8001c70:	e00b      	b.n	8001c8a <EE_PageTransfer+0x96>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 8001c72:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d105      	bne.n	8001c86 <EE_PageTransfer+0x92>
  {
    /* New page address  where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 8001c7a:	4ba8      	ldr	r3, [pc, #672]	; (8001f1c <EE_PageTransfer+0x328>)
 8001c7c:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE0_ID;
 8001c7e:	2306      	movs	r3, #6
 8001c80:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8001c84:	e001      	b.n	8001c8a <EE_PageTransfer+0x96>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 8001c86:	23ab      	movs	r3, #171	; 0xab
 8001c88:	e142      	b.n	8001f10 <EE_PageTransfer+0x31c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001c8a:	f3bf 8f4f 	dsb	sy
}
 8001c8e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c90:	f3bf 8f6f 	isb	sy
}
 8001c94:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001c96:	4ba2      	ldr	r3, [pc, #648]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	4aa1      	ldr	r2, [pc, #644]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001c9c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001ca0:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001ca2:	4b9f      	ldr	r3, [pc, #636]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001caa:	f3bf 8f4f 	dsb	sy
}
 8001cae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001cb0:	f3bf 8f6f 	isb	sy
}
 8001cb4:	bf00      	nop
}
 8001cb6:	bf00      	nop
  }

  /* Set the new Page status to RECEIVE_DATA status */
  SCB_DisableICache();
  FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, NewPageAddress, ((uint32_t)receive));
 8001cb8:	f107 0308 	add.w	r3, r7, #8
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001cc0:	2001      	movs	r0, #1
 8001cc2:	f009 f81b 	bl	800acfc <HAL_FLASH_Program>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001ccc:	4b94      	ldr	r3, [pc, #592]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001cce:	695b      	ldr	r3, [r3, #20]
 8001cd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d11b      	bne.n	8001d10 <EE_PageTransfer+0x11c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001cd8:	f3bf 8f4f 	dsb	sy
}
 8001cdc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001cde:	f3bf 8f6f 	isb	sy
}
 8001ce2:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001ce4:	4b8e      	ldr	r3, [pc, #568]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001cec:	f3bf 8f4f 	dsb	sy
}
 8001cf0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001cf2:	f3bf 8f6f 	isb	sy
}
 8001cf6:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001cf8:	4b89      	ldr	r3, [pc, #548]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001cfa:	695b      	ldr	r3, [r3, #20]
 8001cfc:	4a88      	ldr	r2, [pc, #544]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001cfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d02:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d04:	f3bf 8f4f 	dsb	sy
}
 8001d08:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d0a:	f3bf 8f6f 	isb	sy
}
 8001d0e:	e000      	b.n	8001d12 <EE_PageTransfer+0x11e>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001d10:	bf00      	nop
  SCB_EnableICache();

  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001d12:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <EE_PageTransfer+0x12e>
  {
    return FlashStatus;
 8001d1a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001d1e:	b29b      	uxth	r3, r3
 8001d20:	e0f6      	b.n	8001f10 <EE_PageTransfer+0x31c>
  }

  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8001d22:	88ba      	ldrh	r2, [r7, #4]
 8001d24:	88fb      	ldrh	r3, [r7, #6]
 8001d26:	4611      	mov	r1, r2
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff feb1 	bl	8001a90 <EE_VerifyPageFullWriteVariable>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != HAL_OK)
 8001d34:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d002      	beq.n	8001d42 <EE_PageTransfer+0x14e>
  {
    return EepromStatus;
 8001d3c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001d40:	e0e6      	b.n	8001f10 <EE_PageTransfer+0x31c>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8001d42:	2300      	movs	r3, #0
 8001d44:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8001d48:	e031      	b.n	8001dae <EE_PageTransfer+0x1ba>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 8001d4a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8001d4e:	4a75      	ldr	r2, [pc, #468]	; (8001f24 <EE_PageTransfer+0x330>)
 8001d50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d54:	88fa      	ldrh	r2, [r7, #6]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d024      	beq.n	8001da4 <EE_PageTransfer+0x1b0>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8001d5a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8001d5e:	4a71      	ldr	r2, [pc, #452]	; (8001f24 <EE_PageTransfer+0x330>)
 8001d60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d64:	4970      	ldr	r1, [pc, #448]	; (8001f28 <EE_PageTransfer+0x334>)
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff fcce 	bl	8001708 <EE_ReadVariable>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 8001d72:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d014      	beq.n	8001da4 <EE_PageTransfer+0x1b0>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8001d7a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8001d7e:	4a69      	ldr	r2, [pc, #420]	; (8001f24 <EE_PageTransfer+0x330>)
 8001d80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d84:	4a68      	ldr	r2, [pc, #416]	; (8001f28 <EE_PageTransfer+0x334>)
 8001d86:	8812      	ldrh	r2, [r2, #0]
 8001d88:	4611      	mov	r1, r2
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff fe80 	bl	8001a90 <EE_VerifyPageFullWriteVariable>
 8001d90:	4603      	mov	r3, r0
 8001d92:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != HAL_OK)
 8001d96:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d002      	beq.n	8001da4 <EE_PageTransfer+0x1b0>
        {
          return EepromStatus;
 8001d9e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001da2:	e0b5      	b.n	8001f10 <EE_PageTransfer+0x31c>
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8001da4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8001da8:	3301      	adds	r3, #1
 8001daa:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8001dae:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8001db2:	2b1c      	cmp	r3, #28
 8001db4:	d9c9      	bls.n	8001d4a <EE_PageTransfer+0x156>
        }
      }
    }
  }

  HAL_FLASH_Unlock();
 8001db6:	f009 f833 	bl	800ae20 <HAL_FLASH_Unlock>

  /* Clear pending flags (if any) */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR |
 8001dba:	4b5c      	ldr	r3, [pc, #368]	; (8001f2c <EE_PageTransfer+0x338>)
 8001dbc:	f44f 028e 	mov.w	r2, #4653056	; 0x470000
 8001dc0:	615a      	str	r2, [r3, #20]
                         FLASH_FLAG_PGSERR | FLASH_FLAG_WRPERR);

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	64bb      	str	r3, [r7, #72]	; 0x48
  pEraseInit.Banks = FLASH_BANK_2 ;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	64fb      	str	r3, [r7, #76]	; 0x4c
  pEraseInit.Sector = OldPageId;
 8001dca:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8001dce:	653b      	str	r3, [r7, #80]	; 0x50
  pEraseInit.NbSectors = 1;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	657b      	str	r3, [r7, #84]	; 0x54
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8001dd4:	2320      	movs	r3, #32
 8001dd6:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("dsb 0xF":::"memory");
 8001dd8:	f3bf 8f4f 	dsb	sy
}
 8001ddc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001dde:	f3bf 8f6f 	isb	sy
}
 8001de2:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001de4:	4b4e      	ldr	r3, [pc, #312]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001de6:	695b      	ldr	r3, [r3, #20]
 8001de8:	4a4d      	ldr	r2, [pc, #308]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001dea:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001dee:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001df0:	4b4b      	ldr	r3, [pc, #300]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001df8:	f3bf 8f4f 	dsb	sy
}
 8001dfc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001dfe:	f3bf 8f6f 	isb	sy
}
 8001e02:	bf00      	nop
}
 8001e04:	bf00      	nop

  /* Erase the old Page: Set old Page status to ERASED status */
  SCB_DisableICache();
  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8001e06:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001e0a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e0e:	4611      	mov	r1, r2
 8001e10:	4618      	mov	r0, r3
 8001e12:	f009 f8db 	bl	800afcc <HAL_FLASHEx_Erase>
 8001e16:	4603      	mov	r3, r0
 8001e18:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001e1c:	4b40      	ldr	r3, [pc, #256]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e1e:	695b      	ldr	r3, [r3, #20]
 8001e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d11b      	bne.n	8001e60 <EE_PageTransfer+0x26c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001e28:	f3bf 8f4f 	dsb	sy
}
 8001e2c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e2e:	f3bf 8f6f 	isb	sy
}
 8001e32:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001e34:	4b3a      	ldr	r3, [pc, #232]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001e3c:	f3bf 8f4f 	dsb	sy
}
 8001e40:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e42:	f3bf 8f6f 	isb	sy
}
 8001e46:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001e48:	4b35      	ldr	r3, [pc, #212]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e4a:	695b      	ldr	r3, [r3, #20]
 8001e4c:	4a34      	ldr	r2, [pc, #208]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e52:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e54:	f3bf 8f4f 	dsb	sy
}
 8001e58:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e5a:	f3bf 8f6f 	isb	sy
}
 8001e5e:	e000      	b.n	8001e62 <EE_PageTransfer+0x26e>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001e60:	bf00      	nop
  SCB_EnableICache();
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001e62:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <EE_PageTransfer+0x27e>
  {
    return FlashStatus;
 8001e6a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001e6e:	b29b      	uxth	r3, r3
 8001e70:	e04e      	b.n	8001f10 <EE_PageTransfer+0x31c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001e72:	f3bf 8f4f 	dsb	sy
}
 8001e76:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e78:	f3bf 8f6f 	isb	sy
}
 8001e7c:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001e7e:	4b28      	ldr	r3, [pc, #160]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	4a27      	ldr	r2, [pc, #156]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e84:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001e88:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001e8a:	4b25      	ldr	r3, [pc, #148]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001e92:	f3bf 8f4f 	dsb	sy
}
 8001e96:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e98:	f3bf 8f6f 	isb	sy
}
 8001e9c:	bf00      	nop
}
 8001e9e:	bf00      	nop
  }

  /* Set new Page status to VALID_PAGE status */
  SCB_DisableICache();
  FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, NewPageAddress, ((uint32_t)valid));
 8001ea0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001ea8:	2001      	movs	r0, #1
 8001eaa:	f008 ff27 	bl	800acfc <HAL_FLASH_Program>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001eb4:	4b1a      	ldr	r3, [pc, #104]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001eb6:	695b      	ldr	r3, [r3, #20]
 8001eb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d11b      	bne.n	8001ef8 <EE_PageTransfer+0x304>
  __ASM volatile ("dsb 0xF":::"memory");
 8001ec0:	f3bf 8f4f 	dsb	sy
}
 8001ec4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ec6:	f3bf 8f6f 	isb	sy
}
 8001eca:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001ecc:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001ed4:	f3bf 8f4f 	dsb	sy
}
 8001ed8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001eda:	f3bf 8f6f 	isb	sy
}
 8001ede:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	4a0e      	ldr	r2, [pc, #56]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001ee6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001eea:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001eec:	f3bf 8f4f 	dsb	sy
}
 8001ef0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ef2:	f3bf 8f6f 	isb	sy
}
 8001ef6:	e000      	b.n	8001efa <EE_PageTransfer+0x306>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001ef8:	bf00      	nop
  SCB_EnableICache();
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001efa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <EE_PageTransfer+0x316>
  {
    return FlashStatus;
 8001f02:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	e002      	b.n	8001f10 <EE_PageTransfer+0x31c>
  }

  /* Return last operation flash status */
  return FlashStatus;
 8001f0a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001f0e:	b29b      	uxth	r3, r3
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3770      	adds	r7, #112	; 0x70
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	081c0000 	.word	0x081c0000
 8001f1c:	081e0000 	.word	0x081e0000
 8001f20:	e000ed00 	.word	0xe000ed00
 8001f24:	24000000 	.word	0x24000000
 8001f28:	240003a0 	.word	0x240003a0
 8001f2c:	52002000 	.word	0x52002000

08001f30 <__NVIC_SystemReset>:
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001f34:	f3bf 8f4f 	dsb	sy
}
 8001f38:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001f3a:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <__NVIC_SystemReset+0x24>)
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001f42:	4904      	ldr	r1, [pc, #16]	; (8001f54 <__NVIC_SystemReset+0x24>)
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__NVIC_SystemReset+0x28>)
 8001f46:	4313      	orrs	r3, r2
 8001f48:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f4a:	f3bf 8f4f 	dsb	sy
}
 8001f4e:	bf00      	nop
    __NOP();
 8001f50:	bf00      	nop
 8001f52:	e7fd      	b.n	8001f50 <__NVIC_SystemReset+0x20>
 8001f54:	e000ed00 	.word	0xe000ed00
 8001f58:	05fa0004 	.word	0x05fa0004

08001f5c <handle_error>:
 * set the previous error to whatever error we are currently handling, send an error packet,
 * and enter IDLE mode. Additional actions are taken depending on the error category.
 *
 * @param error Error given by the caller.
 */
void handle_error(ERROR_STRUCT error) {
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	80b8      	strh	r0, [r7, #4]
#ifdef ERROR_HANDLING_ENABLED
	increment_error_counter(error);
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f000 f853 	bl	8002010 <increment_error_counter>
	set_previous_error(error);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f000 f8b4 	bl	80020d8 <set_previous_error>
	send_current_error_packet(error);
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f000 fa5d 	bl	8002430 <send_current_error_packet>
	osEventFlagsSet(mode_event_flags, IDLE_FLAG);
 8001f76:	4b0d      	ldr	r3, [pc, #52]	; (8001fac <handle_error+0x50>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2102      	movs	r1, #2
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f015 f907 	bl	8017190 <osEventFlagsSet>

	switch (error.category) {
 8001f82:	793b      	ldrb	r3, [r7, #4]
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d008      	beq.n	8001f9a <handle_error+0x3e>
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	dc08      	bgt.n	8001f9e <handle_error+0x42>
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d002      	beq.n	8001f96 <handle_error+0x3a>
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d006      	beq.n	8001fa2 <handle_error+0x46>
	case EC_peripheral:
		NVIC_SystemReset();
		break;
	default:
		// Should not be possible to get here
		break;
 8001f94:	e003      	b.n	8001f9e <handle_error+0x42>
		NVIC_SystemReset();
 8001f96:	f7ff ffcb 	bl	8001f30 <__NVIC_SystemReset>
		NVIC_SystemReset();
 8001f9a:	f7ff ffc9 	bl	8001f30 <__NVIC_SystemReset>
		break;
 8001f9e:	bf00      	nop
 8001fa0:	e000      	b.n	8001fa4 <handle_error+0x48>
		break;
 8001fa2:	bf00      	nop
	}
#endif
}
 8001fa4:	bf00      	nop
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	24001a98 	.word	0x24001a98

08001fb0 <error_counter_init>:

/**
 * @breif Initializes the EE, reads the error counters from the EE, and stores them in local_cpy.
 */
void error_counter_init() {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8001fb6:	f008 ff33 	bl	800ae20 <HAL_FLASH_Unlock>
	if (EE_Init() != EE_OK) {
 8001fba:	f7fe feed 	bl	8000d98 <EE_Init>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <error_counter_init+0x18>
		Error_Handler();
 8001fc4:	f001 fd24 	bl	8003a10 <Error_Handler>
	}

	for (int i = 0; i < NUM_ERROR_COUNTERS; i++) {
 8001fc8:	2300      	movs	r3, #0
 8001fca:	607b      	str	r3, [r7, #4]
 8001fcc:	e013      	b.n	8001ff6 <error_counter_init+0x46>
		if ((EE_ReadVariable(VirtAddVarTab[i], &local_cpy[i])) != HAL_OK) {
 8001fce:	4a0e      	ldr	r2, [pc, #56]	; (8002008 <error_counter_init+0x58>)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	490c      	ldr	r1, [pc, #48]	; (800200c <error_counter_init+0x5c>)
 8001fdc:	440b      	add	r3, r1
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	f7ff fb91 	bl	8001708 <EE_ReadVariable>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <error_counter_init+0x40>
			Error_Handler();
 8001fec:	f001 fd10 	bl	8003a10 <Error_Handler>
	for (int i = 0; i < NUM_ERROR_COUNTERS; i++) {
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2b1a      	cmp	r3, #26
 8001ffa:	dde8      	ble.n	8001fce <error_counter_init+0x1e>
		}
	}
}
 8001ffc:	bf00      	nop
 8001ffe:	bf00      	nop
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	24000000 	.word	0x24000000
 800200c:	240003a4 	.word	0x240003a4

08002010 <increment_error_counter>:
 * local_cpy array. To see what index a particular error is stored in, just check the value
 * each category or detail is assigned in the header file.
 *
 * @param error Error given by the caller.
 */
void increment_error_counter(ERROR_STRUCT error) {
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	80b8      	strh	r0, [r7, #4]
	local_cpy[error.category]++;
 8002018:	793b      	ldrb	r3, [r7, #4]
 800201a:	4a0b      	ldr	r2, [pc, #44]	; (8002048 <increment_error_counter+0x38>)
 800201c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002020:	3201      	adds	r2, #1
 8002022:	b291      	uxth	r1, r2
 8002024:	4a08      	ldr	r2, [pc, #32]	; (8002048 <increment_error_counter+0x38>)
 8002026:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	local_cpy[error.detail]++;
 800202a:	797b      	ldrb	r3, [r7, #5]
 800202c:	4a06      	ldr	r2, [pc, #24]	; (8002048 <increment_error_counter+0x38>)
 800202e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002032:	3201      	adds	r2, #1
 8002034:	b291      	uxth	r1, r2
 8002036:	4a04      	ldr	r2, [pc, #16]	; (8002048 <increment_error_counter+0x38>)
 8002038:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	update_error_counter();
 800203c:	f000 f806 	bl	800204c <update_error_counter>
}
 8002040:	bf00      	nop
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	240003a4 	.word	0x240003a4

0800204c <update_error_counter>:

/**
 * @brief Writes the contents of local_cpy to the EE, excluding the previous error codes.
 */
void update_error_counter(){
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_ERROR_COUNTERS; i++) {
 8002052:	2300      	movs	r3, #0
 8002054:	607b      	str	r3, [r7, #4]
 8002056:	e013      	b.n	8002080 <update_error_counter+0x34>
		if ((EE_WriteVariable(VirtAddVarTab[i], local_cpy[i])) != HAL_OK) {
 8002058:	4a0d      	ldr	r2, [pc, #52]	; (8002090 <update_error_counter+0x44>)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002060:	490c      	ldr	r1, [pc, #48]	; (8002094 <update_error_counter+0x48>)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002068:	4619      	mov	r1, r3
 800206a:	4610      	mov	r0, r2
 800206c:	f7ff fb94 	bl	8001798 <EE_WriteVariable>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <update_error_counter+0x2e>
			Error_Handler();
 8002076:	f001 fccb 	bl	8003a10 <Error_Handler>
	for (int i = 0; i < NUM_ERROR_COUNTERS; i++) {
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	3301      	adds	r3, #1
 800207e:	607b      	str	r3, [r7, #4]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2b1a      	cmp	r3, #26
 8002084:	dde8      	ble.n	8002058 <update_error_counter+0xc>
		}
	}
}
 8002086:	bf00      	nop
 8002088:	bf00      	nop
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	24000000 	.word	0x24000000
 8002094:	240003a4 	.word	0x240003a4

08002098 <reset_error_counters>:

/**
 * @brief Resets all error counters in the EE to 0.
 */
void reset_error_counters() {
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_ERROR_COUNTERS; i++) {
 800209e:	2300      	movs	r3, #0
 80020a0:	607b      	str	r3, [r7, #4]
 80020a2:	e00f      	b.n	80020c4 <reset_error_counters+0x2c>
		if ((EE_WriteVariable(VirtAddVarTab[i], 0)) != HAL_OK) {
 80020a4:	4a0b      	ldr	r2, [pc, #44]	; (80020d4 <reset_error_counters+0x3c>)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020ac:	2100      	movs	r1, #0
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff fb72 	bl	8001798 <EE_WriteVariable>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <reset_error_counters+0x26>
			Error_Handler();
 80020ba:	f001 fca9 	bl	8003a10 <Error_Handler>
	for (int i = 0; i < NUM_ERROR_COUNTERS; i++) {
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	3301      	adds	r3, #1
 80020c2:	607b      	str	r3, [r7, #4]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2b1a      	cmp	r3, #26
 80020c8:	ddec      	ble.n	80020a4 <reset_error_counters+0xc>
		}
	}
}
 80020ca:	bf00      	nop
 80020cc:	bf00      	nop
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	24000000 	.word	0x24000000

080020d8 <set_previous_error>:
/**
 * @brief Sets previous error code in the EE.
 *
 * @param error Previous error code in EE is set to this.
 */
void set_previous_error(ERROR_STRUCT error) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	80b8      	strh	r0, [r7, #4]
	if ((EE_WriteVariable(VirtAddVarTab[PREV_ERROR_CATEGORY_INDEX], error.category)) != HAL_OK) {
 80020e0:	4b0e      	ldr	r3, [pc, #56]	; (800211c <set_previous_error+0x44>)
 80020e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80020e4:	793a      	ldrb	r2, [r7, #4]
 80020e6:	b292      	uxth	r2, r2
 80020e8:	4611      	mov	r1, r2
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff fb54 	bl	8001798 <EE_WriteVariable>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <set_previous_error+0x22>
		Error_Handler();
 80020f6:	f001 fc8b 	bl	8003a10 <Error_Handler>
	}
	if ((EE_WriteVariable(VirtAddVarTab[PREV_ERROR_DETAIL_INDEX], error.detail)) != HAL_OK) {
 80020fa:	4b08      	ldr	r3, [pc, #32]	; (800211c <set_previous_error+0x44>)
 80020fc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80020fe:	797a      	ldrb	r2, [r7, #5]
 8002100:	b292      	uxth	r2, r2
 8002102:	4611      	mov	r1, r2
 8002104:	4618      	mov	r0, r3
 8002106:	f7ff fb47 	bl	8001798 <EE_WriteVariable>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <set_previous_error+0x3c>
		Error_Handler();
 8002110:	f001 fc7e 	bl	8003a10 <Error_Handler>
	}
}
 8002114:	bf00      	nop
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	24000000 	.word	0x24000000

08002120 <get_previous_error>:
/**
 * @brief Reads the previous error codes from EE
 *
 * @return Error populated with retrieved category and detail.
 */
ERROR_STRUCT get_previous_error() {
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
	ERROR_STRUCT prev_error;
	uint16_t category;
	uint16_t detail;

	if ((EE_ReadVariable(VirtAddVarTab[PREV_ERROR_CATEGORY_INDEX], &category)) != HAL_OK) {
 8002126:	4b15      	ldr	r3, [pc, #84]	; (800217c <get_previous_error+0x5c>)
 8002128:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800212a:	1dba      	adds	r2, r7, #6
 800212c:	4611      	mov	r1, r2
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff faea 	bl	8001708 <EE_ReadVariable>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <get_previous_error+0x1e>
		Error_Handler();
 800213a:	f001 fc69 	bl	8003a10 <Error_Handler>
	}
	if ((EE_ReadVariable(VirtAddVarTab[PREV_ERROR_DETAIL_INDEX], &detail)) != HAL_OK) {
 800213e:	4b0f      	ldr	r3, [pc, #60]	; (800217c <get_previous_error+0x5c>)
 8002140:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8002142:	1d3a      	adds	r2, r7, #4
 8002144:	4611      	mov	r1, r2
 8002146:	4618      	mov	r0, r3
 8002148:	f7ff fade 	bl	8001708 <EE_ReadVariable>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <get_previous_error+0x36>
		Error_Handler();
 8002152:	f001 fc5d 	bl	8003a10 <Error_Handler>
	}

	prev_error.category = category;
 8002156:	88fb      	ldrh	r3, [r7, #6]
 8002158:	b2db      	uxtb	r3, r3
 800215a:	723b      	strb	r3, [r7, #8]
	prev_error.detail = detail;
 800215c:	88bb      	ldrh	r3, [r7, #4]
 800215e:	b2db      	uxtb	r3, r3
 8002160:	727b      	strb	r3, [r7, #9]

	return prev_error;
 8002162:	893b      	ldrh	r3, [r7, #8]
 8002164:	81bb      	strh	r3, [r7, #12]
 8002166:	2300      	movs	r3, #0
 8002168:	7b3a      	ldrb	r2, [r7, #12]
 800216a:	f362 0307 	bfi	r3, r2, #0, #8
 800216e:	7b7a      	ldrb	r2, [r7, #13]
 8002170:	f362 230f 	bfi	r3, r2, #8, #8
}
 8002174:	4618      	mov	r0, r3
 8002176:	3710      	adds	r7, #16
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	24000000 	.word	0x24000000

08002180 <send_error_counter_packet>:
 * @brief Creates and sends a packet containing all 27 error counters.
 *
 * There is an error counter for every single category and detail.
 * This type of packet is only sent during sync.
 */
void send_error_counter_packet() {
 8002180:	b580      	push	{r7, lr}
 8002182:	b08e      	sub	sp, #56	; 0x38
 8002184:	af00      	add	r7, sp, #0
	uint8_t buffer[ERROR_COUNTER_PACKET_SIZE];

	buffer[0] = ERROR_COUNTER_PACKET_SYNC;
 8002186:	23cc      	movs	r3, #204	; 0xcc
 8002188:	703b      	strb	r3, [r7, #0]
	buffer[1] = ERROR_COUNTER_PACKET_SYNC;
 800218a:	23cc      	movs	r3, #204	; 0xcc
 800218c:	707b      	strb	r3, [r7, #1]
	buffer[2] = ((local_cpy[0] & 0xFF00) >> 8);
 800218e:	4b98      	ldr	r3, [pc, #608]	; (80023f0 <send_error_counter_packet+0x270>)
 8002190:	881b      	ldrh	r3, [r3, #0]
 8002192:	0a1b      	lsrs	r3, r3, #8
 8002194:	b29b      	uxth	r3, r3
 8002196:	b2db      	uxtb	r3, r3
 8002198:	70bb      	strb	r3, [r7, #2]
	buffer[3] = (local_cpy[0] & 0xFF);
 800219a:	4b95      	ldr	r3, [pc, #596]	; (80023f0 <send_error_counter_packet+0x270>)
 800219c:	881b      	ldrh	r3, [r3, #0]
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	70fb      	strb	r3, [r7, #3]
	buffer[4] = ((local_cpy[1] & 0xFF00) >> 8);
 80021a2:	4b93      	ldr	r3, [pc, #588]	; (80023f0 <send_error_counter_packet+0x270>)
 80021a4:	885b      	ldrh	r3, [r3, #2]
 80021a6:	0a1b      	lsrs	r3, r3, #8
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	713b      	strb	r3, [r7, #4]
	buffer[5] = (local_cpy[1] & 0xFF);
 80021ae:	4b90      	ldr	r3, [pc, #576]	; (80023f0 <send_error_counter_packet+0x270>)
 80021b0:	885b      	ldrh	r3, [r3, #2]
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	717b      	strb	r3, [r7, #5]
	buffer[6] = ((local_cpy[2] & 0xFF00) >> 8);
 80021b6:	4b8e      	ldr	r3, [pc, #568]	; (80023f0 <send_error_counter_packet+0x270>)
 80021b8:	889b      	ldrh	r3, [r3, #4]
 80021ba:	0a1b      	lsrs	r3, r3, #8
 80021bc:	b29b      	uxth	r3, r3
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	71bb      	strb	r3, [r7, #6]
	buffer[7] = (local_cpy[2] & 0xFF);
 80021c2:	4b8b      	ldr	r3, [pc, #556]	; (80023f0 <send_error_counter_packet+0x270>)
 80021c4:	889b      	ldrh	r3, [r3, #4]
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	71fb      	strb	r3, [r7, #7]
	buffer[8] = ((local_cpy[3] & 0xFF00) >> 8);
 80021ca:	4b89      	ldr	r3, [pc, #548]	; (80023f0 <send_error_counter_packet+0x270>)
 80021cc:	88db      	ldrh	r3, [r3, #6]
 80021ce:	0a1b      	lsrs	r3, r3, #8
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	723b      	strb	r3, [r7, #8]
	buffer[9] = (local_cpy[3] & 0xFF);
 80021d6:	4b86      	ldr	r3, [pc, #536]	; (80023f0 <send_error_counter_packet+0x270>)
 80021d8:	88db      	ldrh	r3, [r3, #6]
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	727b      	strb	r3, [r7, #9]
	buffer[10] = ((local_cpy[4] & 0xFF00) >> 8);
 80021de:	4b84      	ldr	r3, [pc, #528]	; (80023f0 <send_error_counter_packet+0x270>)
 80021e0:	891b      	ldrh	r3, [r3, #8]
 80021e2:	0a1b      	lsrs	r3, r3, #8
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	72bb      	strb	r3, [r7, #10]
	buffer[11] = (local_cpy[4] & 0xFF);
 80021ea:	4b81      	ldr	r3, [pc, #516]	; (80023f0 <send_error_counter_packet+0x270>)
 80021ec:	891b      	ldrh	r3, [r3, #8]
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	72fb      	strb	r3, [r7, #11]
	buffer[12] = ((local_cpy[5] & 0xFF00) >> 8);
 80021f2:	4b7f      	ldr	r3, [pc, #508]	; (80023f0 <send_error_counter_packet+0x270>)
 80021f4:	895b      	ldrh	r3, [r3, #10]
 80021f6:	0a1b      	lsrs	r3, r3, #8
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	733b      	strb	r3, [r7, #12]
	buffer[13] = (local_cpy[5] & 0xFF);
 80021fe:	4b7c      	ldr	r3, [pc, #496]	; (80023f0 <send_error_counter_packet+0x270>)
 8002200:	895b      	ldrh	r3, [r3, #10]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	737b      	strb	r3, [r7, #13]
	buffer[14] = ((local_cpy[6] & 0xFF00) >> 8);
 8002206:	4b7a      	ldr	r3, [pc, #488]	; (80023f0 <send_error_counter_packet+0x270>)
 8002208:	899b      	ldrh	r3, [r3, #12]
 800220a:	0a1b      	lsrs	r3, r3, #8
 800220c:	b29b      	uxth	r3, r3
 800220e:	b2db      	uxtb	r3, r3
 8002210:	73bb      	strb	r3, [r7, #14]
	buffer[15] = (local_cpy[6] & 0xFF);
 8002212:	4b77      	ldr	r3, [pc, #476]	; (80023f0 <send_error_counter_packet+0x270>)
 8002214:	899b      	ldrh	r3, [r3, #12]
 8002216:	b2db      	uxtb	r3, r3
 8002218:	73fb      	strb	r3, [r7, #15]
	buffer[16] = ((local_cpy[7] & 0xFF00) >> 8);
 800221a:	4b75      	ldr	r3, [pc, #468]	; (80023f0 <send_error_counter_packet+0x270>)
 800221c:	89db      	ldrh	r3, [r3, #14]
 800221e:	0a1b      	lsrs	r3, r3, #8
 8002220:	b29b      	uxth	r3, r3
 8002222:	b2db      	uxtb	r3, r3
 8002224:	743b      	strb	r3, [r7, #16]
	buffer[17] = (local_cpy[7] & 0xFF);
 8002226:	4b72      	ldr	r3, [pc, #456]	; (80023f0 <send_error_counter_packet+0x270>)
 8002228:	89db      	ldrh	r3, [r3, #14]
 800222a:	b2db      	uxtb	r3, r3
 800222c:	747b      	strb	r3, [r7, #17]
	buffer[18] = ((local_cpy[8] & 0xFF00) >> 8);
 800222e:	4b70      	ldr	r3, [pc, #448]	; (80023f0 <send_error_counter_packet+0x270>)
 8002230:	8a1b      	ldrh	r3, [r3, #16]
 8002232:	0a1b      	lsrs	r3, r3, #8
 8002234:	b29b      	uxth	r3, r3
 8002236:	b2db      	uxtb	r3, r3
 8002238:	74bb      	strb	r3, [r7, #18]
	buffer[19] = (local_cpy[8] & 0xFF);
 800223a:	4b6d      	ldr	r3, [pc, #436]	; (80023f0 <send_error_counter_packet+0x270>)
 800223c:	8a1b      	ldrh	r3, [r3, #16]
 800223e:	b2db      	uxtb	r3, r3
 8002240:	74fb      	strb	r3, [r7, #19]
	buffer[20] = ((local_cpy[9] & 0xFF00) >> 8);
 8002242:	4b6b      	ldr	r3, [pc, #428]	; (80023f0 <send_error_counter_packet+0x270>)
 8002244:	8a5b      	ldrh	r3, [r3, #18]
 8002246:	0a1b      	lsrs	r3, r3, #8
 8002248:	b29b      	uxth	r3, r3
 800224a:	b2db      	uxtb	r3, r3
 800224c:	753b      	strb	r3, [r7, #20]
	buffer[21] = (local_cpy[9] & 0xFF);
 800224e:	4b68      	ldr	r3, [pc, #416]	; (80023f0 <send_error_counter_packet+0x270>)
 8002250:	8a5b      	ldrh	r3, [r3, #18]
 8002252:	b2db      	uxtb	r3, r3
 8002254:	757b      	strb	r3, [r7, #21]
	buffer[22] = ((local_cpy[10] & 0xFF00) >> 8);
 8002256:	4b66      	ldr	r3, [pc, #408]	; (80023f0 <send_error_counter_packet+0x270>)
 8002258:	8a9b      	ldrh	r3, [r3, #20]
 800225a:	0a1b      	lsrs	r3, r3, #8
 800225c:	b29b      	uxth	r3, r3
 800225e:	b2db      	uxtb	r3, r3
 8002260:	75bb      	strb	r3, [r7, #22]
	buffer[23] = (local_cpy[10] & 0xFF);
 8002262:	4b63      	ldr	r3, [pc, #396]	; (80023f0 <send_error_counter_packet+0x270>)
 8002264:	8a9b      	ldrh	r3, [r3, #20]
 8002266:	b2db      	uxtb	r3, r3
 8002268:	75fb      	strb	r3, [r7, #23]
	buffer[24] = ((local_cpy[11] & 0xFF00) >> 8);
 800226a:	4b61      	ldr	r3, [pc, #388]	; (80023f0 <send_error_counter_packet+0x270>)
 800226c:	8adb      	ldrh	r3, [r3, #22]
 800226e:	0a1b      	lsrs	r3, r3, #8
 8002270:	b29b      	uxth	r3, r3
 8002272:	b2db      	uxtb	r3, r3
 8002274:	763b      	strb	r3, [r7, #24]
	buffer[25] = (local_cpy[11] & 0xFF);
 8002276:	4b5e      	ldr	r3, [pc, #376]	; (80023f0 <send_error_counter_packet+0x270>)
 8002278:	8adb      	ldrh	r3, [r3, #22]
 800227a:	b2db      	uxtb	r3, r3
 800227c:	767b      	strb	r3, [r7, #25]
	buffer[26] = ((local_cpy[12] & 0xFF00) >> 8);
 800227e:	4b5c      	ldr	r3, [pc, #368]	; (80023f0 <send_error_counter_packet+0x270>)
 8002280:	8b1b      	ldrh	r3, [r3, #24]
 8002282:	0a1b      	lsrs	r3, r3, #8
 8002284:	b29b      	uxth	r3, r3
 8002286:	b2db      	uxtb	r3, r3
 8002288:	76bb      	strb	r3, [r7, #26]
	buffer[27] = (local_cpy[12] & 0xFF);
 800228a:	4b59      	ldr	r3, [pc, #356]	; (80023f0 <send_error_counter_packet+0x270>)
 800228c:	8b1b      	ldrh	r3, [r3, #24]
 800228e:	b2db      	uxtb	r3, r3
 8002290:	76fb      	strb	r3, [r7, #27]
	buffer[28] = ((local_cpy[13] & 0xFF00) >> 8);
 8002292:	4b57      	ldr	r3, [pc, #348]	; (80023f0 <send_error_counter_packet+0x270>)
 8002294:	8b5b      	ldrh	r3, [r3, #26]
 8002296:	0a1b      	lsrs	r3, r3, #8
 8002298:	b29b      	uxth	r3, r3
 800229a:	b2db      	uxtb	r3, r3
 800229c:	773b      	strb	r3, [r7, #28]
	buffer[29] = (local_cpy[13] & 0xFF);
 800229e:	4b54      	ldr	r3, [pc, #336]	; (80023f0 <send_error_counter_packet+0x270>)
 80022a0:	8b5b      	ldrh	r3, [r3, #26]
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	777b      	strb	r3, [r7, #29]
	buffer[30] = ((local_cpy[14] & 0xFF00) >> 8);
 80022a6:	4b52      	ldr	r3, [pc, #328]	; (80023f0 <send_error_counter_packet+0x270>)
 80022a8:	8b9b      	ldrh	r3, [r3, #28]
 80022aa:	0a1b      	lsrs	r3, r3, #8
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	77bb      	strb	r3, [r7, #30]
	buffer[31] = (local_cpy[14] & 0xFF);
 80022b2:	4b4f      	ldr	r3, [pc, #316]	; (80023f0 <send_error_counter_packet+0x270>)
 80022b4:	8b9b      	ldrh	r3, [r3, #28]
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	77fb      	strb	r3, [r7, #31]
	buffer[32] = ((local_cpy[15] & 0xFF00) >> 8);
 80022ba:	4b4d      	ldr	r3, [pc, #308]	; (80023f0 <send_error_counter_packet+0x270>)
 80022bc:	8bdb      	ldrh	r3, [r3, #30]
 80022be:	0a1b      	lsrs	r3, r3, #8
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	f887 3020 	strb.w	r3, [r7, #32]
	buffer[33] = (local_cpy[15] & 0xFF);
 80022c8:	4b49      	ldr	r3, [pc, #292]	; (80023f0 <send_error_counter_packet+0x270>)
 80022ca:	8bdb      	ldrh	r3, [r3, #30]
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	buffer[34] = ((local_cpy[16] & 0xFF00) >> 8);
 80022d2:	4b47      	ldr	r3, [pc, #284]	; (80023f0 <send_error_counter_packet+0x270>)
 80022d4:	8c1b      	ldrh	r3, [r3, #32]
 80022d6:	0a1b      	lsrs	r3, r3, #8
 80022d8:	b29b      	uxth	r3, r3
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	buffer[35] = (local_cpy[16] & 0xFF);
 80022e0:	4b43      	ldr	r3, [pc, #268]	; (80023f0 <send_error_counter_packet+0x270>)
 80022e2:	8c1b      	ldrh	r3, [r3, #32]
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	buffer[36] = ((local_cpy[17] & 0xFF00) >> 8);
 80022ea:	4b41      	ldr	r3, [pc, #260]	; (80023f0 <send_error_counter_packet+0x270>)
 80022ec:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80022ee:	0a1b      	lsrs	r3, r3, #8
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	buffer[37] = (local_cpy[17] & 0xFF);
 80022f8:	4b3d      	ldr	r3, [pc, #244]	; (80023f0 <send_error_counter_packet+0x270>)
 80022fa:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	buffer[38] = ((local_cpy[18] & 0xFF00) >> 8);
 8002302:	4b3b      	ldr	r3, [pc, #236]	; (80023f0 <send_error_counter_packet+0x270>)
 8002304:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002306:	0a1b      	lsrs	r3, r3, #8
 8002308:	b29b      	uxth	r3, r3
 800230a:	b2db      	uxtb	r3, r3
 800230c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	buffer[39] = (local_cpy[18] & 0xFF);
 8002310:	4b37      	ldr	r3, [pc, #220]	; (80023f0 <send_error_counter_packet+0x270>)
 8002312:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002314:	b2db      	uxtb	r3, r3
 8002316:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	buffer[40] = ((local_cpy[19] & 0xFF00) >> 8);
 800231a:	4b35      	ldr	r3, [pc, #212]	; (80023f0 <send_error_counter_packet+0x270>)
 800231c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800231e:	0a1b      	lsrs	r3, r3, #8
 8002320:	b29b      	uxth	r3, r3
 8002322:	b2db      	uxtb	r3, r3
 8002324:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	buffer[41] = (local_cpy[19] & 0xFF);
 8002328:	4b31      	ldr	r3, [pc, #196]	; (80023f0 <send_error_counter_packet+0x270>)
 800232a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800232c:	b2db      	uxtb	r3, r3
 800232e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	buffer[42] = ((local_cpy[20] & 0xFF00) >> 8);
 8002332:	4b2f      	ldr	r3, [pc, #188]	; (80023f0 <send_error_counter_packet+0x270>)
 8002334:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002336:	0a1b      	lsrs	r3, r3, #8
 8002338:	b29b      	uxth	r3, r3
 800233a:	b2db      	uxtb	r3, r3
 800233c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	buffer[43] = (local_cpy[20] & 0xFF);
 8002340:	4b2b      	ldr	r3, [pc, #172]	; (80023f0 <send_error_counter_packet+0x270>)
 8002342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002344:	b2db      	uxtb	r3, r3
 8002346:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	buffer[44] = ((local_cpy[21] & 0xFF00) >> 8);
 800234a:	4b29      	ldr	r3, [pc, #164]	; (80023f0 <send_error_counter_packet+0x270>)
 800234c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800234e:	0a1b      	lsrs	r3, r3, #8
 8002350:	b29b      	uxth	r3, r3
 8002352:	b2db      	uxtb	r3, r3
 8002354:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	buffer[45] = (local_cpy[21] & 0xFF);
 8002358:	4b25      	ldr	r3, [pc, #148]	; (80023f0 <send_error_counter_packet+0x270>)
 800235a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800235c:	b2db      	uxtb	r3, r3
 800235e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	buffer[46] = ((local_cpy[22] & 0xFF00) >> 8);
 8002362:	4b23      	ldr	r3, [pc, #140]	; (80023f0 <send_error_counter_packet+0x270>)
 8002364:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002366:	0a1b      	lsrs	r3, r3, #8
 8002368:	b29b      	uxth	r3, r3
 800236a:	b2db      	uxtb	r3, r3
 800236c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	buffer[47] = (local_cpy[22] & 0xFF);
 8002370:	4b1f      	ldr	r3, [pc, #124]	; (80023f0 <send_error_counter_packet+0x270>)
 8002372:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002374:	b2db      	uxtb	r3, r3
 8002376:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	buffer[48] = ((local_cpy[23] & 0xFF00) >> 8);
 800237a:	4b1d      	ldr	r3, [pc, #116]	; (80023f0 <send_error_counter_packet+0x270>)
 800237c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800237e:	0a1b      	lsrs	r3, r3, #8
 8002380:	b29b      	uxth	r3, r3
 8002382:	b2db      	uxtb	r3, r3
 8002384:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	buffer[49] = (local_cpy[23] & 0xFF);
 8002388:	4b19      	ldr	r3, [pc, #100]	; (80023f0 <send_error_counter_packet+0x270>)
 800238a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800238c:	b2db      	uxtb	r3, r3
 800238e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	buffer[50] = ((local_cpy[24] & 0xFF00) >> 8);
 8002392:	4b17      	ldr	r3, [pc, #92]	; (80023f0 <send_error_counter_packet+0x270>)
 8002394:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002396:	0a1b      	lsrs	r3, r3, #8
 8002398:	b29b      	uxth	r3, r3
 800239a:	b2db      	uxtb	r3, r3
 800239c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	buffer[51] = (local_cpy[24] & 0xFF);
 80023a0:	4b13      	ldr	r3, [pc, #76]	; (80023f0 <send_error_counter_packet+0x270>)
 80023a2:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	buffer[52] = ((local_cpy[25] & 0xFF00) >> 8);
 80023aa:	4b11      	ldr	r3, [pc, #68]	; (80023f0 <send_error_counter_packet+0x270>)
 80023ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80023ae:	0a1b      	lsrs	r3, r3, #8
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	buffer[53] = (local_cpy[25] & 0xFF);
 80023b8:	4b0d      	ldr	r3, [pc, #52]	; (80023f0 <send_error_counter_packet+0x270>)
 80023ba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	buffer[54] = ((local_cpy[26] & 0xFF00) >> 8);
 80023c2:	4b0b      	ldr	r3, [pc, #44]	; (80023f0 <send_error_counter_packet+0x270>)
 80023c4:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80023c6:	0a1b      	lsrs	r3, r3, #8
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	buffer[55] = (local_cpy[26] & 0xFF);
 80023d0:	4b07      	ldr	r3, [pc, #28]	; (80023f0 <send_error_counter_packet+0x270>)
 80023d2:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	HAL_UART_Transmit(&huart1, buffer, ERROR_COUNTER_PACKET_SIZE, 100);
 80023da:	4639      	mov	r1, r7
 80023dc:	2364      	movs	r3, #100	; 0x64
 80023de:	2238      	movs	r2, #56	; 0x38
 80023e0:	4804      	ldr	r0, [pc, #16]	; (80023f4 <send_error_counter_packet+0x274>)
 80023e2:	f011 ff71 	bl	80142c8 <HAL_UART_Transmit>
}
 80023e6:	bf00      	nop
 80023e8:	3738      	adds	r7, #56	; 0x38
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	240003a4 	.word	0x240003a4
 80023f4:	24001e3c 	.word	0x24001e3c

080023f8 <send_previous_error_packet>:
/**
 * @brief Creates and sends a packet containing the error codes for the previous error.
 *
 * This type of packet is only sent on request.
 */
void send_previous_error_packet() {
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
	ERROR_STRUCT prev_error;
	uint8_t buffer[PREV_ERROR_PACKET_SIZE];

	prev_error = get_previous_error();
 80023fe:	f7ff fe8f 	bl	8002120 <get_previous_error>
 8002402:	4603      	mov	r3, r0
 8002404:	80bb      	strh	r3, [r7, #4]

	buffer[0] = PREV_ERROR_PACKET_SYNC;
 8002406:	23aa      	movs	r3, #170	; 0xaa
 8002408:	703b      	strb	r3, [r7, #0]
	buffer[1] = PREV_ERROR_PACKET_SYNC;
 800240a:	23aa      	movs	r3, #170	; 0xaa
 800240c:	707b      	strb	r3, [r7, #1]
	buffer[2] = prev_error.category;
 800240e:	793b      	ldrb	r3, [r7, #4]
 8002410:	70bb      	strb	r3, [r7, #2]
	buffer[3] = prev_error.detail;
 8002412:	797b      	ldrb	r3, [r7, #5]
 8002414:	70fb      	strb	r3, [r7, #3]

	HAL_UART_Transmit(&huart1, buffer, PREV_ERROR_PACKET_SIZE, 100);
 8002416:	4639      	mov	r1, r7
 8002418:	2364      	movs	r3, #100	; 0x64
 800241a:	2204      	movs	r2, #4
 800241c:	4803      	ldr	r0, [pc, #12]	; (800242c <send_previous_error_packet+0x34>)
 800241e:	f011 ff53 	bl	80142c8 <HAL_UART_Transmit>
}
 8002422:	bf00      	nop
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	24001e3c 	.word	0x24001e3c

08002430 <send_current_error_packet>:
/**
 * @brief Creates and sends a packet containing the error codes for the current error.
 *
 * This type of packet is only sent when handle_error() is called.
 */
void send_current_error_packet(ERROR_STRUCT error) {
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	80b8      	strh	r0, [r7, #4]
	uint8_t buffer[CURRENT_ERROR_PACKET_SIZE];

	buffer[0] = CURRENT_ERROR_PACKET_SYNC;
 8002438:	23bb      	movs	r3, #187	; 0xbb
 800243a:	733b      	strb	r3, [r7, #12]
	buffer[1] = CURRENT_ERROR_PACKET_SYNC;
 800243c:	23bb      	movs	r3, #187	; 0xbb
 800243e:	737b      	strb	r3, [r7, #13]
	buffer[2] = error.category;
 8002440:	793b      	ldrb	r3, [r7, #4]
 8002442:	73bb      	strb	r3, [r7, #14]
	buffer[3] = error.detail;
 8002444:	797b      	ldrb	r3, [r7, #5]
 8002446:	73fb      	strb	r3, [r7, #15]

	HAL_UART_Transmit(&huart1, buffer, PREV_ERROR_PACKET_SIZE, 100);
 8002448:	f107 010c 	add.w	r1, r7, #12
 800244c:	2364      	movs	r3, #100	; 0x64
 800244e:	2204      	movs	r2, #4
 8002450:	4803      	ldr	r0, [pc, #12]	; (8002460 <send_current_error_packet+0x30>)
 8002452:	f011 ff39 	bl	80142c8 <HAL_UART_Transmit>
}
 8002456:	bf00      	nop
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	24001e3c 	.word	0x24001e3c

08002464 <vApplicationTickHook>:
void vApplicationTickHook(void);
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 3 */
void vApplicationTickHook( void )
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
	uptime_millis++;
 8002468:	4b04      	ldr	r3, [pc, #16]	; (800247c <vApplicationTickHook+0x18>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	3301      	adds	r3, #1
 800246e:	4a03      	ldr	r2, [pc, #12]	; (800247c <vApplicationTickHook+0x18>)
 8002470:	6013      	str	r3, [r2, #0]
}
 8002472:	bf00      	nop
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr
 800247c:	24001ae0 	.word	0x24001ae0

08002480 <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800248a:	bf00      	nop
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
	...

08002498 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PMT_task */
  PMT_taskHandle = osThreadNew(PMT_init, NULL, &PMT_task_attributes);
 800249c:	4a24      	ldr	r2, [pc, #144]	; (8002530 <MX_FREERTOS_Init+0x98>)
 800249e:	2100      	movs	r1, #0
 80024a0:	4824      	ldr	r0, [pc, #144]	; (8002534 <MX_FREERTOS_Init+0x9c>)
 80024a2:	f014 fd69 	bl	8016f78 <osThreadNew>
 80024a6:	4603      	mov	r3, r0
 80024a8:	4a23      	ldr	r2, [pc, #140]	; (8002538 <MX_FREERTOS_Init+0xa0>)
 80024aa:	6013      	str	r3, [r2, #0]

  /* creation of ERPA_task */
  ERPA_taskHandle = osThreadNew(ERPA_init, NULL, &ERPA_task_attributes);
 80024ac:	4a23      	ldr	r2, [pc, #140]	; (800253c <MX_FREERTOS_Init+0xa4>)
 80024ae:	2100      	movs	r1, #0
 80024b0:	4823      	ldr	r0, [pc, #140]	; (8002540 <MX_FREERTOS_Init+0xa8>)
 80024b2:	f014 fd61 	bl	8016f78 <osThreadNew>
 80024b6:	4603      	mov	r3, r0
 80024b8:	4a22      	ldr	r2, [pc, #136]	; (8002544 <MX_FREERTOS_Init+0xac>)
 80024ba:	6013      	str	r3, [r2, #0]

  /* creation of HK_task */
  HK_taskHandle = osThreadNew(HK_init, NULL, &HK_task_attributes);
 80024bc:	4a22      	ldr	r2, [pc, #136]	; (8002548 <MX_FREERTOS_Init+0xb0>)
 80024be:	2100      	movs	r1, #0
 80024c0:	4822      	ldr	r0, [pc, #136]	; (800254c <MX_FREERTOS_Init+0xb4>)
 80024c2:	f014 fd59 	bl	8016f78 <osThreadNew>
 80024c6:	4603      	mov	r3, r0
 80024c8:	4a21      	ldr	r2, [pc, #132]	; (8002550 <MX_FREERTOS_Init+0xb8>)
 80024ca:	6013      	str	r3, [r2, #0]

  /* creation of AUTOINIT_task */
  AUTOINIT_taskHandle = osThreadNew(AUTOINIT_init, NULL, &AUTOINIT_task_attributes);
 80024cc:	4a21      	ldr	r2, [pc, #132]	; (8002554 <MX_FREERTOS_Init+0xbc>)
 80024ce:	2100      	movs	r1, #0
 80024d0:	4821      	ldr	r0, [pc, #132]	; (8002558 <MX_FREERTOS_Init+0xc0>)
 80024d2:	f014 fd51 	bl	8016f78 <osThreadNew>
 80024d6:	4603      	mov	r3, r0
 80024d8:	4a20      	ldr	r2, [pc, #128]	; (800255c <MX_FREERTOS_Init+0xc4>)
 80024da:	6013      	str	r3, [r2, #0]

  /* creation of AUTODEINIT_task */
  AUTODEINIT_taskHandle = osThreadNew(AUTODEINIT_init, NULL, &AUTODEINIT_task_attributes);
 80024dc:	4a20      	ldr	r2, [pc, #128]	; (8002560 <MX_FREERTOS_Init+0xc8>)
 80024de:	2100      	movs	r1, #0
 80024e0:	4820      	ldr	r0, [pc, #128]	; (8002564 <MX_FREERTOS_Init+0xcc>)
 80024e2:	f014 fd49 	bl	8016f78 <osThreadNew>
 80024e6:	4603      	mov	r3, r0
 80024e8:	4a1f      	ldr	r2, [pc, #124]	; (8002568 <MX_FREERTOS_Init+0xd0>)
 80024ea:	6013      	str	r3, [r2, #0]

  /* creation of Voltage_Monitor */
  Voltage_MonitorHandle = osThreadNew(Voltage_Monitor_init, NULL, &Voltage_Monitor_attributes);
 80024ec:	4a1f      	ldr	r2, [pc, #124]	; (800256c <MX_FREERTOS_Init+0xd4>)
 80024ee:	2100      	movs	r1, #0
 80024f0:	481f      	ldr	r0, [pc, #124]	; (8002570 <MX_FREERTOS_Init+0xd8>)
 80024f2:	f014 fd41 	bl	8016f78 <osThreadNew>
 80024f6:	4603      	mov	r3, r0
 80024f8:	4a1e      	ldr	r2, [pc, #120]	; (8002574 <MX_FREERTOS_Init+0xdc>)
 80024fa:	6013      	str	r3, [r2, #0]

  /* creation of STOP_task */
  STOP_taskHandle = osThreadNew(STOP_init, NULL, &STOP_task_attributes);
 80024fc:	4a1e      	ldr	r2, [pc, #120]	; (8002578 <MX_FREERTOS_Init+0xe0>)
 80024fe:	2100      	movs	r1, #0
 8002500:	481e      	ldr	r0, [pc, #120]	; (800257c <MX_FREERTOS_Init+0xe4>)
 8002502:	f014 fd39 	bl	8016f78 <osThreadNew>
 8002506:	4603      	mov	r3, r0
 8002508:	4a1d      	ldr	r2, [pc, #116]	; (8002580 <MX_FREERTOS_Init+0xe8>)
 800250a:	6013      	str	r3, [r2, #0]

  /* creation of Science_task */
  Science_taskHandle = osThreadNew(Science_init, NULL, &Science_task_attributes);
 800250c:	4a1d      	ldr	r2, [pc, #116]	; (8002584 <MX_FREERTOS_Init+0xec>)
 800250e:	2100      	movs	r1, #0
 8002510:	481d      	ldr	r0, [pc, #116]	; (8002588 <MX_FREERTOS_Init+0xf0>)
 8002512:	f014 fd31 	bl	8016f78 <osThreadNew>
 8002516:	4603      	mov	r3, r0
 8002518:	4a1c      	ldr	r2, [pc, #112]	; (800258c <MX_FREERTOS_Init+0xf4>)
 800251a:	6013      	str	r3, [r2, #0]

  /* creation of Idle_task */
  Idle_taskHandle = osThreadNew(Idle_init, NULL, &Idle_task_attributes);
 800251c:	4a1c      	ldr	r2, [pc, #112]	; (8002590 <MX_FREERTOS_Init+0xf8>)
 800251e:	2100      	movs	r1, #0
 8002520:	481c      	ldr	r0, [pc, #112]	; (8002594 <MX_FREERTOS_Init+0xfc>)
 8002522:	f014 fd29 	bl	8016f78 <osThreadNew>
 8002526:	4603      	mov	r3, r0
 8002528:	4a1b      	ldr	r2, [pc, #108]	; (8002598 <MX_FREERTOS_Init+0x100>)
 800252a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800252c:	bf00      	nop
 800252e:	bd80      	pop	{r7, pc}
 8002530:	0801afa8 	.word	0x0801afa8
 8002534:	0800259d 	.word	0x0800259d
 8002538:	240003dc 	.word	0x240003dc
 800253c:	0801afcc 	.word	0x0801afcc
 8002540:	080025c5 	.word	0x080025c5
 8002544:	2400063c 	.word	0x2400063c
 8002548:	0801aff0 	.word	0x0801aff0
 800254c:	080025ed 	.word	0x080025ed
 8002550:	2400089c 	.word	0x2400089c
 8002554:	0801b014 	.word	0x0801b014
 8002558:	08002615 	.word	0x08002615
 800255c:	24000afc 	.word	0x24000afc
 8002560:	0801b038 	.word	0x0801b038
 8002564:	0800268d 	.word	0x0800268d
 8002568:	24000d5c 	.word	0x24000d5c
 800256c:	0801b05c 	.word	0x0801b05c
 8002570:	08002705 	.word	0x08002705
 8002574:	24000fbc 	.word	0x24000fbc
 8002578:	0801b080 	.word	0x0801b080
 800257c:	08002735 	.word	0x08002735
 8002580:	2400121c 	.word	0x2400121c
 8002584:	0801b0a4 	.word	0x0801b0a4
 8002588:	08002765 	.word	0x08002765
 800258c:	2400147c 	.word	0x2400147c
 8002590:	0801b0c8 	.word	0x0801b0c8
 8002594:	08002845 	.word	0x08002845
 8002598:	240016dc 	.word	0x240016dc

0800259c <PMT_init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_PMT_init */
void PMT_init(void *argument)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PMT_init */
  /* Infinite loop */
	for (;;) {
		osEventFlagsWait(packet_event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 80025a4:	4b06      	ldr	r3, [pc, #24]	; (80025c0 <PMT_init+0x24>)
 80025a6:	6818      	ldr	r0, [r3, #0]
 80025a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025ac:	2200      	movs	r2, #0
 80025ae:	2101      	movs	r1, #1
 80025b0:	f014 fe64 	bl	801727c <osEventFlagsWait>

		create_pmt_packet();
 80025b4:	f001 fa3a 	bl	8003a2c <create_pmt_packet>

		osThreadYield();
 80025b8:	f014 fd70 	bl	801709c <osThreadYield>
		osEventFlagsWait(packet_event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 80025bc:	e7f2      	b.n	80025a4 <PMT_init+0x8>
 80025be:	bf00      	nop
 80025c0:	24001a90 	.word	0x24001a90

080025c4 <ERPA_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ERPA_init */
void ERPA_init(void *argument)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ERPA_init */
  /* Infinite loop */
	for (;;) {
		osEventFlagsWait(packet_event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 80025cc:	4b06      	ldr	r3, [pc, #24]	; (80025e8 <ERPA_init+0x24>)
 80025ce:	6818      	ldr	r0, [r3, #0]
 80025d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025d4:	2200      	movs	r2, #0
 80025d6:	2102      	movs	r1, #2
 80025d8:	f014 fe50 	bl	801727c <osEventFlagsWait>

		create_erpa_packet();
 80025dc:	f001 fa6c 	bl	8003ab8 <create_erpa_packet>

		osThreadYield();
 80025e0:	f014 fd5c 	bl	801709c <osThreadYield>
		osEventFlagsWait(packet_event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 80025e4:	e7f2      	b.n	80025cc <ERPA_init+0x8>
 80025e6:	bf00      	nop
 80025e8:	24001a90 	.word	0x24001a90

080025ec <HK_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_HK_init */
void HK_init(void *argument)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HK_init */
  /* Infinite loop */
	for (;;) {
		osEventFlagsWait(packet_event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 80025f4:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HK_init+0x24>)
 80025f6:	6818      	ldr	r0, [r3, #0]
 80025f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025fc:	2200      	movs	r2, #0
 80025fe:	2104      	movs	r1, #4
 8002600:	f014 fe3c 	bl	801727c <osEventFlagsWait>

		create_hk_packet();
 8002604:	f001 fab6 	bl	8003b74 <create_hk_packet>

		osThreadYield();
 8002608:	f014 fd48 	bl	801709c <osThreadYield>
		osEventFlagsWait(packet_event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 800260c:	e7f2      	b.n	80025f4 <HK_init+0x8>
 800260e:	bf00      	nop
 8002610:	24001a90 	.word	0x24001a90

08002614 <AUTOINIT_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_AUTOINIT_init */
void AUTOINIT_init(void *argument)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AUTOINIT_init */
  /* Infinite loop */
	for (;;) {

		osEventFlagsWait(utility_event_flags, AUTOINIT_FLAG, osFlagsWaitAny, osWaitForever);
 800261c:	4b19      	ldr	r3, [pc, #100]	; (8002684 <AUTOINIT_init+0x70>)
 800261e:	6818      	ldr	r0, [r3, #0]
 8002620:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002624:	2200      	movs	r2, #0
 8002626:	2104      	movs	r1, #4
 8002628:	f014 fe28 	bl	801727c <osEventFlagsWait>

		// Enabling all voltages from SDN1 to 15V (inclusive)
		for (int i = 0; i < 7; i++) {
 800262c:	2300      	movs	r3, #0
 800262e:	60fb      	str	r3, [r7, #12]
 8002630:	e012      	b.n	8002658 <AUTOINIT_init+0x44>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_SET);
 8002632:	4a15      	ldr	r2, [pc, #84]	; (8002688 <AUTOINIT_init+0x74>)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800263a:	4a13      	ldr	r2, [pc, #76]	; (8002688 <AUTOINIT_init+0x74>)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	00db      	lsls	r3, r3, #3
 8002640:	4413      	add	r3, r2
 8002642:	889b      	ldrh	r3, [r3, #4]
 8002644:	2201      	movs	r2, #1
 8002646:	4619      	mov	r1, r3
 8002648:	f008 fffa 	bl	800b640 <HAL_GPIO_WritePin>
			osDelay(100);
 800264c:	2064      	movs	r0, #100	; 0x64
 800264e:	f014 fd45 	bl	80170dc <osDelay>
		for (int i = 0; i < 7; i++) {
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	3301      	adds	r3, #1
 8002656:	60fb      	str	r3, [r7, #12]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2b06      	cmp	r3, #6
 800265c:	dde9      	ble.n	8002632 <AUTOINIT_init+0x1e>
		}

		// Telling rail monitor which rails are now enabled
		for (int i = RAIL_2v5; i <= RAIL_15v; i++){
 800265e:	2308      	movs	r3, #8
 8002660:	60bb      	str	r3, [r7, #8]
 8002662:	e008      	b.n	8002676 <AUTOINIT_init+0x62>
			set_rail_monitor_enable(i, 1);
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2101      	movs	r1, #1
 800266a:	4618      	mov	r0, r3
 800266c:	f003 f9da 	bl	8005a24 <set_rail_monitor_enable>
		for (int i = RAIL_2v5; i <= RAIL_15v; i++){
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	3301      	adds	r3, #1
 8002674:	60bb      	str	r3, [r7, #8]
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	2b0d      	cmp	r3, #13
 800267a:	ddf3      	ble.n	8002664 <AUTOINIT_init+0x50>
		}
		osThreadYield();
 800267c:	f014 fd0e 	bl	801709c <osThreadYield>
		osEventFlagsWait(utility_event_flags, AUTOINIT_FLAG, osFlagsWaitAny, osWaitForever);
 8002680:	e7cc      	b.n	800261c <AUTOINIT_init+0x8>
 8002682:	bf00      	nop
 8002684:	24001a94 	.word	0x24001a94
 8002688:	0801b0ec 	.word	0x0801b0ec

0800268c <AUTODEINIT_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_AUTODEINIT_init */
void AUTODEINIT_init(void *argument)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AUTODEINIT_init */
  /* Infinite loop */
	for (;;) {

		osEventFlagsWait(utility_event_flags, AUTODEINIT_FLAG, osFlagsWaitAny, osWaitForever);
 8002694:	4b19      	ldr	r3, [pc, #100]	; (80026fc <AUTODEINIT_init+0x70>)
 8002696:	6818      	ldr	r0, [r3, #0]
 8002698:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800269c:	2200      	movs	r2, #0
 800269e:	2108      	movs	r1, #8
 80026a0:	f014 fdec 	bl	801727c <osEventFlagsWait>

		// Telling rail monitor which rails are now disabled
		for (int i = RAIL_15v; i >= RAIL_2v5; i--){
 80026a4:	230d      	movs	r3, #13
 80026a6:	60fb      	str	r3, [r7, #12]
 80026a8:	e008      	b.n	80026bc <AUTODEINIT_init+0x30>
			set_rail_monitor_enable(i, 0);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	2100      	movs	r1, #0
 80026b0:	4618      	mov	r0, r3
 80026b2:	f003 f9b7 	bl	8005a24 <set_rail_monitor_enable>
		for (int i = RAIL_15v; i >= RAIL_2v5; i--){
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	3b01      	subs	r3, #1
 80026ba:	60fb      	str	r3, [r7, #12]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2b07      	cmp	r3, #7
 80026c0:	dcf3      	bgt.n	80026aa <AUTODEINIT_init+0x1e>
		}

		// Disabling all voltages from 15V to SDN1 (inclusive)
		for (int i = 6; i >= 0; i--) {
 80026c2:	2306      	movs	r3, #6
 80026c4:	60bb      	str	r3, [r7, #8]
 80026c6:	e012      	b.n	80026ee <AUTODEINIT_init+0x62>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_RESET);
 80026c8:	4a0d      	ldr	r2, [pc, #52]	; (8002700 <AUTODEINIT_init+0x74>)
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80026d0:	4a0b      	ldr	r2, [pc, #44]	; (8002700 <AUTODEINIT_init+0x74>)
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	00db      	lsls	r3, r3, #3
 80026d6:	4413      	add	r3, r2
 80026d8:	889b      	ldrh	r3, [r3, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	4619      	mov	r1, r3
 80026de:	f008 ffaf 	bl	800b640 <HAL_GPIO_WritePin>
			osDelay(100);
 80026e2:	2064      	movs	r0, #100	; 0x64
 80026e4:	f014 fcfa 	bl	80170dc <osDelay>
		for (int i = 6; i >= 0; i--) {
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	3b01      	subs	r3, #1
 80026ec:	60bb      	str	r3, [r7, #8]
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	dae9      	bge.n	80026c8 <AUTODEINIT_init+0x3c>
		}


		osThreadYield();
 80026f4:	f014 fcd2 	bl	801709c <osThreadYield>
		osEventFlagsWait(utility_event_flags, AUTODEINIT_FLAG, osFlagsWaitAny, osWaitForever);
 80026f8:	e7cc      	b.n	8002694 <AUTODEINIT_init+0x8>
 80026fa:	bf00      	nop
 80026fc:	24001a94 	.word	0x24001a94
 8002700:	0801b0ec 	.word	0x0801b0ec

08002704 <Voltage_Monitor_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Voltage_Monitor_init */
void Voltage_Monitor_init(void *argument)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Voltage_Monitor_init */
  /* Infinite loop */
  for(;;)
  {
	  osEventFlagsWait(utility_event_flags, VOLTAGE_MONITOR_FLAG_ID, osFlagsWaitAny,
 800270c:	4b07      	ldr	r3, [pc, #28]	; (800272c <Voltage_Monitor_init+0x28>)
 800270e:	6818      	ldr	r0, [r3, #0]
 8002710:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002714:	2200      	movs	r2, #0
 8002716:	2101      	movs	r1, #1
 8002718:	f014 fdb0 	bl	801727c <osEventFlagsWait>
	  		osWaitForever);
	  HAL_IWDG_Refresh(&hiwdg1);
 800271c:	4804      	ldr	r0, [pc, #16]	; (8002730 <Voltage_Monitor_init+0x2c>)
 800271e:	f00b fb0d 	bl	800dd3c <HAL_IWDG_Refresh>
	  set_rail_monitor();
 8002722:	f003 f99f 	bl	8005a64 <set_rail_monitor>
	  monitor_rails();
 8002726:	f003 fa21 	bl	8005b6c <monitor_rails>
	  osEventFlagsWait(utility_event_flags, VOLTAGE_MONITOR_FLAG_ID, osFlagsWaitAny,
 800272a:	e7ef      	b.n	800270c <Voltage_Monitor_init+0x8>
 800272c:	24001a94 	.word	0x24001a94
 8002730:	24001a80 	.word	0x24001a80

08002734 <STOP_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_STOP_init */
void STOP_init(void *argument)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN STOP_init */
  /* Infinite loop */
  for(;;)
  {
	  osEventFlagsWait(utility_event_flags, STOP_FLAG, osFlagsWaitAny,osWaitForever);
 800273c:	4b08      	ldr	r3, [pc, #32]	; (8002760 <STOP_init+0x2c>)
 800273e:	6818      	ldr	r0, [r3, #0]
 8002740:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002744:	2200      	movs	r2, #0
 8002746:	2102      	movs	r1, #2
 8002748:	f014 fd98 	bl	801727c <osEventFlagsWait>
	  osEventFlagsClear(utility_event_flags, STOP_FLAG);
 800274c:	4b04      	ldr	r3, [pc, #16]	; (8002760 <STOP_init+0x2c>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2102      	movs	r1, #2
 8002752:	4618      	mov	r0, r3
 8002754:	f014 fd60 	bl	8017218 <osEventFlagsClear>

	  enter_stop();
 8002758:	f001 f93c 	bl	80039d4 <enter_stop>
	  osEventFlagsWait(utility_event_flags, STOP_FLAG, osFlagsWaitAny,osWaitForever);
 800275c:	e7ee      	b.n	800273c <STOP_init+0x8>
 800275e:	bf00      	nop
 8002760:	24001a94 	.word	0x24001a94

08002764 <Science_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Science_init */
void Science_init(void *argument)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af02      	add	r7, sp, #8
 800276a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Science_init */

	/* Infinite loop */
  for(;;)
  {
		osEventFlagsWait(mode_event_flags, SCIENCE_FLAG, osFlagsWaitAny, osWaitForever);
 800276c:	4b2c      	ldr	r3, [pc, #176]	; (8002820 <Science_init+0xbc>)
 800276e:	6818      	ldr	r0, [r3, #0]
 8002770:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002774:	2200      	movs	r2, #0
 8002776:	2101      	movs	r1, #1
 8002778:	f014 fd80 	bl	801727c <osEventFlagsWait>

		// Enabling all voltages
		for (int i = 0; i < 9; i++) {
 800277c:	2300      	movs	r3, #0
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	e012      	b.n	80027a8 <Science_init+0x44>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_SET);
 8002782:	4a28      	ldr	r2, [pc, #160]	; (8002824 <Science_init+0xc0>)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800278a:	4a26      	ldr	r2, [pc, #152]	; (8002824 <Science_init+0xc0>)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	00db      	lsls	r3, r3, #3
 8002790:	4413      	add	r3, r2
 8002792:	889b      	ldrh	r3, [r3, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	4619      	mov	r1, r3
 8002798:	f008 ff52 	bl	800b640 <HAL_GPIO_WritePin>
			osDelay(200);
 800279c:	20c8      	movs	r0, #200	; 0xc8
 800279e:	f014 fc9d 	bl	80170dc <osDelay>
		for (int i = 0; i < 9; i++) {
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	3301      	adds	r3, #1
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2b08      	cmp	r3, #8
 80027ac:	dde9      	ble.n	8002782 <Science_init+0x1e>
		}

		// Telling rail monitor which voltages are now enabled
		for (int i = RAIL_2v5; i <= RAIL_n800v; i++) {
 80027ae:	2308      	movs	r3, #8
 80027b0:	60bb      	str	r3, [r7, #8]
 80027b2:	e008      	b.n	80027c6 <Science_init+0x62>
			set_rail_monitor_enable(i, 1);
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2101      	movs	r1, #1
 80027ba:	4618      	mov	r0, r3
 80027bc:	f003 f932 	bl	8005a24 <set_rail_monitor_enable>
		for (int i = RAIL_2v5; i <= RAIL_n800v; i++) {
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	3301      	adds	r3, #1
 80027c4:	60bb      	str	r3, [r7, #8]
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	2b10      	cmp	r3, #16
 80027ca:	ddf3      	ble.n	80027b4 <Science_init+0x50>
  __ASM volatile ("cpsid i" : : : "memory");
 80027cc:	b672      	cpsid	i
}
 80027ce:	bf00      	nop
		}

		__disable_irq();

		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, DAC_OUT, 32, DAC_ALIGN_12B_R);	// Enable auto sweep (doesn't start until ERPA timer is started)
 80027d0:	2300      	movs	r3, #0
 80027d2:	9300      	str	r3, [sp, #0]
 80027d4:	2320      	movs	r3, #32
 80027d6:	4a14      	ldr	r2, [pc, #80]	; (8002828 <Science_init+0xc4>)
 80027d8:	2100      	movs	r1, #0
 80027da:	4814      	ldr	r0, [pc, #80]	; (800282c <Science_init+0xc8>)
 80027dc:	f005 f8ac 	bl	8007938 <HAL_DAC_Start_DMA>
		HK_ENABLED = 1;
 80027e0:	4b13      	ldr	r3, [pc, #76]	; (8002830 <Science_init+0xcc>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	701a      	strb	r2, [r3, #0]
		ERPA_ENABLED = 1;
 80027e6:	4b13      	ldr	r3, [pc, #76]	; (8002834 <Science_init+0xd0>)
 80027e8:	2201      	movs	r2, #1
 80027ea:	701a      	strb	r2, [r3, #0]
		uptime_millis = 0;
 80027ec:	4b12      	ldr	r3, [pc, #72]	; (8002838 <Science_init+0xd4>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	601a      	str	r2, [r3, #0]
		reset_packet_sequence_numbers();
 80027f2:	f001 faed 	bl	8003dd0 <reset_packet_sequence_numbers>
		osEventFlagsSet(packet_event_flags, HK_FLAG_ID);
 80027f6:	4b11      	ldr	r3, [pc, #68]	; (800283c <Science_init+0xd8>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2104      	movs	r1, #4
 80027fc:	4618      	mov	r0, r3
 80027fe:	f014 fcc7 	bl	8017190 <osEventFlagsSet>
		TIM2->CCR4 = 312;
 8002802:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002806:	f44f 729c 	mov.w	r2, #312	; 0x138
 800280a:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);			// PMT packet on
 800280c:	2100      	movs	r1, #0
 800280e:	480c      	ldr	r0, [pc, #48]	; (8002840 <Science_init+0xdc>)
 8002810:	f010 f9d0 	bl	8012bb4 <HAL_TIM_OC_Start_IT>
  __ASM volatile ("cpsie i" : : : "memory");
 8002814:	b662      	cpsie	i
}
 8002816:	bf00      	nop

		__enable_irq();

		// Yield thread control
		osThreadYield();
 8002818:	f014 fc40 	bl	801709c <osThreadYield>
		osEventFlagsWait(mode_event_flags, SCIENCE_FLAG, osFlagsWaitAny, osWaitForever);
 800281c:	e7a6      	b.n	800276c <Science_init+0x8>
 800281e:	bf00      	nop
 8002820:	24001a98 	.word	0x24001a98
 8002824:	0801b0ec 	.word	0x0801b0ec
 8002828:	2400003c 	.word	0x2400003c
 800282c:	24000314 	.word	0x24000314
 8002830:	24001adc 	.word	0x24001adc
 8002834:	24001add 	.word	0x24001add
 8002838:	24001ae0 	.word	0x24001ae0
 800283c:	24001a90 	.word	0x24001a90
 8002840:	24001da4 	.word	0x24001da4

08002844 <Idle_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Idle_init */
void Idle_init(void *argument)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Idle_init */

  /* Infinite loop */
  for(;;)
  {
		osEventFlagsWait(mode_event_flags, IDLE_FLAG, osFlagsWaitAny, osWaitForever);
 800284c:	4b22      	ldr	r3, [pc, #136]	; (80028d8 <Idle_init+0x94>)
 800284e:	6818      	ldr	r0, [r3, #0]
 8002850:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002854:	2200      	movs	r2, #0
 8002856:	2102      	movs	r1, #2
 8002858:	f014 fd10 	bl	801727c <osEventFlagsWait>

		ERPA_ENABLED = 0;
 800285c:	4b1f      	ldr	r3, [pc, #124]	; (80028dc <Idle_init+0x98>)
 800285e:	2200      	movs	r2, #0
 8002860:	701a      	strb	r2, [r3, #0]
		TIM2->CCR4 = 0;
 8002862:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002866:	2200      	movs	r2, #0
 8002868:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_TIM_OC_Stop_IT(&htim1, TIM_CHANNEL_1);			// PMT packet off
 800286a:	2100      	movs	r1, #0
 800286c:	481c      	ldr	r0, [pc, #112]	; (80028e0 <Idle_init+0x9c>)
 800286e:	f010 fafb 	bl	8012e68 <HAL_TIM_OC_Stop_IT>
		HK_ENABLED = 0;
 8002872:	4b1c      	ldr	r3, [pc, #112]	; (80028e4 <Idle_init+0xa0>)
 8002874:	2200      	movs	r2, #0
 8002876:	701a      	strb	r2, [r3, #0]
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);			// Disable auto sweep
 8002878:	2100      	movs	r1, #0
 800287a:	481b      	ldr	r0, [pc, #108]	; (80028e8 <Idle_init+0xa4>)
 800287c:	f005 f91c 	bl	8007ab8 <HAL_DAC_Stop_DMA>

		// Telling rail monitor which voltages are now disabled
		for (int i = RAIL_n800v; i >= RAIL_2v5; i--) {
 8002880:	2310      	movs	r3, #16
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	e008      	b.n	8002898 <Idle_init+0x54>
			set_rail_monitor_enable(i, 0);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	b2db      	uxtb	r3, r3
 800288a:	2100      	movs	r1, #0
 800288c:	4618      	mov	r0, r3
 800288e:	f003 f8c9 	bl	8005a24 <set_rail_monitor_enable>
		for (int i = RAIL_n800v; i >= RAIL_2v5; i--) {
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	3b01      	subs	r3, #1
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2b07      	cmp	r3, #7
 800289c:	dcf3      	bgt.n	8002886 <Idle_init+0x42>
		}

		// Disabling all voltages
		for (int i = 8; i >= 0; i--) {
 800289e:	2308      	movs	r3, #8
 80028a0:	60bb      	str	r3, [r7, #8]
 80028a2:	e012      	b.n	80028ca <Idle_init+0x86>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_RESET);
 80028a4:	4a11      	ldr	r2, [pc, #68]	; (80028ec <Idle_init+0xa8>)
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80028ac:	4a0f      	ldr	r2, [pc, #60]	; (80028ec <Idle_init+0xa8>)
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	00db      	lsls	r3, r3, #3
 80028b2:	4413      	add	r3, r2
 80028b4:	889b      	ldrh	r3, [r3, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	4619      	mov	r1, r3
 80028ba:	f008 fec1 	bl	800b640 <HAL_GPIO_WritePin>
			osDelay(200);
 80028be:	20c8      	movs	r0, #200	; 0xc8
 80028c0:	f014 fc0c 	bl	80170dc <osDelay>
		for (int i = 8; i >= 0; i--) {
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	3b01      	subs	r3, #1
 80028c8:	60bb      	str	r3, [r7, #8]
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	dae9      	bge.n	80028a4 <Idle_init+0x60>
		}

		// Yield thread control
		osThreadYield();
 80028d0:	f014 fbe4 	bl	801709c <osThreadYield>
		osEventFlagsWait(mode_event_flags, IDLE_FLAG, osFlagsWaitAny, osWaitForever);
 80028d4:	e7ba      	b.n	800284c <Idle_init+0x8>
 80028d6:	bf00      	nop
 80028d8:	24001a98 	.word	0x24001a98
 80028dc:	24001add 	.word	0x24001add
 80028e0:	24001da4 	.word	0x24001da4
 80028e4:	24001adc 	.word	0x24001adc
 80028e8:	24000314 	.word	0x24000314
 80028ec:	0801b0ec 	.word	0x0801b0ec

080028f0 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b08a      	sub	sp, #40	; 0x28
 80028f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028f6:	f107 0314 	add.w	r3, r7, #20
 80028fa:	2200      	movs	r2, #0
 80028fc:	601a      	str	r2, [r3, #0]
 80028fe:	605a      	str	r2, [r3, #4]
 8002900:	609a      	str	r2, [r3, #8]
 8002902:	60da      	str	r2, [r3, #12]
 8002904:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002906:	4b34      	ldr	r3, [pc, #208]	; (80029d8 <MX_GPIO_Init+0xe8>)
 8002908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800290c:	4a32      	ldr	r2, [pc, #200]	; (80029d8 <MX_GPIO_Init+0xe8>)
 800290e:	f043 0304 	orr.w	r3, r3, #4
 8002912:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002916:	4b30      	ldr	r3, [pc, #192]	; (80029d8 <MX_GPIO_Init+0xe8>)
 8002918:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	613b      	str	r3, [r7, #16]
 8002922:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002924:	4b2c      	ldr	r3, [pc, #176]	; (80029d8 <MX_GPIO_Init+0xe8>)
 8002926:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800292a:	4a2b      	ldr	r2, [pc, #172]	; (80029d8 <MX_GPIO_Init+0xe8>)
 800292c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002930:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002934:	4b28      	ldr	r3, [pc, #160]	; (80029d8 <MX_GPIO_Init+0xe8>)
 8002936:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800293a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800293e:	60fb      	str	r3, [r7, #12]
 8002940:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002942:	4b25      	ldr	r3, [pc, #148]	; (80029d8 <MX_GPIO_Init+0xe8>)
 8002944:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002948:	4a23      	ldr	r2, [pc, #140]	; (80029d8 <MX_GPIO_Init+0xe8>)
 800294a:	f043 0301 	orr.w	r3, r3, #1
 800294e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002952:	4b21      	ldr	r3, [pc, #132]	; (80029d8 <MX_GPIO_Init+0xe8>)
 8002954:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002958:	f003 0301 	and.w	r3, r3, #1
 800295c:	60bb      	str	r3, [r7, #8]
 800295e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002960:	4b1d      	ldr	r3, [pc, #116]	; (80029d8 <MX_GPIO_Init+0xe8>)
 8002962:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002966:	4a1c      	ldr	r2, [pc, #112]	; (80029d8 <MX_GPIO_Init+0xe8>)
 8002968:	f043 0302 	orr.w	r3, r3, #2
 800296c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002970:	4b19      	ldr	r3, [pc, #100]	; (80029d8 <MX_GPIO_Init+0xe8>)
 8002972:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	607b      	str	r3, [r7, #4]
 800297c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 800297e:	2200      	movs	r2, #0
 8002980:	f44f 511f 	mov.w	r1, #10176	; 0x27c0
 8002984:	4815      	ldr	r0, [pc, #84]	; (80029dc <MX_GPIO_Init+0xec>)
 8002986:	f008 fe5b 	bl	800b640 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 800298a:	2200      	movs	r2, #0
 800298c:	2164      	movs	r1, #100	; 0x64
 800298e:	4814      	ldr	r0, [pc, #80]	; (80029e0 <MX_GPIO_Init+0xf0>)
 8002990:	f008 fe56 	bl	800b640 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8002994:	f44f 531f 	mov.w	r3, #10176	; 0x27c0
 8002998:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800299a:	2301      	movs	r3, #1
 800299c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800299e:	2302      	movs	r3, #2
 80029a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a2:	2300      	movs	r3, #0
 80029a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029a6:	f107 0314 	add.w	r3, r7, #20
 80029aa:	4619      	mov	r1, r3
 80029ac:	480b      	ldr	r0, [pc, #44]	; (80029dc <MX_GPIO_Init+0xec>)
 80029ae:	f008 fc7f 	bl	800b2b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80029b2:	2364      	movs	r3, #100	; 0x64
 80029b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b6:	2301      	movs	r3, #1
 80029b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80029ba:	2302      	movs	r3, #2
 80029bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029be:	2300      	movs	r3, #0
 80029c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c2:	f107 0314 	add.w	r3, r7, #20
 80029c6:	4619      	mov	r1, r3
 80029c8:	4805      	ldr	r0, [pc, #20]	; (80029e0 <MX_GPIO_Init+0xf0>)
 80029ca:	f008 fc71 	bl	800b2b0 <HAL_GPIO_Init>

}
 80029ce:	bf00      	nop
 80029d0:	3728      	adds	r7, #40	; 0x28
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	58024400 	.word	0x58024400
 80029dc:	58020800 	.word	0x58020800
 80029e0:	58020400 	.word	0x58020400

080029e4 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_tx;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80029e8:	4b1c      	ldr	r3, [pc, #112]	; (8002a5c <MX_I2C1_Init+0x78>)
 80029ea:	4a1d      	ldr	r2, [pc, #116]	; (8002a60 <MX_I2C1_Init+0x7c>)
 80029ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100517;
 80029ee:	4b1b      	ldr	r3, [pc, #108]	; (8002a5c <MX_I2C1_Init+0x78>)
 80029f0:	4a1c      	ldr	r2, [pc, #112]	; (8002a64 <MX_I2C1_Init+0x80>)
 80029f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80029f4:	4b19      	ldr	r3, [pc, #100]	; (8002a5c <MX_I2C1_Init+0x78>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029fa:	4b18      	ldr	r3, [pc, #96]	; (8002a5c <MX_I2C1_Init+0x78>)
 80029fc:	2201      	movs	r2, #1
 80029fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a00:	4b16      	ldr	r3, [pc, #88]	; (8002a5c <MX_I2C1_Init+0x78>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002a06:	4b15      	ldr	r3, [pc, #84]	; (8002a5c <MX_I2C1_Init+0x78>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a0c:	4b13      	ldr	r3, [pc, #76]	; (8002a5c <MX_I2C1_Init+0x78>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a12:	4b12      	ldr	r3, [pc, #72]	; (8002a5c <MX_I2C1_Init+0x78>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a18:	4b10      	ldr	r3, [pc, #64]	; (8002a5c <MX_I2C1_Init+0x78>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a1e:	480f      	ldr	r0, [pc, #60]	; (8002a5c <MX_I2C1_Init+0x78>)
 8002a20:	f008 fe28 	bl	800b674 <HAL_I2C_Init>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002a2a:	f000 fff1 	bl	8003a10 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002a2e:	2100      	movs	r1, #0
 8002a30:	480a      	ldr	r0, [pc, #40]	; (8002a5c <MX_I2C1_Init+0x78>)
 8002a32:	f00b f8c7 	bl	800dbc4 <HAL_I2CEx_ConfigAnalogFilter>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002a3c:	f000 ffe8 	bl	8003a10 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002a40:	2100      	movs	r1, #0
 8002a42:	4806      	ldr	r0, [pc, #24]	; (8002a5c <MX_I2C1_Init+0x78>)
 8002a44:	f00b f909 	bl	800dc5a <HAL_I2CEx_ConfigDigitalFilter>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002a4e:	f000 ffdf 	bl	8003a10 <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8002a52:	2001      	movs	r0, #1
 8002a54:	f00b f94e 	bl	800dcf4 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002a58:	bf00      	nop
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	2400193c 	.word	0x2400193c
 8002a60:	40005400 	.word	0x40005400
 8002a64:	00100517 	.word	0x00100517

08002a68 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b0ba      	sub	sp, #232	; 0xe8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a70:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002a74:	2200      	movs	r2, #0
 8002a76:	601a      	str	r2, [r3, #0]
 8002a78:	605a      	str	r2, [r3, #4]
 8002a7a:	609a      	str	r2, [r3, #8]
 8002a7c:	60da      	str	r2, [r3, #12]
 8002a7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a80:	f107 0310 	add.w	r3, r7, #16
 8002a84:	22c0      	movs	r2, #192	; 0xc0
 8002a86:	2100      	movs	r1, #0
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f017 fc47 	bl	801a31c <memset>
  if(i2cHandle->Instance==I2C1)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a5d      	ldr	r2, [pc, #372]	; (8002c08 <HAL_I2C_MspInit+0x1a0>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	f040 80b3 	bne.w	8002c00 <HAL_I2C_MspInit+0x198>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002a9a:	f04f 0208 	mov.w	r2, #8
 8002a9e:	f04f 0300 	mov.w	r3, #0
 8002aa2:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002aac:	f107 0310 	add.w	r3, r7, #16
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f00c f9f1 	bl	800ee98 <HAL_RCCEx_PeriphCLKConfig>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d001      	beq.n	8002ac0 <HAL_I2C_MspInit+0x58>
    {
      Error_Handler();
 8002abc:	f000 ffa8 	bl	8003a10 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ac0:	4b52      	ldr	r3, [pc, #328]	; (8002c0c <HAL_I2C_MspInit+0x1a4>)
 8002ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ac6:	4a51      	ldr	r2, [pc, #324]	; (8002c0c <HAL_I2C_MspInit+0x1a4>)
 8002ac8:	f043 0302 	orr.w	r3, r3, #2
 8002acc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ad0:	4b4e      	ldr	r3, [pc, #312]	; (8002c0c <HAL_I2C_MspInit+0x1a4>)
 8002ad2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	60fb      	str	r3, [r7, #12]
 8002adc:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ade:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002ae2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ae6:	2312      	movs	r3, #18
 8002ae8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af2:	2300      	movs	r3, #0
 8002af4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002af8:	2304      	movs	r3, #4
 8002afa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002afe:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002b02:	4619      	mov	r1, r3
 8002b04:	4842      	ldr	r0, [pc, #264]	; (8002c10 <HAL_I2C_MspInit+0x1a8>)
 8002b06:	f008 fbd3 	bl	800b2b0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b0a:	4b40      	ldr	r3, [pc, #256]	; (8002c0c <HAL_I2C_MspInit+0x1a4>)
 8002b0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002b10:	4a3e      	ldr	r2, [pc, #248]	; (8002c0c <HAL_I2C_MspInit+0x1a4>)
 8002b12:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b16:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002b1a:	4b3c      	ldr	r3, [pc, #240]	; (8002c0c <HAL_I2C_MspInit+0x1a4>)
 8002b1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002b20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b24:	60bb      	str	r3, [r7, #8]
 8002b26:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8002b28:	4b3a      	ldr	r3, [pc, #232]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b2a:	4a3b      	ldr	r2, [pc, #236]	; (8002c18 <HAL_I2C_MspInit+0x1b0>)
 8002b2c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8002b2e:	4b39      	ldr	r3, [pc, #228]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b30:	2222      	movs	r2, #34	; 0x22
 8002b32:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b34:	4b37      	ldr	r3, [pc, #220]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b36:	2240      	movs	r2, #64	; 0x40
 8002b38:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b3a:	4b36      	ldr	r3, [pc, #216]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b40:	4b34      	ldr	r3, [pc, #208]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b46:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b48:	4b32      	ldr	r3, [pc, #200]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b4e:	4b31      	ldr	r3, [pc, #196]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002b54:	4b2f      	ldr	r3, [pc, #188]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002b5a:	4b2e      	ldr	r3, [pc, #184]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b5c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002b60:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b62:	4b2c      	ldr	r3, [pc, #176]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002b68:	482a      	ldr	r0, [pc, #168]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b6a:	f005 fa71 	bl	8008050 <HAL_DMA_Init>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <HAL_I2C_MspInit+0x110>
    {
      Error_Handler();
 8002b74:	f000 ff4c 	bl	8003a10 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4a26      	ldr	r2, [pc, #152]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b7c:	639a      	str	r2, [r3, #56]	; 0x38
 8002b7e:	4a25      	ldr	r2, [pc, #148]	; (8002c14 <HAL_I2C_MspInit+0x1ac>)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream7;
 8002b84:	4b25      	ldr	r3, [pc, #148]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002b86:	4a26      	ldr	r2, [pc, #152]	; (8002c20 <HAL_I2C_MspInit+0x1b8>)
 8002b88:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8002b8a:	4b24      	ldr	r3, [pc, #144]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002b8c:	2221      	movs	r2, #33	; 0x21
 8002b8e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b90:	4b22      	ldr	r3, [pc, #136]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b96:	4b21      	ldr	r3, [pc, #132]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b9c:	4b1f      	ldr	r3, [pc, #124]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002b9e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ba2:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ba4:	4b1d      	ldr	r3, [pc, #116]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002baa:	4b1c      	ldr	r3, [pc, #112]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002bb0:	4b1a      	ldr	r3, [pc, #104]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002bb6:	4b19      	ldr	r3, [pc, #100]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002bb8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002bbc:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bbe:	4b17      	ldr	r3, [pc, #92]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002bc4:	4815      	ldr	r0, [pc, #84]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002bc6:	f005 fa43 	bl	8008050 <HAL_DMA_Init>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <HAL_I2C_MspInit+0x16c>
    {
      Error_Handler();
 8002bd0:	f000 ff1e 	bl	8003a10 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a11      	ldr	r2, [pc, #68]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002bd8:	63da      	str	r2, [r3, #60]	; 0x3c
 8002bda:	4a10      	ldr	r2, [pc, #64]	; (8002c1c <HAL_I2C_MspInit+0x1b4>)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8002be0:	2200      	movs	r2, #0
 8002be2:	2105      	movs	r1, #5
 8002be4:	201f      	movs	r0, #31
 8002be6:	f004 fe05 	bl	80077f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002bea:	201f      	movs	r0, #31
 8002bec:	f004 fe1c 	bl	8007828 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	2105      	movs	r1, #5
 8002bf4:	2020      	movs	r0, #32
 8002bf6:	f004 fdfd 	bl	80077f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002bfa:	2020      	movs	r0, #32
 8002bfc:	f004 fe14 	bl	8007828 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002c00:	bf00      	nop
 8002c02:	37e8      	adds	r7, #232	; 0xe8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	40005400 	.word	0x40005400
 8002c0c:	58024400 	.word	0x58024400
 8002c10:	58020400 	.word	0x58020400
 8002c14:	24001990 	.word	0x24001990
 8002c18:	400200a0 	.word	0x400200a0
 8002c1c:	24001a08 	.word	0x24001a08
 8002c20:	400200b8 	.word	0x400200b8

08002c24 <__NVIC_SystemReset>:
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002c28:	f3bf 8f4f 	dsb	sy
}
 8002c2c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002c2e:	4b06      	ldr	r3, [pc, #24]	; (8002c48 <__NVIC_SystemReset+0x24>)
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002c36:	4904      	ldr	r1, [pc, #16]	; (8002c48 <__NVIC_SystemReset+0x24>)
 8002c38:	4b04      	ldr	r3, [pc, #16]	; (8002c4c <__NVIC_SystemReset+0x28>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002c3e:	f3bf 8f4f 	dsb	sy
}
 8002c42:	bf00      	nop
    __NOP();
 8002c44:	bf00      	nop
 8002c46:	e7fd      	b.n	8002c44 <__NVIC_SystemReset+0x20>
 8002c48:	e000ed00 	.word	0xe000ed00
 8002c4c:	05fa0004 	.word	0x05fa0004

08002c50 <HAL_TIM_OC_DelayElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a20      	ldr	r2, [pc, #128]	; (8002cdc <HAL_TIM_OC_DelayElapsedCallback+0x8c>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d106      	bne.n	8002c6e <HAL_TIM_OC_DelayElapsedCallback+0x1e>
		osEventFlagsSet(packet_event_flags, PMT_FLAG_ID);
 8002c60:	4b1f      	ldr	r3, [pc, #124]	; (8002ce0 <HAL_TIM_OC_DelayElapsedCallback+0x90>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2101      	movs	r1, #1
 8002c66:	4618      	mov	r0, r3
 8002c68:	f014 fa92 	bl	8017190 <osEventFlagsSet>
		HK_100_ms_counter++;

	} else {
		printf("Unknown Timer Interrupt\n");
	}
}
 8002c6c:	e032      	b.n	8002cd4 <HAL_TIM_OC_DelayElapsedCallback+0x84>
	else if (htim == &htim2) {
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a1c      	ldr	r2, [pc, #112]	; (8002ce4 <HAL_TIM_OC_DelayElapsedCallback+0x94>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d12b      	bne.n	8002cce <HAL_TIM_OC_DelayElapsedCallback+0x7e>
		if (ERPA_ENABLED) {
 8002c76:	4b1c      	ldr	r3, [pc, #112]	; (8002ce8 <HAL_TIM_OC_DelayElapsedCallback+0x98>)
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d005      	beq.n	8002c8c <HAL_TIM_OC_DelayElapsedCallback+0x3c>
			osEventFlagsSet(packet_event_flags, ERPA_FLAG_ID);
 8002c80:	4b17      	ldr	r3, [pc, #92]	; (8002ce0 <HAL_TIM_OC_DelayElapsedCallback+0x90>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2102      	movs	r1, #2
 8002c86:	4618      	mov	r0, r3
 8002c88:	f014 fa82 	bl	8017190 <osEventFlagsSet>
		if (HK_100_ms_counter == 32) {
 8002c8c:	4b17      	ldr	r3, [pc, #92]	; (8002cec <HAL_TIM_OC_DelayElapsedCallback+0x9c>)
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b20      	cmp	r3, #32
 8002c94:	d113      	bne.n	8002cbe <HAL_TIM_OC_DelayElapsedCallback+0x6e>
			osEventFlagsSet(utility_event_flags, VOLTAGE_MONITOR_FLAG_ID);
 8002c96:	4b16      	ldr	r3, [pc, #88]	; (8002cf0 <HAL_TIM_OC_DelayElapsedCallback+0xa0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2101      	movs	r1, #1
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f014 fa77 	bl	8017190 <osEventFlagsSet>
			if (HK_ENABLED){
 8002ca2:	4b14      	ldr	r3, [pc, #80]	; (8002cf4 <HAL_TIM_OC_DelayElapsedCallback+0xa4>)
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d005      	beq.n	8002cb8 <HAL_TIM_OC_DelayElapsedCallback+0x68>
				osEventFlagsSet(packet_event_flags, HK_FLAG_ID);
 8002cac:	4b0c      	ldr	r3, [pc, #48]	; (8002ce0 <HAL_TIM_OC_DelayElapsedCallback+0x90>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2104      	movs	r1, #4
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f014 fa6c 	bl	8017190 <osEventFlagsSet>
			HK_100_ms_counter = 0;
 8002cb8:	4b0c      	ldr	r3, [pc, #48]	; (8002cec <HAL_TIM_OC_DelayElapsedCallback+0x9c>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	701a      	strb	r2, [r3, #0]
		HK_100_ms_counter++;
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <HAL_TIM_OC_DelayElapsedCallback+0x9c>)
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	b2da      	uxtb	r2, r3
 8002cc8:	4b08      	ldr	r3, [pc, #32]	; (8002cec <HAL_TIM_OC_DelayElapsedCallback+0x9c>)
 8002cca:	701a      	strb	r2, [r3, #0]
}
 8002ccc:	e002      	b.n	8002cd4 <HAL_TIM_OC_DelayElapsedCallback+0x84>
		printf("Unknown Timer Interrupt\n");
 8002cce:	480a      	ldr	r0, [pc, #40]	; (8002cf8 <HAL_TIM_OC_DelayElapsedCallback+0xa8>)
 8002cd0:	f017 fb9a 	bl	801a408 <puts>
}
 8002cd4:	bf00      	nop
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	24001da4 	.word	0x24001da4
 8002ce0:	24001a90 	.word	0x24001a90
 8002ce4:	24001df0 	.word	0x24001df0
 8002ce8:	24001add 	.word	0x24001add
 8002cec:	24001ae4 	.word	0x24001ae4
 8002cf0:	24001a94 	.word	0x24001a94
 8002cf4:	24001adc 	.word	0x24001adc
 8002cf8:	0801adb8 	.word	0x0801adb8

08002cfc <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b088      	sub	sp, #32
 8002d00:	af02      	add	r7, sp, #8
 8002d02:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8002d04:	2201      	movs	r2, #1
 8002d06:	49f7      	ldr	r1, [pc, #988]	; (80030e4 <HAL_UART_RxCpltCallback+0x3e8>)
 8002d08:	48f7      	ldr	r0, [pc, #988]	; (80030e8 <HAL_UART_RxCpltCallback+0x3ec>)
 8002d0a:	f011 fc33 	bl	8014574 <HAL_UART_Receive_IT>
	unsigned char key = UART_RX_BUFFER[0];
 8002d0e:	4bf5      	ldr	r3, [pc, #980]	; (80030e4 <HAL_UART_RxCpltCallback+0x3e8>)
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	73fb      	strb	r3, [r7, #15]

	switch (key) {
 8002d14:	7bfb      	ldrb	r3, [r7, #15]
 8002d16:	2bef      	cmp	r3, #239	; 0xef
 8002d18:	f200 843e 	bhi.w	8003598 <HAL_UART_RxCpltCallback+0x89c>
 8002d1c:	a201      	add	r2, pc, #4	; (adr r2, 8002d24 <HAL_UART_RxCpltCallback+0x28>)
 8002d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d22:	bf00      	nop
 8002d24:	08003101 	.word	0x08003101
 8002d28:	08003131 	.word	0x08003131
 8002d2c:	080031a1 	.word	0x080031a1
 8002d30:	080031db 	.word	0x080031db
 8002d34:	08003213 	.word	0x08003213
 8002d38:	0800324d 	.word	0x0800324d
 8002d3c:	08003289 	.word	0x08003289
 8002d40:	080032c5 	.word	0x080032c5
 8002d44:	080032ff 	.word	0x080032ff
 8002d48:	08003333 	.word	0x08003333
 8002d4c:	08003367 	.word	0x08003367
 8002d50:	08003399 	.word	0x08003399
 8002d54:	080033c3 	.word	0x080033c3
 8002d58:	0800349f 	.word	0x0800349f
 8002d5c:	08003507 	.word	0x08003507
 8002d60:	0800352f 	.word	0x0800352f
 8002d64:	080030ed 	.word	0x080030ed
 8002d68:	08003115 	.word	0x08003115
 8002d6c:	08003183 	.word	0x08003183
 8002d70:	080031bf 	.word	0x080031bf
 8002d74:	080031f7 	.word	0x080031f7
 8002d78:	0800322f 	.word	0x0800322f
 8002d7c:	0800326b 	.word	0x0800326b
 8002d80:	080032a7 	.word	0x080032a7
 8002d84:	080032e3 	.word	0x080032e3
 8002d88:	0800331b 	.word	0x0800331b
 8002d8c:	08003343 	.word	0x08003343
 8002d90:	0800337d 	.word	0x0800337d
 8002d94:	080033a9 	.word	0x080033a9
 8002d98:	0800345d 	.word	0x0800345d
 8002d9c:	080034df 	.word	0x080034df
 8002da0:	08003599 	.word	0x08003599
 8002da4:	08003599 	.word	0x08003599
 8002da8:	08003599 	.word	0x08003599
 8002dac:	08003599 	.word	0x08003599
 8002db0:	08003599 	.word	0x08003599
 8002db4:	08003599 	.word	0x08003599
 8002db8:	08003599 	.word	0x08003599
 8002dbc:	08003599 	.word	0x08003599
 8002dc0:	08003599 	.word	0x08003599
 8002dc4:	08003599 	.word	0x08003599
 8002dc8:	08003599 	.word	0x08003599
 8002dcc:	08003599 	.word	0x08003599
 8002dd0:	08003599 	.word	0x08003599
 8002dd4:	08003599 	.word	0x08003599
 8002dd8:	08003599 	.word	0x08003599
 8002ddc:	08003599 	.word	0x08003599
 8002de0:	08003599 	.word	0x08003599
 8002de4:	08003599 	.word	0x08003599
 8002de8:	08003599 	.word	0x08003599
 8002dec:	08003599 	.word	0x08003599
 8002df0:	08003599 	.word	0x08003599
 8002df4:	08003599 	.word	0x08003599
 8002df8:	08003599 	.word	0x08003599
 8002dfc:	08003599 	.word	0x08003599
 8002e00:	08003599 	.word	0x08003599
 8002e04:	08003599 	.word	0x08003599
 8002e08:	08003599 	.word	0x08003599
 8002e0c:	08003599 	.word	0x08003599
 8002e10:	08003599 	.word	0x08003599
 8002e14:	08003599 	.word	0x08003599
 8002e18:	08003599 	.word	0x08003599
 8002e1c:	08003599 	.word	0x08003599
 8002e20:	08003599 	.word	0x08003599
 8002e24:	08003599 	.word	0x08003599
 8002e28:	08003599 	.word	0x08003599
 8002e2c:	08003599 	.word	0x08003599
 8002e30:	08003599 	.word	0x08003599
 8002e34:	08003599 	.word	0x08003599
 8002e38:	08003599 	.word	0x08003599
 8002e3c:	08003599 	.word	0x08003599
 8002e40:	08003599 	.word	0x08003599
 8002e44:	08003599 	.word	0x08003599
 8002e48:	08003599 	.word	0x08003599
 8002e4c:	08003599 	.word	0x08003599
 8002e50:	08003599 	.word	0x08003599
 8002e54:	08003599 	.word	0x08003599
 8002e58:	08003599 	.word	0x08003599
 8002e5c:	08003599 	.word	0x08003599
 8002e60:	08003599 	.word	0x08003599
 8002e64:	08003599 	.word	0x08003599
 8002e68:	08003599 	.word	0x08003599
 8002e6c:	08003599 	.word	0x08003599
 8002e70:	08003599 	.word	0x08003599
 8002e74:	08003599 	.word	0x08003599
 8002e78:	08003599 	.word	0x08003599
 8002e7c:	08003599 	.word	0x08003599
 8002e80:	08003599 	.word	0x08003599
 8002e84:	08003599 	.word	0x08003599
 8002e88:	08003599 	.word	0x08003599
 8002e8c:	08003599 	.word	0x08003599
 8002e90:	08003599 	.word	0x08003599
 8002e94:	08003599 	.word	0x08003599
 8002e98:	08003599 	.word	0x08003599
 8002e9c:	08003599 	.word	0x08003599
 8002ea0:	08003599 	.word	0x08003599
 8002ea4:	08003599 	.word	0x08003599
 8002ea8:	08003599 	.word	0x08003599
 8002eac:	08003599 	.word	0x08003599
 8002eb0:	08003599 	.word	0x08003599
 8002eb4:	08003599 	.word	0x08003599
 8002eb8:	08003599 	.word	0x08003599
 8002ebc:	08003599 	.word	0x08003599
 8002ec0:	08003599 	.word	0x08003599
 8002ec4:	08003599 	.word	0x08003599
 8002ec8:	08003599 	.word	0x08003599
 8002ecc:	08003599 	.word	0x08003599
 8002ed0:	08003599 	.word	0x08003599
 8002ed4:	08003599 	.word	0x08003599
 8002ed8:	08003599 	.word	0x08003599
 8002edc:	08003599 	.word	0x08003599
 8002ee0:	08003599 	.word	0x08003599
 8002ee4:	08003599 	.word	0x08003599
 8002ee8:	08003599 	.word	0x08003599
 8002eec:	08003599 	.word	0x08003599
 8002ef0:	08003599 	.word	0x08003599
 8002ef4:	08003599 	.word	0x08003599
 8002ef8:	08003599 	.word	0x08003599
 8002efc:	08003599 	.word	0x08003599
 8002f00:	08003599 	.word	0x08003599
 8002f04:	08003599 	.word	0x08003599
 8002f08:	08003599 	.word	0x08003599
 8002f0c:	08003599 	.word	0x08003599
 8002f10:	08003599 	.word	0x08003599
 8002f14:	08003599 	.word	0x08003599
 8002f18:	08003599 	.word	0x08003599
 8002f1c:	08003599 	.word	0x08003599
 8002f20:	08003599 	.word	0x08003599
 8002f24:	08003599 	.word	0x08003599
 8002f28:	08003599 	.word	0x08003599
 8002f2c:	08003599 	.word	0x08003599
 8002f30:	08003599 	.word	0x08003599
 8002f34:	08003599 	.word	0x08003599
 8002f38:	08003599 	.word	0x08003599
 8002f3c:	08003599 	.word	0x08003599
 8002f40:	08003599 	.word	0x08003599
 8002f44:	08003599 	.word	0x08003599
 8002f48:	08003599 	.word	0x08003599
 8002f4c:	08003599 	.word	0x08003599
 8002f50:	08003599 	.word	0x08003599
 8002f54:	08003599 	.word	0x08003599
 8002f58:	08003599 	.word	0x08003599
 8002f5c:	08003599 	.word	0x08003599
 8002f60:	08003599 	.word	0x08003599
 8002f64:	08003599 	.word	0x08003599
 8002f68:	08003599 	.word	0x08003599
 8002f6c:	08003599 	.word	0x08003599
 8002f70:	08003599 	.word	0x08003599
 8002f74:	08003599 	.word	0x08003599
 8002f78:	08003599 	.word	0x08003599
 8002f7c:	08003599 	.word	0x08003599
 8002f80:	08003599 	.word	0x08003599
 8002f84:	08003599 	.word	0x08003599
 8002f88:	08003599 	.word	0x08003599
 8002f8c:	08003599 	.word	0x08003599
 8002f90:	08003599 	.word	0x08003599
 8002f94:	08003599 	.word	0x08003599
 8002f98:	08003599 	.word	0x08003599
 8002f9c:	08003599 	.word	0x08003599
 8002fa0:	08003599 	.word	0x08003599
 8002fa4:	08003599 	.word	0x08003599
 8002fa8:	08003599 	.word	0x08003599
 8002fac:	08003599 	.word	0x08003599
 8002fb0:	08003599 	.word	0x08003599
 8002fb4:	08003599 	.word	0x08003599
 8002fb8:	08003599 	.word	0x08003599
 8002fbc:	08003599 	.word	0x08003599
 8002fc0:	08003599 	.word	0x08003599
 8002fc4:	08003599 	.word	0x08003599
 8002fc8:	08003599 	.word	0x08003599
 8002fcc:	08003599 	.word	0x08003599
 8002fd0:	08003599 	.word	0x08003599
 8002fd4:	08003599 	.word	0x08003599
 8002fd8:	08003599 	.word	0x08003599
 8002fdc:	08003599 	.word	0x08003599
 8002fe0:	0800356b 	.word	0x0800356b
 8002fe4:	08003599 	.word	0x08003599
 8002fe8:	08003599 	.word	0x08003599
 8002fec:	08003599 	.word	0x08003599
 8002ff0:	08003599 	.word	0x08003599
 8002ff4:	08003599 	.word	0x08003599
 8002ff8:	08003599 	.word	0x08003599
 8002ffc:	08003599 	.word	0x08003599
 8003000:	08003599 	.word	0x08003599
 8003004:	08003599 	.word	0x08003599
 8003008:	08003599 	.word	0x08003599
 800300c:	08003599 	.word	0x08003599
 8003010:	08003599 	.word	0x08003599
 8003014:	08003599 	.word	0x08003599
 8003018:	08003599 	.word	0x08003599
 800301c:	08003599 	.word	0x08003599
 8003020:	08003571 	.word	0x08003571
 8003024:	08003599 	.word	0x08003599
 8003028:	08003599 	.word	0x08003599
 800302c:	08003599 	.word	0x08003599
 8003030:	08003599 	.word	0x08003599
 8003034:	08003599 	.word	0x08003599
 8003038:	08003599 	.word	0x08003599
 800303c:	08003599 	.word	0x08003599
 8003040:	08003599 	.word	0x08003599
 8003044:	08003599 	.word	0x08003599
 8003048:	08003599 	.word	0x08003599
 800304c:	08003599 	.word	0x08003599
 8003050:	08003599 	.word	0x08003599
 8003054:	08003599 	.word	0x08003599
 8003058:	08003599 	.word	0x08003599
 800305c:	08003599 	.word	0x08003599
 8003060:	0800357f 	.word	0x0800357f
 8003064:	08003557 	.word	0x08003557
 8003068:	08003599 	.word	0x08003599
 800306c:	08003599 	.word	0x08003599
 8003070:	08003599 	.word	0x08003599
 8003074:	08003599 	.word	0x08003599
 8003078:	08003599 	.word	0x08003599
 800307c:	08003599 	.word	0x08003599
 8003080:	08003599 	.word	0x08003599
 8003084:	08003599 	.word	0x08003599
 8003088:	08003599 	.word	0x08003599
 800308c:	08003599 	.word	0x08003599
 8003090:	08003599 	.word	0x08003599
 8003094:	08003599 	.word	0x08003599
 8003098:	08003599 	.word	0x08003599
 800309c:	08003599 	.word	0x08003599
 80030a0:	0800358d 	.word	0x0800358d
 80030a4:	08003543 	.word	0x08003543
 80030a8:	08003599 	.word	0x08003599
 80030ac:	08003599 	.word	0x08003599
 80030b0:	08003599 	.word	0x08003599
 80030b4:	08003599 	.word	0x08003599
 80030b8:	08003599 	.word	0x08003599
 80030bc:	08003599 	.word	0x08003599
 80030c0:	08003599 	.word	0x08003599
 80030c4:	08003599 	.word	0x08003599
 80030c8:	08003599 	.word	0x08003599
 80030cc:	08003599 	.word	0x08003599
 80030d0:	08003599 	.word	0x08003599
 80030d4:	08003599 	.word	0x08003599
 80030d8:	08003599 	.word	0x08003599
 80030dc:	08003599 	.word	0x08003599
 80030e0:	08003593 	.word	0x08003593
 80030e4:	24001a9c 	.word	0x24001a9c
 80030e8:	24001e3c 	.word	0x24001e3c
	case 0x10: {
		printf("SDN1 ON\n");
 80030ec:	48b8      	ldr	r0, [pc, #736]	; (80033d0 <HAL_UART_RxCpltCallback+0x6d4>)
 80030ee:	f017 f98b 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 80030f2:	4bb8      	ldr	r3, [pc, #736]	; (80033d4 <HAL_UART_RxCpltCallback+0x6d8>)
 80030f4:	2104      	movs	r1, #4
 80030f6:	2201      	movs	r2, #1
 80030f8:	4618      	mov	r0, r3
 80030fa:	f008 faa1 	bl	800b640 <HAL_GPIO_WritePin>
		break;
 80030fe:	e256      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x00: {
		printf("SDN1 OFF\n");
 8003100:	48b5      	ldr	r0, [pc, #724]	; (80033d8 <HAL_UART_RxCpltCallback+0x6dc>)
 8003102:	f017 f981 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET);
 8003106:	4bb3      	ldr	r3, [pc, #716]	; (80033d4 <HAL_UART_RxCpltCallback+0x6d8>)
 8003108:	2104      	movs	r1, #4
 800310a:	2200      	movs	r2, #0
 800310c:	4618      	mov	r0, r3
 800310e:	f008 fa97 	bl	800b640 <HAL_GPIO_WritePin>
		break;
 8003112:	e24c      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x11: {
		printf("SYS ON PB5\n");
 8003114:	48b1      	ldr	r0, [pc, #708]	; (80033dc <HAL_UART_RxCpltCallback+0x6e0>)
 8003116:	f017 f977 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 800311a:	4bae      	ldr	r3, [pc, #696]	; (80033d4 <HAL_UART_RxCpltCallback+0x6d8>)
 800311c:	2120      	movs	r1, #32
 800311e:	2201      	movs	r2, #1
 8003120:	4618      	mov	r0, r3
 8003122:	f008 fa8d 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_2v5, 1);
 8003126:	2101      	movs	r1, #1
 8003128:	2008      	movs	r0, #8
 800312a:	f002 fc7b 	bl	8005a24 <set_rail_monitor_enable>
		break;
 800312e:	e23e      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x01: {
		printf("SYS OFF PB5\n");
 8003130:	48ab      	ldr	r0, [pc, #684]	; (80033e0 <HAL_UART_RxCpltCallback+0x6e4>)
 8003132:	f017 f969 	bl	801a408 <puts>

		// Turning off all voltage enables (including high voltages) in order from highest to lowest, including SYS_ON
		for (int i = 8; i > 0; i--) {
 8003136:	2308      	movs	r3, #8
 8003138:	617b      	str	r3, [r7, #20]
 800313a:	e00f      	b.n	800315c <HAL_UART_RxCpltCallback+0x460>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_RESET);
 800313c:	4aa9      	ldr	r2, [pc, #676]	; (80033e4 <HAL_UART_RxCpltCallback+0x6e8>)
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8003144:	4aa7      	ldr	r2, [pc, #668]	; (80033e4 <HAL_UART_RxCpltCallback+0x6e8>)
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	00db      	lsls	r3, r3, #3
 800314a:	4413      	add	r3, r2
 800314c:	889b      	ldrh	r3, [r3, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	4619      	mov	r1, r3
 8003152:	f008 fa75 	bl	800b640 <HAL_GPIO_WritePin>
		for (int i = 8; i > 0; i--) {
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	3b01      	subs	r3, #1
 800315a:	617b      	str	r3, [r7, #20]
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	2b00      	cmp	r3, #0
 8003160:	dcec      	bgt.n	800313c <HAL_UART_RxCpltCallback+0x440>
		}

		for (int i = RAIL_n800v; i >= RAIL_2v5; i--) {
 8003162:	2310      	movs	r3, #16
 8003164:	613b      	str	r3, [r7, #16]
 8003166:	e008      	b.n	800317a <HAL_UART_RxCpltCallback+0x47e>
			set_rail_monitor_enable(i, 0);
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	b2db      	uxtb	r3, r3
 800316c:	2100      	movs	r1, #0
 800316e:	4618      	mov	r0, r3
 8003170:	f002 fc58 	bl	8005a24 <set_rail_monitor_enable>
		for (int i = RAIL_n800v; i >= RAIL_2v5; i--) {
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	3b01      	subs	r3, #1
 8003178:	613b      	str	r3, [r7, #16]
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	2b07      	cmp	r3, #7
 800317e:	dcf3      	bgt.n	8003168 <HAL_UART_RxCpltCallback+0x46c>
		}

		break;
 8003180:	e215      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x12: {
		printf("3v3 ON PC10\n");
 8003182:	4899      	ldr	r0, [pc, #612]	; (80033e8 <HAL_UART_RxCpltCallback+0x6ec>)
 8003184:	f017 f940 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 8003188:	4b98      	ldr	r3, [pc, #608]	; (80033ec <HAL_UART_RxCpltCallback+0x6f0>)
 800318a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800318e:	2201      	movs	r2, #1
 8003190:	4618      	mov	r0, r3
 8003192:	f008 fa55 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_3v3, 1);
 8003196:	2101      	movs	r1, #1
 8003198:	2009      	movs	r0, #9
 800319a:	f002 fc43 	bl	8005a24 <set_rail_monitor_enable>

		break;
 800319e:	e206      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x02: {
		printf("3v3 OFF PC10\n");
 80031a0:	4893      	ldr	r0, [pc, #588]	; (80033f0 <HAL_UART_RxCpltCallback+0x6f4>)
 80031a2:	f017 f931 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 80031a6:	4b91      	ldr	r3, [pc, #580]	; (80033ec <HAL_UART_RxCpltCallback+0x6f0>)
 80031a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80031ac:	2200      	movs	r2, #0
 80031ae:	4618      	mov	r0, r3
 80031b0:	f008 fa46 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_3v3, 0);
 80031b4:	2100      	movs	r1, #0
 80031b6:	2009      	movs	r0, #9
 80031b8:	f002 fc34 	bl	8005a24 <set_rail_monitor_enable>
		break;
 80031bc:	e1f7      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x13: {
		printf("5v ON PC7\n");
 80031be:	488d      	ldr	r0, [pc, #564]	; (80033f4 <HAL_UART_RxCpltCallback+0x6f8>)
 80031c0:	f017 f922 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 80031c4:	4b89      	ldr	r3, [pc, #548]	; (80033ec <HAL_UART_RxCpltCallback+0x6f0>)
 80031c6:	2180      	movs	r1, #128	; 0x80
 80031c8:	2201      	movs	r2, #1
 80031ca:	4618      	mov	r0, r3
 80031cc:	f008 fa38 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_5v, 1);
 80031d0:	2101      	movs	r1, #1
 80031d2:	200a      	movs	r0, #10
 80031d4:	f002 fc26 	bl	8005a24 <set_rail_monitor_enable>

		break;
 80031d8:	e1e9      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x03: {
		printf("5v OFF PC7\n");
 80031da:	4887      	ldr	r0, [pc, #540]	; (80033f8 <HAL_UART_RxCpltCallback+0x6fc>)
 80031dc:	f017 f914 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 80031e0:	4b82      	ldr	r3, [pc, #520]	; (80033ec <HAL_UART_RxCpltCallback+0x6f0>)
 80031e2:	2180      	movs	r1, #128	; 0x80
 80031e4:	2200      	movs	r2, #0
 80031e6:	4618      	mov	r0, r3
 80031e8:	f008 fa2a 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_5v, 0);
 80031ec:	2100      	movs	r1, #0
 80031ee:	200a      	movs	r0, #10
 80031f0:	f002 fc18 	bl	8005a24 <set_rail_monitor_enable>
		break;
 80031f4:	e1db      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x14: {
		printf("n3v3 ON PC6\n");
 80031f6:	4881      	ldr	r0, [pc, #516]	; (80033fc <HAL_UART_RxCpltCallback+0x700>)
 80031f8:	f017 f906 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 80031fc:	4b7b      	ldr	r3, [pc, #492]	; (80033ec <HAL_UART_RxCpltCallback+0x6f0>)
 80031fe:	2140      	movs	r1, #64	; 0x40
 8003200:	2201      	movs	r2, #1
 8003202:	4618      	mov	r0, r3
 8003204:	f008 fa1c 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n3v3, 1);
 8003208:	2101      	movs	r1, #1
 800320a:	200b      	movs	r0, #11
 800320c:	f002 fc0a 	bl	8005a24 <set_rail_monitor_enable>

		break;
 8003210:	e1cd      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x04: {
		printf("n3v3 OFF PC6\n");
 8003212:	487b      	ldr	r0, [pc, #492]	; (8003400 <HAL_UART_RxCpltCallback+0x704>)
 8003214:	f017 f8f8 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8003218:	4b74      	ldr	r3, [pc, #464]	; (80033ec <HAL_UART_RxCpltCallback+0x6f0>)
 800321a:	2140      	movs	r1, #64	; 0x40
 800321c:	2200      	movs	r2, #0
 800321e:	4618      	mov	r0, r3
 8003220:	f008 fa0e 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n3v3, 0);
 8003224:	2100      	movs	r1, #0
 8003226:	200b      	movs	r0, #11
 8003228:	f002 fbfc 	bl	8005a24 <set_rail_monitor_enable>
		break;
 800322c:	e1bf      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x15: {
		printf("n5v ON PC8\n");
 800322e:	4875      	ldr	r0, [pc, #468]	; (8003404 <HAL_UART_RxCpltCallback+0x708>)
 8003230:	f017 f8ea 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 8003234:	4b6d      	ldr	r3, [pc, #436]	; (80033ec <HAL_UART_RxCpltCallback+0x6f0>)
 8003236:	f44f 7180 	mov.w	r1, #256	; 0x100
 800323a:	2201      	movs	r2, #1
 800323c:	4618      	mov	r0, r3
 800323e:	f008 f9ff 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n5v, 1);
 8003242:	2101      	movs	r1, #1
 8003244:	200c      	movs	r0, #12
 8003246:	f002 fbed 	bl	8005a24 <set_rail_monitor_enable>

		break;
 800324a:	e1b0      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x05: {
		printf("n5v OFF PC8\n");
 800324c:	486e      	ldr	r0, [pc, #440]	; (8003408 <HAL_UART_RxCpltCallback+0x70c>)
 800324e:	f017 f8db 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8003252:	4b66      	ldr	r3, [pc, #408]	; (80033ec <HAL_UART_RxCpltCallback+0x6f0>)
 8003254:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003258:	2200      	movs	r2, #0
 800325a:	4618      	mov	r0, r3
 800325c:	f008 f9f0 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n5v, 0);
 8003260:	2100      	movs	r1, #0
 8003262:	200c      	movs	r0, #12
 8003264:	f002 fbde 	bl	8005a24 <set_rail_monitor_enable>
		break;
 8003268:	e1a1      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x16: {
		printf("15v ON PC9\n");
 800326a:	4868      	ldr	r0, [pc, #416]	; (800340c <HAL_UART_RxCpltCallback+0x710>)
 800326c:	f017 f8cc 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 8003270:	4b5e      	ldr	r3, [pc, #376]	; (80033ec <HAL_UART_RxCpltCallback+0x6f0>)
 8003272:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003276:	2201      	movs	r2, #1
 8003278:	4618      	mov	r0, r3
 800327a:	f008 f9e1 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_15v, 1);
 800327e:	2101      	movs	r1, #1
 8003280:	200d      	movs	r0, #13
 8003282:	f002 fbcf 	bl	8005a24 <set_rail_monitor_enable>

		break;
 8003286:	e192      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x06: {
		printf("15v OFF PC9\n");
 8003288:	4861      	ldr	r0, [pc, #388]	; (8003410 <HAL_UART_RxCpltCallback+0x714>)
 800328a:	f017 f8bd 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 800328e:	4b57      	ldr	r3, [pc, #348]	; (80033ec <HAL_UART_RxCpltCallback+0x6f0>)
 8003290:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003294:	2200      	movs	r2, #0
 8003296:	4618      	mov	r0, r3
 8003298:	f008 f9d2 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_15v, 0);
 800329c:	2100      	movs	r1, #0
 800329e:	200d      	movs	r0, #13
 80032a0:	f002 fbc0 	bl	8005a24 <set_rail_monitor_enable>
		break;
 80032a4:	e183      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x17: {
		printf("n200v ON PC13\n");
 80032a6:	485b      	ldr	r0, [pc, #364]	; (8003414 <HAL_UART_RxCpltCallback+0x718>)
 80032a8:	f017 f8ae 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 80032ac:	4b4f      	ldr	r3, [pc, #316]	; (80033ec <HAL_UART_RxCpltCallback+0x6f0>)
 80032ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032b2:	2201      	movs	r2, #1
 80032b4:	4618      	mov	r0, r3
 80032b6:	f008 f9c3 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n200v, 1);
 80032ba:	2101      	movs	r1, #1
 80032bc:	200f      	movs	r0, #15
 80032be:	f002 fbb1 	bl	8005a24 <set_rail_monitor_enable>

		break;
 80032c2:	e174      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x07: {
		printf("n200v OFF PC13\n");
 80032c4:	4854      	ldr	r0, [pc, #336]	; (8003418 <HAL_UART_RxCpltCallback+0x71c>)
 80032c6:	f017 f89f 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 80032ca:	4b48      	ldr	r3, [pc, #288]	; (80033ec <HAL_UART_RxCpltCallback+0x6f0>)
 80032cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032d0:	2200      	movs	r2, #0
 80032d2:	4618      	mov	r0, r3
 80032d4:	f008 f9b4 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n200v, 0);
 80032d8:	2100      	movs	r1, #0
 80032da:	200f      	movs	r0, #15
 80032dc:	f002 fba2 	bl	8005a24 <set_rail_monitor_enable>
		break;
 80032e0:	e165      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x18: {
		printf("800v ON PB6\n");
 80032e2:	484e      	ldr	r0, [pc, #312]	; (800341c <HAL_UART_RxCpltCallback+0x720>)
 80032e4:	f017 f890 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 80032e8:	4b3a      	ldr	r3, [pc, #232]	; (80033d4 <HAL_UART_RxCpltCallback+0x6d8>)
 80032ea:	2140      	movs	r1, #64	; 0x40
 80032ec:	2201      	movs	r2, #1
 80032ee:	4618      	mov	r0, r3
 80032f0:	f008 f9a6 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n800v, 1);
 80032f4:	2101      	movs	r1, #1
 80032f6:	2010      	movs	r0, #16
 80032f8:	f002 fb94 	bl	8005a24 <set_rail_monitor_enable>

		break;
 80032fc:	e157      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x08: {
		printf("800v OFF PB6\n");
 80032fe:	4848      	ldr	r0, [pc, #288]	; (8003420 <HAL_UART_RxCpltCallback+0x724>)
 8003300:	f017 f882 	bl	801a408 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 8003304:	4b33      	ldr	r3, [pc, #204]	; (80033d4 <HAL_UART_RxCpltCallback+0x6d8>)
 8003306:	2140      	movs	r1, #64	; 0x40
 8003308:	2200      	movs	r2, #0
 800330a:	4618      	mov	r0, r3
 800330c:	f008 f998 	bl	800b640 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n800v, 0);
 8003310:	2100      	movs	r1, #0
 8003312:	2010      	movs	r0, #16
 8003314:	f002 fb86 	bl	8005a24 <set_rail_monitor_enable>
		break;
 8003318:	e149      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x19: {
		printf("AUTOSWEEP ON\n");
 800331a:	4842      	ldr	r0, [pc, #264]	; (8003424 <HAL_UART_RxCpltCallback+0x728>)
 800331c:	f017 f874 	bl	801a408 <puts>
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, DAC_OUT, 32, DAC_ALIGN_12B_R);
 8003320:	2300      	movs	r3, #0
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	2320      	movs	r3, #32
 8003326:	4a40      	ldr	r2, [pc, #256]	; (8003428 <HAL_UART_RxCpltCallback+0x72c>)
 8003328:	2100      	movs	r1, #0
 800332a:	4840      	ldr	r0, [pc, #256]	; (800342c <HAL_UART_RxCpltCallback+0x730>)
 800332c:	f004 fb04 	bl	8007938 <HAL_DAC_Start_DMA>
		break;
 8003330:	e13d      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x09: {
		printf("AUTOSWEEP OFF\n");
 8003332:	483f      	ldr	r0, [pc, #252]	; (8003430 <HAL_UART_RxCpltCallback+0x734>)
 8003334:	f017 f868 	bl	801a408 <puts>
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8003338:	2100      	movs	r1, #0
 800333a:	483c      	ldr	r0, [pc, #240]	; (800342c <HAL_UART_RxCpltCallback+0x730>)
 800333c:	f004 fbbc 	bl	8007ab8 <HAL_DAC_Stop_DMA>
		break;
 8003340:	e135      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x1A: {
		printf("ERPA ON\n");
 8003342:	483c      	ldr	r0, [pc, #240]	; (8003434 <HAL_UART_RxCpltCallback+0x738>)
 8003344:	f017 f860 	bl	801a408 <puts>
		osEventFlagsSet(packet_event_flags, ERPA_FLAG_ID);
 8003348:	4b3b      	ldr	r3, [pc, #236]	; (8003438 <HAL_UART_RxCpltCallback+0x73c>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2102      	movs	r1, #2
 800334e:	4618      	mov	r0, r3
 8003350:	f013 ff1e 	bl	8017190 <osEventFlagsSet>
		TIM2->CCR4 = 312;
 8003354:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003358:	f44f 729c 	mov.w	r2, #312	; 0x138
 800335c:	641a      	str	r2, [r3, #64]	; 0x40
		ERPA_ENABLED = 1;
 800335e:	4b37      	ldr	r3, [pc, #220]	; (800343c <HAL_UART_RxCpltCallback+0x740>)
 8003360:	2201      	movs	r2, #1
 8003362:	701a      	strb	r2, [r3, #0]

		break;
 8003364:	e123      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x0A: {
		printf("ERPA OFF\n");
 8003366:	4836      	ldr	r0, [pc, #216]	; (8003440 <HAL_UART_RxCpltCallback+0x744>)
 8003368:	f017 f84e 	bl	801a408 <puts>
		ERPA_ENABLED = 0;
 800336c:	4b33      	ldr	r3, [pc, #204]	; (800343c <HAL_UART_RxCpltCallback+0x740>)
 800336e:	2200      	movs	r2, #0
 8003370:	701a      	strb	r2, [r3, #0]
		TIM2->CCR4 = 0;
 8003372:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003376:	2200      	movs	r2, #0
 8003378:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 800337a:	e118      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x1B: {
		printf("PMT ON\n");
 800337c:	4831      	ldr	r0, [pc, #196]	; (8003444 <HAL_UART_RxCpltCallback+0x748>)
 800337e:	f017 f843 	bl	801a408 <puts>
		HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8003382:	2100      	movs	r1, #0
 8003384:	4830      	ldr	r0, [pc, #192]	; (8003448 <HAL_UART_RxCpltCallback+0x74c>)
 8003386:	f00f fc15 	bl	8012bb4 <HAL_TIM_OC_Start_IT>
		osEventFlagsSet(packet_event_flags, PMT_FLAG_ID);
 800338a:	4b2b      	ldr	r3, [pc, #172]	; (8003438 <HAL_UART_RxCpltCallback+0x73c>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2101      	movs	r1, #1
 8003390:	4618      	mov	r0, r3
 8003392:	f013 fefd 	bl	8017190 <osEventFlagsSet>
		break;
 8003396:	e10a      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x0B: {
		printf("PMT OFF\n");
 8003398:	482c      	ldr	r0, [pc, #176]	; (800344c <HAL_UART_RxCpltCallback+0x750>)
 800339a:	f017 f835 	bl	801a408 <puts>
		HAL_TIM_OC_Stop_IT(&htim1, TIM_CHANNEL_1);
 800339e:	2100      	movs	r1, #0
 80033a0:	4829      	ldr	r0, [pc, #164]	; (8003448 <HAL_UART_RxCpltCallback+0x74c>)
 80033a2:	f00f fd61 	bl	8012e68 <HAL_TIM_OC_Stop_IT>
		break;
 80033a6:	e102      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x1C: {
		printf("HK ON \n");
 80033a8:	4829      	ldr	r0, [pc, #164]	; (8003450 <HAL_UART_RxCpltCallback+0x754>)
 80033aa:	f017 f82d 	bl	801a408 <puts>
		osEventFlagsSet(packet_event_flags, HK_FLAG_ID);
 80033ae:	4b22      	ldr	r3, [pc, #136]	; (8003438 <HAL_UART_RxCpltCallback+0x73c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2104      	movs	r1, #4
 80033b4:	4618      	mov	r0, r3
 80033b6:	f013 feeb 	bl	8017190 <osEventFlagsSet>
		HK_ENABLED = 1;
 80033ba:	4b26      	ldr	r3, [pc, #152]	; (8003454 <HAL_UART_RxCpltCallback+0x758>)
 80033bc:	2201      	movs	r2, #1
 80033be:	701a      	strb	r2, [r3, #0]
		break;
 80033c0:	e0f5      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x0C: {
		printf("HK OFF\n");
 80033c2:	4825      	ldr	r0, [pc, #148]	; (8003458 <HAL_UART_RxCpltCallback+0x75c>)
 80033c4:	f017 f820 	bl	801a408 <puts>
		HK_ENABLED = 0;
 80033c8:	4b22      	ldr	r3, [pc, #136]	; (8003454 <HAL_UART_RxCpltCallback+0x758>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	701a      	strb	r2, [r3, #0]
		break;
 80033ce:	e0ee      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
 80033d0:	0801add0 	.word	0x0801add0
 80033d4:	58020400 	.word	0x58020400
 80033d8:	0801add8 	.word	0x0801add8
 80033dc:	0801ade4 	.word	0x0801ade4
 80033e0:	0801adf0 	.word	0x0801adf0
 80033e4:	0801b0ec 	.word	0x0801b0ec
 80033e8:	0801adfc 	.word	0x0801adfc
 80033ec:	58020800 	.word	0x58020800
 80033f0:	0801ae08 	.word	0x0801ae08
 80033f4:	0801ae18 	.word	0x0801ae18
 80033f8:	0801ae24 	.word	0x0801ae24
 80033fc:	0801ae30 	.word	0x0801ae30
 8003400:	0801ae3c 	.word	0x0801ae3c
 8003404:	0801ae4c 	.word	0x0801ae4c
 8003408:	0801ae58 	.word	0x0801ae58
 800340c:	0801ae64 	.word	0x0801ae64
 8003410:	0801ae70 	.word	0x0801ae70
 8003414:	0801ae7c 	.word	0x0801ae7c
 8003418:	0801ae8c 	.word	0x0801ae8c
 800341c:	0801ae9c 	.word	0x0801ae9c
 8003420:	0801aea8 	.word	0x0801aea8
 8003424:	0801aeb8 	.word	0x0801aeb8
 8003428:	2400003c 	.word	0x2400003c
 800342c:	24000314 	.word	0x24000314
 8003430:	0801aec8 	.word	0x0801aec8
 8003434:	0801aed8 	.word	0x0801aed8
 8003438:	24001a90 	.word	0x24001a90
 800343c:	24001add 	.word	0x24001add
 8003440:	0801aee0 	.word	0x0801aee0
 8003444:	0801aeec 	.word	0x0801aeec
 8003448:	24001da4 	.word	0x24001da4
 800344c:	0801aef4 	.word	0x0801aef4
 8003450:	0801aefc 	.word	0x0801aefc
 8003454:	24001adc 	.word	0x24001adc
 8003458:	0801af04 	.word	0x0801af04
	}
	case 0x1D: {
		printf("Step Up\n");
 800345c:	4856      	ldr	r0, [pc, #344]	; (80035b8 <HAL_UART_RxCpltCallback+0x8bc>)
 800345e:	f016 ffd3 	bl	801a408 <puts>
		if (step < 14) {
 8003462:	4b56      	ldr	r3, [pc, #344]	; (80035bc <HAL_UART_RxCpltCallback+0x8c0>)
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b0d      	cmp	r3, #13
 800346a:	f200 8099 	bhi.w	80035a0 <HAL_UART_RxCpltCallback+0x8a4>
			step += 2;
 800346e:	4b53      	ldr	r3, [pc, #332]	; (80035bc <HAL_UART_RxCpltCallback+0x8c0>)
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	b2db      	uxtb	r3, r3
 8003474:	3302      	adds	r3, #2
 8003476:	b2da      	uxtb	r2, r3
 8003478:	4b50      	ldr	r3, [pc, #320]	; (80035bc <HAL_UART_RxCpltCallback+0x8c0>)
 800347a:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 800347c:	4b4f      	ldr	r3, [pc, #316]	; (80035bc <HAL_UART_RxCpltCallback+0x8c0>)
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	b2db      	uxtb	r3, r3
 8003482:	461a      	mov	r2, r3
 8003484:	4b4e      	ldr	r3, [pc, #312]	; (80035c0 <HAL_UART_RxCpltCallback+0x8c4>)
 8003486:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800348a:	2200      	movs	r2, #0
 800348c:	2100      	movs	r1, #0
 800348e:	484d      	ldr	r0, [pc, #308]	; (80035c4 <HAL_UART_RxCpltCallback+0x8c8>)
 8003490:	f004 fbb5 	bl	8007bfe <HAL_DAC_SetValue>
					DAC_OUT[step]);
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8003494:	2100      	movs	r1, #0
 8003496:	484b      	ldr	r0, [pc, #300]	; (80035c4 <HAL_UART_RxCpltCallback+0x8c8>)
 8003498:	f004 f9f6 	bl	8007888 <HAL_DAC_Start>
		}
		break;
 800349c:	e080      	b.n	80035a0 <HAL_UART_RxCpltCallback+0x8a4>
	}
	case 0x0D: {
		printf("Step Down\n");
 800349e:	484a      	ldr	r0, [pc, #296]	; (80035c8 <HAL_UART_RxCpltCallback+0x8cc>)
 80034a0:	f016 ffb2 	bl	801a408 <puts>
		if (step > 1) {
 80034a4:	4b45      	ldr	r3, [pc, #276]	; (80035bc <HAL_UART_RxCpltCallback+0x8c0>)
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d97a      	bls.n	80035a4 <HAL_UART_RxCpltCallback+0x8a8>
			step -= 2;
 80034ae:	4b43      	ldr	r3, [pc, #268]	; (80035bc <HAL_UART_RxCpltCallback+0x8c0>)
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	3b02      	subs	r3, #2
 80034b6:	b2da      	uxtb	r2, r3
 80034b8:	4b40      	ldr	r3, [pc, #256]	; (80035bc <HAL_UART_RxCpltCallback+0x8c0>)
 80034ba:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 80034bc:	4b3f      	ldr	r3, [pc, #252]	; (80035bc <HAL_UART_RxCpltCallback+0x8c0>)
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	461a      	mov	r2, r3
 80034c4:	4b3e      	ldr	r3, [pc, #248]	; (80035c0 <HAL_UART_RxCpltCallback+0x8c4>)
 80034c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034ca:	2200      	movs	r2, #0
 80034cc:	2100      	movs	r1, #0
 80034ce:	483d      	ldr	r0, [pc, #244]	; (80035c4 <HAL_UART_RxCpltCallback+0x8c8>)
 80034d0:	f004 fb95 	bl	8007bfe <HAL_DAC_SetValue>
					DAC_OUT[step]);
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80034d4:	2100      	movs	r1, #0
 80034d6:	483b      	ldr	r0, [pc, #236]	; (80035c4 <HAL_UART_RxCpltCallback+0x8c8>)
 80034d8:	f004 f9d6 	bl	8007888 <HAL_DAC_Start>
		}
		break;
 80034dc:	e062      	b.n	80035a4 <HAL_UART_RxCpltCallback+0x8a8>
	}
	case 0x1E: {
		printf("Factor Up\n");
 80034de:	483b      	ldr	r0, [pc, #236]	; (80035cc <HAL_UART_RxCpltCallback+0x8d0>)
 80034e0:	f016 ff92 	bl	801a408 <puts>
		if (cadence <= 50000) {
 80034e4:	4b3a      	ldr	r3, [pc, #232]	; (80035d0 <HAL_UART_RxCpltCallback+0x8d4>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f24c 3250 	movw	r2, #50000	; 0xc350
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d85b      	bhi.n	80035a8 <HAL_UART_RxCpltCallback+0x8ac>
			cadence *= 2;
 80034f0:	4b37      	ldr	r3, [pc, #220]	; (80035d0 <HAL_UART_RxCpltCallback+0x8d4>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	4a36      	ldr	r2, [pc, #216]	; (80035d0 <HAL_UART_RxCpltCallback+0x8d4>)
 80034f8:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 80034fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034fe:	4b34      	ldr	r3, [pc, #208]	; (80035d0 <HAL_UART_RxCpltCallback+0x8d4>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 8003504:	e050      	b.n	80035a8 <HAL_UART_RxCpltCallback+0x8ac>
	}
	case 0x0E: {
		printf("Factor Down\n");
 8003506:	4833      	ldr	r0, [pc, #204]	; (80035d4 <HAL_UART_RxCpltCallback+0x8d8>)
 8003508:	f016 ff7e 	bl	801a408 <puts>
		if (cadence >= 6250) {
 800350c:	4b30      	ldr	r3, [pc, #192]	; (80035d0 <HAL_UART_RxCpltCallback+0x8d4>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f641 0269 	movw	r2, #6249	; 0x1869
 8003514:	4293      	cmp	r3, r2
 8003516:	d949      	bls.n	80035ac <HAL_UART_RxCpltCallback+0x8b0>
			cadence /= 2;
 8003518:	4b2d      	ldr	r3, [pc, #180]	; (80035d0 <HAL_UART_RxCpltCallback+0x8d4>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	085b      	lsrs	r3, r3, #1
 800351e:	4a2c      	ldr	r2, [pc, #176]	; (80035d0 <HAL_UART_RxCpltCallback+0x8d4>)
 8003520:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 8003522:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003526:	4b2a      	ldr	r3, [pc, #168]	; (80035d0 <HAL_UART_RxCpltCallback+0x8d4>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 800352c:	e03e      	b.n	80035ac <HAL_UART_RxCpltCallback+0x8b0>
	}
	case 0x0F: {
		printf("Enter STOP mode\n");
 800352e:	482a      	ldr	r0, [pc, #168]	; (80035d8 <HAL_UART_RxCpltCallback+0x8dc>)
 8003530:	f016 ff6a 	bl	801a408 <puts>
		osEventFlagsSet(utility_event_flags, STOP_FLAG);
 8003534:	4b29      	ldr	r3, [pc, #164]	; (80035dc <HAL_UART_RxCpltCallback+0x8e0>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2102      	movs	r1, #2
 800353a:	4618      	mov	r0, r3
 800353c:	f013 fe28 	bl	8017190 <osEventFlagsSet>
		break;
 8003540:	e035      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xE0: {
		printf("Auto Init\n");
 8003542:	4827      	ldr	r0, [pc, #156]	; (80035e0 <HAL_UART_RxCpltCallback+0x8e4>)
 8003544:	f016 ff60 	bl	801a408 <puts>
		osEventFlagsSet(utility_event_flags, AUTOINIT_FLAG);
 8003548:	4b24      	ldr	r3, [pc, #144]	; (80035dc <HAL_UART_RxCpltCallback+0x8e0>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2104      	movs	r1, #4
 800354e:	4618      	mov	r0, r3
 8003550:	f013 fe1e 	bl	8017190 <osEventFlagsSet>
		break;
 8003554:	e02b      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xD0: {
		printf("Auto Deinit\n");
 8003556:	4823      	ldr	r0, [pc, #140]	; (80035e4 <HAL_UART_RxCpltCallback+0x8e8>)
 8003558:	f016 ff56 	bl	801a408 <puts>
		osEventFlagsSet(utility_event_flags, AUTODEINIT_FLAG);
 800355c:	4b1f      	ldr	r3, [pc, #124]	; (80035dc <HAL_UART_RxCpltCallback+0x8e0>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2108      	movs	r1, #8
 8003562:	4618      	mov	r0, r3
 8003564:	f013 fe14 	bl	8017190 <osEventFlagsSet>
		break;
 8003568:	e021      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xAF: {
		sync();
 800356a:	f000 f999 	bl	80038a0 <sync>
		break;
 800356e:	e01e      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xBF: {
		osEventFlagsSet(mode_event_flags, SCIENCE_FLAG);
 8003570:	4b1d      	ldr	r3, [pc, #116]	; (80035e8 <HAL_UART_RxCpltCallback+0x8ec>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2101      	movs	r1, #1
 8003576:	4618      	mov	r0, r3
 8003578:	f013 fe0a 	bl	8017190 <osEventFlagsSet>
		break;
 800357c:	e017      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xCF: {
		osEventFlagsSet(mode_event_flags, IDLE_FLAG);
 800357e:	4b1a      	ldr	r3, [pc, #104]	; (80035e8 <HAL_UART_RxCpltCallback+0x8ec>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2102      	movs	r1, #2
 8003584:	4618      	mov	r0, r3
 8003586:	f013 fe03 	bl	8017190 <osEventFlagsSet>
		break;
 800358a:	e010      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xDF: {
		reset_error_counters();
 800358c:	f7fe fd84 	bl	8002098 <reset_error_counters>
		break;
 8003590:	e00d      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xEF: {
#ifdef ERROR_HANDLING_ENABLED
		send_previous_error_packet();
 8003592:	f7fe ff31 	bl	80023f8 <send_previous_error_packet>
#endif
		break;
 8003596:	e00a      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
	}
	default: {
		printf("Unknown Command\n");
 8003598:	4814      	ldr	r0, [pc, #80]	; (80035ec <HAL_UART_RxCpltCallback+0x8f0>)
 800359a:	f016 ff35 	bl	801a408 <puts>
		break;
 800359e:	e006      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
		break;
 80035a0:	bf00      	nop
 80035a2:	e004      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
		break;
 80035a4:	bf00      	nop
 80035a6:	e002      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
		break;
 80035a8:	bf00      	nop
 80035aa:	e000      	b.n	80035ae <HAL_UART_RxCpltCallback+0x8b2>
		break;
 80035ac:	bf00      	nop
	}
	}
}
 80035ae:	bf00      	nop
 80035b0:	3718      	adds	r7, #24
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	0801af0c 	.word	0x0801af0c
 80035bc:	24001ade 	.word	0x24001ade
 80035c0:	2400003c 	.word	0x2400003c
 80035c4:	24000314 	.word	0x24000314
 80035c8:	0801af14 	.word	0x0801af14
 80035cc:	0801af20 	.word	0x0801af20
 80035d0:	240000bc 	.word	0x240000bc
 80035d4:	0801af2c 	.word	0x0801af2c
 80035d8:	0801af38 	.word	0x0801af38
 80035dc:	24001a94 	.word	0x24001a94
 80035e0:	0801af48 	.word	0x0801af48
 80035e4:	0801af54 	.word	0x0801af54
 80035e8:	24001a98 	.word	0x24001a98
 80035ec:	0801af60 	.word	0x0801af60

080035f0 <get_reset_cause>:

void get_reset_cause()
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
	ERROR_STRUCT error;

	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDG1RST))
 80035f6:	4b14      	ldr	r3, [pc, #80]	; (8003648 <get_reset_cause+0x58>)
 80035f8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80035fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d007      	beq.n	8003614 <get_reset_cause+0x24>
    {
        error.category = EC_watchdog;
 8003604:	2304      	movs	r3, #4
 8003606:	713b      	strb	r3, [r7, #4]
        error.detail = ED_UNDEFINED;
 8003608:	231a      	movs	r3, #26
 800360a:	717b      	strb	r3, [r7, #5]
        handle_error(error);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f7fe fca5 	bl	8001f5c <handle_error>
 8003612:	e00d      	b.n	8003630 <get_reset_cause+0x40>
    }
    // Needs to come *after* checking the `RCC_FLAG_PORRST` flag in order to
    // ensure first that the reset cause is NOT a POR/PDR reset. See note
    // below.
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST))
 8003614:	4b0c      	ldr	r3, [pc, #48]	; (8003648 <get_reset_cause+0x58>)
 8003616:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800361a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d006      	beq.n	8003630 <get_reset_cause+0x40>
    {
        error.category = EC_brownout;
 8003622:	2303      	movs	r3, #3
 8003624:	713b      	strb	r3, [r7, #4]
        error.detail = ED_UNDEFINED;
 8003626:	231a      	movs	r3, #26
 8003628:	717b      	strb	r3, [r7, #5]
        handle_error(error);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7fe fc96 	bl	8001f5c <handle_error>
    }

    // Clear all the reset flags or else they will remain set during future
    // resets until system power is fully removed.
    __HAL_RCC_CLEAR_RESET_FLAGS();
 8003630:	4b05      	ldr	r3, [pc, #20]	; (8003648 <get_reset_cause+0x58>)
 8003632:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8003636:	4a04      	ldr	r2, [pc, #16]	; (8003648 <get_reset_cause+0x58>)
 8003638:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800363c:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
}
 8003640:	bf00      	nop
 8003642:	3708      	adds	r7, #8
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	58024400 	.word	0x58024400

0800364c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003650:	f002 fb86 	bl	8005d60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003654:	f000 f828 	bl	80036a8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8003658:	f000 f8a8 	bl	80037ac <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800365c:	f7ff f948 	bl	80028f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8003660:	f7fd fb42 	bl	8000ce8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003664:	f001 ff16 	bl	8005494 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8003668:	f7ff f9bc 	bl	80029e4 <MX_I2C1_Init>
  MX_SPI2_Init();
 800366c:	f000 fe50 	bl	8004310 <MX_SPI2_Init>
  MX_TIM2_Init();
 8003670:	f001 fb3c 	bl	8004cec <MX_TIM2_Init>
  MX_TIM1_Init();
 8003674:	f001 fa8c 	bl	8004b90 <MX_TIM1_Init>
  MX_ADC3_Init();
 8003678:	f7fd f8d6 	bl	8000828 <MX_ADC3_Init>
  MX_ADC1_Init();
 800367c:	f7fc ffb2 	bl	80005e4 <MX_ADC1_Init>
  MX_DAC1_Init();
 8003680:	f7fd fa7e 	bl	8000b80 <MX_DAC1_Init>
  MX_SPI1_Init();
 8003684:	f000 fdec 	bl	8004260 <MX_SPI1_Init>
  MX_RTC_Init();
 8003688:	f000 fbb8 	bl	8003dfc <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

#ifdef ERROR_HANDLING_ENABLED
  	error_counter_init();
 800368c:	f7fe fc90 	bl	8001fb0 <error_counter_init>
  	get_reset_cause();
 8003690:	f7ff ffae 	bl	80035f0 <get_reset_cause>
#endif

  system_setup();
 8003694:	f000 f8ba 	bl	800380c <system_setup>
//  handle_error(error);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8003698:	f013 fc24 	bl	8016ee4 <osKernelInitialize>
  MX_FREERTOS_Init();
 800369c:	f7fe fefc 	bl	8002498 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80036a0:	f013 fc44 	bl	8016f2c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80036a4:	e7fe      	b.n	80036a4 <main+0x58>
	...

080036a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b09c      	sub	sp, #112	; 0x70
 80036ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036b2:	224c      	movs	r2, #76	; 0x4c
 80036b4:	2100      	movs	r1, #0
 80036b6:	4618      	mov	r0, r3
 80036b8:	f016 fe30 	bl	801a31c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036bc:	1d3b      	adds	r3, r7, #4
 80036be:	2220      	movs	r2, #32
 80036c0:	2100      	movs	r1, #0
 80036c2:	4618      	mov	r0, r3
 80036c4:	f016 fe2a 	bl	801a31c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80036c8:	2002      	movs	r0, #2
 80036ca:	f00a fb83 	bl	800ddd4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80036ce:	2300      	movs	r3, #0
 80036d0:	603b      	str	r3, [r7, #0]
 80036d2:	4b34      	ldr	r3, [pc, #208]	; (80037a4 <SystemClock_Config+0xfc>)
 80036d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d6:	4a33      	ldr	r2, [pc, #204]	; (80037a4 <SystemClock_Config+0xfc>)
 80036d8:	f023 0301 	bic.w	r3, r3, #1
 80036dc:	62d3      	str	r3, [r2, #44]	; 0x2c
 80036de:	4b31      	ldr	r3, [pc, #196]	; (80037a4 <SystemClock_Config+0xfc>)
 80036e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	603b      	str	r3, [r7, #0]
 80036e8:	4b2f      	ldr	r3, [pc, #188]	; (80037a8 <SystemClock_Config+0x100>)
 80036ea:	699b      	ldr	r3, [r3, #24]
 80036ec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80036f0:	4a2d      	ldr	r2, [pc, #180]	; (80037a8 <SystemClock_Config+0x100>)
 80036f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036f6:	6193      	str	r3, [r2, #24]
 80036f8:	4b2b      	ldr	r3, [pc, #172]	; (80037a8 <SystemClock_Config+0x100>)
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003700:	603b      	str	r3, [r7, #0]
 8003702:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003704:	bf00      	nop
 8003706:	4b28      	ldr	r3, [pc, #160]	; (80037a8 <SystemClock_Config+0x100>)
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800370e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003712:	d1f8      	bne.n	8003706 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8003714:	230b      	movs	r3, #11
 8003716:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003718:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800371c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 800371e:	2309      	movs	r3, #9
 8003720:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003722:	2340      	movs	r3, #64	; 0x40
 8003724:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003726:	2301      	movs	r3, #1
 8003728:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800372a:	2302      	movs	r3, #2
 800372c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800372e:	2302      	movs	r3, #2
 8003730:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003732:	2304      	movs	r3, #4
 8003734:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8003736:	2318      	movs	r3, #24
 8003738:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800373a:	2302      	movs	r3, #2
 800373c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800373e:	2302      	movs	r3, #2
 8003740:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003742:	2302      	movs	r3, #2
 8003744:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8003746:	2308      	movs	r3, #8
 8003748:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800374a:	2302      	movs	r3, #2
 800374c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800374e:	2300      	movs	r3, #0
 8003750:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003752:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003756:	4618      	mov	r0, r3
 8003758:	f00a fb76 	bl	800de48 <HAL_RCC_OscConfig>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8003762:	f000 f955 	bl	8003a10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003766:	233f      	movs	r3, #63	; 0x3f
 8003768:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800376a:	2303      	movs	r3, #3
 800376c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800376e:	2300      	movs	r3, #0
 8003770:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8003772:	2300      	movs	r3, #0
 8003774:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8003776:	2300      	movs	r3, #0
 8003778:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800377a:	2340      	movs	r3, #64	; 0x40
 800377c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800377e:	2300      	movs	r3, #0
 8003780:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8003782:	2300      	movs	r3, #0
 8003784:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003786:	1d3b      	adds	r3, r7, #4
 8003788:	2101      	movs	r1, #1
 800378a:	4618      	mov	r0, r3
 800378c:	f00a ffb6 	bl	800e6fc <HAL_RCC_ClockConfig>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8003796:	f000 f93b 	bl	8003a10 <Error_Handler>
  }
}
 800379a:	bf00      	nop
 800379c:	3770      	adds	r7, #112	; 0x70
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	58000400 	.word	0x58000400
 80037a8:	58024800 	.word	0x58024800

080037ac <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b0b0      	sub	sp, #192	; 0xc0
 80037b0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80037b2:	463b      	mov	r3, r7
 80037b4:	22c0      	movs	r2, #192	; 0xc0
 80037b6:	2100      	movs	r1, #0
 80037b8:	4618      	mov	r0, r3
 80037ba:	f016 fdaf 	bl	801a31c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80037be:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80037c2:	f04f 0300 	mov.w	r3, #0
 80037c6:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 80037ca:	2304      	movs	r3, #4
 80037cc:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 24;
 80037ce:	2318      	movs	r3, #24
 80037d0:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 8;
 80037d2:	2308      	movs	r3, #8
 80037d4:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80037d6:	2302      	movs	r3, #2
 80037d8:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80037da:	2302      	movs	r3, #2
 80037dc:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 80037de:	2380      	movs	r3, #128	; 0x80
 80037e0:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80037e2:	2320      	movs	r3, #32
 80037e4:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80037e6:	2300      	movs	r3, #0
 80037e8:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80037ea:	2300      	movs	r3, #0
 80037ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80037f0:	463b      	mov	r3, r7
 80037f2:	4618      	mov	r0, r3
 80037f4:	f00b fb50 	bl	800ee98 <HAL_RCCEx_PeriphCLKConfig>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80037fe:	f000 f907 	bl	8003a10 <Error_Handler>
  }
}
 8003802:	bf00      	nop
 8003804:	37c0      	adds	r7, #192	; 0xc0
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
	...

0800380c <system_setup>:

/* USER CODE BEGIN 4 */
void system_setup() {
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
	// 6 -- Init ADC DMA
	// 7 -- Start UART receive interrupts



	packet_event_flags = osEventFlagsNew(NULL);
 8003810:	2000      	movs	r0, #0
 8003812:	f013 fc7e 	bl	8017112 <osEventFlagsNew>
 8003816:	4603      	mov	r3, r0
 8003818:	4a1b      	ldr	r2, [pc, #108]	; (8003888 <system_setup+0x7c>)
 800381a:	6013      	str	r3, [r2, #0]
    if (packet_event_flags == NULL) {
 800381c:	4b1a      	ldr	r3, [pc, #104]	; (8003888 <system_setup+0x7c>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d100      	bne.n	8003826 <system_setup+0x1a>
        while (1);
 8003824:	e7fe      	b.n	8003824 <system_setup+0x18>
    }

    utility_event_flags = osEventFlagsNew(NULL);
 8003826:	2000      	movs	r0, #0
 8003828:	f013 fc73 	bl	8017112 <osEventFlagsNew>
 800382c:	4603      	mov	r3, r0
 800382e:	4a17      	ldr	r2, [pc, #92]	; (800388c <system_setup+0x80>)
 8003830:	6013      	str	r3, [r2, #0]
    if (utility_event_flags == NULL) {
 8003832:	4b16      	ldr	r3, [pc, #88]	; (800388c <system_setup+0x80>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d100      	bne.n	800383c <system_setup+0x30>
        while (1);
 800383a:	e7fe      	b.n	800383a <system_setup+0x2e>
    }

    mode_event_flags = osEventFlagsNew(NULL);
 800383c:	2000      	movs	r0, #0
 800383e:	f013 fc68 	bl	8017112 <osEventFlagsNew>
 8003842:	4603      	mov	r3, r0
 8003844:	4a12      	ldr	r2, [pc, #72]	; (8003890 <system_setup+0x84>)
 8003846:	6013      	str	r3, [r2, #0]
    if (mode_event_flags == NULL) {
 8003848:	4b11      	ldr	r3, [pc, #68]	; (8003890 <system_setup+0x84>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d100      	bne.n	8003852 <system_setup+0x46>
        while (1);
 8003850:	e7fe      	b.n	8003850 <system_setup+0x44>
    }

    TIM2->CCR4 = 0;
 8003852:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003856:	2200      	movs	r2, #0
 8003858:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 800385a:	210c      	movs	r1, #12
 800385c:	480d      	ldr	r0, [pc, #52]	; (8003894 <system_setup+0x88>)
 800385e:	f00f f9a9 	bl	8012bb4 <HAL_TIM_OC_Start_IT>

	if (!voltage_monitor_init()) {
 8003862:	f001 ff21 	bl	80056a8 <voltage_monitor_init>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d100      	bne.n	800386e <system_setup+0x62>
		while (1);
 800386c:	e7fe      	b.n	800386c <system_setup+0x60>
	}

	if (!init_adc_dma()) {
 800386e:	f000 fb57 	bl	8003f20 <init_adc_dma>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d100      	bne.n	800387a <system_setup+0x6e>
		while (1);
 8003878:	e7fe      	b.n	8003878 <system_setup+0x6c>
	}

	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 800387a:	2201      	movs	r2, #1
 800387c:	4906      	ldr	r1, [pc, #24]	; (8003898 <system_setup+0x8c>)
 800387e:	4807      	ldr	r0, [pc, #28]	; (800389c <system_setup+0x90>)
 8003880:	f010 fe78 	bl	8014574 <HAL_UART_Receive_IT>

	//MX_IWDG1_Init();

}
 8003884:	bf00      	nop
 8003886:	bd80      	pop	{r7, pc}
 8003888:	24001a90 	.word	0x24001a90
 800388c:	24001a94 	.word	0x24001a94
 8003890:	24001a98 	.word	0x24001a98
 8003894:	24001df0 	.word	0x24001df0
 8003898:	24001a9c 	.word	0x24001a9c
 800389c:	24001e3c 	.word	0x24001e3c

080038a0 <sync>:

void sync() {
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
	send_ACK();
 80038a6:	f000 f821 	bl	80038ec <send_ACK>

	uint8_t key;

	// Wait for 0xFF to be received
	HAL_UART_AbortReceive(&huart1);
 80038aa:	480e      	ldr	r0, [pc, #56]	; (80038e4 <sync+0x44>)
 80038ac:	f010 feae 	bl	801460c <HAL_UART_AbortReceive>
	do {
		HAL_UART_Receive(&huart1, UART_RX_BUFFER, 9, 100);
 80038b0:	2364      	movs	r3, #100	; 0x64
 80038b2:	2209      	movs	r2, #9
 80038b4:	490c      	ldr	r1, [pc, #48]	; (80038e8 <sync+0x48>)
 80038b6:	480b      	ldr	r0, [pc, #44]	; (80038e4 <sync+0x44>)
 80038b8:	f010 fd94 	bl	80143e4 <HAL_UART_Receive>
		key = UART_RX_BUFFER[0];
 80038bc:	4b0a      	ldr	r3, [pc, #40]	; (80038e8 <sync+0x48>)
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	71fb      	strb	r3, [r7, #7]
	} while (key != 0xFF);
 80038c2:	79fb      	ldrb	r3, [r7, #7]
 80038c4:	2bff      	cmp	r3, #255	; 0xff
 80038c6:	d1f3      	bne.n	80038b0 <sync+0x10>

	calibrateRTC(UART_RX_BUFFER); // TODO: calibrate rtc
 80038c8:	4807      	ldr	r0, [pc, #28]	; (80038e8 <sync+0x48>)
 80038ca:	f001 fd21 	bl	8005310 <calibrateRTC>
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 80038ce:	2201      	movs	r2, #1
 80038d0:	4905      	ldr	r1, [pc, #20]	; (80038e8 <sync+0x48>)
 80038d2:	4804      	ldr	r0, [pc, #16]	; (80038e4 <sync+0x44>)
 80038d4:	f010 fe4e 	bl	8014574 <HAL_UART_Receive_IT>
	send_error_counter_packet();
 80038d8:	f7fe fc52 	bl	8002180 <send_error_counter_packet>
}
 80038dc:	bf00      	nop
 80038de:	3708      	adds	r7, #8
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	24001e3c 	.word	0x24001e3c
 80038e8:	24001a9c 	.word	0x24001a9c

080038ec <send_ACK>:

void send_ACK() {
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
	static uint8_t tx_buffer[1];

	tx_buffer[0] = ACK;
 80038f0:	4b05      	ldr	r3, [pc, #20]	; (8003908 <send_ACK+0x1c>)
 80038f2:	22ff      	movs	r2, #255	; 0xff
 80038f4:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, tx_buffer, 1, 100);
 80038f6:	2364      	movs	r3, #100	; 0x64
 80038f8:	2201      	movs	r2, #1
 80038fa:	4903      	ldr	r1, [pc, #12]	; (8003908 <send_ACK+0x1c>)
 80038fc:	4803      	ldr	r0, [pc, #12]	; (800390c <send_ACK+0x20>)
 80038fe:	f010 fce3 	bl	80142c8 <HAL_UART_Transmit>
}
 8003902:	bf00      	nop
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	24001ae8 	.word	0x24001ae8
 800390c:	24001e3c 	.word	0x24001e3c

08003910 <get_current_step>:
	tx_buffer[0] = NACK;
	HAL_UART_Transmit(&huart1, tx_buffer, 1, 100);

}

uint8_t get_current_step() {
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
	int dac_value;

	dac_value = DAC1->DHR12R1;
 8003916:	4b2e      	ldr	r3, [pc, #184]	; (80039d0 <get_current_step+0xc0>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	607b      	str	r3, [r7, #4]

	switch (dac_value) {
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8003922:	4293      	cmp	r3, r2
 8003924:	d04a      	beq.n	80039bc <get_current_step+0xac>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800392c:	da48      	bge.n	80039c0 <get_current_step+0xb0>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f640 628b 	movw	r2, #3723	; 0xe8b
 8003934:	4293      	cmp	r3, r2
 8003936:	d03f      	beq.n	80039b8 <get_current_step+0xa8>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f640 628b 	movw	r2, #3723	; 0xe8b
 800393e:	4293      	cmp	r3, r2
 8003940:	dc3e      	bgt.n	80039c0 <get_current_step+0xb0>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f640 421f 	movw	r2, #3103	; 0xc1f
 8003948:	4293      	cmp	r3, r2
 800394a:	d033      	beq.n	80039b4 <get_current_step+0xa4>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f5b3 6f42 	cmp.w	r3, #3104	; 0xc20
 8003952:	da35      	bge.n	80039c0 <get_current_step+0xb0>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f640 12b2 	movw	r2, #2482	; 0x9b2
 800395a:	4293      	cmp	r3, r2
 800395c:	d028      	beq.n	80039b0 <get_current_step+0xa0>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f640 12b2 	movw	r2, #2482	; 0x9b2
 8003964:	4293      	cmp	r3, r2
 8003966:	dc2b      	bgt.n	80039c0 <get_current_step+0xb0>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f240 7245 	movw	r2, #1861	; 0x745
 800396e:	4293      	cmp	r3, r2
 8003970:	d01c      	beq.n	80039ac <get_current_step+0x9c>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f240 7245 	movw	r2, #1861	; 0x745
 8003978:	4293      	cmp	r3, r2
 800397a:	dc21      	bgt.n	80039c0 <get_current_step+0xb0>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f240 42d9 	movw	r2, #1241	; 0x4d9
 8003982:	4293      	cmp	r3, r2
 8003984:	d010      	beq.n	80039a8 <get_current_step+0x98>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f240 42d9 	movw	r2, #1241	; 0x4d9
 800398c:	4293      	cmp	r3, r2
 800398e:	dc17      	bgt.n	80039c0 <get_current_step+0xb0>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d004      	beq.n	80039a0 <get_current_step+0x90>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f5b3 7f1b 	cmp.w	r3, #620	; 0x26c
 800399c:	d002      	beq.n	80039a4 <get_current_step+0x94>
 800399e:	e00f      	b.n	80039c0 <get_current_step+0xb0>
	case 0:
		return 0;
 80039a0:	2300      	movs	r3, #0
 80039a2:	e00e      	b.n	80039c2 <get_current_step+0xb2>
	case 620:
		return 1;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e00c      	b.n	80039c2 <get_current_step+0xb2>
	case 1241:
		return 2;
 80039a8:	2302      	movs	r3, #2
 80039aa:	e00a      	b.n	80039c2 <get_current_step+0xb2>
	case 1861:
		return 3;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e008      	b.n	80039c2 <get_current_step+0xb2>
	case 2482:
		return 4;
 80039b0:	2304      	movs	r3, #4
 80039b2:	e006      	b.n	80039c2 <get_current_step+0xb2>
	case 3103:
		return 5;
 80039b4:	2305      	movs	r3, #5
 80039b6:	e004      	b.n	80039c2 <get_current_step+0xb2>
	case 3723:
		return 6;
 80039b8:	2306      	movs	r3, #6
 80039ba:	e002      	b.n	80039c2 <get_current_step+0xb2>
	case 4095:
		return 7;
 80039bc:	2307      	movs	r3, #7
 80039be:	e000      	b.n	80039c2 <get_current_step+0xb2>
	default:
		return -1;
 80039c0:	23ff      	movs	r3, #255	; 0xff
	}
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	40007400 	.word	0x40007400

080039d4 <enter_stop>:

void enter_stop() {
 80039d4:	b580      	push	{r7, lr}
 80039d6:	af00      	add	r7, sp, #0
	  send_ACK();
 80039d8:	f7ff ff88 	bl	80038ec <send_ACK>

	  vTaskSuspendAll();
 80039dc:	f014 ff30 	bl	8018840 <vTaskSuspendAll>
	  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80039e0:	2101      	movs	r1, #1
 80039e2:	2001      	movs	r0, #1
 80039e4:	f00a f9ba 	bl	800dd5c <HAL_PWR_EnterSTOPMode>

		// When MCU is triggered to wake up, it resumes right here.
		// That's why it looks like we enter stop mode and then instantly
		// configure the clock and resume tasks, but in reality the MCU
		// just stops right here.
	  NVIC_SystemReset();
 80039e8:	f7ff f91c 	bl	8002c24 <__NVIC_SystemReset>

080039ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a04      	ldr	r2, [pc, #16]	; (8003a0c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d101      	bne.n	8003a02 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80039fe:	f002 f9eb 	bl	8005dd8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003a02:	bf00      	nop
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	40001000 	.word	0x40001000

08003a10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	ERROR_STRUCT error;
	error.category = EC_peripheral;
 8003a16:	2302      	movs	r3, #2
 8003a18:	713b      	strb	r3, [r7, #4]
	error.detail = ED_UNDEFINED;
 8003a1a:	231a      	movs	r3, #26
 8003a1c:	717b      	strb	r3, [r7, #5]
	handle_error(error);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f7fe fa9c 	bl	8001f5c <handle_error>
  /* USER CODE END Error_Handler_Debug */
}
 8003a24:	bf00      	nop
 8003a26:	3708      	adds	r7, #8
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <create_pmt_packet>:
uint32_t erpa_seq = 0;
uint16_t hk_seq = 0;



void create_pmt_packet() {
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b086      	sub	sp, #24
 8003a30:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)) {
 8003a32:	bf00      	nop
 8003a34:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a38:	481c      	ldr	r0, [pc, #112]	; (8003aac <create_pmt_packet+0x80>)
 8003a3a:	f007 fde9 	bl	800b610 <HAL_GPIO_ReadPin>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1f7      	bne.n	8003a34 <create_pmt_packet+0x8>
	}
	uint8_t buffer[PMT_DATA_SIZE];
	uint8_t pmt_spi[2];
	uint8_t uptime[UPTIME_SIZE];

	get_uptime(uptime);
 8003a44:	1d3b      	adds	r3, r7, #4
 8003a46:	4618      	mov	r0, r3
 8003a48:	f001 fa88 	bl	8004f5c <get_uptime>
	sample_pmt_spi(pmt_spi);
 8003a4c:	f107 0308 	add.w	r3, r7, #8
 8003a50:	4618      	mov	r0, r3
 8003a52:	f000 fab9 	bl	8003fc8 <sample_pmt_spi>

	buffer[0] = PMT_SYNC;
 8003a56:	23ff      	movs	r3, #255	; 0xff
 8003a58:	733b      	strb	r3, [r7, #12]
	buffer[1] = PMT_SYNC;
 8003a5a:	23ff      	movs	r3, #255	; 0xff
 8003a5c:	737b      	strb	r3, [r7, #13]
	buffer[2] = ((pmt_seq & 0xFF00) >> 8);
 8003a5e:	4b14      	ldr	r3, [pc, #80]	; (8003ab0 <create_pmt_packet+0x84>)
 8003a60:	881b      	ldrh	r3, [r3, #0]
 8003a62:	0a1b      	lsrs	r3, r3, #8
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	73bb      	strb	r3, [r7, #14]
	buffer[3] = (pmt_seq & 0xFF);
 8003a6a:	4b11      	ldr	r3, [pc, #68]	; (8003ab0 <create_pmt_packet+0x84>)
 8003a6c:	881b      	ldrh	r3, [r3, #0]
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	73fb      	strb	r3, [r7, #15]
	buffer[4] = pmt_spi[0];
 8003a72:	7a3b      	ldrb	r3, [r7, #8]
 8003a74:	743b      	strb	r3, [r7, #16]
	buffer[5] = pmt_spi[1];
 8003a76:	7a7b      	ldrb	r3, [r7, #9]
 8003a78:	747b      	strb	r3, [r7, #17]
	buffer[6] = uptime[0];
 8003a7a:	793b      	ldrb	r3, [r7, #4]
 8003a7c:	74bb      	strb	r3, [r7, #18]
	buffer[7] = uptime[1];
 8003a7e:	797b      	ldrb	r3, [r7, #5]
 8003a80:	74fb      	strb	r3, [r7, #19]
	buffer[8] = uptime[2];
 8003a82:	79bb      	ldrb	r3, [r7, #6]
 8003a84:	753b      	strb	r3, [r7, #20]
	buffer[9] = uptime[3];
 8003a86:	79fb      	ldrb	r3, [r7, #7]
 8003a88:	757b      	strb	r3, [r7, #21]

	HAL_UART_Transmit(&huart1, buffer, PMT_DATA_SIZE, 100);
 8003a8a:	f107 010c 	add.w	r1, r7, #12
 8003a8e:	2364      	movs	r3, #100	; 0x64
 8003a90:	220a      	movs	r2, #10
 8003a92:	4808      	ldr	r0, [pc, #32]	; (8003ab4 <create_pmt_packet+0x88>)
 8003a94:	f010 fc18 	bl	80142c8 <HAL_UART_Transmit>

	pmt_seq++;
 8003a98:	4b05      	ldr	r3, [pc, #20]	; (8003ab0 <create_pmt_packet+0x84>)
 8003a9a:	881b      	ldrh	r3, [r3, #0]
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	b29a      	uxth	r2, r3
 8003aa0:	4b03      	ldr	r3, [pc, #12]	; (8003ab0 <create_pmt_packet+0x84>)
 8003aa2:	801a      	strh	r2, [r3, #0]
}
 8003aa4:	bf00      	nop
 8003aa6:	3718      	adds	r7, #24
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	58020000 	.word	0x58020000
 8003ab0:	24001aea 	.word	0x24001aea
 8003ab4:	24001e3c 	.word	0x24001e3c

08003ab8 <create_erpa_packet>:


void create_erpa_packet() {
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b088      	sub	sp, #32
 8003abc:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)) {
 8003abe:	bf00      	nop
 8003ac0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003ac4:	4828      	ldr	r0, [pc, #160]	; (8003b68 <create_erpa_packet+0xb0>)
 8003ac6:	f007 fda3 	bl	800b610 <HAL_GPIO_ReadPin>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d1f7      	bne.n	8003ac0 <create_erpa_packet+0x8>

	uint8_t buffer[ERPA_DATA_SIZE];
	uint8_t erpa_spi[2];
	uint16_t erpa_adc[1];
	uint8_t uptime[UPTIME_SIZE];
	uint8_t sweep_step = -1;
 8003ad0:	23ff      	movs	r3, #255	; 0xff
 8003ad2:	77fb      	strb	r3, [r7, #31]

	get_uptime(uptime);
 8003ad4:	1d3b      	adds	r3, r7, #4
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f001 fa40 	bl	8004f5c <get_uptime>
	sweep_step = get_current_step();
 8003adc:	f7ff ff18 	bl	8003910 <get_current_step>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	77fb      	strb	r3, [r7, #31]

	sample_erpa_spi(erpa_spi);
 8003ae4:	f107 030c 	add.w	r3, r7, #12
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f000 fa8d 	bl	8004008 <sample_erpa_spi>
	sample_erpa_adc(erpa_adc);
 8003aee:	f107 0308 	add.w	r3, r7, #8
 8003af2:	4618      	mov	r0, r3
 8003af4:	f000 faa8 	bl	8004048 <sample_erpa_adc>

	buffer[0] = ERPA_SYNC;
 8003af8:	23ee      	movs	r3, #238	; 0xee
 8003afa:	743b      	strb	r3, [r7, #16]
	buffer[1] = ERPA_SYNC;
 8003afc:	23ee      	movs	r3, #238	; 0xee
 8003afe:	747b      	strb	r3, [r7, #17]
	buffer[2] = ((erpa_seq >> 16) & 0xFF);
 8003b00:	4b1a      	ldr	r3, [pc, #104]	; (8003b6c <create_erpa_packet+0xb4>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	0c1b      	lsrs	r3, r3, #16
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	74bb      	strb	r3, [r7, #18]
	buffer[3] = ((erpa_seq >> 8) & 0xFF);
 8003b0a:	4b18      	ldr	r3, [pc, #96]	; (8003b6c <create_erpa_packet+0xb4>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	0a1b      	lsrs	r3, r3, #8
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	74fb      	strb	r3, [r7, #19]
	buffer[4] = erpa_seq & 0xFF;
 8003b14:	4b15      	ldr	r3, [pc, #84]	; (8003b6c <create_erpa_packet+0xb4>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	753b      	strb	r3, [r7, #20]
	buffer[5] = sweep_step;
 8003b1c:	7ffb      	ldrb	r3, [r7, #31]
 8003b1e:	757b      	strb	r3, [r7, #21]
	buffer[6] = ((erpa_adc[0] & 0xFF00) >> 8);	// SWP Monitored MSB
 8003b20:	893b      	ldrh	r3, [r7, #8]
 8003b22:	0a1b      	lsrs	r3, r3, #8
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	75bb      	strb	r3, [r7, #22]
	buffer[7] = (erpa_adc[0] & 0xFF);           // SWP Monitored LSB
 8003b2a:	893b      	ldrh	r3, [r7, #8]
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	75fb      	strb	r3, [r7, #23]
	buffer[8] = erpa_spi[0];					// ERPA eADC MSB
 8003b30:	7b3b      	ldrb	r3, [r7, #12]
 8003b32:	763b      	strb	r3, [r7, #24]
	buffer[9] = erpa_spi[1];					// ERPA eADC LSB
 8003b34:	7b7b      	ldrb	r3, [r7, #13]
 8003b36:	767b      	strb	r3, [r7, #25]
	buffer[10] = uptime[0];
 8003b38:	793b      	ldrb	r3, [r7, #4]
 8003b3a:	76bb      	strb	r3, [r7, #26]
	buffer[11] = uptime[1];
 8003b3c:	797b      	ldrb	r3, [r7, #5]
 8003b3e:	76fb      	strb	r3, [r7, #27]
	buffer[12] = uptime[2];
 8003b40:	79bb      	ldrb	r3, [r7, #6]
 8003b42:	773b      	strb	r3, [r7, #28]
	buffer[13] = uptime[3];
 8003b44:	79fb      	ldrb	r3, [r7, #7]
 8003b46:	777b      	strb	r3, [r7, #29]

	HAL_UART_Transmit(&huart1, buffer, ERPA_DATA_SIZE, 100);
 8003b48:	f107 0110 	add.w	r1, r7, #16
 8003b4c:	2364      	movs	r3, #100	; 0x64
 8003b4e:	220e      	movs	r2, #14
 8003b50:	4807      	ldr	r0, [pc, #28]	; (8003b70 <create_erpa_packet+0xb8>)
 8003b52:	f010 fbb9 	bl	80142c8 <HAL_UART_Transmit>

	erpa_seq++;
 8003b56:	4b05      	ldr	r3, [pc, #20]	; (8003b6c <create_erpa_packet+0xb4>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	4a03      	ldr	r2, [pc, #12]	; (8003b6c <create_erpa_packet+0xb4>)
 8003b5e:	6013      	str	r3, [r2, #0]
}
 8003b60:	bf00      	nop
 8003b62:	3720      	adds	r7, #32
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	58020400 	.word	0x58020400
 8003b6c:	24001aec 	.word	0x24001aec
 8003b70:	24001e3c 	.word	0x24001e3c

08003b74 <create_hk_packet>:


void create_hk_packet() {
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b090      	sub	sp, #64	; 0x40
 8003b78:	af00      	add	r7, sp, #0
	VOLTAGE_RAIL *rail_monitor_ptr;
	uint8_t buffer[HK_DATA_SIZE];
	uint8_t timestamp[TIMESTAMP_SIZE];
	uint8_t uptime[UPTIME_SIZE];

	get_uptime(uptime);
 8003b7a:	463b      	mov	r3, r7
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f001 f9ed 	bl	8004f5c <get_uptime>
	get_unix_time(timestamp);
 8003b82:	1d3b      	adds	r3, r7, #4
 8003b84:	4618      	mov	r0, r3
 8003b86:	f001 fa39 	bl	8004ffc <get_unix_time>
	rail_monitor_ptr = get_rail_monitor();
 8003b8a:	f001 ffcd 	bl	8005b28 <get_rail_monitor>
 8003b8e:	63f8      	str	r0, [r7, #60]	; 0x3c


	buffer[0] = HK_SYNC;                     	// HK SYNC 0xCC MSB
 8003b90:	23dd      	movs	r3, #221	; 0xdd
 8003b92:	733b      	strb	r3, [r7, #12]
	buffer[1] = HK_SYNC;                     	// HK SYNC 0xCC LSB
 8003b94:	23dd      	movs	r3, #221	; 0xdd
 8003b96:	737b      	strb	r3, [r7, #13]
	buffer[2] = ((hk_seq & 0xFF00) >> 8);    	// HK SEQ # MSB
 8003b98:	4b8b      	ldr	r3, [pc, #556]	; (8003dc8 <create_hk_packet+0x254>)
 8003b9a:	881b      	ldrh	r3, [r3, #0]
 8003b9c:	0a1b      	lsrs	r3, r3, #8
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	73bb      	strb	r3, [r7, #14]
	buffer[3] = (hk_seq & 0xFF);             	// HK SEQ # LSB
 8003ba4:	4b88      	ldr	r3, [pc, #544]	; (8003dc8 <create_hk_packet+0x254>)
 8003ba6:	881b      	ldrh	r3, [r3, #0]
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	73fb      	strb	r3, [r7, #15]
	buffer[4] = ((rail_monitor_ptr[RAIL_vsense].data & 0xFF00) >> 8);		// HK vsense MSB
 8003bac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bae:	889b      	ldrh	r3, [r3, #4]
 8003bb0:	0a1b      	lsrs	r3, r3, #8
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	743b      	strb	r3, [r7, #16]
	buffer[5] = (rail_monitor_ptr[RAIL_vsense].data & 0xFF);				// HK vsense LSB
 8003bb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bba:	889b      	ldrh	r3, [r3, #4]
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	747b      	strb	r3, [r7, #17]
	buffer[6] = ((rail_monitor_ptr[RAIL_vrefint].data & 0xFF00) >> 8);		// HK vrefint MSB
 8003bc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bc2:	330a      	adds	r3, #10
 8003bc4:	889b      	ldrh	r3, [r3, #4]
 8003bc6:	0a1b      	lsrs	r3, r3, #8
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	74bb      	strb	r3, [r7, #18]
	buffer[7] = (rail_monitor_ptr[RAIL_vrefint].data & 0xFF);				// HK vrefint LSB
 8003bce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bd0:	330a      	adds	r3, #10
 8003bd2:	889b      	ldrh	r3, [r3, #4]
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	74fb      	strb	r3, [r7, #19]
	buffer[8] = ((rail_monitor_ptr[RAIL_TEMP1].data & 0xFF00) >> 8);	// HK TEMP1 MSB
 8003bd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bda:	3314      	adds	r3, #20
 8003bdc:	889b      	ldrh	r3, [r3, #4]
 8003bde:	0a1b      	lsrs	r3, r3, #8
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	753b      	strb	r3, [r7, #20]
	buffer[9] = (rail_monitor_ptr[RAIL_TEMP1].data & 0xFF);				// HK TEMP1 LSB
 8003be6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003be8:	3314      	adds	r3, #20
 8003bea:	889b      	ldrh	r3, [r3, #4]
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	757b      	strb	r3, [r7, #21]
	buffer[10] = ((rail_monitor_ptr[RAIL_TEMP2].data & 0xFF00) >> 8);	// HK TEMP2 MSB
 8003bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bf2:	331e      	adds	r3, #30
 8003bf4:	889b      	ldrh	r3, [r3, #4]
 8003bf6:	0a1b      	lsrs	r3, r3, #8
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	75bb      	strb	r3, [r7, #22]
	buffer[11] = (rail_monitor_ptr[RAIL_TEMP2].data & 0xFF);			// HK TEMP2 LSB
 8003bfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c00:	331e      	adds	r3, #30
 8003c02:	889b      	ldrh	r3, [r3, #4]
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	75fb      	strb	r3, [r7, #23]
	buffer[12] = ((rail_monitor_ptr[RAIL_TEMP3].data & 0xFF00) >> 8);	// HK TEMP3 MSB
 8003c08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c0a:	3328      	adds	r3, #40	; 0x28
 8003c0c:	889b      	ldrh	r3, [r3, #4]
 8003c0e:	0a1b      	lsrs	r3, r3, #8
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	763b      	strb	r3, [r7, #24]
	buffer[13] = (rail_monitor_ptr[RAIL_TEMP3].data & 0xFF);			// HK TEMP3 LSB
 8003c16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c18:	3328      	adds	r3, #40	; 0x28
 8003c1a:	889b      	ldrh	r3, [r3, #4]
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	767b      	strb	r3, [r7, #25]
	buffer[14] = ((rail_monitor_ptr[RAIL_TEMP4].data & 0xFF00) >> 8);	// HK TEMP4 MSB
 8003c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c22:	3332      	adds	r3, #50	; 0x32
 8003c24:	889b      	ldrh	r3, [r3, #4]
 8003c26:	0a1b      	lsrs	r3, r3, #8
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	76bb      	strb	r3, [r7, #26]
	buffer[15] = (rail_monitor_ptr[RAIL_TEMP4].data & 0xFF);			// HK TEMP4 LSB
 8003c2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c30:	3332      	adds	r3, #50	; 0x32
 8003c32:	889b      	ldrh	r3, [r3, #4]
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	76fb      	strb	r3, [r7, #27]
	buffer[16] = ((rail_monitor_ptr[RAIL_busvmon].data & 0xFF00) >> 8);	// HK BUSvmon MSB
 8003c38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c3a:	333c      	adds	r3, #60	; 0x3c
 8003c3c:	889b      	ldrh	r3, [r3, #4]
 8003c3e:	0a1b      	lsrs	r3, r3, #8
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	773b      	strb	r3, [r7, #28]
	buffer[17] = (rail_monitor_ptr[RAIL_busvmon].data & 0xFF);				// HK BUSvmon LSB
 8003c46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c48:	333c      	adds	r3, #60	; 0x3c
 8003c4a:	889b      	ldrh	r3, [r3, #4]
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	777b      	strb	r3, [r7, #29]
	buffer[18] = ((rail_monitor_ptr[RAIL_busimon].data & 0xFF00) >> 8);	// HK BUSimon MSB
 8003c50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c52:	3346      	adds	r3, #70	; 0x46
 8003c54:	889b      	ldrh	r3, [r3, #4]
 8003c56:	0a1b      	lsrs	r3, r3, #8
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	77bb      	strb	r3, [r7, #30]
	buffer[19] = (rail_monitor_ptr[RAIL_busimon].data & 0xFF);				// HK BUSimon LSB
 8003c5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c60:	3346      	adds	r3, #70	; 0x46
 8003c62:	889b      	ldrh	r3, [r3, #4]
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	77fb      	strb	r3, [r7, #31]
	buffer[20] = ((rail_monitor_ptr[RAIL_2v5].data & 0xFF00) >> 8);		// HK 2v5mon MSB
 8003c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c6a:	3350      	adds	r3, #80	; 0x50
 8003c6c:	889b      	ldrh	r3, [r3, #4]
 8003c6e:	0a1b      	lsrs	r3, r3, #8
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	f887 3020 	strb.w	r3, [r7, #32]
	buffer[21] = (rail_monitor_ptr[RAIL_2v5].data & 0xFF);					// HK 2v5mon LSB
 8003c78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c7a:	3350      	adds	r3, #80	; 0x50
 8003c7c:	889b      	ldrh	r3, [r3, #4]
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	buffer[22] = ((rail_monitor_ptr[RAIL_3v3].data & 0xFF00) >> 8);		// HK 3v3mon MSB
 8003c84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c86:	335a      	adds	r3, #90	; 0x5a
 8003c88:	889b      	ldrh	r3, [r3, #4]
 8003c8a:	0a1b      	lsrs	r3, r3, #8
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	buffer[23] = (rail_monitor_ptr[RAIL_3v3].data & 0xFF);					// HK 3v3mon LSB
 8003c94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c96:	335a      	adds	r3, #90	; 0x5a
 8003c98:	889b      	ldrh	r3, [r3, #4]
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	buffer[24] = ((rail_monitor_ptr[RAIL_5v].data & 0xFF00) >> 8);			// HK 5vmon MSB
 8003ca0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ca2:	3364      	adds	r3, #100	; 0x64
 8003ca4:	889b      	ldrh	r3, [r3, #4]
 8003ca6:	0a1b      	lsrs	r3, r3, #8
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	buffer[25] = (rail_monitor_ptr[RAIL_5v].data & 0xFF);					// HK 5vmon LSB
 8003cb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cb2:	3364      	adds	r3, #100	; 0x64
 8003cb4:	889b      	ldrh	r3, [r3, #4]
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	buffer[26] = ((rail_monitor_ptr[RAIL_n3v3].data & 0xFF00) >> 8);		// HK n3v3mon MSB
 8003cbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cbe:	336e      	adds	r3, #110	; 0x6e
 8003cc0:	889b      	ldrh	r3, [r3, #4]
 8003cc2:	0a1b      	lsrs	r3, r3, #8
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	buffer[27] = (rail_monitor_ptr[RAIL_n3v3].data & 0xFF);				// HK n3v3mon LSB
 8003ccc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cce:	336e      	adds	r3, #110	; 0x6e
 8003cd0:	889b      	ldrh	r3, [r3, #4]
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	buffer[28] = ((rail_monitor_ptr[RAIL_n5v].data & 0xFF00) >> 8);		// HK n5vmon MSB
 8003cd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cda:	3378      	adds	r3, #120	; 0x78
 8003cdc:	889b      	ldrh	r3, [r3, #4]
 8003cde:	0a1b      	lsrs	r3, r3, #8
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	buffer[29] = (rail_monitor_ptr[RAIL_n5v].data & 0xFF);					// HK n5vmon LSB
 8003ce8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cea:	3378      	adds	r3, #120	; 0x78
 8003cec:	889b      	ldrh	r3, [r3, #4]
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	buffer[30] = ((rail_monitor_ptr[RAIL_15v].data & 0xFF00) >> 8);		// HK 15vmon MSB
 8003cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cf6:	3382      	adds	r3, #130	; 0x82
 8003cf8:	889b      	ldrh	r3, [r3, #4]
 8003cfa:	0a1b      	lsrs	r3, r3, #8
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	buffer[31] = (rail_monitor_ptr[RAIL_15v].data & 0xFF);					// HK 15vmon LSB
 8003d04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d06:	3382      	adds	r3, #130	; 0x82
 8003d08:	889b      	ldrh	r3, [r3, #4]
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	buffer[32] = ((rail_monitor_ptr[RAIL_5vref].data & 0xFF00) >> 8);		// HK 5vrefmon MSB
 8003d10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d12:	338c      	adds	r3, #140	; 0x8c
 8003d14:	889b      	ldrh	r3, [r3, #4]
 8003d16:	0a1b      	lsrs	r3, r3, #8
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	buffer[33] = (rail_monitor_ptr[RAIL_5vref].data & 0xFF);				// HK 5vrefmon LSB
 8003d20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d22:	338c      	adds	r3, #140	; 0x8c
 8003d24:	889b      	ldrh	r3, [r3, #4]
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	buffer[34] = ((rail_monitor_ptr[RAIL_n200v].data & 0xFF00) >> 8);		// HK n150vmon MSB
 8003d2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d2e:	3396      	adds	r3, #150	; 0x96
 8003d30:	889b      	ldrh	r3, [r3, #4]
 8003d32:	0a1b      	lsrs	r3, r3, #8
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	buffer[35] = (rail_monitor_ptr[RAIL_n200v].data & 0xFF);				// HK n150vmon LSB
 8003d3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d3e:	3396      	adds	r3, #150	; 0x96
 8003d40:	889b      	ldrh	r3, [r3, #4]
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	buffer[36] = ((rail_monitor_ptr[RAIL_n800v].data & 0xFF00) >> 8);		// HK n800vmon MSB
 8003d48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d4a:	33a0      	adds	r3, #160	; 0xa0
 8003d4c:	889b      	ldrh	r3, [r3, #4]
 8003d4e:	0a1b      	lsrs	r3, r3, #8
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	buffer[37] = (rail_monitor_ptr[RAIL_n800v].data & 0xFF);				// HK n800vmon LSB
 8003d58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d5a:	33a0      	adds	r3, #160	; 0xa0
 8003d5c:	889b      	ldrh	r3, [r3, #4]
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	buffer[38] = ((rail_monitor_ptr[RAIL_TMP1].data & 0xFF00) >> 8);  // TEMPURATURE 1 MSB
 8003d64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d66:	33aa      	adds	r3, #170	; 0xaa
 8003d68:	889b      	ldrh	r3, [r3, #4]
 8003d6a:	0a1b      	lsrs	r3, r3, #8
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	buffer[39] = (rail_monitor_ptr[RAIL_TMP1].data & 0xFF);           // TEMPURATURE 1 LSB
 8003d74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d76:	33aa      	adds	r3, #170	; 0xaa
 8003d78:	889b      	ldrh	r3, [r3, #4]
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	buffer[40] = timestamp[0];
 8003d80:	793b      	ldrb	r3, [r7, #4]
 8003d82:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	buffer[41] = timestamp[1];
 8003d86:	797b      	ldrb	r3, [r7, #5]
 8003d88:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	buffer[42] = timestamp[2];
 8003d8c:	79bb      	ldrb	r3, [r7, #6]
 8003d8e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	buffer[43] = timestamp[3];
 8003d92:	79fb      	ldrb	r3, [r7, #7]
 8003d94:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	buffer[44] = timestamp[4];
 8003d98:	7a3b      	ldrb	r3, [r7, #8]
 8003d9a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	buffer[45] = timestamp[5];
 8003d9e:	7a7b      	ldrb	r3, [r7, #9]
 8003da0:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39


	HAL_UART_Transmit(&huart1, buffer, HK_DATA_SIZE, 100);
 8003da4:	f107 010c 	add.w	r1, r7, #12
 8003da8:	2364      	movs	r3, #100	; 0x64
 8003daa:	222e      	movs	r2, #46	; 0x2e
 8003dac:	4807      	ldr	r0, [pc, #28]	; (8003dcc <create_hk_packet+0x258>)
 8003dae:	f010 fa8b 	bl	80142c8 <HAL_UART_Transmit>

	hk_seq++;
 8003db2:	4b05      	ldr	r3, [pc, #20]	; (8003dc8 <create_hk_packet+0x254>)
 8003db4:	881b      	ldrh	r3, [r3, #0]
 8003db6:	3301      	adds	r3, #1
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	4b03      	ldr	r3, [pc, #12]	; (8003dc8 <create_hk_packet+0x254>)
 8003dbc:	801a      	strh	r2, [r3, #0]
}
 8003dbe:	bf00      	nop
 8003dc0:	3740      	adds	r7, #64	; 0x40
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	24001af0 	.word	0x24001af0
 8003dcc:	24001e3c 	.word	0x24001e3c

08003dd0 <reset_packet_sequence_numbers>:

void reset_packet_sequence_numbers() {
 8003dd0:	b480      	push	{r7}
 8003dd2:	af00      	add	r7, sp, #0
	pmt_seq = 0;
 8003dd4:	4b06      	ldr	r3, [pc, #24]	; (8003df0 <reset_packet_sequence_numbers+0x20>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	801a      	strh	r2, [r3, #0]
	erpa_seq = 0;
 8003dda:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <reset_packet_sequence_numbers+0x24>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	601a      	str	r2, [r3, #0]
	hk_seq = 0;
 8003de0:	4b05      	ldr	r3, [pc, #20]	; (8003df8 <reset_packet_sequence_numbers+0x28>)
 8003de2:	2200      	movs	r2, #0
 8003de4:	801a      	strh	r2, [r3, #0]
}
 8003de6:	bf00      	nop
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr
 8003df0:	24001aea 	.word	0x24001aea
 8003df4:	24001aec 	.word	0x24001aec
 8003df8:	24001af0 	.word	0x24001af0

08003dfc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003e02:	1d3b      	adds	r3, r7, #4
 8003e04:	2200      	movs	r2, #0
 8003e06:	601a      	str	r2, [r3, #0]
 8003e08:	605a      	str	r2, [r3, #4]
 8003e0a:	609a      	str	r2, [r3, #8]
 8003e0c:	60da      	str	r2, [r3, #12]
 8003e0e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003e10:	2300      	movs	r3, #0
 8003e12:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003e14:	4b26      	ldr	r3, [pc, #152]	; (8003eb0 <MX_RTC_Init+0xb4>)
 8003e16:	4a27      	ldr	r2, [pc, #156]	; (8003eb4 <MX_RTC_Init+0xb8>)
 8003e18:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003e1a:	4b25      	ldr	r3, [pc, #148]	; (8003eb0 <MX_RTC_Init+0xb4>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 100-1;
 8003e20:	4b23      	ldr	r3, [pc, #140]	; (8003eb0 <MX_RTC_Init+0xb4>)
 8003e22:	2263      	movs	r2, #99	; 0x63
 8003e24:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 10000-1;
 8003e26:	4b22      	ldr	r3, [pc, #136]	; (8003eb0 <MX_RTC_Init+0xb4>)
 8003e28:	f242 720f 	movw	r2, #9999	; 0x270f
 8003e2c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003e2e:	4b20      	ldr	r3, [pc, #128]	; (8003eb0 <MX_RTC_Init+0xb4>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003e34:	4b1e      	ldr	r3, [pc, #120]	; (8003eb0 <MX_RTC_Init+0xb4>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003e3a:	4b1d      	ldr	r3, [pc, #116]	; (8003eb0 <MX_RTC_Init+0xb4>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003e40:	4b1b      	ldr	r3, [pc, #108]	; (8003eb0 <MX_RTC_Init+0xb4>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003e46:	481a      	ldr	r0, [pc, #104]	; (8003eb0 <MX_RTC_Init+0xb4>)
 8003e48:	f00d fd24 	bl	8011894 <HAL_RTC_Init>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d001      	beq.n	8003e56 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8003e52:	f7ff fddd 	bl	8003a10 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003e56:	2300      	movs	r3, #0
 8003e58:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003e62:	2300      	movs	r3, #0
 8003e64:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003e66:	2300      	movs	r3, #0
 8003e68:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003e6a:	1d3b      	adds	r3, r7, #4
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	4619      	mov	r1, r3
 8003e70:	480f      	ldr	r0, [pc, #60]	; (8003eb0 <MX_RTC_Init+0xb4>)
 8003e72:	f00d fd91 	bl	8011998 <HAL_RTC_SetTime>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d001      	beq.n	8003e80 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8003e7c:	f7ff fdc8 	bl	8003a10 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003e80:	2301      	movs	r3, #1
 8003e82:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8003e84:	2301      	movs	r3, #1
 8003e86:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003e90:	463b      	mov	r3, r7
 8003e92:	2201      	movs	r2, #1
 8003e94:	4619      	mov	r1, r3
 8003e96:	4806      	ldr	r0, [pc, #24]	; (8003eb0 <MX_RTC_Init+0xb4>)
 8003e98:	f00d fe78 	bl	8011b8c <HAL_RTC_SetDate>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <MX_RTC_Init+0xaa>
  {
    Error_Handler();
 8003ea2:	f7ff fdb5 	bl	8003a10 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003ea6:	bf00      	nop
 8003ea8:	3718      	adds	r7, #24
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	24001af4 	.word	0x24001af4
 8003eb4:	58004000 	.word	0x58004000

08003eb8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b0b2      	sub	sp, #200	; 0xc8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003ec0:	f107 0308 	add.w	r3, r7, #8
 8003ec4:	22c0      	movs	r2, #192	; 0xc0
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f016 fa27 	bl	801a31c <memset>
  if(rtcHandle->Instance==RTC)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a10      	ldr	r2, [pc, #64]	; (8003f14 <HAL_RTC_MspInit+0x5c>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d118      	bne.n	8003f0a <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003ed8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003edc:	f04f 0300 	mov.w	r3, #0
 8003ee0:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV25;
 8003ee4:	4b0c      	ldr	r3, [pc, #48]	; (8003f18 <HAL_RTC_MspInit+0x60>)
 8003ee6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003eea:	f107 0308 	add.w	r3, r7, #8
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f00a ffd2 	bl	800ee98 <HAL_RCCEx_PeriphCLKConfig>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d001      	beq.n	8003efe <HAL_RTC_MspInit+0x46>
    {
      Error_Handler();
 8003efa:	f7ff fd89 	bl	8003a10 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003efe:	4b07      	ldr	r3, [pc, #28]	; (8003f1c <HAL_RTC_MspInit+0x64>)
 8003f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f02:	4a06      	ldr	r2, [pc, #24]	; (8003f1c <HAL_RTC_MspInit+0x64>)
 8003f04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f08:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003f0a:	bf00      	nop
 8003f0c:	37c8      	adds	r7, #200	; 0xc8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	58004000 	.word	0x58004000
 8003f18:	00019300 	.word	0x00019300
 8003f1c:	58024400 	.word	0x58024400

08003f20 <init_adc_dma>:
static uint16_t erpa_spi_raw_data[1];
static uint16_t pmt_spi_raw_data[1];
static uint8_t raw_i2c[2];

// Public Functions
uint8_t init_adc_dma() {
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 8003f26:	2300      	movs	r3, #0
 8003f28:	71fb      	strb	r3, [r7, #7]

	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY,
 8003f2a:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8003f2e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f32:	481f      	ldr	r0, [pc, #124]	; (8003fb0 <init_adc_dma+0x90>)
 8003f34:	f003 fa64 	bl	8007400 <HAL_ADCEx_Calibration_Start>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <init_adc_dma+0x22>
	ADC_SINGLE_ENDED) != HAL_OK) {
		Error_Handler();
 8003f3e:	f7ff fd67 	bl	8003a10 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_raw_data,
 8003f42:	220b      	movs	r2, #11
 8003f44:	491b      	ldr	r1, [pc, #108]	; (8003fb4 <init_adc_dma+0x94>)
 8003f46:	481a      	ldr	r0, [pc, #104]	; (8003fb0 <init_adc_dma+0x90>)
 8003f48:	f002 fb38 	bl	80065bc <HAL_ADC_Start_DMA>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d001      	beq.n	8003f56 <init_adc_dma+0x36>
	ADC1_NUM_CHANNELS) != HAL_OK) {
		Error_Handler();
 8003f52:	f7ff fd5d 	bl	8003a10 <Error_Handler>
	}

	if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY,
 8003f56:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8003f5a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f5e:	4816      	ldr	r0, [pc, #88]	; (8003fb8 <init_adc_dma+0x98>)
 8003f60:	f003 fa4e 	bl	8007400 <HAL_ADCEx_Calibration_Start>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <init_adc_dma+0x4e>
	ADC_SINGLE_ENDED) != HAL_OK) {
		Error_Handler();
 8003f6a:	f7ff fd51 	bl	8003a10 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC3_raw_data,
 8003f6e:	2204      	movs	r2, #4
 8003f70:	4912      	ldr	r1, [pc, #72]	; (8003fbc <init_adc_dma+0x9c>)
 8003f72:	4811      	ldr	r0, [pc, #68]	; (8003fb8 <init_adc_dma+0x98>)
 8003f74:	f002 fb22 	bl	80065bc <HAL_ADC_Start_DMA>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d001      	beq.n	8003f82 <init_adc_dma+0x62>
	ADC3_NUM_CHANNELS) != HAL_OK) {
		Error_Handler();
 8003f7e:	f7ff fd47 	bl	8003a10 <Error_Handler>
	}
	hspi2.Instance->CR1 |= 1 << 10;
 8003f82:	4b0f      	ldr	r3, [pc, #60]	; (8003fc0 <init_adc_dma+0xa0>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	4b0d      	ldr	r3, [pc, #52]	; (8003fc0 <init_adc_dma+0xa0>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f90:	601a      	str	r2, [r3, #0]
	hspi1.Instance->CR1 |= 1 << 10;
 8003f92:	4b0c      	ldr	r3, [pc, #48]	; (8003fc4 <init_adc_dma+0xa4>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	4b0a      	ldr	r3, [pc, #40]	; (8003fc4 <init_adc_dma+0xa4>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fa0:	601a      	str	r2, [r3, #0]


	status = 1;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	71fb      	strb	r3, [r7, #7]

	return status;
 8003fa6:	79fb      	ldrb	r3, [r7, #7]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	2400015c 	.word	0x2400015c
 8003fb4:	24001b20 	.word	0x24001b20
 8003fb8:	240001c0 	.word	0x240001c0
 8003fbc:	24001b40 	.word	0x24001b40
 8003fc0:	24001bdc 	.word	0x24001bdc
 8003fc4:	24001b54 	.word	0x24001b54

08003fc8 <sample_pmt_spi>:
//{
//	HAL_SPI_Receive_IT(&hspi2, (uint8_t*) erpa_spi_raw_data, 1);
//
//}

void sample_pmt_spi(uint8_t *buffer) {
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
	uint8_t spi_MSB;
	uint8_t spi_LSB;

	HAL_SPI_Receive_DMA(&hspi1, (uint8_t*) pmt_spi_raw_data, 1);
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	490b      	ldr	r1, [pc, #44]	; (8004000 <sample_pmt_spi+0x38>)
 8003fd4:	480b      	ldr	r0, [pc, #44]	; (8004004 <sample_pmt_spi+0x3c>)
 8003fd6:	f00e f8a3 	bl	8012120 <HAL_SPI_Receive_DMA>

	spi_LSB = ((pmt_spi_raw_data[0] & 0xFF00) >> 8);
 8003fda:	4b09      	ldr	r3, [pc, #36]	; (8004000 <sample_pmt_spi+0x38>)
 8003fdc:	881b      	ldrh	r3, [r3, #0]
 8003fde:	0a1b      	lsrs	r3, r3, #8
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	73fb      	strb	r3, [r7, #15]
	spi_MSB = (pmt_spi_raw_data[0] & 0xFF);
 8003fe4:	4b06      	ldr	r3, [pc, #24]	; (8004000 <sample_pmt_spi+0x38>)
 8003fe6:	881b      	ldrh	r3, [r3, #0]
 8003fe8:	73bb      	strb	r3, [r7, #14]


	buffer[0] = spi_LSB;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	7bfa      	ldrb	r2, [r7, #15]
 8003fee:	701a      	strb	r2, [r3, #0]
	buffer[1] = spi_MSB;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	7bba      	ldrb	r2, [r7, #14]
 8003ff6:	701a      	strb	r2, [r3, #0]
}
 8003ff8:	bf00      	nop
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	24001b4c 	.word	0x24001b4c
 8004004:	24001b54 	.word	0x24001b54

08004008 <sample_erpa_spi>:


void sample_erpa_spi(uint8_t *buffer) {
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
	uint8_t spi_MSB;
	uint8_t spi_LSB;
	HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) erpa_spi_raw_data, 1);
 8004010:	2201      	movs	r2, #1
 8004012:	490b      	ldr	r1, [pc, #44]	; (8004040 <sample_erpa_spi+0x38>)
 8004014:	480b      	ldr	r0, [pc, #44]	; (8004044 <sample_erpa_spi+0x3c>)
 8004016:	f00e f883 	bl	8012120 <HAL_SPI_Receive_DMA>

	spi_LSB = ((erpa_spi_raw_data[0] & 0xFF00) >> 8);
 800401a:	4b09      	ldr	r3, [pc, #36]	; (8004040 <sample_erpa_spi+0x38>)
 800401c:	881b      	ldrh	r3, [r3, #0]
 800401e:	0a1b      	lsrs	r3, r3, #8
 8004020:	b29b      	uxth	r3, r3
 8004022:	73fb      	strb	r3, [r7, #15]
	spi_MSB = (erpa_spi_raw_data[0] & 0xFF);
 8004024:	4b06      	ldr	r3, [pc, #24]	; (8004040 <sample_erpa_spi+0x38>)
 8004026:	881b      	ldrh	r3, [r3, #0]
 8004028:	73bb      	strb	r3, [r7, #14]


	buffer[0] = spi_LSB;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	7bfa      	ldrb	r2, [r7, #15]
 800402e:	701a      	strb	r2, [r3, #0]
	buffer[1] = spi_MSB;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	3301      	adds	r3, #1
 8004034:	7bba      	ldrb	r2, [r7, #14]
 8004036:	701a      	strb	r2, [r3, #0]
}
 8004038:	bf00      	nop
 800403a:	3710      	adds	r7, #16
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	24001b48 	.word	0x24001b48
 8004044:	24001bdc 	.word	0x24001bdc

08004048 <sample_erpa_adc>:




void sample_erpa_adc(uint16_t *buffer) {
 8004048:	b480      	push	{r7}
 800404a:	b085      	sub	sp, #20
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
	uint16_t PC4 = ADC1_raw_data[1];
 8004050:	4b05      	ldr	r3, [pc, #20]	; (8004068 <sample_erpa_adc+0x20>)
 8004052:	885b      	ldrh	r3, [r3, #2]
 8004054:	81fb      	strh	r3, [r7, #14]

	buffer[0] = PC4;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	89fa      	ldrh	r2, [r7, #14]
 800405a:	801a      	strh	r2, [r3, #0]
}
 800405c:	bf00      	nop
 800405e:	3714      	adds	r7, #20
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr
 8004068:	24001b20 	.word	0x24001b20

0800406c <sample_hk_i2c>:

void sample_hk_i2c(int16_t *buffer) {
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
	int16_t output1 = poll_i2c_sensor(ADT7410_1);
 8004074:	2390      	movs	r3, #144	; 0x90
 8004076:	4618      	mov	r0, r3
 8004078:	f000 f8a2 	bl	80041c0 <poll_i2c_sensor>
 800407c:	4603      	mov	r3, r0
 800407e:	81fb      	strh	r3, [r7, #14]
	int16_t output2 = poll_i2c_sensor(ADT7410_2);
 8004080:	2394      	movs	r3, #148	; 0x94
 8004082:	4618      	mov	r0, r3
 8004084:	f000 f89c 	bl	80041c0 <poll_i2c_sensor>
 8004088:	4603      	mov	r3, r0
 800408a:	81bb      	strh	r3, [r7, #12]
	int16_t output3 = poll_i2c_sensor(ADT7410_3);
 800408c:	2392      	movs	r3, #146	; 0x92
 800408e:	4618      	mov	r0, r3
 8004090:	f000 f896 	bl	80041c0 <poll_i2c_sensor>
 8004094:	4603      	mov	r3, r0
 8004096:	817b      	strh	r3, [r7, #10]
	int16_t output4 = poll_i2c_sensor(ADT7410_4);
 8004098:	2396      	movs	r3, #150	; 0x96
 800409a:	4618      	mov	r0, r3
 800409c:	f000 f890 	bl	80041c0 <poll_i2c_sensor>
 80040a0:	4603      	mov	r3, r0
 80040a2:	813b      	strh	r3, [r7, #8]

	buffer[0] = output1;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	89fa      	ldrh	r2, [r7, #14]
 80040a8:	801a      	strh	r2, [r3, #0]
	buffer[1] = output2;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	3302      	adds	r3, #2
 80040ae:	89ba      	ldrh	r2, [r7, #12]
 80040b0:	801a      	strh	r2, [r3, #0]
	buffer[2] = output3;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	3304      	adds	r3, #4
 80040b6:	897a      	ldrh	r2, [r7, #10]
 80040b8:	801a      	strh	r2, [r3, #0]
	buffer[3] = output4;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	3306      	adds	r3, #6
 80040be:	893a      	ldrh	r2, [r7, #8]
 80040c0:	801a      	strh	r2, [r3, #0]
}
 80040c2:	bf00      	nop
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
	...

080040cc <sample_hk_adc1>:

void sample_hk_adc1(uint16_t *buffer) {
 80040cc:	b480      	push	{r7}
 80040ce:	b089      	sub	sp, #36	; 0x24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
	uint16_t PA1 = ADC1_raw_data[10];
 80040d4:	4b25      	ldr	r3, [pc, #148]	; (800416c <sample_hk_adc1+0xa0>)
 80040d6:	8a9b      	ldrh	r3, [r3, #20]
 80040d8:	83fb      	strh	r3, [r7, #30]
	uint16_t PA2 = ADC1_raw_data[8];
 80040da:	4b24      	ldr	r3, [pc, #144]	; (800416c <sample_hk_adc1+0xa0>)
 80040dc:	8a1b      	ldrh	r3, [r3, #16]
 80040de:	83bb      	strh	r3, [r7, #28]
	uint16_t PC0 = ADC1_raw_data[6];
 80040e0:	4b22      	ldr	r3, [pc, #136]	; (800416c <sample_hk_adc1+0xa0>)
 80040e2:	899b      	ldrh	r3, [r3, #12]
 80040e4:	837b      	strh	r3, [r7, #26]
	uint16_t PA3 = ADC1_raw_data[9];
 80040e6:	4b21      	ldr	r3, [pc, #132]	; (800416c <sample_hk_adc1+0xa0>)
 80040e8:	8a5b      	ldrh	r3, [r3, #18]
 80040ea:	833b      	strh	r3, [r7, #24]
	uint16_t PB1 = ADC1_raw_data[2];
 80040ec:	4b1f      	ldr	r3, [pc, #124]	; (800416c <sample_hk_adc1+0xa0>)
 80040ee:	889b      	ldrh	r3, [r3, #4]
 80040f0:	82fb      	strh	r3, [r7, #22]
	uint16_t PA7 = ADC1_raw_data[3];
 80040f2:	4b1e      	ldr	r3, [pc, #120]	; (800416c <sample_hk_adc1+0xa0>)
 80040f4:	88db      	ldrh	r3, [r3, #6]
 80040f6:	82bb      	strh	r3, [r7, #20]
	uint16_t PC1 = ADC1_raw_data[7];
 80040f8:	4b1c      	ldr	r3, [pc, #112]	; (800416c <sample_hk_adc1+0xa0>)
 80040fa:	89db      	ldrh	r3, [r3, #14]
 80040fc:	827b      	strh	r3, [r7, #18]
	uint16_t PC5 = ADC1_raw_data[4];
 80040fe:	4b1b      	ldr	r3, [pc, #108]	; (800416c <sample_hk_adc1+0xa0>)
 8004100:	891b      	ldrh	r3, [r3, #8]
 8004102:	823b      	strh	r3, [r7, #16]
	uint16_t PA6 = ADC1_raw_data[0];
 8004104:	4b19      	ldr	r3, [pc, #100]	; (800416c <sample_hk_adc1+0xa0>)
 8004106:	881b      	ldrh	r3, [r3, #0]
 8004108:	81fb      	strh	r3, [r7, #14]
	uint16_t PB0 = ADC1_raw_data[5];
 800410a:	4b18      	ldr	r3, [pc, #96]	; (800416c <sample_hk_adc1+0xa0>)
 800410c:	895b      	ldrh	r3, [r3, #10]
 800410e:	81bb      	strh	r3, [r7, #12]

	buffer[0] = PA1;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	8bfa      	ldrh	r2, [r7, #30]
 8004114:	801a      	strh	r2, [r3, #0]
	buffer[1] = PA2;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	3302      	adds	r3, #2
 800411a:	8bba      	ldrh	r2, [r7, #28]
 800411c:	801a      	strh	r2, [r3, #0]
	buffer[2] = PC0;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	3304      	adds	r3, #4
 8004122:	8b7a      	ldrh	r2, [r7, #26]
 8004124:	801a      	strh	r2, [r3, #0]
	buffer[3] = PA3;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	3306      	adds	r3, #6
 800412a:	8b3a      	ldrh	r2, [r7, #24]
 800412c:	801a      	strh	r2, [r3, #0]
	buffer[4] = PB1;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	3308      	adds	r3, #8
 8004132:	8afa      	ldrh	r2, [r7, #22]
 8004134:	801a      	strh	r2, [r3, #0]
	buffer[5] = PA7;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	330a      	adds	r3, #10
 800413a:	8aba      	ldrh	r2, [r7, #20]
 800413c:	801a      	strh	r2, [r3, #0]
	buffer[6] = PC1;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	330c      	adds	r3, #12
 8004142:	8a7a      	ldrh	r2, [r7, #18]
 8004144:	801a      	strh	r2, [r3, #0]
	buffer[7] = PC5;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	330e      	adds	r3, #14
 800414a:	8a3a      	ldrh	r2, [r7, #16]
 800414c:	801a      	strh	r2, [r3, #0]
	buffer[8] = PA6;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	3310      	adds	r3, #16
 8004152:	89fa      	ldrh	r2, [r7, #14]
 8004154:	801a      	strh	r2, [r3, #0]
	buffer[9] = PB0;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	3312      	adds	r3, #18
 800415a:	89ba      	ldrh	r2, [r7, #12]
 800415c:	801a      	strh	r2, [r3, #0]
}
 800415e:	bf00      	nop
 8004160:	3724      	adds	r7, #36	; 0x24
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	24001b20 	.word	0x24001b20

08004170 <sample_hk_adc3>:

void sample_hk_adc3(uint16_t *buffer) {
 8004170:	b480      	push	{r7}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
	uint16_t vrefint = ADC3_raw_data[0];
 8004178:	4b10      	ldr	r3, [pc, #64]	; (80041bc <sample_hk_adc3+0x4c>)
 800417a:	881b      	ldrh	r3, [r3, #0]
 800417c:	81fb      	strh	r3, [r7, #14]
	uint16_t vsense = ADC3_raw_data[1];
 800417e:	4b0f      	ldr	r3, [pc, #60]	; (80041bc <sample_hk_adc3+0x4c>)
 8004180:	885b      	ldrh	r3, [r3, #2]
 8004182:	81bb      	strh	r3, [r7, #12]
	uint16_t PC2 = ADC3_raw_data[2];
 8004184:	4b0d      	ldr	r3, [pc, #52]	; (80041bc <sample_hk_adc3+0x4c>)
 8004186:	889b      	ldrh	r3, [r3, #4]
 8004188:	817b      	strh	r3, [r7, #10]
	uint16_t PC3 = ADC3_raw_data[3];
 800418a:	4b0c      	ldr	r3, [pc, #48]	; (80041bc <sample_hk_adc3+0x4c>)
 800418c:	88db      	ldrh	r3, [r3, #6]
 800418e:	813b      	strh	r3, [r7, #8]

	buffer[0] = vrefint;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	89fa      	ldrh	r2, [r7, #14]
 8004194:	801a      	strh	r2, [r3, #0]
	buffer[1] = vsense;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	3302      	adds	r3, #2
 800419a:	89ba      	ldrh	r2, [r7, #12]
 800419c:	801a      	strh	r2, [r3, #0]
	buffer[2] = PC2;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	3304      	adds	r3, #4
 80041a2:	897a      	ldrh	r2, [r7, #10]
 80041a4:	801a      	strh	r2, [r3, #0]
	buffer[3] = PC3;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	3306      	adds	r3, #6
 80041aa:	893a      	ldrh	r2, [r7, #8]
 80041ac:	801a      	strh	r2, [r3, #0]
}
 80041ae:	bf00      	nop
 80041b0:	3714      	adds	r7, #20
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	24001b40 	.word	0x24001b40

080041c0 <poll_i2c_sensor>:


int16_t poll_i2c_sensor(const uint8_t TEMP_ADDR) {
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	71fb      	strb	r3, [r7, #7]
	int16_t output;
	HAL_StatusTypeDef ret;
	raw_i2c[0] = REG_TEMP;
 80041ca:	2200      	movs	r2, #0
 80041cc:	4b20      	ldr	r3, [pc, #128]	; (8004250 <poll_i2c_sensor+0x90>)
 80041ce:	701a      	strb	r2, [r3, #0]


	ret = HAL_I2C_Master_Transmit_DMA(&hi2c1, TEMP_ADDR, (uint8_t*) raw_i2c, 1);
 80041d0:	79fb      	ldrb	r3, [r7, #7]
 80041d2:	b299      	uxth	r1, r3
 80041d4:	2301      	movs	r3, #1
 80041d6:	4a1e      	ldr	r2, [pc, #120]	; (8004250 <poll_i2c_sensor+0x90>)
 80041d8:	481e      	ldr	r0, [pc, #120]	; (8004254 <poll_i2c_sensor+0x94>)
 80041da:	f007 fae7 	bl	800b7ac <HAL_I2C_Master_Transmit_DMA>
 80041de:	4603      	mov	r3, r0
 80041e0:	737b      	strb	r3, [r7, #13]
	if (ret != HAL_OK) {
 80041e2:	7b7b      	ldrb	r3, [r7, #13]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d003      	beq.n	80041f0 <poll_i2c_sensor+0x30>
		printf("I2C TX Error\n");
 80041e8:	481b      	ldr	r0, [pc, #108]	; (8004258 <poll_i2c_sensor+0x98>)
 80041ea:	f016 f90d 	bl	801a408 <puts>
 80041ee:	e028      	b.n	8004242 <poll_i2c_sensor+0x82>
	} else {
		/* Read 2 bytes from the temperature register */
		while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {};
 80041f0:	bf00      	nop
 80041f2:	4818      	ldr	r0, [pc, #96]	; (8004254 <poll_i2c_sensor+0x94>)
 80041f4:	f007 fdc1 	bl	800bd7a <HAL_I2C_GetState>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b20      	cmp	r3, #32
 80041fc:	d1f9      	bne.n	80041f2 <poll_i2c_sensor+0x32>
		ret = HAL_I2C_Master_Receive_DMA(&hi2c1, TEMP_ADDR, (uint8_t*) raw_i2c, 2);
 80041fe:	79fb      	ldrb	r3, [r7, #7]
 8004200:	b299      	uxth	r1, r3
 8004202:	2302      	movs	r3, #2
 8004204:	4a12      	ldr	r2, [pc, #72]	; (8004250 <poll_i2c_sensor+0x90>)
 8004206:	4813      	ldr	r0, [pc, #76]	; (8004254 <poll_i2c_sensor+0x94>)
 8004208:	f007 fbe4 	bl	800b9d4 <HAL_I2C_Master_Receive_DMA>
 800420c:	4603      	mov	r3, r0
 800420e:	737b      	strb	r3, [r7, #13]
		if (ret != HAL_OK) {
 8004210:	7b7b      	ldrb	r3, [r7, #13]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d003      	beq.n	800421e <poll_i2c_sensor+0x5e>
			printf("I2C RX Error\n");
 8004216:	4811      	ldr	r0, [pc, #68]	; (800425c <poll_i2c_sensor+0x9c>)
 8004218:	f016 f8f6 	bl	801a408 <puts>
 800421c:	e011      	b.n	8004242 <poll_i2c_sensor+0x82>
		} else {
			while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {};
 800421e:	bf00      	nop
 8004220:	480c      	ldr	r0, [pc, #48]	; (8004254 <poll_i2c_sensor+0x94>)
 8004222:	f007 fdaa 	bl	800bd7a <HAL_I2C_GetState>
 8004226:	4603      	mov	r3, r0
 8004228:	2b20      	cmp	r3, #32
 800422a:	d1f9      	bne.n	8004220 <poll_i2c_sensor+0x60>
			output = (int16_t) (raw_i2c[0] << 8);
 800422c:	4b08      	ldr	r3, [pc, #32]	; (8004250 <poll_i2c_sensor+0x90>)
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	021b      	lsls	r3, r3, #8
 8004232:	81fb      	strh	r3, [r7, #14]
			output = (output | raw_i2c[1]) >> 3;
 8004234:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004238:	4a05      	ldr	r2, [pc, #20]	; (8004250 <poll_i2c_sensor+0x90>)
 800423a:	7852      	ldrb	r2, [r2, #1]
 800423c:	4313      	orrs	r3, r2
 800423e:	10db      	asrs	r3, r3, #3
 8004240:	81fb      	strh	r3, [r7, #14]
		}
	}
	return output;
 8004242:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8004246:	4618      	mov	r0, r3
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	24001b50 	.word	0x24001b50
 8004254:	2400193c 	.word	0x2400193c
 8004258:	0801af70 	.word	0x0801af70
 800425c:	0801af80 	.word	0x0801af80

08004260 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi2_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004264:	4b28      	ldr	r3, [pc, #160]	; (8004308 <MX_SPI1_Init+0xa8>)
 8004266:	4a29      	ldr	r2, [pc, #164]	; (800430c <MX_SPI1_Init+0xac>)
 8004268:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800426a:	4b27      	ldr	r3, [pc, #156]	; (8004308 <MX_SPI1_Init+0xa8>)
 800426c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004270:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8004272:	4b25      	ldr	r3, [pc, #148]	; (8004308 <MX_SPI1_Init+0xa8>)
 8004274:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8004278:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800427a:	4b23      	ldr	r3, [pc, #140]	; (8004308 <MX_SPI1_Init+0xa8>)
 800427c:	220f      	movs	r2, #15
 800427e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004280:	4b21      	ldr	r3, [pc, #132]	; (8004308 <MX_SPI1_Init+0xa8>)
 8004282:	2200      	movs	r2, #0
 8004284:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004286:	4b20      	ldr	r3, [pc, #128]	; (8004308 <MX_SPI1_Init+0xa8>)
 8004288:	2200      	movs	r2, #0
 800428a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800428c:	4b1e      	ldr	r3, [pc, #120]	; (8004308 <MX_SPI1_Init+0xa8>)
 800428e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004292:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8004294:	4b1c      	ldr	r3, [pc, #112]	; (8004308 <MX_SPI1_Init+0xa8>)
 8004296:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800429a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800429c:	4b1a      	ldr	r3, [pc, #104]	; (8004308 <MX_SPI1_Init+0xa8>)
 800429e:	2200      	movs	r2, #0
 80042a0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80042a2:	4b19      	ldr	r3, [pc, #100]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042a8:	4b17      	ldr	r3, [pc, #92]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80042ae:	4b16      	ldr	r3, [pc, #88]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80042b4:	4b14      	ldr	r3, [pc, #80]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80042ba:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80042bc:	4b12      	ldr	r3, [pc, #72]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042be:	2200      	movs	r2, #0
 80042c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80042c2:	4b11      	ldr	r3, [pc, #68]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80042c8:	4b0f      	ldr	r3, [pc, #60]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80042ce:	4b0e      	ldr	r3, [pc, #56]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80042d4:	4b0c      	ldr	r3, [pc, #48]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80042da:	4b0b      	ldr	r3, [pc, #44]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042dc:	2200      	movs	r2, #0
 80042de:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80042e0:	4b09      	ldr	r3, [pc, #36]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80042e6:	4b08      	ldr	r3, [pc, #32]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80042ec:	4b06      	ldr	r3, [pc, #24]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80042f2:	4805      	ldr	r0, [pc, #20]	; (8004308 <MX_SPI1_Init+0xa8>)
 80042f4:	f00d fdf0 	bl	8011ed8 <HAL_SPI_Init>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 80042fe:	f7ff fb87 	bl	8003a10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004302:	bf00      	nop
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	24001b54 	.word	0x24001b54
 800430c:	40013000 	.word	0x40013000

08004310 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004314:	4b28      	ldr	r3, [pc, #160]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004316:	4a29      	ldr	r2, [pc, #164]	; (80043bc <MX_SPI2_Init+0xac>)
 8004318:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800431a:	4b27      	ldr	r3, [pc, #156]	; (80043b8 <MX_SPI2_Init+0xa8>)
 800431c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004320:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8004322:	4b25      	ldr	r3, [pc, #148]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004324:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8004328:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800432a:	4b23      	ldr	r3, [pc, #140]	; (80043b8 <MX_SPI2_Init+0xa8>)
 800432c:	220f      	movs	r2, #15
 800432e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004330:	4b21      	ldr	r3, [pc, #132]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004332:	2200      	movs	r2, #0
 8004334:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004336:	4b20      	ldr	r3, [pc, #128]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004338:	2200      	movs	r2, #0
 800433a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800433c:	4b1e      	ldr	r3, [pc, #120]	; (80043b8 <MX_SPI2_Init+0xa8>)
 800433e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004342:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8004344:	4b1c      	ldr	r3, [pc, #112]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004346:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800434a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800434c:	4b1a      	ldr	r3, [pc, #104]	; (80043b8 <MX_SPI2_Init+0xa8>)
 800434e:	2200      	movs	r2, #0
 8004350:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004352:	4b19      	ldr	r3, [pc, #100]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004354:	2200      	movs	r2, #0
 8004356:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004358:	4b17      	ldr	r3, [pc, #92]	; (80043b8 <MX_SPI2_Init+0xa8>)
 800435a:	2200      	movs	r2, #0
 800435c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 800435e:	4b16      	ldr	r3, [pc, #88]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004360:	2200      	movs	r2, #0
 8004362:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004364:	4b14      	ldr	r3, [pc, #80]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004366:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800436a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800436c:	4b12      	ldr	r3, [pc, #72]	; (80043b8 <MX_SPI2_Init+0xa8>)
 800436e:	2200      	movs	r2, #0
 8004370:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8004372:	4b11      	ldr	r3, [pc, #68]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004374:	2200      	movs	r2, #0
 8004376:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8004378:	4b0f      	ldr	r3, [pc, #60]	; (80043b8 <MX_SPI2_Init+0xa8>)
 800437a:	2200      	movs	r2, #0
 800437c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800437e:	4b0e      	ldr	r3, [pc, #56]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004380:	2200      	movs	r2, #0
 8004382:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8004384:	4b0c      	ldr	r3, [pc, #48]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004386:	2200      	movs	r2, #0
 8004388:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800438a:	4b0b      	ldr	r3, [pc, #44]	; (80043b8 <MX_SPI2_Init+0xa8>)
 800438c:	2200      	movs	r2, #0
 800438e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8004390:	4b09      	ldr	r3, [pc, #36]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004392:	2200      	movs	r2, #0
 8004394:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8004396:	4b08      	ldr	r3, [pc, #32]	; (80043b8 <MX_SPI2_Init+0xa8>)
 8004398:	2200      	movs	r2, #0
 800439a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800439c:	4b06      	ldr	r3, [pc, #24]	; (80043b8 <MX_SPI2_Init+0xa8>)
 800439e:	2200      	movs	r2, #0
 80043a0:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80043a2:	4805      	ldr	r0, [pc, #20]	; (80043b8 <MX_SPI2_Init+0xa8>)
 80043a4:	f00d fd98 	bl	8011ed8 <HAL_SPI_Init>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 80043ae:	f7ff fb2f 	bl	8003a10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80043b2:	bf00      	nop
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	24001bdc 	.word	0x24001bdc
 80043bc:	40003800 	.word	0x40003800

080043c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b0bc      	sub	sp, #240	; 0xf0
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043c8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	605a      	str	r2, [r3, #4]
 80043d2:	609a      	str	r2, [r3, #8]
 80043d4:	60da      	str	r2, [r3, #12]
 80043d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80043d8:	f107 0318 	add.w	r3, r7, #24
 80043dc:	22c0      	movs	r2, #192	; 0xc0
 80043de:	2100      	movs	r1, #0
 80043e0:	4618      	mov	r0, r3
 80043e2:	f015 ff9b 	bl	801a31c <memset>
  if(spiHandle->Instance==SPI1)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a83      	ldr	r2, [pc, #524]	; (80045f8 <HAL_SPI_MspInit+0x238>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d17c      	bne.n	80044ea <HAL_SPI_MspInit+0x12a>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80043f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80043f4:	f04f 0300 	mov.w	r3, #0
 80043f8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80043fc:	2300      	movs	r3, #0
 80043fe:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004400:	f107 0318 	add.w	r3, r7, #24
 8004404:	4618      	mov	r0, r3
 8004406:	f00a fd47 	bl	800ee98 <HAL_RCCEx_PeriphCLKConfig>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d001      	beq.n	8004414 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8004410:	f7ff fafe 	bl	8003a10 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004414:	4b79      	ldr	r3, [pc, #484]	; (80045fc <HAL_SPI_MspInit+0x23c>)
 8004416:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800441a:	4a78      	ldr	r2, [pc, #480]	; (80045fc <HAL_SPI_MspInit+0x23c>)
 800441c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004420:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8004424:	4b75      	ldr	r3, [pc, #468]	; (80045fc <HAL_SPI_MspInit+0x23c>)
 8004426:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800442a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004432:	4b72      	ldr	r3, [pc, #456]	; (80045fc <HAL_SPI_MspInit+0x23c>)
 8004434:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004438:	4a70      	ldr	r2, [pc, #448]	; (80045fc <HAL_SPI_MspInit+0x23c>)
 800443a:	f043 0302 	orr.w	r3, r3, #2
 800443e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004442:	4b6e      	ldr	r3, [pc, #440]	; (80045fc <HAL_SPI_MspInit+0x23c>)
 8004444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	613b      	str	r3, [r7, #16]
 800444e:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8004450:	2318      	movs	r3, #24
 8004452:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004456:	2302      	movs	r3, #2
 8004458:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800445c:	2300      	movs	r3, #0
 800445e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004462:	2300      	movs	r3, #0
 8004464:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004468:	2305      	movs	r3, #5
 800446a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800446e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004472:	4619      	mov	r1, r3
 8004474:	4862      	ldr	r0, [pc, #392]	; (8004600 <HAL_SPI_MspInit+0x240>)
 8004476:	f006 ff1b 	bl	800b2b0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream4;
 800447a:	4b62      	ldr	r3, [pc, #392]	; (8004604 <HAL_SPI_MspInit+0x244>)
 800447c:	4a62      	ldr	r2, [pc, #392]	; (8004608 <HAL_SPI_MspInit+0x248>)
 800447e:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8004480:	4b60      	ldr	r3, [pc, #384]	; (8004604 <HAL_SPI_MspInit+0x244>)
 8004482:	2225      	movs	r2, #37	; 0x25
 8004484:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004486:	4b5f      	ldr	r3, [pc, #380]	; (8004604 <HAL_SPI_MspInit+0x244>)
 8004488:	2200      	movs	r2, #0
 800448a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800448c:	4b5d      	ldr	r3, [pc, #372]	; (8004604 <HAL_SPI_MspInit+0x244>)
 800448e:	2200      	movs	r2, #0
 8004490:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004492:	4b5c      	ldr	r3, [pc, #368]	; (8004604 <HAL_SPI_MspInit+0x244>)
 8004494:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004498:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800449a:	4b5a      	ldr	r3, [pc, #360]	; (8004604 <HAL_SPI_MspInit+0x244>)
 800449c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80044a0:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80044a2:	4b58      	ldr	r3, [pc, #352]	; (8004604 <HAL_SPI_MspInit+0x244>)
 80044a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80044a8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80044aa:	4b56      	ldr	r3, [pc, #344]	; (8004604 <HAL_SPI_MspInit+0x244>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80044b0:	4b54      	ldr	r3, [pc, #336]	; (8004604 <HAL_SPI_MspInit+0x244>)
 80044b2:	2200      	movs	r2, #0
 80044b4:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80044b6:	4b53      	ldr	r3, [pc, #332]	; (8004604 <HAL_SPI_MspInit+0x244>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80044bc:	4851      	ldr	r0, [pc, #324]	; (8004604 <HAL_SPI_MspInit+0x244>)
 80044be:	f003 fdc7 	bl	8008050 <HAL_DMA_Init>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d001      	beq.n	80044cc <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 80044c8:	f7ff faa2 	bl	8003a10 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a4d      	ldr	r2, [pc, #308]	; (8004604 <HAL_SPI_MspInit+0x244>)
 80044d0:	67da      	str	r2, [r3, #124]	; 0x7c
 80044d2:	4a4c      	ldr	r2, [pc, #304]	; (8004604 <HAL_SPI_MspInit+0x244>)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80044d8:	2200      	movs	r2, #0
 80044da:	2105      	movs	r1, #5
 80044dc:	2023      	movs	r0, #35	; 0x23
 80044de:	f003 f989 	bl	80077f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80044e2:	2023      	movs	r0, #35	; 0x23
 80044e4:	f003 f9a0 	bl	8007828 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80044e8:	e081      	b.n	80045ee <HAL_SPI_MspInit+0x22e>
  else if(spiHandle->Instance==SPI2)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a47      	ldr	r2, [pc, #284]	; (800460c <HAL_SPI_MspInit+0x24c>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d17c      	bne.n	80045ee <HAL_SPI_MspInit+0x22e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80044f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80044f8:	f04f 0300 	mov.w	r3, #0
 80044fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004500:	2300      	movs	r3, #0
 8004502:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004504:	f107 0318 	add.w	r3, r7, #24
 8004508:	4618      	mov	r0, r3
 800450a:	f00a fcc5 	bl	800ee98 <HAL_RCCEx_PeriphCLKConfig>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d001      	beq.n	8004518 <HAL_SPI_MspInit+0x158>
      Error_Handler();
 8004514:	f7ff fa7c 	bl	8003a10 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004518:	4b38      	ldr	r3, [pc, #224]	; (80045fc <HAL_SPI_MspInit+0x23c>)
 800451a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800451e:	4a37      	ldr	r2, [pc, #220]	; (80045fc <HAL_SPI_MspInit+0x23c>)
 8004520:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004524:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004528:	4b34      	ldr	r3, [pc, #208]	; (80045fc <HAL_SPI_MspInit+0x23c>)
 800452a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800452e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004532:	60fb      	str	r3, [r7, #12]
 8004534:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004536:	4b31      	ldr	r3, [pc, #196]	; (80045fc <HAL_SPI_MspInit+0x23c>)
 8004538:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800453c:	4a2f      	ldr	r2, [pc, #188]	; (80045fc <HAL_SPI_MspInit+0x23c>)
 800453e:	f043 0302 	orr.w	r3, r3, #2
 8004542:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004546:	4b2d      	ldr	r3, [pc, #180]	; (80045fc <HAL_SPI_MspInit+0x23c>)
 8004548:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	60bb      	str	r3, [r7, #8]
 8004552:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8004554:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8004558:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800455c:	2302      	movs	r3, #2
 800455e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004562:	2300      	movs	r3, #0
 8004564:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004568:	2300      	movs	r3, #0
 800456a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800456e:	2305      	movs	r3, #5
 8004570:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004574:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004578:	4619      	mov	r1, r3
 800457a:	4821      	ldr	r0, [pc, #132]	; (8004600 <HAL_SPI_MspInit+0x240>)
 800457c:	f006 fe98 	bl	800b2b0 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8004580:	4b23      	ldr	r3, [pc, #140]	; (8004610 <HAL_SPI_MspInit+0x250>)
 8004582:	4a24      	ldr	r2, [pc, #144]	; (8004614 <HAL_SPI_MspInit+0x254>)
 8004584:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8004586:	4b22      	ldr	r3, [pc, #136]	; (8004610 <HAL_SPI_MspInit+0x250>)
 8004588:	2227      	movs	r2, #39	; 0x27
 800458a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800458c:	4b20      	ldr	r3, [pc, #128]	; (8004610 <HAL_SPI_MspInit+0x250>)
 800458e:	2200      	movs	r2, #0
 8004590:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004592:	4b1f      	ldr	r3, [pc, #124]	; (8004610 <HAL_SPI_MspInit+0x250>)
 8004594:	2200      	movs	r2, #0
 8004596:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004598:	4b1d      	ldr	r3, [pc, #116]	; (8004610 <HAL_SPI_MspInit+0x250>)
 800459a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800459e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80045a0:	4b1b      	ldr	r3, [pc, #108]	; (8004610 <HAL_SPI_MspInit+0x250>)
 80045a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045a6:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80045a8:	4b19      	ldr	r3, [pc, #100]	; (8004610 <HAL_SPI_MspInit+0x250>)
 80045aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80045ae:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80045b0:	4b17      	ldr	r3, [pc, #92]	; (8004610 <HAL_SPI_MspInit+0x250>)
 80045b2:	2200      	movs	r2, #0
 80045b4:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80045b6:	4b16      	ldr	r3, [pc, #88]	; (8004610 <HAL_SPI_MspInit+0x250>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80045bc:	4b14      	ldr	r3, [pc, #80]	; (8004610 <HAL_SPI_MspInit+0x250>)
 80045be:	2200      	movs	r2, #0
 80045c0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80045c2:	4813      	ldr	r0, [pc, #76]	; (8004610 <HAL_SPI_MspInit+0x250>)
 80045c4:	f003 fd44 	bl	8008050 <HAL_DMA_Init>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <HAL_SPI_MspInit+0x212>
      Error_Handler();
 80045ce:	f7ff fa1f 	bl	8003a10 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a0e      	ldr	r2, [pc, #56]	; (8004610 <HAL_SPI_MspInit+0x250>)
 80045d6:	67da      	str	r2, [r3, #124]	; 0x7c
 80045d8:	4a0d      	ldr	r2, [pc, #52]	; (8004610 <HAL_SPI_MspInit+0x250>)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80045de:	2200      	movs	r2, #0
 80045e0:	2105      	movs	r1, #5
 80045e2:	2024      	movs	r0, #36	; 0x24
 80045e4:	f003 f906 	bl	80077f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80045e8:	2024      	movs	r0, #36	; 0x24
 80045ea:	f003 f91d 	bl	8007828 <HAL_NVIC_EnableIRQ>
}
 80045ee:	bf00      	nop
 80045f0:	37f0      	adds	r7, #240	; 0xf0
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	40013000 	.word	0x40013000
 80045fc:	58024400 	.word	0x58024400
 8004600:	58020400 	.word	0x58020400
 8004604:	24001c64 	.word	0x24001c64
 8004608:	40020070 	.word	0x40020070
 800460c:	40003800 	.word	0x40003800
 8004610:	24001cdc 	.word	0x24001cdc
 8004614:	40020058 	.word	0x40020058

08004618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800461e:	4b0c      	ldr	r3, [pc, #48]	; (8004650 <HAL_MspInit+0x38>)
 8004620:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004624:	4a0a      	ldr	r2, [pc, #40]	; (8004650 <HAL_MspInit+0x38>)
 8004626:	f043 0302 	orr.w	r3, r3, #2
 800462a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800462e:	4b08      	ldr	r3, [pc, #32]	; (8004650 <HAL_MspInit+0x38>)
 8004630:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	607b      	str	r3, [r7, #4]
 800463a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800463c:	2200      	movs	r2, #0
 800463e:	210f      	movs	r1, #15
 8004640:	f06f 0001 	mvn.w	r0, #1
 8004644:	f003 f8d6 	bl	80077f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004648:	bf00      	nop
 800464a:	3708      	adds	r7, #8
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	58024400 	.word	0x58024400

08004654 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b090      	sub	sp, #64	; 0x40
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2b0f      	cmp	r3, #15
 8004660:	d827      	bhi.n	80046b2 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8004662:	2200      	movs	r2, #0
 8004664:	6879      	ldr	r1, [r7, #4]
 8004666:	2036      	movs	r0, #54	; 0x36
 8004668:	f003 f8c4 	bl	80077f4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800466c:	2036      	movs	r0, #54	; 0x36
 800466e:	f003 f8db 	bl	8007828 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8004672:	4a29      	ldr	r2, [pc, #164]	; (8004718 <HAL_InitTick+0xc4>)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004678:	4b28      	ldr	r3, [pc, #160]	; (800471c <HAL_InitTick+0xc8>)
 800467a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800467e:	4a27      	ldr	r2, [pc, #156]	; (800471c <HAL_InitTick+0xc8>)
 8004680:	f043 0310 	orr.w	r3, r3, #16
 8004684:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004688:	4b24      	ldr	r3, [pc, #144]	; (800471c <HAL_InitTick+0xc8>)
 800468a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800468e:	f003 0310 	and.w	r3, r3, #16
 8004692:	60fb      	str	r3, [r7, #12]
 8004694:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004696:	f107 0210 	add.w	r2, r7, #16
 800469a:	f107 0314 	add.w	r3, r7, #20
 800469e:	4611      	mov	r1, r2
 80046a0:	4618      	mov	r0, r3
 80046a2:	f00a fbb7 	bl	800ee14 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80046a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a8:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80046aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d106      	bne.n	80046be <HAL_InitTick+0x6a>
 80046b0:	e001      	b.n	80046b6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e02b      	b.n	800470e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80046b6:	f00a fb81 	bl	800edbc <HAL_RCC_GetPCLK1Freq>
 80046ba:	63f8      	str	r0, [r7, #60]	; 0x3c
 80046bc:	e004      	b.n	80046c8 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80046be:	f00a fb7d 	bl	800edbc <HAL_RCC_GetPCLK1Freq>
 80046c2:	4603      	mov	r3, r0
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80046c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046ca:	4a15      	ldr	r2, [pc, #84]	; (8004720 <HAL_InitTick+0xcc>)
 80046cc:	fba2 2303 	umull	r2, r3, r2, r3
 80046d0:	0c9b      	lsrs	r3, r3, #18
 80046d2:	3b01      	subs	r3, #1
 80046d4:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80046d6:	4b13      	ldr	r3, [pc, #76]	; (8004724 <HAL_InitTick+0xd0>)
 80046d8:	4a13      	ldr	r2, [pc, #76]	; (8004728 <HAL_InitTick+0xd4>)
 80046da:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80046dc:	4b11      	ldr	r3, [pc, #68]	; (8004724 <HAL_InitTick+0xd0>)
 80046de:	f240 32e7 	movw	r2, #999	; 0x3e7
 80046e2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80046e4:	4a0f      	ldr	r2, [pc, #60]	; (8004724 <HAL_InitTick+0xd0>)
 80046e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046e8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80046ea:	4b0e      	ldr	r3, [pc, #56]	; (8004724 <HAL_InitTick+0xd0>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046f0:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <HAL_InitTick+0xd0>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80046f6:	480b      	ldr	r0, [pc, #44]	; (8004724 <HAL_InitTick+0xd0>)
 80046f8:	f00e f98d 	bl	8012a16 <HAL_TIM_Base_Init>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d104      	bne.n	800470c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004702:	4808      	ldr	r0, [pc, #32]	; (8004724 <HAL_InitTick+0xd0>)
 8004704:	f00e f9de 	bl	8012ac4 <HAL_TIM_Base_Start_IT>
 8004708:	4603      	mov	r3, r0
 800470a:	e000      	b.n	800470e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
}
 800470e:	4618      	mov	r0, r3
 8004710:	3740      	adds	r7, #64	; 0x40
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	240000c8 	.word	0x240000c8
 800471c:	58024400 	.word	0x58024400
 8004720:	431bde83 	.word	0x431bde83
 8004724:	24001d54 	.word	0x24001d54
 8004728:	40001000 	.word	0x40001000

0800472c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800472c:	b480      	push	{r7}
 800472e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8004730:	e7fe      	b.n	8004730 <NMI_Handler+0x4>

08004732 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004732:	b480      	push	{r7}
 8004734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004736:	e7fe      	b.n	8004736 <HardFault_Handler+0x4>

08004738 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004738:	b480      	push	{r7}
 800473a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800473c:	e7fe      	b.n	800473c <MemManage_Handler+0x4>

0800473e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800473e:	b480      	push	{r7}
 8004740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004742:	e7fe      	b.n	8004742 <BusFault_Handler+0x4>

08004744 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004744:	b480      	push	{r7}
 8004746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004748:	e7fe      	b.n	8004748 <UsageFault_Handler+0x4>

0800474a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800474a:	b480      	push	{r7}
 800474c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800474e:	bf00      	nop
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800475c:	4802      	ldr	r0, [pc, #8]	; (8004768 <DMA1_Stream0_IRQHandler+0x10>)
 800475e:	f004 ffa1 	bl	80096a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004762:	bf00      	nop
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	24000224 	.word	0x24000224

0800476c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8004770:	4802      	ldr	r0, [pc, #8]	; (800477c <DMA1_Stream1_IRQHandler+0x10>)
 8004772:	f004 ff97 	bl	80096a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004776:	bf00      	nop
 8004778:	bd80      	pop	{r7, pc}
 800477a:	bf00      	nop
 800477c:	2400029c 	.word	0x2400029c

08004780 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004784:	4802      	ldr	r0, [pc, #8]	; (8004790 <DMA1_Stream2_IRQHandler+0x10>)
 8004786:	f004 ff8d 	bl	80096a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800478a:	bf00      	nop
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	24001ed0 	.word	0x24001ed0

08004794 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8004798:	4802      	ldr	r0, [pc, #8]	; (80047a4 <DMA1_Stream3_IRQHandler+0x10>)
 800479a:	f004 ff83 	bl	80096a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800479e:	bf00      	nop
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	24001cdc 	.word	0x24001cdc

080047a8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80047ac:	4802      	ldr	r0, [pc, #8]	; (80047b8 <DMA1_Stream4_IRQHandler+0x10>)
 80047ae:	f004 ff79 	bl	80096a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80047b2:	bf00      	nop
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	24001c64 	.word	0x24001c64

080047bc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80047c0:	4802      	ldr	r0, [pc, #8]	; (80047cc <DMA1_Stream5_IRQHandler+0x10>)
 80047c2:	f004 ff6f 	bl	80096a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80047c6:	bf00      	nop
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	24000328 	.word	0x24000328

080047d0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80047d4:	4802      	ldr	r0, [pc, #8]	; (80047e0 <DMA1_Stream6_IRQHandler+0x10>)
 80047d6:	f004 ff65 	bl	80096a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80047da:	bf00      	nop
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	24001990 	.word	0x24001990

080047e4 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80047e8:	4802      	ldr	r0, [pc, #8]	; (80047f4 <TIM1_BRK_IRQHandler+0x10>)
 80047ea:	f00e fc82 	bl	80130f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80047ee:	bf00      	nop
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	24001da4 	.word	0x24001da4

080047f8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80047fc:	4802      	ldr	r0, [pc, #8]	; (8004808 <TIM1_UP_IRQHandler+0x10>)
 80047fe:	f00e fc78 	bl	80130f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8004802:	bf00      	nop
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	24001da4 	.word	0x24001da4

0800480c <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004810:	4802      	ldr	r0, [pc, #8]	; (800481c <TIM1_TRG_COM_IRQHandler+0x10>)
 8004812:	f00e fc6e 	bl	80130f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8004816:	bf00      	nop
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	24001da4 	.word	0x24001da4

08004820 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004824:	4802      	ldr	r0, [pc, #8]	; (8004830 <TIM1_CC_IRQHandler+0x10>)
 8004826:	f00e fc64 	bl	80130f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800482a:	bf00      	nop
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	24001da4 	.word	0x24001da4

08004834 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004838:	4802      	ldr	r0, [pc, #8]	; (8004844 <TIM2_IRQHandler+0x10>)
 800483a:	f00e fc5a 	bl	80130f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800483e:	bf00      	nop
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	24001df0 	.word	0x24001df0

08004848 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800484c:	4802      	ldr	r0, [pc, #8]	; (8004858 <I2C1_EV_IRQHandler+0x10>)
 800484e:	f007 f9b1 	bl	800bbb4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004852:	bf00      	nop
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	2400193c 	.word	0x2400193c

0800485c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004860:	4802      	ldr	r0, [pc, #8]	; (800486c <I2C1_ER_IRQHandler+0x10>)
 8004862:	f007 f9c1 	bl	800bbe8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004866:	bf00      	nop
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	2400193c 	.word	0x2400193c

08004870 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004874:	4802      	ldr	r0, [pc, #8]	; (8004880 <SPI1_IRQHandler+0x10>)
 8004876:	f00d fd9b 	bl	80123b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800487a:	bf00      	nop
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	24001b54 	.word	0x24001b54

08004884 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004888:	4802      	ldr	r0, [pc, #8]	; (8004894 <SPI2_IRQHandler+0x10>)
 800488a:	f00d fd91 	bl	80123b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800488e:	bf00      	nop
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	24001bdc 	.word	0x24001bdc

08004898 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800489c:	4802      	ldr	r0, [pc, #8]	; (80048a8 <USART1_IRQHandler+0x10>)
 800489e:	f00f ff6b 	bl	8014778 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80048a2:	bf00      	nop
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	24001e3c 	.word	0x24001e3c

080048ac <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80048b0:	4802      	ldr	r0, [pc, #8]	; (80048bc <DMA1_Stream7_IRQHandler+0x10>)
 80048b2:	f004 fef7 	bl	80096a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80048b6:	bf00      	nop
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	bf00      	nop
 80048bc:	24001a08 	.word	0x24001a08

080048c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac1.State != HAL_DAC_STATE_RESET) {
 80048c4:	4b06      	ldr	r3, [pc, #24]	; (80048e0 <TIM6_DAC_IRQHandler+0x20>)
 80048c6:	791b      	ldrb	r3, [r3, #4]
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d002      	beq.n	80048d4 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac1);
 80048ce:	4804      	ldr	r0, [pc, #16]	; (80048e0 <TIM6_DAC_IRQHandler+0x20>)
 80048d0:	f003 f93f 	bl	8007b52 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 80048d4:	4803      	ldr	r0, [pc, #12]	; (80048e4 <TIM6_DAC_IRQHandler+0x24>)
 80048d6:	f00e fc0c 	bl	80130f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80048da:	bf00      	nop
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	24000314 	.word	0x24000314
 80048e4:	24001d54 	.word	0x24001d54

080048e8 <ITM_SendChar>:

// ITM Register Address
#define ITM_STIMULUS_PORT0 *((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN *((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch) {
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	4603      	mov	r3, r0
 80048f0:	71fb      	strb	r3, [r7, #7]
	DEMCR |= (1 << 24);
 80048f2:	4b0f      	ldr	r3, [pc, #60]	; (8004930 <ITM_SendChar+0x48>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a0e      	ldr	r2, [pc, #56]	; (8004930 <ITM_SendChar+0x48>)
 80048f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048fc:	6013      	str	r3, [r2, #0]

	ITM_TRACE_EN |= (1 << 0);
 80048fe:	4b0d      	ldr	r3, [pc, #52]	; (8004934 <ITM_SendChar+0x4c>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a0c      	ldr	r2, [pc, #48]	; (8004934 <ITM_SendChar+0x4c>)
 8004904:	f043 0301 	orr.w	r3, r3, #1
 8004908:	6013      	str	r3, [r2, #0]

	while (!(ITM_STIMULUS_PORT0 & 1))
 800490a:	bf00      	nop
 800490c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b00      	cmp	r3, #0
 8004918:	d0f8      	beq.n	800490c <ITM_SendChar+0x24>
		;

	ITM_STIMULUS_PORT0 = ch;
 800491a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800491e:	79fb      	ldrb	r3, [r7, #7]
 8004920:	6013      	str	r3, [r2, #0]
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	e000edfc 	.word	0xe000edfc
 8004934:	e0000e00 	.word	0xe0000e00

08004938 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004944:	2300      	movs	r3, #0
 8004946:	617b      	str	r3, [r7, #20]
 8004948:	e00a      	b.n	8004960 <_read+0x28>
		*ptr++ = __io_getchar();
 800494a:	f3af 8000 	nop.w
 800494e:	4601      	mov	r1, r0
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	1c5a      	adds	r2, r3, #1
 8004954:	60ba      	str	r2, [r7, #8]
 8004956:	b2ca      	uxtb	r2, r1
 8004958:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	3301      	adds	r3, #1
 800495e:	617b      	str	r3, [r7, #20]
 8004960:	697a      	ldr	r2, [r7, #20]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	429a      	cmp	r2, r3
 8004966:	dbf0      	blt.n	800494a <_read+0x12>
	}

	return len;
 8004968:	687b      	ldr	r3, [r7, #4]
}
 800496a:	4618      	mov	r0, r3
 800496c:	3718      	adds	r7, #24
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}

08004972 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8004972:	b580      	push	{r7, lr}
 8004974:	b086      	sub	sp, #24
 8004976:	af00      	add	r7, sp, #0
 8004978:	60f8      	str	r0, [r7, #12]
 800497a:	60b9      	str	r1, [r7, #8]
 800497c:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800497e:	2300      	movs	r3, #0
 8004980:	617b      	str	r3, [r7, #20]
 8004982:	e009      	b.n	8004998 <_write+0x26>
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	1c5a      	adds	r2, r3, #1
 8004988:	60ba      	str	r2, [r7, #8]
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	4618      	mov	r0, r3
 800498e:	f7ff ffab 	bl	80048e8 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	3301      	adds	r3, #1
 8004996:	617b      	str	r3, [r7, #20]
 8004998:	697a      	ldr	r2, [r7, #20]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	429a      	cmp	r2, r3
 800499e:	dbf1      	blt.n	8004984 <_write+0x12>
	}
	return len;
 80049a0:	687b      	ldr	r3, [r7, #4]
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3718      	adds	r7, #24
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}

080049aa <_close>:

int _close(int file) {
 80049aa:	b480      	push	{r7}
 80049ac:	b083      	sub	sp, #12
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 80049b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr

080049c2 <_fstat>:

int _fstat(int file, struct stat *st) {
 80049c2:	b480      	push	{r7}
 80049c4:	b083      	sub	sp, #12
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
 80049ca:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80049d2:	605a      	str	r2, [r3, #4]
	return 0;
 80049d4:	2300      	movs	r3, #0
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	370c      	adds	r7, #12
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr

080049e2 <_isatty>:

int _isatty(int file) {
 80049e2:	b480      	push	{r7}
 80049e4:	b083      	sub	sp, #12
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 80049ea:	2301      	movs	r3, #1
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	370c      	adds	r7, #12
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80049f8:	b480      	push	{r7}
 80049fa:	b085      	sub	sp, #20
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3714      	adds	r7, #20
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
	...

08004a14 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8004a1c:	4a14      	ldr	r2, [pc, #80]	; (8004a70 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8004a1e:	4b15      	ldr	r3, [pc, #84]	; (8004a74 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8004a28:	4b13      	ldr	r3, [pc, #76]	; (8004a78 <_sbrk+0x64>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d102      	bne.n	8004a36 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8004a30:	4b11      	ldr	r3, [pc, #68]	; (8004a78 <_sbrk+0x64>)
 8004a32:	4a12      	ldr	r2, [pc, #72]	; (8004a7c <_sbrk+0x68>)
 8004a34:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8004a36:	4b10      	ldr	r3, [pc, #64]	; (8004a78 <_sbrk+0x64>)
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d207      	bcs.n	8004a54 <_sbrk+0x40>
		errno = ENOMEM;
 8004a44:	f015 fc32 	bl	801a2ac <__errno>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	220c      	movs	r2, #12
 8004a4c:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8004a4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a52:	e009      	b.n	8004a68 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8004a54:	4b08      	ldr	r3, [pc, #32]	; (8004a78 <_sbrk+0x64>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8004a5a:	4b07      	ldr	r3, [pc, #28]	; (8004a78 <_sbrk+0x64>)
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4413      	add	r3, r2
 8004a62:	4a05      	ldr	r2, [pc, #20]	; (8004a78 <_sbrk+0x64>)
 8004a64:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8004a66:	68fb      	ldr	r3, [r7, #12]
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	24080000 	.word	0x24080000
 8004a74:	00000400 	.word	0x00000400
 8004a78:	24001da0 	.word	0x24001da0
 8004a7c:	24006980 	.word	0x24006980

08004a80 <SystemInit>:
 *         Initialize the FPU setting and  vector table location
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8004a80:	b480      	push	{r7}
 8004a82:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 8004a84:	4b37      	ldr	r3, [pc, #220]	; (8004b64 <SystemInit+0xe4>)
 8004a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a8a:	4a36      	ldr	r2, [pc, #216]	; (8004b64 <SystemInit+0xe4>)
 8004a8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/

	/* Increasing the CPU frequency */
	if (FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 8004a94:	4b34      	ldr	r3, [pc, #208]	; (8004b68 <SystemInit+0xe8>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 030f 	and.w	r3, r3, #15
 8004a9c:	2b06      	cmp	r3, #6
 8004a9e:	d807      	bhi.n	8004ab0 <SystemInit+0x30>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8004aa0:	4b31      	ldr	r3, [pc, #196]	; (8004b68 <SystemInit+0xe8>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f023 030f 	bic.w	r3, r3, #15
 8004aa8:	4a2f      	ldr	r2, [pc, #188]	; (8004b68 <SystemInit+0xe8>)
 8004aaa:	f043 0307 	orr.w	r3, r3, #7
 8004aae:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

	/* Set HSION bit */
	RCC->CR |= RCC_CR_HSION;
 8004ab0:	4b2e      	ldr	r3, [pc, #184]	; (8004b6c <SystemInit+0xec>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a2d      	ldr	r2, [pc, #180]	; (8004b6c <SystemInit+0xec>)
 8004ab6:	f043 0301 	orr.w	r3, r3, #1
 8004aba:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 8004abc:	4b2b      	ldr	r3, [pc, #172]	; (8004b6c <SystemInit+0xec>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	611a      	str	r2, [r3, #16]

	/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
	RCC->CR &= 0xEAF6ED7FU;
 8004ac2:	4b2a      	ldr	r3, [pc, #168]	; (8004b6c <SystemInit+0xec>)
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	4929      	ldr	r1, [pc, #164]	; (8004b6c <SystemInit+0xec>)
 8004ac8:	4b29      	ldr	r3, [pc, #164]	; (8004b70 <SystemInit+0xf0>)
 8004aca:	4013      	ands	r3, r2
 8004acc:	600b      	str	r3, [r1, #0]

	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 8004ace:	4b26      	ldr	r3, [pc, #152]	; (8004b68 <SystemInit+0xe8>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0308 	and.w	r3, r3, #8
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d007      	beq.n	8004aea <SystemInit+0x6a>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8004ada:	4b23      	ldr	r3, [pc, #140]	; (8004b68 <SystemInit+0xe8>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f023 030f 	bic.w	r3, r3, #15
 8004ae2:	4a21      	ldr	r2, [pc, #132]	; (8004b68 <SystemInit+0xe8>)
 8004ae4:	f043 0307 	orr.w	r3, r3, #7
 8004ae8:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

#if defined(D3_SRAM_BASE)
	/* Reset D1CFGR register */
	RCC->D1CFGR = 0x00000000;
 8004aea:	4b20      	ldr	r3, [pc, #128]	; (8004b6c <SystemInit+0xec>)
 8004aec:	2200      	movs	r2, #0
 8004aee:	619a      	str	r2, [r3, #24]

	/* Reset D2CFGR register */
	RCC->D2CFGR = 0x00000000;
 8004af0:	4b1e      	ldr	r3, [pc, #120]	; (8004b6c <SystemInit+0xec>)
 8004af2:	2200      	movs	r2, #0
 8004af4:	61da      	str	r2, [r3, #28]

	/* Reset D3CFGR register */
	RCC->D3CFGR = 0x00000000;
 8004af6:	4b1d      	ldr	r3, [pc, #116]	; (8004b6c <SystemInit+0xec>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	621a      	str	r2, [r3, #32]

	/* Reset SRDCFGR register */
	RCC->SRDCFGR = 0x00000000;
#endif
	/* Reset PLLCKSELR register */
	RCC->PLLCKSELR = 0x02020200;
 8004afc:	4b1b      	ldr	r3, [pc, #108]	; (8004b6c <SystemInit+0xec>)
 8004afe:	4a1d      	ldr	r2, [pc, #116]	; (8004b74 <SystemInit+0xf4>)
 8004b00:	629a      	str	r2, [r3, #40]	; 0x28

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x01FF0000;
 8004b02:	4b1a      	ldr	r3, [pc, #104]	; (8004b6c <SystemInit+0xec>)
 8004b04:	4a1c      	ldr	r2, [pc, #112]	; (8004b78 <SystemInit+0xf8>)
 8004b06:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Reset PLL1DIVR register */
	RCC->PLL1DIVR = 0x01010280;
 8004b08:	4b18      	ldr	r3, [pc, #96]	; (8004b6c <SystemInit+0xec>)
 8004b0a:	4a1c      	ldr	r2, [pc, #112]	; (8004b7c <SystemInit+0xfc>)
 8004b0c:	631a      	str	r2, [r3, #48]	; 0x30
	/* Reset PLL1FRACR register */
	RCC->PLL1FRACR = 0x00000000;
 8004b0e:	4b17      	ldr	r3, [pc, #92]	; (8004b6c <SystemInit+0xec>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	635a      	str	r2, [r3, #52]	; 0x34

	/* Reset PLL2DIVR register */
	RCC->PLL2DIVR = 0x01010280;
 8004b14:	4b15      	ldr	r3, [pc, #84]	; (8004b6c <SystemInit+0xec>)
 8004b16:	4a19      	ldr	r2, [pc, #100]	; (8004b7c <SystemInit+0xfc>)
 8004b18:	639a      	str	r2, [r3, #56]	; 0x38

	/* Reset PLL2FRACR register */

	RCC->PLL2FRACR = 0x00000000;
 8004b1a:	4b14      	ldr	r3, [pc, #80]	; (8004b6c <SystemInit+0xec>)
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	63da      	str	r2, [r3, #60]	; 0x3c
	/* Reset PLL3DIVR register */
	RCC->PLL3DIVR = 0x01010280;
 8004b20:	4b12      	ldr	r3, [pc, #72]	; (8004b6c <SystemInit+0xec>)
 8004b22:	4a16      	ldr	r2, [pc, #88]	; (8004b7c <SystemInit+0xfc>)
 8004b24:	641a      	str	r2, [r3, #64]	; 0x40

	/* Reset PLL3FRACR register */
	RCC->PLL3FRACR = 0x00000000;
 8004b26:	4b11      	ldr	r3, [pc, #68]	; (8004b6c <SystemInit+0xec>)
 8004b28:	2200      	movs	r2, #0
 8004b2a:	645a      	str	r2, [r3, #68]	; 0x44

	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 8004b2c:	4b0f      	ldr	r3, [pc, #60]	; (8004b6c <SystemInit+0xec>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a0e      	ldr	r2, [pc, #56]	; (8004b6c <SystemInit+0xec>)
 8004b32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b36:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIER = 0x00000000;
 8004b38:	4b0c      	ldr	r3, [pc, #48]	; (8004b6c <SystemInit+0xec>)
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
	/* dual core CM7 or single core line */
	if ((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U) {
 8004b3e:	4b10      	ldr	r3, [pc, #64]	; (8004b80 <SystemInit+0x100>)
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	4b10      	ldr	r3, [pc, #64]	; (8004b84 <SystemInit+0x104>)
 8004b44:	4013      	ands	r3, r2
 8004b46:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b4a:	d202      	bcs.n	8004b52 <SystemInit+0xd2>
		/* if stm32h7 revY*/
		/* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
		*((__IO uint32_t*) 0x51008108) = 0x000000001U;
 8004b4c:	4b0e      	ldr	r3, [pc, #56]	; (8004b88 <SystemInit+0x108>)
 8004b4e:	2201      	movs	r2, #1
 8004b50:	601a      	str	r2, [r3, #0]
	/*
	 * Disable the FMC bank1 (enabled after reset).
	 * This, prevents CPU speculation access on this bank which blocks the use of FMC during
	 * 24us. During this time the others FMC master (such as LTDC) cannot use it!
	 */
	FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004b52:	4b0e      	ldr	r3, [pc, #56]	; (8004b8c <SystemInit+0x10c>)
 8004b54:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8004b58:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004b5a:	bf00      	nop
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr
 8004b64:	e000ed00 	.word	0xe000ed00
 8004b68:	52002000 	.word	0x52002000
 8004b6c:	58024400 	.word	0x58024400
 8004b70:	eaf6ed7f 	.word	0xeaf6ed7f
 8004b74:	02020200 	.word	0x02020200
 8004b78:	01ff0000 	.word	0x01ff0000
 8004b7c:	01010280 	.word	0x01010280
 8004b80:	5c001000 	.word	0x5c001000
 8004b84:	ffff0000 	.word	0xffff0000
 8004b88:	51008108 	.word	0x51008108
 8004b8c:	52004000 	.word	0x52004000

08004b90 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b09a      	sub	sp, #104	; 0x68
 8004b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004b96:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	601a      	str	r2, [r3, #0]
 8004b9e:	605a      	str	r2, [r3, #4]
 8004ba0:	609a      	str	r2, [r3, #8]
 8004ba2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ba4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]
 8004bac:	605a      	str	r2, [r3, #4]
 8004bae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004bb0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	601a      	str	r2, [r3, #0]
 8004bb8:	605a      	str	r2, [r3, #4]
 8004bba:	609a      	str	r2, [r3, #8]
 8004bbc:	60da      	str	r2, [r3, #12]
 8004bbe:	611a      	str	r2, [r3, #16]
 8004bc0:	615a      	str	r2, [r3, #20]
 8004bc2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004bc4:	1d3b      	adds	r3, r7, #4
 8004bc6:	222c      	movs	r2, #44	; 0x2c
 8004bc8:	2100      	movs	r1, #0
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f015 fba6 	bl	801a31c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004bd0:	4b44      	ldr	r3, [pc, #272]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004bd2:	4a45      	ldr	r2, [pc, #276]	; (8004ce8 <MX_TIM1_Init+0x158>)
 8004bd4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 75-1;
 8004bd6:	4b43      	ldr	r3, [pc, #268]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004bd8:	224a      	movs	r2, #74	; 0x4a
 8004bda:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bdc:	4b41      	ldr	r3, [pc, #260]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004bde:	2200      	movs	r2, #0
 8004be0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62500-1;
 8004be2:	4b40      	ldr	r3, [pc, #256]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004be4:	f24f 4223 	movw	r2, #62499	; 0xf423
 8004be8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004bea:	4b3e      	ldr	r3, [pc, #248]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004bf0:	4b3c      	ldr	r3, [pc, #240]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004bf6:	4b3b      	ldr	r3, [pc, #236]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004bfc:	4839      	ldr	r0, [pc, #228]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004bfe:	f00d ff0a 	bl	8012a16 <HAL_TIM_Base_Init>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d001      	beq.n	8004c0c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8004c08:	f7fe ff02 	bl	8003a10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c10:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004c12:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004c16:	4619      	mov	r1, r3
 8004c18:	4832      	ldr	r0, [pc, #200]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004c1a:	f00e fc85 	bl	8013528 <HAL_TIM_ConfigClockSource>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d001      	beq.n	8004c28 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8004c24:	f7fe fef4 	bl	8003a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004c28:	482e      	ldr	r0, [pc, #184]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004c2a:	f00e fa01 	bl	8013030 <HAL_TIM_PWM_Init>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d001      	beq.n	8004c38 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8004c34:	f7fe feec 	bl	8003a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c40:	2300      	movs	r3, #0
 8004c42:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004c44:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004c48:	4619      	mov	r1, r3
 8004c4a:	4826      	ldr	r0, [pc, #152]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004c4c:	f00f f9c2 	bl	8013fd4 <HAL_TIMEx_MasterConfigSynchronization>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d001      	beq.n	8004c5a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8004c56:	f7fe fedb 	bl	8003a10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004c5a:	2360      	movs	r3, #96	; 0x60
 8004c5c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 480-1;
 8004c5e:	f240 13df 	movw	r3, #479	; 0x1df
 8004c62:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004c64:	2300      	movs	r3, #0
 8004c66:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004c70:	2300      	movs	r3, #0
 8004c72:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004c74:	2300      	movs	r3, #0
 8004c76:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004c78:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	4619      	mov	r1, r3
 8004c80:	4818      	ldr	r0, [pc, #96]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004c82:	f00e fb3d 	bl	8013300 <HAL_TIM_PWM_ConfigChannel>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d001      	beq.n	8004c90 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8004c8c:	f7fe fec0 	bl	8003a10 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004c90:	2300      	movs	r3, #0
 8004c92:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004c94:	2300      	movs	r3, #0
 8004c96:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004ca4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004ca8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004caa:	2300      	movs	r3, #0
 8004cac:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004cb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004cb6:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004cc0:	1d3b      	adds	r3, r7, #4
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	4807      	ldr	r0, [pc, #28]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004cc6:	f00f fa13 	bl	80140f0 <HAL_TIMEx_ConfigBreakDeadTime>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d001      	beq.n	8004cd4 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8004cd0:	f7fe fe9e 	bl	8003a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004cd4:	4803      	ldr	r0, [pc, #12]	; (8004ce4 <MX_TIM1_Init+0x154>)
 8004cd6:	f000 f8dd 	bl	8004e94 <HAL_TIM_MspPostInit>

}
 8004cda:	bf00      	nop
 8004cdc:	3768      	adds	r7, #104	; 0x68
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	24001da4 	.word	0x24001da4
 8004ce8:	40010000 	.word	0x40010000

08004cec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b08e      	sub	sp, #56	; 0x38
 8004cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004cf2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	601a      	str	r2, [r3, #0]
 8004cfa:	605a      	str	r2, [r3, #4]
 8004cfc:	609a      	str	r2, [r3, #8]
 8004cfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d00:	f107 031c 	add.w	r3, r7, #28
 8004d04:	2200      	movs	r2, #0
 8004d06:	601a      	str	r2, [r3, #0]
 8004d08:	605a      	str	r2, [r3, #4]
 8004d0a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004d0c:	463b      	mov	r3, r7
 8004d0e:	2200      	movs	r2, #0
 8004d10:	601a      	str	r2, [r3, #0]
 8004d12:	605a      	str	r2, [r3, #4]
 8004d14:	609a      	str	r2, [r3, #8]
 8004d16:	60da      	str	r2, [r3, #12]
 8004d18:	611a      	str	r2, [r3, #16]
 8004d1a:	615a      	str	r2, [r3, #20]
 8004d1c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004d1e:	4b2d      	ldr	r3, [pc, #180]	; (8004dd4 <MX_TIM2_Init+0xe8>)
 8004d20:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004d24:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 75-1;
 8004d26:	4b2b      	ldr	r3, [pc, #172]	; (8004dd4 <MX_TIM2_Init+0xe8>)
 8004d28:	224a      	movs	r2, #74	; 0x4a
 8004d2a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d2c:	4b29      	ldr	r3, [pc, #164]	; (8004dd4 <MX_TIM2_Init+0xe8>)
 8004d2e:	2200      	movs	r2, #0
 8004d30:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3125-1;
 8004d32:	4b28      	ldr	r3, [pc, #160]	; (8004dd4 <MX_TIM2_Init+0xe8>)
 8004d34:	f640 4234 	movw	r2, #3124	; 0xc34
 8004d38:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d3a:	4b26      	ldr	r3, [pc, #152]	; (8004dd4 <MX_TIM2_Init+0xe8>)
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004d40:	4b24      	ldr	r3, [pc, #144]	; (8004dd4 <MX_TIM2_Init+0xe8>)
 8004d42:	2280      	movs	r2, #128	; 0x80
 8004d44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004d46:	4823      	ldr	r0, [pc, #140]	; (8004dd4 <MX_TIM2_Init+0xe8>)
 8004d48:	f00d fe65 	bl	8012a16 <HAL_TIM_Base_Init>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d001      	beq.n	8004d56 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8004d52:	f7fe fe5d 	bl	8003a10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004d56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d5a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004d5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004d60:	4619      	mov	r1, r3
 8004d62:	481c      	ldr	r0, [pc, #112]	; (8004dd4 <MX_TIM2_Init+0xe8>)
 8004d64:	f00e fbe0 	bl	8013528 <HAL_TIM_ConfigClockSource>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d001      	beq.n	8004d72 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8004d6e:	f7fe fe4f 	bl	8003a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004d72:	4818      	ldr	r0, [pc, #96]	; (8004dd4 <MX_TIM2_Init+0xe8>)
 8004d74:	f00e f95c 	bl	8013030 <HAL_TIM_PWM_Init>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d001      	beq.n	8004d82 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8004d7e:	f7fe fe47 	bl	8003a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004d82:	2320      	movs	r3, #32
 8004d84:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d86:	2300      	movs	r3, #0
 8004d88:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004d8a:	f107 031c 	add.w	r3, r7, #28
 8004d8e:	4619      	mov	r1, r3
 8004d90:	4810      	ldr	r0, [pc, #64]	; (8004dd4 <MX_TIM2_Init+0xe8>)
 8004d92:	f00f f91f 	bl	8013fd4 <HAL_TIMEx_MasterConfigSynchronization>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d001      	beq.n	8004da0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8004d9c:	f7fe fe38 	bl	8003a10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004da0:	2360      	movs	r3, #96	; 0x60
 8004da2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004da4:	2300      	movs	r3, #0
 8004da6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004da8:	2300      	movs	r3, #0
 8004daa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004dac:	2300      	movs	r3, #0
 8004dae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004db0:	463b      	mov	r3, r7
 8004db2:	220c      	movs	r2, #12
 8004db4:	4619      	mov	r1, r3
 8004db6:	4807      	ldr	r0, [pc, #28]	; (8004dd4 <MX_TIM2_Init+0xe8>)
 8004db8:	f00e faa2 	bl	8013300 <HAL_TIM_PWM_ConfigChannel>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d001      	beq.n	8004dc6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8004dc2:	f7fe fe25 	bl	8003a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004dc6:	4803      	ldr	r0, [pc, #12]	; (8004dd4 <MX_TIM2_Init+0xe8>)
 8004dc8:	f000 f864 	bl	8004e94 <HAL_TIM_MspPostInit>

}
 8004dcc:	bf00      	nop
 8004dce:	3738      	adds	r7, #56	; 0x38
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	24001df0 	.word	0x24001df0

08004dd8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a29      	ldr	r2, [pc, #164]	; (8004e8c <HAL_TIM_Base_MspInit+0xb4>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d12f      	bne.n	8004e4a <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004dea:	4b29      	ldr	r3, [pc, #164]	; (8004e90 <HAL_TIM_Base_MspInit+0xb8>)
 8004dec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004df0:	4a27      	ldr	r2, [pc, #156]	; (8004e90 <HAL_TIM_Base_MspInit+0xb8>)
 8004df2:	f043 0301 	orr.w	r3, r3, #1
 8004df6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8004dfa:	4b25      	ldr	r3, [pc, #148]	; (8004e90 <HAL_TIM_Base_MspInit+0xb8>)
 8004dfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004e00:	f003 0301 	and.w	r3, r3, #1
 8004e04:	60fb      	str	r3, [r7, #12]
 8004e06:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 5, 0);
 8004e08:	2200      	movs	r2, #0
 8004e0a:	2105      	movs	r1, #5
 8004e0c:	2018      	movs	r0, #24
 8004e0e:	f002 fcf1 	bl	80077f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8004e12:	2018      	movs	r0, #24
 8004e14:	f002 fd08 	bl	8007828 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 8004e18:	2200      	movs	r2, #0
 8004e1a:	2105      	movs	r1, #5
 8004e1c:	2019      	movs	r0, #25
 8004e1e:	f002 fce9 	bl	80077f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8004e22:	2019      	movs	r0, #25
 8004e24:	f002 fd00 	bl	8007828 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 5, 0);
 8004e28:	2200      	movs	r2, #0
 8004e2a:	2105      	movs	r1, #5
 8004e2c:	201a      	movs	r0, #26
 8004e2e:	f002 fce1 	bl	80077f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8004e32:	201a      	movs	r0, #26
 8004e34:	f002 fcf8 	bl	8007828 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8004e38:	2200      	movs	r2, #0
 8004e3a:	2105      	movs	r1, #5
 8004e3c:	201b      	movs	r0, #27
 8004e3e:	f002 fcd9 	bl	80077f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004e42:	201b      	movs	r0, #27
 8004e44:	f002 fcf0 	bl	8007828 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8004e48:	e01b      	b.n	8004e82 <HAL_TIM_Base_MspInit+0xaa>
  else if(tim_baseHandle->Instance==TIM2)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e52:	d116      	bne.n	8004e82 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004e54:	4b0e      	ldr	r3, [pc, #56]	; (8004e90 <HAL_TIM_Base_MspInit+0xb8>)
 8004e56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004e5a:	4a0d      	ldr	r2, [pc, #52]	; (8004e90 <HAL_TIM_Base_MspInit+0xb8>)
 8004e5c:	f043 0301 	orr.w	r3, r3, #1
 8004e60:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004e64:	4b0a      	ldr	r3, [pc, #40]	; (8004e90 <HAL_TIM_Base_MspInit+0xb8>)
 8004e66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	60bb      	str	r3, [r7, #8]
 8004e70:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8004e72:	2200      	movs	r2, #0
 8004e74:	2105      	movs	r1, #5
 8004e76:	201c      	movs	r0, #28
 8004e78:	f002 fcbc 	bl	80077f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004e7c:	201c      	movs	r0, #28
 8004e7e:	f002 fcd3 	bl	8007828 <HAL_NVIC_EnableIRQ>
}
 8004e82:	bf00      	nop
 8004e84:	3710      	adds	r7, #16
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	40010000 	.word	0x40010000
 8004e90:	58024400 	.word	0x58024400

08004e94 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b08a      	sub	sp, #40	; 0x28
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e9c:	f107 0314 	add.w	r3, r7, #20
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	601a      	str	r2, [r3, #0]
 8004ea4:	605a      	str	r2, [r3, #4]
 8004ea6:	609a      	str	r2, [r3, #8]
 8004ea8:	60da      	str	r2, [r3, #12]
 8004eaa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a26      	ldr	r2, [pc, #152]	; (8004f4c <HAL_TIM_MspPostInit+0xb8>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d120      	bne.n	8004ef8 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004eb6:	4b26      	ldr	r3, [pc, #152]	; (8004f50 <HAL_TIM_MspPostInit+0xbc>)
 8004eb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004ebc:	4a24      	ldr	r2, [pc, #144]	; (8004f50 <HAL_TIM_MspPostInit+0xbc>)
 8004ebe:	f043 0301 	orr.w	r3, r3, #1
 8004ec2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004ec6:	4b22      	ldr	r3, [pc, #136]	; (8004f50 <HAL_TIM_MspPostInit+0xbc>)
 8004ec8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004ecc:	f003 0301 	and.w	r3, r3, #1
 8004ed0:	613b      	str	r3, [r7, #16]
 8004ed2:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004ed4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ed8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eda:	2302      	movs	r3, #2
 8004edc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eea:	f107 0314 	add.w	r3, r7, #20
 8004eee:	4619      	mov	r1, r3
 8004ef0:	4818      	ldr	r0, [pc, #96]	; (8004f54 <HAL_TIM_MspPostInit+0xc0>)
 8004ef2:	f006 f9dd 	bl	800b2b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004ef6:	e024      	b.n	8004f42 <HAL_TIM_MspPostInit+0xae>
  else if(timHandle->Instance==TIM2)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f00:	d11f      	bne.n	8004f42 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f02:	4b13      	ldr	r3, [pc, #76]	; (8004f50 <HAL_TIM_MspPostInit+0xbc>)
 8004f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004f08:	4a11      	ldr	r2, [pc, #68]	; (8004f50 <HAL_TIM_MspPostInit+0xbc>)
 8004f0a:	f043 0302 	orr.w	r3, r3, #2
 8004f0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004f12:	4b0f      	ldr	r3, [pc, #60]	; (8004f50 <HAL_TIM_MspPostInit+0xbc>)
 8004f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004f18:	f003 0302 	and.w	r3, r3, #2
 8004f1c:	60fb      	str	r3, [r7, #12]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004f20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004f24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f26:	2302      	movs	r3, #2
 8004f28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004f32:	2301      	movs	r3, #1
 8004f34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f36:	f107 0314 	add.w	r3, r7, #20
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	4806      	ldr	r0, [pc, #24]	; (8004f58 <HAL_TIM_MspPostInit+0xc4>)
 8004f3e:	f006 f9b7 	bl	800b2b0 <HAL_GPIO_Init>
}
 8004f42:	bf00      	nop
 8004f44:	3728      	adds	r7, #40	; 0x28
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	40010000 	.word	0x40010000
 8004f50:	58024400 	.word	0x58024400
 8004f54:	58020000 	.word	0x58020000
 8004f58:	58020400 	.word	0x58020400

08004f5c <get_uptime>:
 *      Author: 3ucubed
 */

#include "time_tagging.h"

void get_uptime(uint8_t *buffer) {
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
	uint32_t uptime = 0;
 8004f64:	2300      	movs	r3, #0
 8004f66:	617b      	str	r3, [r7, #20]
	uint32_t ms = uptime_millis;
 8004f68:	4b21      	ldr	r3, [pc, #132]	; (8004ff0 <get_uptime+0x94>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	613b      	str	r3, [r7, #16]
	uint32_t st = SysTick->VAL;
 8004f6e:	4b21      	ldr	r3, [pc, #132]	; (8004ff4 <get_uptime+0x98>)
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	60fb      	str	r3, [r7, #12]

	// Did uptime_millis rollover while reading SysTick->VAL?
	if (ms != uptime_millis) {
 8004f74:	4b1e      	ldr	r3, [pc, #120]	; (8004ff0 <get_uptime+0x94>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	693a      	ldr	r2, [r7, #16]
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d005      	beq.n	8004f8a <get_uptime+0x2e>
		ms = uptime_millis;
 8004f7e:	4b1c      	ldr	r3, [pc, #112]	; (8004ff0 <get_uptime+0x94>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	613b      	str	r3, [r7, #16]
		st = SysTick->VAL;
 8004f84:	4b1b      	ldr	r3, [pc, #108]	; (8004ff4 <get_uptime+0x98>)
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	60fb      	str	r3, [r7, #12]
	}
	uptime = ms * 1000 - st / ((SysTick->LOAD + 1) / 1000);
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004f90:	fb03 f202 	mul.w	r2, r3, r2
 8004f94:	4b17      	ldr	r3, [pc, #92]	; (8004ff4 <get_uptime+0x98>)
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	3301      	adds	r3, #1
 8004f9a:	4917      	ldr	r1, [pc, #92]	; (8004ff8 <get_uptime+0x9c>)
 8004f9c:	fba1 1303 	umull	r1, r3, r1, r3
 8004fa0:	099b      	lsrs	r3, r3, #6
 8004fa2:	68f9      	ldr	r1, [r7, #12]
 8004fa4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	617b      	str	r3, [r7, #20]

	if (ms == 0){
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <get_uptime+0x5a>
		uptime = 0;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	617b      	str	r3, [r7, #20]
	}

	buffer[0] = ((uptime >> 24) & 0xFF);
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	0e1b      	lsrs	r3, r3, #24
 8004fba:	b2da      	uxtb	r2, r3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((uptime >> 16) & 0xFF);
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	0c1a      	lsrs	r2, r3, #16
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	b2d2      	uxtb	r2, r2
 8004fca:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((uptime >> 8) & 0xFF);
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	0a1a      	lsrs	r2, r3, #8
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	3302      	adds	r3, #2
 8004fd4:	b2d2      	uxtb	r2, r2
 8004fd6:	701a      	strb	r2, [r3, #0]
	buffer[3] = uptime & 0xFF;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	3303      	adds	r3, #3
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	b2d2      	uxtb	r2, r2
 8004fe0:	701a      	strb	r2, [r3, #0]
}
 8004fe2:	bf00      	nop
 8004fe4:	371c      	adds	r7, #28
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	24001ae0 	.word	0x24001ae0
 8004ff4:	e000e010 	.word	0xe000e010
 8004ff8:	10624dd3 	.word	0x10624dd3

08004ffc <get_unix_time>:

void get_unix_time(uint8_t* buffer) {
 8004ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005000:	b0a5      	sub	sp, #148	; 0x94
 8005002:	af00      	add	r7, sp, #0
 8005004:	65f8      	str	r0, [r7, #92]	; 0x5c
	#define DAYS_IN_SECONDS   (24U * SECONDS_IN_1_HOUR)

	RTC_TimeTypeDef current_time;
	RTC_DateTypeDef current_date;

	HAL_RTC_GetTime(&hrtc, &current_time, RTC_FORMAT_BIN);
 8005006:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800500a:	2200      	movs	r2, #0
 800500c:	4619      	mov	r1, r3
 800500e:	48bc      	ldr	r0, [pc, #752]	; (8005300 <get_unix_time+0x304>)
 8005010:	f00c fd60 	bl	8011ad4 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &current_date, RTC_FORMAT_BIN);
 8005014:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005018:	2200      	movs	r2, #0
 800501a:	4619      	mov	r1, r3
 800501c:	48b8      	ldr	r0, [pc, #736]	; (8005300 <get_unix_time+0x304>)
 800501e:	f00c fe3d 	bl	8011c9c <HAL_RTC_GetDate>
	uint32_t milliseconds = 1000 - (current_time.SubSeconds);
 8005022:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005024:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 8005028:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

	uint16_t y;
	uint8_t m;
	uint8_t d;
	uint64_t unix_tm_val = 0;
 800502c:	f04f 0200 	mov.w	r2, #0
 8005030:	f04f 0300 	mov.w	r3, #0
 8005034:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80


	y = current_date.Year + 2000;
 8005038:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800503c:	b29b      	uxth	r3, r3
 800503e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8005042:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	m = current_date.Month;
 8005046:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 800504a:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
	d = current_date.Date;
 800504e:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8005052:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	// January and February are counted as months 13 and 14 of the previous year
	if (m <= 2)
 8005056:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 800505a:	2b02      	cmp	r3, #2
 800505c:	d809      	bhi.n	8005072 <get_unix_time+0x76>
	{
		m += 12;
 800505e:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8005062:	330c      	adds	r3, #12
 8005064:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
		y -= 1;
 8005068:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800506c:	3b01      	subs	r3, #1
 800506e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	}
	// convert years to days
	unix_tm_val = (365 * y) + (y / 4) - (y / 100) + (y / 400);
 8005072:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8005076:	f240 136d 	movw	r3, #365	; 0x16d
 800507a:	fb03 f202 	mul.w	r2, r3, r2
 800507e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8005082:	089b      	lsrs	r3, r3, #2
 8005084:	b29b      	uxth	r3, r3
 8005086:	18d1      	adds	r1, r2, r3
 8005088:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 800508c:	4b9d      	ldr	r3, [pc, #628]	; (8005304 <get_unix_time+0x308>)
 800508e:	fba3 2302 	umull	r2, r3, r3, r2
 8005092:	095b      	lsrs	r3, r3, #5
 8005094:	b29b      	uxth	r3, r3
 8005096:	1ac9      	subs	r1, r1, r3
 8005098:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 800509c:	4b99      	ldr	r3, [pc, #612]	; (8005304 <get_unix_time+0x308>)
 800509e:	fba3 2302 	umull	r2, r3, r3, r2
 80050a2:	09db      	lsrs	r3, r3, #7
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	440b      	add	r3, r1
 80050a8:	17da      	asrs	r2, r3, #31
 80050aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80050ac:	63fa      	str	r2, [r7, #60]	; 0x3c
 80050ae:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80050b2:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	// convert months to days
	unix_tm_val += (30 * m) + (3 * (m + 1) / 5) + d;
 80050b6:	f897 208d 	ldrb.w	r2, [r7, #141]	; 0x8d
 80050ba:	4613      	mov	r3, r2
 80050bc:	011b      	lsls	r3, r3, #4
 80050be:	1a9b      	subs	r3, r3, r2
 80050c0:	005b      	lsls	r3, r3, #1
 80050c2:	4618      	mov	r0, r3
 80050c4:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 80050c8:	1c5a      	adds	r2, r3, #1
 80050ca:	4613      	mov	r3, r2
 80050cc:	005b      	lsls	r3, r3, #1
 80050ce:	1899      	adds	r1, r3, r2
 80050d0:	4b8d      	ldr	r3, [pc, #564]	; (8005308 <get_unix_time+0x30c>)
 80050d2:	fb83 2301 	smull	r2, r3, r3, r1
 80050d6:	105a      	asrs	r2, r3, #1
 80050d8:	17cb      	asrs	r3, r1, #31
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	18c2      	adds	r2, r0, r3
 80050de:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80050e2:	4413      	add	r3, r2
 80050e4:	17da      	asrs	r2, r3, #31
 80050e6:	653b      	str	r3, [r7, #80]	; 0x50
 80050e8:	657a      	str	r2, [r7, #84]	; 0x54
 80050ea:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80050ee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80050f0:	1851      	adds	r1, r2, r1
 80050f2:	6339      	str	r1, [r7, #48]	; 0x30
 80050f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80050f6:	eb43 0101 	adc.w	r1, r3, r1
 80050fa:	6379      	str	r1, [r7, #52]	; 0x34
 80050fc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005100:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	// Unix time starts on January 1st, 1970
	unix_tm_val -= UNIX_TIME_CONST;
 8005104:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8005108:	4980      	ldr	r1, [pc, #512]	; (800530c <get_unix_time+0x310>)
 800510a:	1851      	adds	r1, r2, r1
 800510c:	62b9      	str	r1, [r7, #40]	; 0x28
 800510e:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 8005112:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005114:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005118:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	// convert days to seconds
	unix_tm_val *= DAYS_IN_SECONDS;
 800511c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005120:	4602      	mov	r2, r0
 8005122:	460b      	mov	r3, r1
 8005124:	1896      	adds	r6, r2, r2
 8005126:	623e      	str	r6, [r7, #32]
 8005128:	415b      	adcs	r3, r3
 800512a:	627b      	str	r3, [r7, #36]	; 0x24
 800512c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005130:	1814      	adds	r4, r2, r0
 8005132:	eb43 0501 	adc.w	r5, r3, r1
 8005136:	f04f 0200 	mov.w	r2, #0
 800513a:	f04f 0300 	mov.w	r3, #0
 800513e:	012b      	lsls	r3, r5, #4
 8005140:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8005144:	0122      	lsls	r2, r4, #4
 8005146:	ebb2 0804 	subs.w	r8, r2, r4
 800514a:	eb63 0905 	sbc.w	r9, r3, r5
 800514e:	f04f 0200 	mov.w	r2, #0
 8005152:	f04f 0300 	mov.w	r3, #0
 8005156:	ea4f 1309 	mov.w	r3, r9, lsl #4
 800515a:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 800515e:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8005162:	ebb2 0108 	subs.w	r1, r2, r8
 8005166:	61b9      	str	r1, [r7, #24]
 8005168:	eb63 0309 	sbc.w	r3, r3, r9
 800516c:	61fb      	str	r3, [r7, #28]
 800516e:	f04f 0200 	mov.w	r2, #0
 8005172:	f04f 0300 	mov.w	r3, #0
 8005176:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800517a:	4629      	mov	r1, r5
 800517c:	01cb      	lsls	r3, r1, #7
 800517e:	4621      	mov	r1, r4
 8005180:	ea43 6351 	orr.w	r3, r3, r1, lsr #25
 8005184:	4621      	mov	r1, r4
 8005186:	01ca      	lsls	r2, r1, #7
 8005188:	461c      	mov	r4, r3
 800518a:	4613      	mov	r3, r2
 800518c:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	//Add hours, minutes and seconds
	unix_tm_val += (SECONDS_IN_1_HOUR * current_time.Hours) + (SECONDS_IN_1_MIN * current_time.Minutes) + current_time.Seconds;
 8005190:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8005194:	461a      	mov	r2, r3
 8005196:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800519a:	fb03 f102 	mul.w	r1, r3, r2
 800519e:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 80051a2:	461a      	mov	r2, r3
 80051a4:	4613      	mov	r3, r2
 80051a6:	011b      	lsls	r3, r3, #4
 80051a8:	1a9b      	subs	r3, r3, r2
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	18ca      	adds	r2, r1, r3
 80051ae:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
 80051b2:	4413      	add	r3, r2
 80051b4:	2200      	movs	r2, #0
 80051b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80051b8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80051ba:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80051be:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80051c2:	4621      	mov	r1, r4
 80051c4:	1851      	adds	r1, r2, r1
 80051c6:	6139      	str	r1, [r7, #16]
 80051c8:	4629      	mov	r1, r5
 80051ca:	eb43 0101 	adc.w	r1, r3, r1
 80051ce:	6179      	str	r1, [r7, #20]
 80051d0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80051d4:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	// Convert to milliseconds
	unix_tm_val *= 1000;
 80051d8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80051dc:	4602      	mov	r2, r0
 80051de:	460b      	mov	r3, r1
 80051e0:	f04f 0400 	mov.w	r4, #0
 80051e4:	f04f 0500 	mov.w	r5, #0
 80051e8:	015d      	lsls	r5, r3, #5
 80051ea:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80051ee:	0154      	lsls	r4, r2, #5
 80051f0:	4622      	mov	r2, r4
 80051f2:	462b      	mov	r3, r5
 80051f4:	ebb2 0a00 	subs.w	sl, r2, r0
 80051f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80051fc:	f04f 0200 	mov.w	r2, #0
 8005200:	f04f 0300 	mov.w	r3, #0
 8005204:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8005208:	ea43 739a 	orr.w	r3, r3, sl, lsr #30
 800520c:	ea4f 028a 	mov.w	r2, sl, lsl #2
 8005210:	4692      	mov	sl, r2
 8005212:	469b      	mov	fp, r3
 8005214:	eb1a 0300 	adds.w	r3, sl, r0
 8005218:	60bb      	str	r3, [r7, #8]
 800521a:	eb4b 0301 	adc.w	r3, fp, r1
 800521e:	60fb      	str	r3, [r7, #12]
 8005220:	f04f 0200 	mov.w	r2, #0
 8005224:	f04f 0300 	mov.w	r3, #0
 8005228:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800522c:	4629      	mov	r1, r5
 800522e:	00cb      	lsls	r3, r1, #3
 8005230:	4621      	mov	r1, r4
 8005232:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005236:	4621      	mov	r1, r4
 8005238:	00ca      	lsls	r2, r1, #3
 800523a:	461c      	mov	r4, r3
 800523c:	4613      	mov	r3, r2
 800523e:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	// Add milliseconds
	unix_tm_val += milliseconds;
 8005242:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005246:	2200      	movs	r2, #0
 8005248:	643b      	str	r3, [r7, #64]	; 0x40
 800524a:	647a      	str	r2, [r7, #68]	; 0x44
 800524c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8005250:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8005254:	4621      	mov	r1, r4
 8005256:	1851      	adds	r1, r2, r1
 8005258:	6039      	str	r1, [r7, #0]
 800525a:	4629      	mov	r1, r5
 800525c:	eb43 0101 	adc.w	r1, r3, r1
 8005260:	6079      	str	r1, [r7, #4]
 8005262:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005266:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80

	buffer[0] = ((unix_tm_val  >> 40) & 0xFF);
 800526a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800526e:	f04f 0200 	mov.w	r2, #0
 8005272:	f04f 0300 	mov.w	r3, #0
 8005276:	0a0a      	lsrs	r2, r1, #8
 8005278:	2300      	movs	r3, #0
 800527a:	b2d2      	uxtb	r2, r2
 800527c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800527e:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((unix_tm_val  >> 32) & 0xFF);
 8005280:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005284:	f04f 0200 	mov.w	r2, #0
 8005288:	f04f 0300 	mov.w	r3, #0
 800528c:	000a      	movs	r2, r1
 800528e:	2300      	movs	r3, #0
 8005290:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8005292:	3101      	adds	r1, #1
 8005294:	b2d3      	uxtb	r3, r2
 8005296:	700b      	strb	r3, [r1, #0]
	buffer[2] = ((unix_tm_val  >> 24) & 0xFF);
 8005298:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800529c:	f04f 0200 	mov.w	r2, #0
 80052a0:	f04f 0300 	mov.w	r3, #0
 80052a4:	0e02      	lsrs	r2, r0, #24
 80052a6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80052aa:	0e0b      	lsrs	r3, r1, #24
 80052ac:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80052ae:	3102      	adds	r1, #2
 80052b0:	b2d3      	uxtb	r3, r2
 80052b2:	700b      	strb	r3, [r1, #0]
	buffer[3] = ((unix_tm_val  >> 16) & 0xFF);
 80052b4:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80052b8:	f04f 0200 	mov.w	r2, #0
 80052bc:	f04f 0300 	mov.w	r3, #0
 80052c0:	0c02      	lsrs	r2, r0, #16
 80052c2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80052c6:	0c0b      	lsrs	r3, r1, #16
 80052c8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80052ca:	3103      	adds	r1, #3
 80052cc:	b2d3      	uxtb	r3, r2
 80052ce:	700b      	strb	r3, [r1, #0]
	buffer[4] = ((unix_tm_val  >> 8) & 0xFF);
 80052d0:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80052d4:	f04f 0200 	mov.w	r2, #0
 80052d8:	f04f 0300 	mov.w	r3, #0
 80052dc:	0a02      	lsrs	r2, r0, #8
 80052de:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80052e2:	0a0b      	lsrs	r3, r1, #8
 80052e4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80052e6:	3104      	adds	r1, #4
 80052e8:	b2d3      	uxtb	r3, r2
 80052ea:	700b      	strb	r3, [r1, #0]
	buffer[5] = unix_tm_val & 0xFF;
 80052ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052ee:	3305      	adds	r3, #5
 80052f0:	f897 2080 	ldrb.w	r2, [r7, #128]	; 0x80
 80052f4:	701a      	strb	r2, [r3, #0]
}
 80052f6:	bf00      	nop
 80052f8:	3794      	adds	r7, #148	; 0x94
 80052fa:	46bd      	mov	sp, r7
 80052fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005300:	24001af4 	.word	0x24001af4
 8005304:	51eb851f 	.word	0x51eb851f
 8005308:	66666667 	.word	0x66666667
 800530c:	fff50537 	.word	0xfff50537

08005310 <calibrateRTC>:

void calibrateRTC(uint8_t *buffer) {
 8005310:	b580      	push	{r7, lr}
 8005312:	b08c      	sub	sp, #48	; 0x30
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
	//    [0]     [1]     [2]     [3]     [4]     [5]     [6]     [7]     [8]
	//    0xFF    Year   Month    Day     Hour   Minute  Second  ms MSB  ms LSB

	RTC_DateTypeDef date_struct;
	RTC_TimeTypeDef time_struct;
	uint8_t year = buffer[1];
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	785b      	ldrb	r3, [r3, #1]
 800531c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t month = buffer[2];
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	789b      	ldrb	r3, [r3, #2]
 8005324:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	uint8_t day = buffer[3];
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	78db      	ldrb	r3, [r3, #3]
 800532c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	uint8_t hour = buffer[4];
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	791b      	ldrb	r3, [r3, #4]
 8005334:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	uint8_t minute = buffer[5];
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	795b      	ldrb	r3, [r3, #5]
 800533c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t second = buffer[6];
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	799b      	ldrb	r3, [r3, #6]
 8005344:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint16_t milliseconds = (buffer[7] << 8) | buffer[8];
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	3307      	adds	r3, #7
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	021b      	lsls	r3, r3, #8
 8005350:	b21a      	sxth	r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	3308      	adds	r3, #8
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	b21b      	sxth	r3, r3
 800535a:	4313      	orrs	r3, r2
 800535c:	b21b      	sxth	r3, r3
 800535e:	853b      	strh	r3, [r7, #40]	; 0x28

	date_struct.Year = year;
 8005360:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005364:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	date_struct.Month = month;
 8005368:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800536c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	date_struct.Date = day;
 8005370:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005374:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	time_struct.Hours = hour;
 8005378:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800537c:	733b      	strb	r3, [r7, #12]
	time_struct.Minutes = minute;
 800537e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005382:	737b      	strb	r3, [r7, #13]
	time_struct.Seconds = second;
 8005384:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8005388:	73bb      	strb	r3, [r7, #14]
	time_struct.SubSeconds = milliseconds;
 800538a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800538c:	613b      	str	r3, [r7, #16]

	HAL_StatusTypeDef status;

	status = HAL_RTC_SetDate(&hrtc, &date_struct, RTC_FORMAT_BIN);
 800538e:	f107 0320 	add.w	r3, r7, #32
 8005392:	2200      	movs	r2, #0
 8005394:	4619      	mov	r1, r3
 8005396:	480b      	ldr	r0, [pc, #44]	; (80053c4 <calibrateRTC+0xb4>)
 8005398:	f00c fbf8 	bl	8011b8c <HAL_RTC_SetDate>
 800539c:	4603      	mov	r3, r0
 800539e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (status != HAL_OK) {
 80053a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d001      	beq.n	80053ae <calibrateRTC+0x9e>
		Error_Handler();
 80053aa:	f7fe fb31 	bl	8003a10 <Error_Handler>
	}
	RTC_SetTime(&hrtc, &time_struct, RTC_FORMAT_BIN);
 80053ae:	f107 030c 	add.w	r3, r7, #12
 80053b2:	2200      	movs	r2, #0
 80053b4:	4619      	mov	r1, r3
 80053b6:	4803      	ldr	r0, [pc, #12]	; (80053c4 <calibrateRTC+0xb4>)
 80053b8:	f000 f806 	bl	80053c8 <RTC_SetTime>
}
 80053bc:	bf00      	nop
 80053be:	3730      	adds	r7, #48	; 0x30
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	24001af4 	.word	0x24001af4

080053c8 <RTC_SetTime>:


HAL_StatusTypeDef RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime,
		uint32_t Format) {
 80053c8:	b590      	push	{r4, r7, lr}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
	uint32_t tmpreg;
	HAL_StatusTypeDef status;

	/* Process Locked */
	__HAL_LOCK(hrtc);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d101      	bne.n	80053e2 <RTC_SetTime+0x1a>
 80053de:	2302      	movs	r3, #2
 80053e0:	e051      	b.n	8005486 <RTC_SetTime+0xbe>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2201      	movs	r2, #1
 80053e6:	f883 2020 	strb.w	r2, [r3, #32]

	hrtc->State = HAL_RTC_STATE_BUSY;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2202      	movs	r2, #2
 80053ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* Disable the write protection for RTC registers */
	__HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	22ca      	movs	r2, #202	; 0xca
 80053f8:	625a      	str	r2, [r3, #36]	; 0x24
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2253      	movs	r2, #83	; 0x53
 8005400:	625a      	str	r2, [r3, #36]	; 0x24
	/* Enter Initialization mode */
	status = RTC_EnterInitMode(hrtc);
 8005402:	68f8      	ldr	r0, [r7, #12]
 8005404:	f00c fcbc 	bl	8011d80 <RTC_EnterInitMode>
 8005408:	4603      	mov	r3, r0
 800540a:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 800540c:	7dfb      	ldrb	r3, [r7, #23]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d129      	bne.n	8005466 <RTC_SetTime+0x9e>

		sTime->TimeFormat = 0x00U;
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	2200      	movs	r2, #0
 8005416:	70da      	strb	r2, [r3, #3]
		assert_param(IS_RTC_HOUR24(sTime->Hours));

		assert_param(IS_RTC_MINUTES(sTime->Minutes));
		assert_param(IS_RTC_SECONDS(sTime->Seconds));

		tmpreg = (uint32_t) (((uint32_t) RTC_ByteToBcd2(sTime->Hours)
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	781b      	ldrb	r3, [r3, #0]
 800541c:	4618      	mov	r0, r3
 800541e:	f00c fd21 	bl	8011e64 <RTC_ByteToBcd2>
 8005422:	4603      	mov	r3, r0
				<< RTC_TR_HU_Pos)
 8005424:	041c      	lsls	r4, r3, #16
				| ((uint32_t) RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos)
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	785b      	ldrb	r3, [r3, #1]
 800542a:	4618      	mov	r0, r3
 800542c:	f00c fd1a 	bl	8011e64 <RTC_ByteToBcd2>
 8005430:	4603      	mov	r3, r0
 8005432:	021b      	lsls	r3, r3, #8
 8005434:	431c      	orrs	r4, r3
				| ((uint32_t) RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	789b      	ldrb	r3, [r3, #2]
 800543a:	4618      	mov	r0, r3
 800543c:	f00c fd12 	bl	8011e64 <RTC_ByteToBcd2>
 8005440:	4603      	mov	r3, r0
 8005442:	ea44 0203 	orr.w	r2, r4, r3
				| (((uint32_t) sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	78db      	ldrb	r3, [r3, #3]
 800544a:	059b      	lsls	r3, r3, #22
		tmpreg = (uint32_t) (((uint32_t) RTC_ByteToBcd2(sTime->Hours)
 800544c:	4313      	orrs	r3, r2
 800544e:	613b      	str	r3, [r7, #16]

		/* Set the RTC_TR register */
		hrtc->Instance->TR = (uint32_t) (tmpreg & RTC_TR_RESERVED_MASK);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	6939      	ldr	r1, [r7, #16]
 8005456:	4b0e      	ldr	r3, [pc, #56]	; (8005490 <RTC_SetTime+0xc8>)
 8005458:	400b      	ands	r3, r1
 800545a:	6013      	str	r3, [r2, #0]

		/* Exit Initialization mode */
		status = RTC_ExitInitMode(hrtc);
 800545c:	68f8      	ldr	r0, [r7, #12]
 800545e:	f00c fcc3 	bl	8011de8 <RTC_ExitInitMode>
 8005462:	4603      	mov	r3, r0
 8005464:	75fb      	strb	r3, [r7, #23]
	}

	/* Enable the write protection for RTC registers */
	__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	22ff      	movs	r2, #255	; 0xff
 800546c:	625a      	str	r2, [r3, #36]	; 0x24

	if (status == HAL_OK) {
 800546e:	7dfb      	ldrb	r3, [r7, #23]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d103      	bne.n	800547c <RTC_SetTime+0xb4>
		hrtc->State = HAL_RTC_STATE_READY;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	}

	/* Process Unlocked */
	__HAL_UNLOCK(hrtc);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 2020 	strb.w	r2, [r3, #32]
	return status;
 8005484:	7dfb      	ldrb	r3, [r7, #23]

}
 8005486:	4618      	mov	r0, r3
 8005488:	371c      	adds	r7, #28
 800548a:	46bd      	mov	sp, r7
 800548c:	bd90      	pop	{r4, r7, pc}
 800548e:	bf00      	nop
 8005490:	007f7f7f 	.word	0x007f7f7f

08005494 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005498:	4b30      	ldr	r3, [pc, #192]	; (800555c <MX_USART1_UART_Init+0xc8>)
 800549a:	4a31      	ldr	r2, [pc, #196]	; (8005560 <MX_USART1_UART_Init+0xcc>)
 800549c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 800549e:	4b2f      	ldr	r3, [pc, #188]	; (800555c <MX_USART1_UART_Init+0xc8>)
 80054a0:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 80054a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80054a6:	4b2d      	ldr	r3, [pc, #180]	; (800555c <MX_USART1_UART_Init+0xc8>)
 80054a8:	2200      	movs	r2, #0
 80054aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80054ac:	4b2b      	ldr	r3, [pc, #172]	; (800555c <MX_USART1_UART_Init+0xc8>)
 80054ae:	2200      	movs	r2, #0
 80054b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80054b2:	4b2a      	ldr	r3, [pc, #168]	; (800555c <MX_USART1_UART_Init+0xc8>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80054b8:	4b28      	ldr	r3, [pc, #160]	; (800555c <MX_USART1_UART_Init+0xc8>)
 80054ba:	220c      	movs	r2, #12
 80054bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80054be:	4b27      	ldr	r3, [pc, #156]	; (800555c <MX_USART1_UART_Init+0xc8>)
 80054c0:	2200      	movs	r2, #0
 80054c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80054c4:	4b25      	ldr	r3, [pc, #148]	; (800555c <MX_USART1_UART_Init+0xc8>)
 80054c6:	2200      	movs	r2, #0
 80054c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80054ca:	4b24      	ldr	r3, [pc, #144]	; (800555c <MX_USART1_UART_Init+0xc8>)
 80054cc:	2200      	movs	r2, #0
 80054ce:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80054d0:	4b22      	ldr	r3, [pc, #136]	; (800555c <MX_USART1_UART_Init+0xc8>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80054d6:	4b21      	ldr	r3, [pc, #132]	; (800555c <MX_USART1_UART_Init+0xc8>)
 80054d8:	2200      	movs	r2, #0
 80054da:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80054dc:	481f      	ldr	r0, [pc, #124]	; (800555c <MX_USART1_UART_Init+0xc8>)
 80054de:	f00e fea3 	bl	8014228 <HAL_UART_Init>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80054e8:	f7fe fa92 	bl	8003a10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80054ec:	2100      	movs	r1, #0
 80054ee:	481b      	ldr	r0, [pc, #108]	; (800555c <MX_USART1_UART_Init+0xc8>)
 80054f0:	f011 fbe9 	bl	8016cc6 <HAL_UARTEx_SetTxFifoThreshold>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d001      	beq.n	80054fe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80054fa:	f7fe fa89 	bl	8003a10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80054fe:	2100      	movs	r1, #0
 8005500:	4816      	ldr	r0, [pc, #88]	; (800555c <MX_USART1_UART_Init+0xc8>)
 8005502:	f011 fc1e 	bl	8016d42 <HAL_UARTEx_SetRxFifoThreshold>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d001      	beq.n	8005510 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800550c:	f7fe fa80 	bl	8003a10 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005510:	4812      	ldr	r0, [pc, #72]	; (800555c <MX_USART1_UART_Init+0xc8>)
 8005512:	f011 fb9f 	bl	8016c54 <HAL_UARTEx_DisableFifoMode>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d001      	beq.n	8005520 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800551c:	f7fe fa78 	bl	8003a10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
	/* Set the RXFIFO threshold */
	HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_4);
 8005520:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005524:	480d      	ldr	r0, [pc, #52]	; (800555c <MX_USART1_UART_Init+0xc8>)
 8005526:	f011 fc0c 	bl	8016d42 <HAL_UARTEx_SetRxFifoThreshold>

	/* Enable the FIFO mode */
	HAL_UARTEx_EnableFifoMode(&huart1);
 800552a:	480c      	ldr	r0, [pc, #48]	; (800555c <MX_USART1_UART_Init+0xc8>)
 800552c:	f011 fb57 	bl	8016bde <HAL_UARTEx_EnableFifoMode>

	/* Enable MCU wakeup by UART */
	HAL_UARTEx_EnableStopMode(&huart1);
 8005530:	480a      	ldr	r0, [pc, #40]	; (800555c <MX_USART1_UART_Init+0xc8>)
 8005532:	f011 fb21 	bl	8016b78 <HAL_UARTEx_EnableStopMode>

	/* Enable the UART RX FIFO threshold interrupt */
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXFT);
 8005536:	4b09      	ldr	r3, [pc, #36]	; (800555c <MX_USART1_UART_Init+0xc8>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	689a      	ldr	r2, [r3, #8]
 800553c:	4b07      	ldr	r3, [pc, #28]	; (800555c <MX_USART1_UART_Init+0xc8>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005544:	609a      	str	r2, [r3, #8]

	/* Enable the UART wakeup from stop mode interrupt */
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8005546:	4b05      	ldr	r3, [pc, #20]	; (800555c <MX_USART1_UART_Init+0xc8>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	689a      	ldr	r2, [r3, #8]
 800554c:	4b03      	ldr	r3, [pc, #12]	; (800555c <MX_USART1_UART_Init+0xc8>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005554:	609a      	str	r2, [r3, #8]

  /* USER CODE END USART1_Init 2 */

}
 8005556:	bf00      	nop
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	24001e3c 	.word	0x24001e3c
 8005560:	40011000 	.word	0x40011000

08005564 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b0ba      	sub	sp, #232	; 0xe8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800556c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005570:	2200      	movs	r2, #0
 8005572:	601a      	str	r2, [r3, #0]
 8005574:	605a      	str	r2, [r3, #4]
 8005576:	609a      	str	r2, [r3, #8]
 8005578:	60da      	str	r2, [r3, #12]
 800557a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800557c:	f107 0310 	add.w	r3, r7, #16
 8005580:	22c0      	movs	r2, #192	; 0xc0
 8005582:	2100      	movs	r1, #0
 8005584:	4618      	mov	r0, r3
 8005586:	f014 fec9 	bl	801a31c <memset>
  if(uartHandle->Instance==USART1)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a41      	ldr	r2, [pc, #260]	; (8005694 <HAL_UART_MspInit+0x130>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d17b      	bne.n	800568c <HAL_UART_MspInit+0x128>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005594:	f04f 0201 	mov.w	r2, #1
 8005598:	f04f 0300 	mov.w	r3, #0
 800559c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 80055a0:	2318      	movs	r3, #24
 80055a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80055a6:	f107 0310 	add.w	r3, r7, #16
 80055aa:	4618      	mov	r0, r3
 80055ac:	f009 fc74 	bl	800ee98 <HAL_RCCEx_PeriphCLKConfig>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80055b6:	f7fe fa2b 	bl	8003a10 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80055ba:	4b37      	ldr	r3, [pc, #220]	; (8005698 <HAL_UART_MspInit+0x134>)
 80055bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80055c0:	4a35      	ldr	r2, [pc, #212]	; (8005698 <HAL_UART_MspInit+0x134>)
 80055c2:	f043 0310 	orr.w	r3, r3, #16
 80055c6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80055ca:	4b33      	ldr	r3, [pc, #204]	; (8005698 <HAL_UART_MspInit+0x134>)
 80055cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80055d0:	f003 0310 	and.w	r3, r3, #16
 80055d4:	60fb      	str	r3, [r7, #12]
 80055d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055d8:	4b2f      	ldr	r3, [pc, #188]	; (8005698 <HAL_UART_MspInit+0x134>)
 80055da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055de:	4a2e      	ldr	r2, [pc, #184]	; (8005698 <HAL_UART_MspInit+0x134>)
 80055e0:	f043 0301 	orr.w	r3, r3, #1
 80055e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80055e8:	4b2b      	ldr	r3, [pc, #172]	; (8005698 <HAL_UART_MspInit+0x134>)
 80055ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	60bb      	str	r3, [r7, #8]
 80055f4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80055f6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80055fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055fe:	2302      	movs	r3, #2
 8005600:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005604:	2300      	movs	r3, #0
 8005606:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800560a:	2300      	movs	r3, #0
 800560c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005610:	2307      	movs	r3, #7
 8005612:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005616:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800561a:	4619      	mov	r1, r3
 800561c:	481f      	ldr	r0, [pc, #124]	; (800569c <HAL_UART_MspInit+0x138>)
 800561e:	f005 fe47 	bl	800b2b0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream2;
 8005622:	4b1f      	ldr	r3, [pc, #124]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 8005624:	4a1f      	ldr	r2, [pc, #124]	; (80056a4 <HAL_UART_MspInit+0x140>)
 8005626:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8005628:	4b1d      	ldr	r3, [pc, #116]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 800562a:	222a      	movs	r2, #42	; 0x2a
 800562c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800562e:	4b1c      	ldr	r3, [pc, #112]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 8005630:	2240      	movs	r2, #64	; 0x40
 8005632:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005634:	4b1a      	ldr	r3, [pc, #104]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 8005636:	2200      	movs	r2, #0
 8005638:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800563a:	4b19      	ldr	r3, [pc, #100]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 800563c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005640:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005642:	4b17      	ldr	r3, [pc, #92]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 8005644:	2200      	movs	r2, #0
 8005646:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005648:	4b15      	ldr	r3, [pc, #84]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 800564a:	2200      	movs	r2, #0
 800564c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800564e:	4b14      	ldr	r3, [pc, #80]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 8005650:	2200      	movs	r2, #0
 8005652:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005654:	4b12      	ldr	r3, [pc, #72]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 8005656:	2200      	movs	r2, #0
 8005658:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800565a:	4b11      	ldr	r3, [pc, #68]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 800565c:	2200      	movs	r2, #0
 800565e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005660:	480f      	ldr	r0, [pc, #60]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 8005662:	f002 fcf5 	bl	8008050 <HAL_DMA_Init>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d001      	beq.n	8005670 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 800566c:	f7fe f9d0 	bl	8003a10 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4a0b      	ldr	r2, [pc, #44]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 8005674:	67da      	str	r2, [r3, #124]	; 0x7c
 8005676:	4a0a      	ldr	r2, [pc, #40]	; (80056a0 <HAL_UART_MspInit+0x13c>)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800567c:	2200      	movs	r2, #0
 800567e:	2105      	movs	r1, #5
 8005680:	2025      	movs	r0, #37	; 0x25
 8005682:	f002 f8b7 	bl	80077f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005686:	2025      	movs	r0, #37	; 0x25
 8005688:	f002 f8ce 	bl	8007828 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800568c:	bf00      	nop
 800568e:	37e8      	adds	r7, #232	; 0xe8
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}
 8005694:	40011000 	.word	0x40011000
 8005698:	58024400 	.word	0x58024400
 800569c:	58020000 	.word	0x58020000
 80056a0:	24001ed0 	.word	0x24001ed0
 80056a4:	40020040 	.word	0x40020040

080056a8 <voltage_monitor_init>:

#include "voltage_monitor.h"

VOLTAGE_RAIL rail_monitor[NUM_VOLTAGE_RAILS];

uint8_t voltage_monitor_init() {
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 80056ae:	2300      	movs	r3, #0
 80056b0:	71fb      	strb	r3, [r7, #7]

	rail_monitor[RAIL_vsense].name = RAIL_vsense;
 80056b2:	4bc2      	ldr	r3, [pc, #776]	; (80059bc <voltage_monitor_init+0x314>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	701a      	strb	r2, [r3, #0]
	rail_monitor[RAIL_vsense].error_count = 0;
 80056b8:	4bc0      	ldr	r3, [pc, #768]	; (80059bc <voltage_monitor_init+0x314>)
 80056ba:	2200      	movs	r2, #0
 80056bc:	705a      	strb	r2, [r3, #1]
	rail_monitor[RAIL_vsense].is_enabled = 1;
 80056be:	4bbf      	ldr	r3, [pc, #764]	; (80059bc <voltage_monitor_init+0x314>)
 80056c0:	2201      	movs	r2, #1
 80056c2:	709a      	strb	r2, [r3, #2]
	rail_monitor[RAIL_vsense].data = 0;
 80056c4:	4bbd      	ldr	r3, [pc, #756]	; (80059bc <voltage_monitor_init+0x314>)
 80056c6:	2200      	movs	r2, #0
 80056c8:	809a      	strh	r2, [r3, #4]
	rail_monitor[RAIL_vsense].max_voltage = 10000; // TODO: Get actual range from Sanj
 80056ca:	4bbc      	ldr	r3, [pc, #752]	; (80059bc <voltage_monitor_init+0x314>)
 80056cc:	f242 7210 	movw	r2, #10000	; 0x2710
 80056d0:	80da      	strh	r2, [r3, #6]
	rail_monitor[RAIL_vsense].min_voltage = 0;
 80056d2:	4bba      	ldr	r3, [pc, #744]	; (80059bc <voltage_monitor_init+0x314>)
 80056d4:	2200      	movs	r2, #0
 80056d6:	811a      	strh	r2, [r3, #8]

	rail_monitor[RAIL_vrefint].name = RAIL_vrefint;
 80056d8:	4bb8      	ldr	r3, [pc, #736]	; (80059bc <voltage_monitor_init+0x314>)
 80056da:	2201      	movs	r2, #1
 80056dc:	729a      	strb	r2, [r3, #10]
	rail_monitor[RAIL_vrefint].error_count = 0;
 80056de:	4bb7      	ldr	r3, [pc, #732]	; (80059bc <voltage_monitor_init+0x314>)
 80056e0:	2200      	movs	r2, #0
 80056e2:	72da      	strb	r2, [r3, #11]
	rail_monitor[RAIL_vrefint].is_enabled = 1;
 80056e4:	4bb5      	ldr	r3, [pc, #724]	; (80059bc <voltage_monitor_init+0x314>)
 80056e6:	2201      	movs	r2, #1
 80056e8:	731a      	strb	r2, [r3, #12]
	rail_monitor[RAIL_vrefint].data = 0;
 80056ea:	4bb4      	ldr	r3, [pc, #720]	; (80059bc <voltage_monitor_init+0x314>)
 80056ec:	2200      	movs	r2, #0
 80056ee:	81da      	strh	r2, [r3, #14]
	rail_monitor[RAIL_vrefint].max_voltage = 10000; // TODO: Get actual range from Sanj
 80056f0:	4bb2      	ldr	r3, [pc, #712]	; (80059bc <voltage_monitor_init+0x314>)
 80056f2:	f242 7210 	movw	r2, #10000	; 0x2710
 80056f6:	821a      	strh	r2, [r3, #16]
	rail_monitor[RAIL_vrefint].min_voltage = 0;
 80056f8:	4bb0      	ldr	r3, [pc, #704]	; (80059bc <voltage_monitor_init+0x314>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	825a      	strh	r2, [r3, #18]

	rail_monitor[RAIL_TEMP1].name = RAIL_TEMP1;
 80056fe:	4baf      	ldr	r3, [pc, #700]	; (80059bc <voltage_monitor_init+0x314>)
 8005700:	2202      	movs	r2, #2
 8005702:	751a      	strb	r2, [r3, #20]
	rail_monitor[RAIL_TEMP1].error_count = 0;
 8005704:	4bad      	ldr	r3, [pc, #692]	; (80059bc <voltage_monitor_init+0x314>)
 8005706:	2200      	movs	r2, #0
 8005708:	755a      	strb	r2, [r3, #21]
	rail_monitor[RAIL_TEMP1].is_enabled = 1;
 800570a:	4bac      	ldr	r3, [pc, #688]	; (80059bc <voltage_monitor_init+0x314>)
 800570c:	2201      	movs	r2, #1
 800570e:	759a      	strb	r2, [r3, #22]
	rail_monitor[RAIL_TEMP1].data = 0;
 8005710:	4baa      	ldr	r3, [pc, #680]	; (80059bc <voltage_monitor_init+0x314>)
 8005712:	2200      	movs	r2, #0
 8005714:	831a      	strh	r2, [r3, #24]
	rail_monitor[RAIL_TEMP1].max_voltage = 10000; // TODO: Get actual range from Sanj
 8005716:	4ba9      	ldr	r3, [pc, #676]	; (80059bc <voltage_monitor_init+0x314>)
 8005718:	f242 7210 	movw	r2, #10000	; 0x2710
 800571c:	835a      	strh	r2, [r3, #26]
	rail_monitor[RAIL_TEMP1].min_voltage = 0;
 800571e:	4ba7      	ldr	r3, [pc, #668]	; (80059bc <voltage_monitor_init+0x314>)
 8005720:	2200      	movs	r2, #0
 8005722:	839a      	strh	r2, [r3, #28]

	rail_monitor[RAIL_TEMP2].name = RAIL_TEMP2;
 8005724:	4ba5      	ldr	r3, [pc, #660]	; (80059bc <voltage_monitor_init+0x314>)
 8005726:	2203      	movs	r2, #3
 8005728:	779a      	strb	r2, [r3, #30]
	rail_monitor[RAIL_TEMP2].error_count = 0;
 800572a:	4ba4      	ldr	r3, [pc, #656]	; (80059bc <voltage_monitor_init+0x314>)
 800572c:	2200      	movs	r2, #0
 800572e:	77da      	strb	r2, [r3, #31]
	rail_monitor[RAIL_TEMP2].is_enabled = 1;
 8005730:	4ba2      	ldr	r3, [pc, #648]	; (80059bc <voltage_monitor_init+0x314>)
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2020 	strb.w	r2, [r3, #32]
	rail_monitor[RAIL_TEMP2].data = 0;
 8005738:	4ba0      	ldr	r3, [pc, #640]	; (80059bc <voltage_monitor_init+0x314>)
 800573a:	2200      	movs	r2, #0
 800573c:	845a      	strh	r2, [r3, #34]	; 0x22
	rail_monitor[RAIL_TEMP2].max_voltage = 10000; // TODO: Get actual range from Sanj
 800573e:	4b9f      	ldr	r3, [pc, #636]	; (80059bc <voltage_monitor_init+0x314>)
 8005740:	f242 7210 	movw	r2, #10000	; 0x2710
 8005744:	849a      	strh	r2, [r3, #36]	; 0x24
	rail_monitor[RAIL_TEMP2].min_voltage = 0;
 8005746:	4b9d      	ldr	r3, [pc, #628]	; (80059bc <voltage_monitor_init+0x314>)
 8005748:	2200      	movs	r2, #0
 800574a:	84da      	strh	r2, [r3, #38]	; 0x26

	rail_monitor[RAIL_TEMP3].name = RAIL_TEMP3;
 800574c:	4b9b      	ldr	r3, [pc, #620]	; (80059bc <voltage_monitor_init+0x314>)
 800574e:	2204      	movs	r2, #4
 8005750:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	rail_monitor[RAIL_TEMP3].error_count = 0;
 8005754:	4b99      	ldr	r3, [pc, #612]	; (80059bc <voltage_monitor_init+0x314>)
 8005756:	2200      	movs	r2, #0
 8005758:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	rail_monitor[RAIL_TEMP3].is_enabled = 1;
 800575c:	4b97      	ldr	r3, [pc, #604]	; (80059bc <voltage_monitor_init+0x314>)
 800575e:	2201      	movs	r2, #1
 8005760:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	rail_monitor[RAIL_TEMP3].data = 0;
 8005764:	4b95      	ldr	r3, [pc, #596]	; (80059bc <voltage_monitor_init+0x314>)
 8005766:	2200      	movs	r2, #0
 8005768:	859a      	strh	r2, [r3, #44]	; 0x2c
	rail_monitor[RAIL_TEMP3].max_voltage = 10000; // TODO: Get actual range from Sanj
 800576a:	4b94      	ldr	r3, [pc, #592]	; (80059bc <voltage_monitor_init+0x314>)
 800576c:	f242 7210 	movw	r2, #10000	; 0x2710
 8005770:	85da      	strh	r2, [r3, #46]	; 0x2e
	rail_monitor[RAIL_TEMP3].min_voltage = 0;
 8005772:	4b92      	ldr	r3, [pc, #584]	; (80059bc <voltage_monitor_init+0x314>)
 8005774:	2200      	movs	r2, #0
 8005776:	861a      	strh	r2, [r3, #48]	; 0x30

	rail_monitor[RAIL_TEMP4].name = RAIL_TEMP4;
 8005778:	4b90      	ldr	r3, [pc, #576]	; (80059bc <voltage_monitor_init+0x314>)
 800577a:	2205      	movs	r2, #5
 800577c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	rail_monitor[RAIL_TEMP4].error_count = 0;
 8005780:	4b8e      	ldr	r3, [pc, #568]	; (80059bc <voltage_monitor_init+0x314>)
 8005782:	2200      	movs	r2, #0
 8005784:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	rail_monitor[RAIL_TEMP4].is_enabled = 1;
 8005788:	4b8c      	ldr	r3, [pc, #560]	; (80059bc <voltage_monitor_init+0x314>)
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	rail_monitor[RAIL_TEMP4].data = 0;
 8005790:	4b8a      	ldr	r3, [pc, #552]	; (80059bc <voltage_monitor_init+0x314>)
 8005792:	2200      	movs	r2, #0
 8005794:	86da      	strh	r2, [r3, #54]	; 0x36
	rail_monitor[RAIL_TEMP4].max_voltage = 10000; // TODO: Get actual range from Sanj
 8005796:	4b89      	ldr	r3, [pc, #548]	; (80059bc <voltage_monitor_init+0x314>)
 8005798:	f242 7210 	movw	r2, #10000	; 0x2710
 800579c:	871a      	strh	r2, [r3, #56]	; 0x38
	rail_monitor[RAIL_TEMP4].min_voltage = 0;
 800579e:	4b87      	ldr	r3, [pc, #540]	; (80059bc <voltage_monitor_init+0x314>)
 80057a0:	2200      	movs	r2, #0
 80057a2:	875a      	strh	r2, [r3, #58]	; 0x3a

	rail_monitor[RAIL_busvmon].name = RAIL_busvmon;
 80057a4:	4b85      	ldr	r3, [pc, #532]	; (80059bc <voltage_monitor_init+0x314>)
 80057a6:	2206      	movs	r2, #6
 80057a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	rail_monitor[RAIL_busvmon].error_count = 0;
 80057ac:	4b83      	ldr	r3, [pc, #524]	; (80059bc <voltage_monitor_init+0x314>)
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	rail_monitor[RAIL_busvmon].is_enabled = 1;
 80057b4:	4b81      	ldr	r3, [pc, #516]	; (80059bc <voltage_monitor_init+0x314>)
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	rail_monitor[RAIL_busvmon].data = 0;
 80057bc:	4b7f      	ldr	r3, [pc, #508]	; (80059bc <voltage_monitor_init+0x314>)
 80057be:	2200      	movs	r2, #0
 80057c0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	rail_monitor[RAIL_busvmon].max_voltage = 10000; // TODO: Get actual range from Sanj
 80057c4:	4b7d      	ldr	r3, [pc, #500]	; (80059bc <voltage_monitor_init+0x314>)
 80057c6:	f242 7210 	movw	r2, #10000	; 0x2710
 80057ca:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	rail_monitor[RAIL_busvmon].min_voltage = 0;
 80057ce:	4b7b      	ldr	r3, [pc, #492]	; (80059bc <voltage_monitor_init+0x314>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	rail_monitor[RAIL_busimon].name = RAIL_busimon;
 80057d6:	4b79      	ldr	r3, [pc, #484]	; (80059bc <voltage_monitor_init+0x314>)
 80057d8:	2207      	movs	r2, #7
 80057da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	rail_monitor[RAIL_busimon].error_count = 0;
 80057de:	4b77      	ldr	r3, [pc, #476]	; (80059bc <voltage_monitor_init+0x314>)
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	rail_monitor[RAIL_busimon].is_enabled = 1;
 80057e6:	4b75      	ldr	r3, [pc, #468]	; (80059bc <voltage_monitor_init+0x314>)
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	rail_monitor[RAIL_busimon].data = 0;
 80057ee:	4b73      	ldr	r3, [pc, #460]	; (80059bc <voltage_monitor_init+0x314>)
 80057f0:	2200      	movs	r2, #0
 80057f2:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
	rail_monitor[RAIL_busimon].max_voltage = 10000; // TODO: Get actual range from Sanj
 80057f6:	4b71      	ldr	r3, [pc, #452]	; (80059bc <voltage_monitor_init+0x314>)
 80057f8:	f242 7210 	movw	r2, #10000	; 0x2710
 80057fc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	rail_monitor[RAIL_busimon].min_voltage = 0;
 8005800:	4b6e      	ldr	r3, [pc, #440]	; (80059bc <voltage_monitor_init+0x314>)
 8005802:	2200      	movs	r2, #0
 8005804:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

	rail_monitor[RAIL_2v5].name = RAIL_2v5;
 8005808:	4b6c      	ldr	r3, [pc, #432]	; (80059bc <voltage_monitor_init+0x314>)
 800580a:	2208      	movs	r2, #8
 800580c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	rail_monitor[RAIL_2v5].error_count = 0;
 8005810:	4b6a      	ldr	r3, [pc, #424]	; (80059bc <voltage_monitor_init+0x314>)
 8005812:	2200      	movs	r2, #0
 8005814:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	rail_monitor[RAIL_2v5].is_enabled = 0;
 8005818:	4b68      	ldr	r3, [pc, #416]	; (80059bc <voltage_monitor_init+0x314>)
 800581a:	2200      	movs	r2, #0
 800581c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	rail_monitor[RAIL_2v5].data = 0;
 8005820:	4b66      	ldr	r3, [pc, #408]	; (80059bc <voltage_monitor_init+0x314>)
 8005822:	2200      	movs	r2, #0
 8005824:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	rail_monitor[RAIL_2v5].max_voltage = 3257;
 8005828:	4b64      	ldr	r3, [pc, #400]	; (80059bc <voltage_monitor_init+0x314>)
 800582a:	f640 42b9 	movw	r2, #3257	; 0xcb9
 800582e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
	rail_monitor[RAIL_2v5].min_voltage = 2947;
 8005832:	4b62      	ldr	r3, [pc, #392]	; (80059bc <voltage_monitor_init+0x314>)
 8005834:	f640 3283 	movw	r2, #2947	; 0xb83
 8005838:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58


	rail_monitor[RAIL_3v3].name = RAIL_3v3;
 800583c:	4b5f      	ldr	r3, [pc, #380]	; (80059bc <voltage_monitor_init+0x314>)
 800583e:	2209      	movs	r2, #9
 8005840:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	rail_monitor[RAIL_3v3].error_count = 0;
 8005844:	4b5d      	ldr	r3, [pc, #372]	; (80059bc <voltage_monitor_init+0x314>)
 8005846:	2200      	movs	r2, #0
 8005848:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
	rail_monitor[RAIL_3v3].is_enabled = 0;
 800584c:	4b5b      	ldr	r3, [pc, #364]	; (80059bc <voltage_monitor_init+0x314>)
 800584e:	2200      	movs	r2, #0
 8005850:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	rail_monitor[RAIL_3v3].data = 0;
 8005854:	4b59      	ldr	r3, [pc, #356]	; (80059bc <voltage_monitor_init+0x314>)
 8005856:	2200      	movs	r2, #0
 8005858:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	rail_monitor[RAIL_3v3].max_voltage = 3909;
 800585c:	4b57      	ldr	r3, [pc, #348]	; (80059bc <voltage_monitor_init+0x314>)
 800585e:	f640 7245 	movw	r2, #3909	; 0xf45
 8005862:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	//rail_monitor[RAIL_3v3].min_voltage = 3537;
	rail_monitor[RAIL_3v3].min_voltage = 0;
 8005866:	4b55      	ldr	r3, [pc, #340]	; (80059bc <voltage_monitor_init+0x314>)
 8005868:	2200      	movs	r2, #0
 800586a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62


	rail_monitor[RAIL_5v].name = RAIL_5v;
 800586e:	4b53      	ldr	r3, [pc, #332]	; (80059bc <voltage_monitor_init+0x314>)
 8005870:	220a      	movs	r2, #10
 8005872:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	rail_monitor[RAIL_5v].error_count = 0;
 8005876:	4b51      	ldr	r3, [pc, #324]	; (80059bc <voltage_monitor_init+0x314>)
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	rail_monitor[RAIL_5v].is_enabled = 0;
 800587e:	4b4f      	ldr	r3, [pc, #316]	; (80059bc <voltage_monitor_init+0x314>)
 8005880:	2200      	movs	r2, #0
 8005882:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
	rail_monitor[RAIL_5v].data = 0;
 8005886:	4b4d      	ldr	r3, [pc, #308]	; (80059bc <voltage_monitor_init+0x314>)
 8005888:	2200      	movs	r2, #0
 800588a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	rail_monitor[RAIL_5v].max_voltage = 3909;
 800588e:	4b4b      	ldr	r3, [pc, #300]	; (80059bc <voltage_monitor_init+0x314>)
 8005890:	f640 7245 	movw	r2, #3909	; 0xf45
 8005894:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
	rail_monitor[RAIL_5v].min_voltage = 3537;
 8005898:	4b48      	ldr	r3, [pc, #288]	; (80059bc <voltage_monitor_init+0x314>)
 800589a:	f640 52d1 	movw	r2, #3537	; 0xdd1
 800589e:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c

	rail_monitor[RAIL_n3v3].name = RAIL_n3v3;
 80058a2:	4b46      	ldr	r3, [pc, #280]	; (80059bc <voltage_monitor_init+0x314>)
 80058a4:	220b      	movs	r2, #11
 80058a6:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
	rail_monitor[RAIL_n3v3].error_count = 0;
 80058aa:	4b44      	ldr	r3, [pc, #272]	; (80059bc <voltage_monitor_init+0x314>)
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
	rail_monitor[RAIL_n3v3].is_enabled = 0;
 80058b2:	4b42      	ldr	r3, [pc, #264]	; (80059bc <voltage_monitor_init+0x314>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	rail_monitor[RAIL_n3v3].data = 0;
 80058ba:	4b40      	ldr	r3, [pc, #256]	; (80059bc <voltage_monitor_init+0x314>)
 80058bc:	2200      	movs	r2, #0
 80058be:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
	rail_monitor[RAIL_n3v3].max_voltage = 4091;
 80058c2:	4b3e      	ldr	r3, [pc, #248]	; (80059bc <voltage_monitor_init+0x314>)
 80058c4:	f640 72fb 	movw	r2, #4091	; 0xffb
 80058c8:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
	rail_monitor[RAIL_n3v3].min_voltage = 3702;
 80058cc:	4b3b      	ldr	r3, [pc, #236]	; (80059bc <voltage_monitor_init+0x314>)
 80058ce:	f640 6276 	movw	r2, #3702	; 0xe76
 80058d2:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76

	rail_monitor[RAIL_n5v].name = RAIL_n5v;
 80058d6:	4b39      	ldr	r3, [pc, #228]	; (80059bc <voltage_monitor_init+0x314>)
 80058d8:	220c      	movs	r2, #12
 80058da:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	rail_monitor[RAIL_n5v].error_count = 0;
 80058de:	4b37      	ldr	r3, [pc, #220]	; (80059bc <voltage_monitor_init+0x314>)
 80058e0:	2200      	movs	r2, #0
 80058e2:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
	rail_monitor[RAIL_n5v].is_enabled = 0;
 80058e6:	4b35      	ldr	r3, [pc, #212]	; (80059bc <voltage_monitor_init+0x314>)
 80058e8:	2200      	movs	r2, #0
 80058ea:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
	rail_monitor[RAIL_n5v].data = 0;
 80058ee:	4b33      	ldr	r3, [pc, #204]	; (80059bc <voltage_monitor_init+0x314>)
 80058f0:	2200      	movs	r2, #0
 80058f2:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	rail_monitor[RAIL_n5v].max_voltage = 4000;
 80058f6:	4b31      	ldr	r3, [pc, #196]	; (80059bc <voltage_monitor_init+0x314>)
 80058f8:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80058fc:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
	//rail_monitor[RAIL_n5v].min_voltage = 3619;
	rail_monitor[RAIL_n5v].min_voltage = 0;
 8005900:	4b2e      	ldr	r3, [pc, #184]	; (80059bc <voltage_monitor_init+0x314>)
 8005902:	2200      	movs	r2, #0
 8005904:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80

	rail_monitor[RAIL_15v].name = RAIL_15v;
 8005908:	4b2c      	ldr	r3, [pc, #176]	; (80059bc <voltage_monitor_init+0x314>)
 800590a:	220d      	movs	r2, #13
 800590c:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
	rail_monitor[RAIL_15v].error_count = 0;
 8005910:	4b2a      	ldr	r3, [pc, #168]	; (80059bc <voltage_monitor_init+0x314>)
 8005912:	2200      	movs	r2, #0
 8005914:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
	rail_monitor[RAIL_15v].is_enabled = 0;
 8005918:	4b28      	ldr	r3, [pc, #160]	; (80059bc <voltage_monitor_init+0x314>)
 800591a:	2200      	movs	r2, #0
 800591c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	rail_monitor[RAIL_15v].data = 0;
 8005920:	4b26      	ldr	r3, [pc, #152]	; (80059bc <voltage_monitor_init+0x314>)
 8005922:	2200      	movs	r2, #0
 8005924:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
	rail_monitor[RAIL_15v].max_voltage = 3896;
 8005928:	4b24      	ldr	r3, [pc, #144]	; (80059bc <voltage_monitor_init+0x314>)
 800592a:	f640 7238 	movw	r2, #3896	; 0xf38
 800592e:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
	rail_monitor[RAIL_15v].min_voltage = 3525;
 8005932:	4b22      	ldr	r3, [pc, #136]	; (80059bc <voltage_monitor_init+0x314>)
 8005934:	f640 52c5 	movw	r2, #3525	; 0xdc5
 8005938:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a

	rail_monitor[RAIL_5vref].name = RAIL_5vref;
 800593c:	4b1f      	ldr	r3, [pc, #124]	; (80059bc <voltage_monitor_init+0x314>)
 800593e:	220e      	movs	r2, #14
 8005940:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	rail_monitor[RAIL_5vref].error_count = 0;
 8005944:	4b1d      	ldr	r3, [pc, #116]	; (80059bc <voltage_monitor_init+0x314>)
 8005946:	2200      	movs	r2, #0
 8005948:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
	rail_monitor[RAIL_5vref].is_enabled = 0;
 800594c:	4b1b      	ldr	r3, [pc, #108]	; (80059bc <voltage_monitor_init+0x314>)
 800594e:	2200      	movs	r2, #0
 8005950:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
	rail_monitor[RAIL_5vref].data = 0;
 8005954:	4b19      	ldr	r3, [pc, #100]	; (80059bc <voltage_monitor_init+0x314>)
 8005956:	2200      	movs	r2, #0
 8005958:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	rail_monitor[RAIL_5vref].max_voltage = 3909;
 800595c:	4b17      	ldr	r3, [pc, #92]	; (80059bc <voltage_monitor_init+0x314>)
 800595e:	f640 7245 	movw	r2, #3909	; 0xf45
 8005962:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
	rail_monitor[RAIL_5vref].min_voltage = 3537;
 8005966:	4b15      	ldr	r3, [pc, #84]	; (80059bc <voltage_monitor_init+0x314>)
 8005968:	f640 52d1 	movw	r2, #3537	; 0xdd1
 800596c:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94

	rail_monitor[RAIL_n200v].name = RAIL_n200v;
 8005970:	4b12      	ldr	r3, [pc, #72]	; (80059bc <voltage_monitor_init+0x314>)
 8005972:	220f      	movs	r2, #15
 8005974:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
	rail_monitor[RAIL_n200v].error_count = 0;
 8005978:	4b10      	ldr	r3, [pc, #64]	; (80059bc <voltage_monitor_init+0x314>)
 800597a:	2200      	movs	r2, #0
 800597c:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
	rail_monitor[RAIL_n200v].is_enabled = 0;
 8005980:	4b0e      	ldr	r3, [pc, #56]	; (80059bc <voltage_monitor_init+0x314>)
 8005982:	2200      	movs	r2, #0
 8005984:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
	rail_monitor[RAIL_n200v].data = 0;
 8005988:	4b0c      	ldr	r3, [pc, #48]	; (80059bc <voltage_monitor_init+0x314>)
 800598a:	2200      	movs	r2, #0
 800598c:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
	rail_monitor[RAIL_n200v].max_voltage = 4196;
 8005990:	4b0a      	ldr	r3, [pc, #40]	; (80059bc <voltage_monitor_init+0x314>)
 8005992:	f241 0264 	movw	r2, #4196	; 0x1064
 8005996:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
	//rail_monitor[RAIL_n200v].min_voltage = 3796;
	rail_monitor[RAIL_n200v].min_voltage = 0;		// TODO: Currently set to 0, kept triggering because it has been reading ~3351
 800599a:	4b08      	ldr	r3, [pc, #32]	; (80059bc <voltage_monitor_init+0x314>)
 800599c:	2200      	movs	r2, #0
 800599e:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e


	rail_monitor[RAIL_n800v].name = RAIL_n800v;
 80059a2:	4b06      	ldr	r3, [pc, #24]	; (80059bc <voltage_monitor_init+0x314>)
 80059a4:	2210      	movs	r2, #16
 80059a6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	rail_monitor[RAIL_n800v].error_count = 0;
 80059aa:	4b04      	ldr	r3, [pc, #16]	; (80059bc <voltage_monitor_init+0x314>)
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
	rail_monitor[RAIL_n800v].is_enabled = 0;
 80059b2:	4b02      	ldr	r3, [pc, #8]	; (80059bc <voltage_monitor_init+0x314>)
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 80059ba:	e001      	b.n	80059c0 <voltage_monitor_init+0x318>
 80059bc:	24001f48 	.word	0x24001f48
	rail_monitor[RAIL_n800v].data = 0;
 80059c0:	4b17      	ldr	r3, [pc, #92]	; (8005a20 <voltage_monitor_init+0x378>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
	rail_monitor[RAIL_n800v].max_voltage = 3336;
 80059c8:	4b15      	ldr	r3, [pc, #84]	; (8005a20 <voltage_monitor_init+0x378>)
 80059ca:	f640 5208 	movw	r2, #3336	; 0xd08
 80059ce:	f8a3 20a6 	strh.w	r2, [r3, #166]	; 0xa6
	rail_monitor[RAIL_n800v].min_voltage = 3018;
 80059d2:	4b13      	ldr	r3, [pc, #76]	; (8005a20 <voltage_monitor_init+0x378>)
 80059d4:	f640 32ca 	movw	r2, #3018	; 0xbca
 80059d8:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8

	rail_monitor[RAIL_TMP1].name = RAIL_TMP1;
 80059dc:	4b10      	ldr	r3, [pc, #64]	; (8005a20 <voltage_monitor_init+0x378>)
 80059de:	2211      	movs	r2, #17
 80059e0:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
	rail_monitor[RAIL_TMP1].error_count = 0;
 80059e4:	4b0e      	ldr	r3, [pc, #56]	; (8005a20 <voltage_monitor_init+0x378>)
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
	rail_monitor[RAIL_TMP1].is_enabled = 1;
 80059ec:	4b0c      	ldr	r3, [pc, #48]	; (8005a20 <voltage_monitor_init+0x378>)
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
	rail_monitor[RAIL_TMP1].data = 0;
 80059f4:	4b0a      	ldr	r3, [pc, #40]	; (8005a20 <voltage_monitor_init+0x378>)
 80059f6:	2200      	movs	r2, #0
 80059f8:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
	rail_monitor[RAIL_TMP1].max_voltage = 10000; // TODO: Get actual range from Sanj
 80059fc:	4b08      	ldr	r3, [pc, #32]	; (8005a20 <voltage_monitor_init+0x378>)
 80059fe:	f242 7210 	movw	r2, #10000	; 0x2710
 8005a02:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
	rail_monitor[RAIL_TMP1].min_voltage = 0;
 8005a06:	4b06      	ldr	r3, [pc, #24]	; (8005a20 <voltage_monitor_init+0x378>)
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2

	status = 1;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	71fb      	strb	r3, [r7, #7]

	return status;
 8005a12:	79fb      	ldrb	r3, [r7, #7]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr
 8005a20:	24001f48 	.word	0x24001f48

08005a24 <set_rail_monitor_enable>:


uint8_t set_rail_monitor_enable(VOLTAGE_RAIL_NAME rail_name, uint8_t enable_value) {
 8005a24:	b480      	push	{r7}
 8005a26:	b085      	sub	sp, #20
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	460a      	mov	r2, r1
 8005a2e:	71fb      	strb	r3, [r7, #7]
 8005a30:	4613      	mov	r3, r2
 8005a32:	71bb      	strb	r3, [r7, #6]
	uint8_t status = 0;
 8005a34:	2300      	movs	r3, #0
 8005a36:	73fb      	strb	r3, [r7, #15]
	rail_monitor[rail_name].is_enabled = enable_value;
 8005a38:	79fa      	ldrb	r2, [r7, #7]
 8005a3a:	4909      	ldr	r1, [pc, #36]	; (8005a60 <set_rail_monitor_enable+0x3c>)
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	4413      	add	r3, r2
 8005a42:	005b      	lsls	r3, r3, #1
 8005a44:	440b      	add	r3, r1
 8005a46:	3302      	adds	r3, #2
 8005a48:	79ba      	ldrb	r2, [r7, #6]
 8005a4a:	701a      	strb	r2, [r3, #0]
	status = 1;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	73fb      	strb	r3, [r7, #15]

	return status;
 8005a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3714      	adds	r7, #20
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr
 8005a5e:	bf00      	nop
 8005a60:	24001f48 	.word	0x24001f48

08005a64 <set_rail_monitor>:


uint8_t set_rail_monitor() {
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b08a      	sub	sp, #40	; 0x28
 8005a68:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t hk_adc1[10];
	uint16_t hk_adc3[4];
	int16_t hk_i2c[4];

	sample_hk_i2c(hk_i2c);
 8005a70:	463b      	mov	r3, r7
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fe fafa 	bl	800406c <sample_hk_i2c>
	sample_hk_adc1(hk_adc1);
 8005a78:	f107 0310 	add.w	r3, r7, #16
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f7fe fb25 	bl	80040cc <sample_hk_adc1>
	sample_hk_adc3(hk_adc3);
 8005a82:	f107 0308 	add.w	r3, r7, #8
 8005a86:	4618      	mov	r0, r3
 8005a88:	f7fe fb72 	bl	8004170 <sample_hk_adc3>
 8005a8c:	897a      	ldrh	r2, [r7, #10]

	memcpy(&rail_monitor[RAIL_vsense].data, &hk_adc3[1], sizeof(uint16_t));
 8005a8e:	4b25      	ldr	r3, [pc, #148]	; (8005b24 <set_rail_monitor+0xc0>)
 8005a90:	809a      	strh	r2, [r3, #4]
 8005a92:	893a      	ldrh	r2, [r7, #8]
	memcpy(&rail_monitor[RAIL_vrefint].data, &hk_adc3[0], sizeof(uint16_t));
 8005a94:	4b23      	ldr	r3, [pc, #140]	; (8005b24 <set_rail_monitor+0xc0>)
 8005a96:	81da      	strh	r2, [r3, #14]
 8005a98:	883a      	ldrh	r2, [r7, #0]
	memcpy(&rail_monitor[RAIL_TEMP1].data, &hk_i2c[0], sizeof(uint16_t));
 8005a9a:	4b22      	ldr	r3, [pc, #136]	; (8005b24 <set_rail_monitor+0xc0>)
 8005a9c:	831a      	strh	r2, [r3, #24]
 8005a9e:	887a      	ldrh	r2, [r7, #2]
	memcpy(&rail_monitor[RAIL_TEMP2].data, &hk_i2c[1], sizeof(uint16_t));
 8005aa0:	4b20      	ldr	r3, [pc, #128]	; (8005b24 <set_rail_monitor+0xc0>)
 8005aa2:	845a      	strh	r2, [r3, #34]	; 0x22
 8005aa4:	88ba      	ldrh	r2, [r7, #4]
	memcpy(&rail_monitor[RAIL_TEMP3].data, &hk_i2c[2], sizeof(uint16_t));
 8005aa6:	4b1f      	ldr	r3, [pc, #124]	; (8005b24 <set_rail_monitor+0xc0>)
 8005aa8:	859a      	strh	r2, [r3, #44]	; 0x2c
 8005aaa:	88fa      	ldrh	r2, [r7, #6]
	memcpy(&rail_monitor[RAIL_TEMP4].data, &hk_i2c[3], sizeof(uint16_t));
 8005aac:	4b1d      	ldr	r3, [pc, #116]	; (8005b24 <set_rail_monitor+0xc0>)
 8005aae:	86da      	strh	r2, [r3, #54]	; 0x36
 8005ab0:	8a3a      	ldrh	r2, [r7, #16]
	memcpy(&rail_monitor[RAIL_busvmon].data, &hk_adc1[0], sizeof(uint16_t));
 8005ab2:	4b1c      	ldr	r3, [pc, #112]	; (8005b24 <set_rail_monitor+0xc0>)
 8005ab4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 8005ab8:	8a7a      	ldrh	r2, [r7, #18]
	memcpy(&rail_monitor[RAIL_busimon].data, &hk_adc1[1], sizeof(uint16_t));
 8005aba:	4b1a      	ldr	r3, [pc, #104]	; (8005b24 <set_rail_monitor+0xc0>)
 8005abc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 8005ac0:	8aba      	ldrh	r2, [r7, #20]
	memcpy(&rail_monitor[RAIL_2v5].data, &hk_adc1[2], sizeof(uint16_t));
 8005ac2:	4b18      	ldr	r3, [pc, #96]	; (8005b24 <set_rail_monitor+0xc0>)
 8005ac4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8005ac8:	89fa      	ldrh	r2, [r7, #14]
	memcpy(&rail_monitor[RAIL_3v3].data, &hk_adc3[3], sizeof(uint16_t));
 8005aca:	4b16      	ldr	r3, [pc, #88]	; (8005b24 <set_rail_monitor+0xc0>)
 8005acc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 8005ad0:	8bba      	ldrh	r2, [r7, #28]
	memcpy(&rail_monitor[RAIL_5v].data, &hk_adc1[6], sizeof(uint16_t));
 8005ad2:	4b14      	ldr	r3, [pc, #80]	; (8005b24 <set_rail_monitor+0xc0>)
 8005ad4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8005ad8:	8afa      	ldrh	r2, [r7, #22]
	memcpy(&rail_monitor[RAIL_n3v3].data, &hk_adc1[3], sizeof(uint16_t));
 8005ada:	4b12      	ldr	r3, [pc, #72]	; (8005b24 <set_rail_monitor+0xc0>)
 8005adc:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 8005ae0:	89ba      	ldrh	r2, [r7, #12]
	memcpy(&rail_monitor[RAIL_n5v].data, &hk_adc3[2], sizeof(uint16_t));
 8005ae2:	4b10      	ldr	r3, [pc, #64]	; (8005b24 <set_rail_monitor+0xc0>)
 8005ae4:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 8005ae8:	8bfa      	ldrh	r2, [r7, #30]
	memcpy(&rail_monitor[RAIL_15v].data, &hk_adc1[7], sizeof(uint16_t));
 8005aea:	4b0e      	ldr	r3, [pc, #56]	; (8005b24 <set_rail_monitor+0xc0>)
 8005aec:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
 8005af0:	8c3a      	ldrh	r2, [r7, #32]
	memcpy(&rail_monitor[RAIL_5vref].data, &hk_adc1[8], sizeof(uint16_t));
 8005af2:	4b0c      	ldr	r3, [pc, #48]	; (8005b24 <set_rail_monitor+0xc0>)
 8005af4:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 8005af8:	8b3a      	ldrh	r2, [r7, #24]
	memcpy(&rail_monitor[RAIL_n200v].data, &hk_adc1[4], sizeof(uint16_t));
 8005afa:	4b0a      	ldr	r3, [pc, #40]	; (8005b24 <set_rail_monitor+0xc0>)
 8005afc:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
 8005b00:	8b7a      	ldrh	r2, [r7, #26]
	memcpy(&rail_monitor[RAIL_n800v].data, &hk_adc1[5], sizeof(uint16_t));
 8005b02:	4b08      	ldr	r3, [pc, #32]	; (8005b24 <set_rail_monitor+0xc0>)
 8005b04:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
 8005b08:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
	memcpy(&rail_monitor[RAIL_TMP1].data, &hk_adc1[9], sizeof(uint16_t));
 8005b0a:	4b06      	ldr	r3, [pc, #24]	; (8005b24 <set_rail_monitor+0xc0>)
 8005b0c:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae

	status = 1;
 8005b10:	2301      	movs	r3, #1
 8005b12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	return status;
 8005b16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3728      	adds	r7, #40	; 0x28
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	24001f48 	.word	0x24001f48

08005b28 <get_rail_monitor>:

VOLTAGE_RAIL* get_rail_monitor() {
 8005b28:	b480      	push	{r7}
 8005b2a:	af00      	add	r7, sp, #0
	return rail_monitor;
 8005b2c:	4b02      	ldr	r3, [pc, #8]	; (8005b38 <get_rail_monitor+0x10>)
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr
 8005b38:	24001f48 	.word	0x24001f48

08005b3c <in_range>:

uint8_t in_range(uint16_t raw, int min, int max) {
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	4603      	mov	r3, r0
 8005b44:	60b9      	str	r1, [r7, #8]
 8005b46:	607a      	str	r2, [r7, #4]
 8005b48:	81fb      	strh	r3, [r7, #14]
	if (raw <= max && raw >= min) {
 8005b4a:	89fb      	ldrh	r3, [r7, #14]
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	db05      	blt.n	8005b5e <in_range+0x22>
 8005b52:	89fb      	ldrh	r3, [r7, #14]
 8005b54:	68ba      	ldr	r2, [r7, #8]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	dc01      	bgt.n	8005b5e <in_range+0x22>
		return 1;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e000      	b.n	8005b60 <in_range+0x24>
	}
	return 0;
 8005b5e:	2300      	movs	r3, #0
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3714      	adds	r7, #20
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <monitor_rails>:


void monitor_rails() {
 8005b6c:	b590      	push	{r4, r7, lr}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
	// Iterate through all voltage rails
	for (int i = 0; i < NUM_VOLTAGE_RAILS; i++){
 8005b72:	2300      	movs	r3, #0
 8005b74:	607b      	str	r3, [r7, #4]
 8005b76:	e062      	b.n	8005c3e <monitor_rails+0xd2>
		if (rail_monitor[i].is_enabled){
 8005b78:	4935      	ldr	r1, [pc, #212]	; (8005c50 <monitor_rails+0xe4>)
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4413      	add	r3, r2
 8005b82:	005b      	lsls	r3, r3, #1
 8005b84:	440b      	add	r3, r1
 8005b86:	3302      	adds	r3, #2
 8005b88:	781b      	ldrb	r3, [r3, #0]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d054      	beq.n	8005c38 <monitor_rails+0xcc>
			// If current rail is not in range...
			if (!in_range(rail_monitor[i].data, rail_monitor[i].min_voltage, rail_monitor[i].max_voltage)){
 8005b8e:	4930      	ldr	r1, [pc, #192]	; (8005c50 <monitor_rails+0xe4>)
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	4613      	mov	r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	4413      	add	r3, r2
 8005b98:	005b      	lsls	r3, r3, #1
 8005b9a:	440b      	add	r3, r1
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	8818      	ldrh	r0, [r3, #0]
 8005ba0:	492b      	ldr	r1, [pc, #172]	; (8005c50 <monitor_rails+0xe4>)
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	4413      	add	r3, r2
 8005baa:	005b      	lsls	r3, r3, #1
 8005bac:	440b      	add	r3, r1
 8005bae:	3308      	adds	r3, #8
 8005bb0:	881b      	ldrh	r3, [r3, #0]
 8005bb2:	461c      	mov	r4, r3
 8005bb4:	4926      	ldr	r1, [pc, #152]	; (8005c50 <monitor_rails+0xe4>)
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	4613      	mov	r3, r2
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	4413      	add	r3, r2
 8005bbe:	005b      	lsls	r3, r3, #1
 8005bc0:	440b      	add	r3, r1
 8005bc2:	3306      	adds	r3, #6
 8005bc4:	881b      	ldrh	r3, [r3, #0]
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	4621      	mov	r1, r4
 8005bca:	f7ff ffb7 	bl	8005b3c <in_range>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d131      	bne.n	8005c38 <monitor_rails+0xcc>
				// Increase that rails error count
				rail_monitor[i].error_count++;
 8005bd4:	491e      	ldr	r1, [pc, #120]	; (8005c50 <monitor_rails+0xe4>)
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	4613      	mov	r3, r2
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	4413      	add	r3, r2
 8005bde:	005b      	lsls	r3, r3, #1
 8005be0:	440b      	add	r3, r1
 8005be2:	3301      	adds	r3, #1
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	3301      	adds	r3, #1
 8005be8:	b2d8      	uxtb	r0, r3
 8005bea:	4919      	ldr	r1, [pc, #100]	; (8005c50 <monitor_rails+0xe4>)
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	4413      	add	r3, r2
 8005bf4:	005b      	lsls	r3, r3, #1
 8005bf6:	440b      	add	r3, r1
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	701a      	strb	r2, [r3, #0]
				// If that rails' error count is at 3, proceed with error protocol for that rail
				if (rail_monitor[i].error_count == 3) {
 8005bfe:	4914      	ldr	r1, [pc, #80]	; (8005c50 <monitor_rails+0xe4>)
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	4613      	mov	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	4413      	add	r3, r2
 8005c08:	005b      	lsls	r3, r3, #1
 8005c0a:	440b      	add	r3, r1
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	2b03      	cmp	r3, #3
 8005c12:	d111      	bne.n	8005c38 <monitor_rails+0xcc>
					ERROR_STRUCT error;
					error.detail = get_rail_name_error_detail(rail_monitor[i].name);
 8005c14:	490e      	ldr	r1, [pc, #56]	; (8005c50 <monitor_rails+0xe4>)
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	4413      	add	r3, r2
 8005c1e:	005b      	lsls	r3, r3, #1
 8005c20:	440b      	add	r3, r1
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	4618      	mov	r0, r3
 8005c26:	f000 f815 	bl	8005c54 <get_rail_name_error_detail>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	707b      	strb	r3, [r7, #1]
					error.category = EC_power_supply_rail;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	703b      	strb	r3, [r7, #0]
					handle_error(error);
 8005c32:	6838      	ldr	r0, [r7, #0]
 8005c34:	f7fc f992 	bl	8001f5c <handle_error>
	for (int i = 0; i < NUM_VOLTAGE_RAILS; i++){
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	607b      	str	r3, [r7, #4]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2b11      	cmp	r3, #17
 8005c42:	dd99      	ble.n	8005b78 <monitor_rails+0xc>
				}
			}
		}
	}
}
 8005c44:	bf00      	nop
 8005c46:	bf00      	nop
 8005c48:	370c      	adds	r7, #12
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd90      	pop	{r4, r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	24001f48 	.word	0x24001f48

08005c54 <get_rail_name_error_detail>:

ERROR_DETAIL get_rail_name_error_detail(VOLTAGE_RAIL_NAME rail_name) {
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	71fb      	strb	r3, [r7, #7]
	switch (rail_name) {
 8005c5e:	79fb      	ldrb	r3, [r7, #7]
 8005c60:	2b11      	cmp	r3, #17
 8005c62:	d84b      	bhi.n	8005cfc <get_rail_name_error_detail+0xa8>
 8005c64:	a201      	add	r2, pc, #4	; (adr r2, 8005c6c <get_rail_name_error_detail+0x18>)
 8005c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c6a:	bf00      	nop
 8005c6c:	08005cb5 	.word	0x08005cb5
 8005c70:	08005cb9 	.word	0x08005cb9
 8005c74:	08005cbd 	.word	0x08005cbd
 8005c78:	08005cc1 	.word	0x08005cc1
 8005c7c:	08005cc5 	.word	0x08005cc5
 8005c80:	08005cc9 	.word	0x08005cc9
 8005c84:	08005ccd 	.word	0x08005ccd
 8005c88:	08005cd1 	.word	0x08005cd1
 8005c8c:	08005cd5 	.word	0x08005cd5
 8005c90:	08005cd9 	.word	0x08005cd9
 8005c94:	08005cdd 	.word	0x08005cdd
 8005c98:	08005ce1 	.word	0x08005ce1
 8005c9c:	08005ce5 	.word	0x08005ce5
 8005ca0:	08005ce9 	.word	0x08005ce9
 8005ca4:	08005ced 	.word	0x08005ced
 8005ca8:	08005cf1 	.word	0x08005cf1
 8005cac:	08005cf5 	.word	0x08005cf5
 8005cb0:	08005cf9 	.word	0x08005cf9
	case RAIL_vsense:
		return ED_vsense;
 8005cb4:	2306      	movs	r3, #6
 8005cb6:	e022      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_vrefint:
		return ED_vrefint;
 8005cb8:	2307      	movs	r3, #7
 8005cba:	e020      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_TEMP1:
		return ED_TEMP1;
 8005cbc:	2308      	movs	r3, #8
 8005cbe:	e01e      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_TEMP2:
		return ED_TEMP2;
 8005cc0:	2309      	movs	r3, #9
 8005cc2:	e01c      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_TEMP3:
		return ED_TEMP3;
 8005cc4:	230a      	movs	r3, #10
 8005cc6:	e01a      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_TEMP4:
		return ED_TEMP4;
 8005cc8:	230b      	movs	r3, #11
 8005cca:	e018      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_busvmon:
		return ED_busvmon;
 8005ccc:	230c      	movs	r3, #12
 8005cce:	e016      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_busimon:
		return ED_busimon;
 8005cd0:	230d      	movs	r3, #13
 8005cd2:	e014      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_2v5:
		return ED_2v5;
 8005cd4:	230e      	movs	r3, #14
 8005cd6:	e012      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_3v3:
		return ED_3v3;
 8005cd8:	230f      	movs	r3, #15
 8005cda:	e010      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_5v:
		return ED_5v;
 8005cdc:	2310      	movs	r3, #16
 8005cde:	e00e      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_n3v3:
		return ED_n3v3;
 8005ce0:	2311      	movs	r3, #17
 8005ce2:	e00c      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_n5v:
		return ED_n5v;
 8005ce4:	2312      	movs	r3, #18
 8005ce6:	e00a      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_15v:
		return ED_15v;
 8005ce8:	2313      	movs	r3, #19
 8005cea:	e008      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_5vref:
		return ED_5vref;
 8005cec:	2314      	movs	r3, #20
 8005cee:	e006      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_n200v:
		return ED_n200v;
 8005cf0:	2315      	movs	r3, #21
 8005cf2:	e004      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_n800v:
		return ED_n800v;
 8005cf4:	2316      	movs	r3, #22
 8005cf6:	e002      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	case RAIL_TMP1:
		return ED_TMP1;
 8005cf8:	2317      	movs	r3, #23
 8005cfa:	e000      	b.n	8005cfe <get_rail_name_error_detail+0xaa>

	default:
		return ED_UNDEFINED;
 8005cfc:	231a      	movs	r3, #26
	}
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	370c      	adds	r7, #12
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop

08005d0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005d0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005d44 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005d10:	f7fe feb6 	bl	8004a80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005d14:	480c      	ldr	r0, [pc, #48]	; (8005d48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005d16:	490d      	ldr	r1, [pc, #52]	; (8005d4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005d18:	4a0d      	ldr	r2, [pc, #52]	; (8005d50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005d1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005d1c:	e002      	b.n	8005d24 <LoopCopyDataInit>

08005d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005d22:	3304      	adds	r3, #4

08005d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005d28:	d3f9      	bcc.n	8005d1e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005d2a:	4a0a      	ldr	r2, [pc, #40]	; (8005d54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005d2c:	4c0a      	ldr	r4, [pc, #40]	; (8005d58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005d30:	e001      	b.n	8005d36 <LoopFillZerobss>

08005d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005d34:	3204      	adds	r2, #4

08005d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005d38:	d3fb      	bcc.n	8005d32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005d3a:	f014 fabd 	bl	801a2b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005d3e:	f7fd fc85 	bl	800364c <main>
  bx  lr
 8005d42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005d44:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005d48:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005d4c:	24000138 	.word	0x24000138
  ldr r2, =_sidata
 8005d50:	0801b1e8 	.word	0x0801b1e8
  ldr r2, =_sbss
 8005d54:	24000140 	.word	0x24000140
  ldr r4, =_ebss
 8005d58:	2400697c 	.word	0x2400697c

08005d5c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005d5c:	e7fe      	b.n	8005d5c <ADC3_IRQHandler>
	...

08005d60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d66:	2003      	movs	r0, #3
 8005d68:	f001 fd39 	bl	80077de <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005d6c:	f008 fe7c 	bl	800ea68 <HAL_RCC_GetSysClockFreq>
 8005d70:	4602      	mov	r2, r0
 8005d72:	4b15      	ldr	r3, [pc, #84]	; (8005dc8 <HAL_Init+0x68>)
 8005d74:	699b      	ldr	r3, [r3, #24]
 8005d76:	0a1b      	lsrs	r3, r3, #8
 8005d78:	f003 030f 	and.w	r3, r3, #15
 8005d7c:	4913      	ldr	r1, [pc, #76]	; (8005dcc <HAL_Init+0x6c>)
 8005d7e:	5ccb      	ldrb	r3, [r1, r3]
 8005d80:	f003 031f 	and.w	r3, r3, #31
 8005d84:	fa22 f303 	lsr.w	r3, r2, r3
 8005d88:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005d8a:	4b0f      	ldr	r3, [pc, #60]	; (8005dc8 <HAL_Init+0x68>)
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	f003 030f 	and.w	r3, r3, #15
 8005d92:	4a0e      	ldr	r2, [pc, #56]	; (8005dcc <HAL_Init+0x6c>)
 8005d94:	5cd3      	ldrb	r3, [r2, r3]
 8005d96:	f003 031f 	and.w	r3, r3, #31
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005da0:	4a0b      	ldr	r2, [pc, #44]	; (8005dd0 <HAL_Init+0x70>)
 8005da2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005da4:	4a0b      	ldr	r2, [pc, #44]	; (8005dd4 <HAL_Init+0x74>)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005daa:	2005      	movs	r0, #5
 8005dac:	f7fe fc52 	bl	8004654 <HAL_InitTick>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d001      	beq.n	8005dba <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e002      	b.n	8005dc0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005dba:	f7fe fc2d 	bl	8004618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3708      	adds	r7, #8
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	58024400 	.word	0x58024400
 8005dcc:	0801b134 	.word	0x0801b134
 8005dd0:	240000c4 	.word	0x240000c4
 8005dd4:	240000c0 	.word	0x240000c0

08005dd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005ddc:	4b06      	ldr	r3, [pc, #24]	; (8005df8 <HAL_IncTick+0x20>)
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	461a      	mov	r2, r3
 8005de2:	4b06      	ldr	r3, [pc, #24]	; (8005dfc <HAL_IncTick+0x24>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4413      	add	r3, r2
 8005de8:	4a04      	ldr	r2, [pc, #16]	; (8005dfc <HAL_IncTick+0x24>)
 8005dea:	6013      	str	r3, [r2, #0]
}
 8005dec:	bf00      	nop
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr
 8005df6:	bf00      	nop
 8005df8:	240000cc 	.word	0x240000cc
 8005dfc:	24001ffc 	.word	0x24001ffc

08005e00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005e00:	b480      	push	{r7}
 8005e02:	af00      	add	r7, sp, #0
  return uwTick;
 8005e04:	4b03      	ldr	r3, [pc, #12]	; (8005e14 <HAL_GetTick+0x14>)
 8005e06:	681b      	ldr	r3, [r3, #0]
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	24001ffc 	.word	0x24001ffc

08005e18 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005e1c:	4b03      	ldr	r3, [pc, #12]	; (8005e2c <HAL_GetREVID+0x14>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	0c1b      	lsrs	r3, r3, #16
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr
 8005e2c:	5c001000 	.word	0x5c001000

08005e30 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8005e3a:	4b07      	ldr	r3, [pc, #28]	; (8005e58 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8005e3c:	685a      	ldr	r2, [r3, #4]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	43db      	mvns	r3, r3
 8005e42:	401a      	ands	r2, r3
 8005e44:	4904      	ldr	r1, [pc, #16]	; (8005e58 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	604b      	str	r3, [r1, #4]
}
 8005e4c:	bf00      	nop
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr
 8005e58:	58000400 	.word	0x58000400

08005e5c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	431a      	orrs	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	609a      	str	r2, [r3, #8]
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b083      	sub	sp, #12
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
 8005e8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	431a      	orrs	r2, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	609a      	str	r2, [r3, #8]
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	370c      	adds	r7, #12
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b087      	sub	sp, #28
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	607a      	str	r2, [r7, #4]
 8005ed0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	3360      	adds	r3, #96	; 0x60
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	4413      	add	r3, r2
 8005ede:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	430b      	orrs	r3, r1
 8005ef2:	431a      	orrs	r2, r3
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005ef8:	bf00      	nop
 8005efa:	371c      	adds	r7, #28
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b085      	sub	sp, #20
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	f003 031f 	and.w	r3, r3, #31
 8005f1e:	6879      	ldr	r1, [r7, #4]
 8005f20:	fa01 f303 	lsl.w	r3, r1, r3
 8005f24:	431a      	orrs	r2, r3
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	611a      	str	r2, [r3, #16]
}
 8005f2a:	bf00      	nop
 8005f2c:	3714      	adds	r7, #20
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr

08005f36 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8005f36:	b480      	push	{r7}
 8005f38:	b087      	sub	sp, #28
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	60f8      	str	r0, [r7, #12]
 8005f3e:	60b9      	str	r1, [r7, #8]
 8005f40:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	3360      	adds	r3, #96	; 0x60
 8005f46:	461a      	mov	r2, r3
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	4413      	add	r3, r2
 8005f4e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	431a      	orrs	r2, r3
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	601a      	str	r2, [r3, #0]
  }
}
 8005f60:	bf00      	nop
 8005f62:	371c      	adds	r7, #28
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d101      	bne.n	8005f84 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005f80:	2301      	movs	r3, #1
 8005f82:	e000      	b.n	8005f86 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	370c      	adds	r7, #12
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr

08005f92 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005f92:	b480      	push	{r7}
 8005f94:	b087      	sub	sp, #28
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	60f8      	str	r0, [r7, #12]
 8005f9a:	60b9      	str	r1, [r7, #8]
 8005f9c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	3330      	adds	r3, #48	; 0x30
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	0a1b      	lsrs	r3, r3, #8
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	f003 030c 	and.w	r3, r3, #12
 8005fae:	4413      	add	r3, r2
 8005fb0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	f003 031f 	and.w	r3, r3, #31
 8005fbc:	211f      	movs	r1, #31
 8005fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8005fc2:	43db      	mvns	r3, r3
 8005fc4:	401a      	ands	r2, r3
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	0e9b      	lsrs	r3, r3, #26
 8005fca:	f003 011f 	and.w	r1, r3, #31
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	f003 031f 	and.w	r3, r3, #31
 8005fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005fd8:	431a      	orrs	r2, r3
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005fde:	bf00      	nop
 8005fe0:	371c      	adds	r7, #28
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr

08005fea <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8005fea:	b480      	push	{r7}
 8005fec:	b083      	sub	sp, #12
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
 8005ff2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	f023 0203 	bic.w	r2, r3, #3
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	431a      	orrs	r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	60da      	str	r2, [r3, #12]
}
 8006004:	bf00      	nop
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006010:	b480      	push	{r7}
 8006012:	b087      	sub	sp, #28
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	3314      	adds	r3, #20
 8006020:	461a      	mov	r2, r3
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	0e5b      	lsrs	r3, r3, #25
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	f003 0304 	and.w	r3, r3, #4
 800602c:	4413      	add	r3, r2
 800602e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	0d1b      	lsrs	r3, r3, #20
 8006038:	f003 031f 	and.w	r3, r3, #31
 800603c:	2107      	movs	r1, #7
 800603e:	fa01 f303 	lsl.w	r3, r1, r3
 8006042:	43db      	mvns	r3, r3
 8006044:	401a      	ands	r2, r3
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	0d1b      	lsrs	r3, r3, #20
 800604a:	f003 031f 	and.w	r3, r3, #31
 800604e:	6879      	ldr	r1, [r7, #4]
 8006050:	fa01 f303 	lsl.w	r3, r1, r3
 8006054:	431a      	orrs	r2, r3
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800605a:	bf00      	nop
 800605c:	371c      	adds	r7, #28
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
	...

08006068 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	60b9      	str	r1, [r7, #8]
 8006072:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006080:	43db      	mvns	r3, r3
 8006082:	401a      	ands	r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f003 0318 	and.w	r3, r3, #24
 800608a:	4908      	ldr	r1, [pc, #32]	; (80060ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800608c:	40d9      	lsrs	r1, r3
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	400b      	ands	r3, r1
 8006092:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006096:	431a      	orrs	r2, r3
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800609e:	bf00      	nop
 80060a0:	3714      	adds	r7, #20
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr
 80060aa:	bf00      	nop
 80060ac:	000fffff 	.word	0x000fffff

080060b0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	f003 031f 	and.w	r3, r3, #31
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	689a      	ldr	r2, [r3, #8]
 80060d8:	4b04      	ldr	r3, [pc, #16]	; (80060ec <LL_ADC_DisableDeepPowerDown+0x20>)
 80060da:	4013      	ands	r3, r2
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	6093      	str	r3, [r2, #8]
}
 80060e0:	bf00      	nop
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr
 80060ec:	5fffffc0 	.word	0x5fffffc0

080060f0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006100:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006104:	d101      	bne.n	800610a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006106:	2301      	movs	r3, #1
 8006108:	e000      	b.n	800610c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800610a:	2300      	movs	r3, #0
}
 800610c:	4618      	mov	r0, r3
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689a      	ldr	r2, [r3, #8]
 8006124:	4b05      	ldr	r3, [pc, #20]	; (800613c <LL_ADC_EnableInternalRegulator+0x24>)
 8006126:	4013      	ands	r3, r2
 8006128:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr
 800613c:	6fffffc0 	.word	0x6fffffc0

08006140 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006150:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006154:	d101      	bne.n	800615a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006156:	2301      	movs	r3, #1
 8006158:	e000      	b.n	800615c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800615a:	2300      	movs	r3, #0
}
 800615c:	4618      	mov	r0, r3
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	689a      	ldr	r2, [r3, #8]
 8006174:	4b05      	ldr	r3, [pc, #20]	; (800618c <LL_ADC_Enable+0x24>)
 8006176:	4013      	ands	r3, r2
 8006178:	f043 0201 	orr.w	r2, r3, #1
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006180:	bf00      	nop
 8006182:	370c      	adds	r7, #12
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr
 800618c:	7fffffc0 	.word	0x7fffffc0

08006190 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006190:	b480      	push	{r7}
 8006192:	b083      	sub	sp, #12
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	689a      	ldr	r2, [r3, #8]
 800619c:	4b05      	ldr	r3, [pc, #20]	; (80061b4 <LL_ADC_Disable+0x24>)
 800619e:	4013      	ands	r3, r2
 80061a0:	f043 0202 	orr.w	r2, r3, #2
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80061a8:	bf00      	nop
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr
 80061b4:	7fffffc0 	.word	0x7fffffc0

080061b8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b083      	sub	sp, #12
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f003 0301 	and.w	r3, r3, #1
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d101      	bne.n	80061d0 <LL_ADC_IsEnabled+0x18>
 80061cc:	2301      	movs	r3, #1
 80061ce:	e000      	b.n	80061d2 <LL_ADC_IsEnabled+0x1a>
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr

080061de <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80061de:	b480      	push	{r7}
 80061e0:	b083      	sub	sp, #12
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	f003 0302 	and.w	r3, r3, #2
 80061ee:	2b02      	cmp	r3, #2
 80061f0:	d101      	bne.n	80061f6 <LL_ADC_IsDisableOngoing+0x18>
 80061f2:	2301      	movs	r3, #1
 80061f4:	e000      	b.n	80061f8 <LL_ADC_IsDisableOngoing+0x1a>
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689a      	ldr	r2, [r3, #8]
 8006210:	4b05      	ldr	r3, [pc, #20]	; (8006228 <LL_ADC_REG_StartConversion+0x24>)
 8006212:	4013      	ands	r3, r2
 8006214:	f043 0204 	orr.w	r2, r3, #4
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800621c:	bf00      	nop
 800621e:	370c      	adds	r7, #12
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	7fffffc0 	.word	0x7fffffc0

0800622c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	f003 0304 	and.w	r3, r3, #4
 800623c:	2b04      	cmp	r3, #4
 800623e:	d101      	bne.n	8006244 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006240:	2301      	movs	r3, #1
 8006242:	e000      	b.n	8006246 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	370c      	adds	r7, #12
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr

08006252 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006252:	b480      	push	{r7}
 8006254:	b083      	sub	sp, #12
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	f003 0308 	and.w	r3, r3, #8
 8006262:	2b08      	cmp	r3, #8
 8006264:	d101      	bne.n	800626a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006266:	2301      	movs	r3, #1
 8006268:	e000      	b.n	800626c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800626a:	2300      	movs	r3, #0
}
 800626c:	4618      	mov	r0, r3
 800626e:	370c      	adds	r7, #12
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr

08006278 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006278:	b590      	push	{r4, r7, lr}
 800627a:	b089      	sub	sp, #36	; 0x24
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006280:	2300      	movs	r3, #0
 8006282:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006284:	2300      	movs	r3, #0
 8006286:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d101      	bne.n	8006292 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	e18f      	b.n	80065b2 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800629c:	2b00      	cmp	r3, #0
 800629e:	d109      	bne.n	80062b4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f7fa fb53 	bl	800094c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4618      	mov	r0, r3
 80062ba:	f7ff ff19 	bl	80060f0 <LL_ADC_IsDeepPowerDownEnabled>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d004      	beq.n	80062ce <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4618      	mov	r0, r3
 80062ca:	f7ff feff 	bl	80060cc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4618      	mov	r0, r3
 80062d4:	f7ff ff34 	bl	8006140 <LL_ADC_IsInternalRegulatorEnabled>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d114      	bne.n	8006308 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f7ff ff18 	bl	8006118 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80062e8:	4b87      	ldr	r3, [pc, #540]	; (8006508 <HAL_ADC_Init+0x290>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	099b      	lsrs	r3, r3, #6
 80062ee:	4a87      	ldr	r2, [pc, #540]	; (800650c <HAL_ADC_Init+0x294>)
 80062f0:	fba2 2303 	umull	r2, r3, r2, r3
 80062f4:	099b      	lsrs	r3, r3, #6
 80062f6:	3301      	adds	r3, #1
 80062f8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80062fa:	e002      	b.n	8006302 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	3b01      	subs	r3, #1
 8006300:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d1f9      	bne.n	80062fc <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4618      	mov	r0, r3
 800630e:	f7ff ff17 	bl	8006140 <LL_ADC_IsInternalRegulatorEnabled>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d10d      	bne.n	8006334 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800631c:	f043 0210 	orr.w	r2, r3, #16
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006328:	f043 0201 	orr.w	r2, r3, #1
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4618      	mov	r0, r3
 800633a:	f7ff ff77 	bl	800622c <LL_ADC_REG_IsConversionOngoing>
 800633e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006344:	f003 0310 	and.w	r3, r3, #16
 8006348:	2b00      	cmp	r3, #0
 800634a:	f040 8129 	bne.w	80065a0 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	2b00      	cmp	r3, #0
 8006352:	f040 8125 	bne.w	80065a0 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800635a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800635e:	f043 0202 	orr.w	r2, r3, #2
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4618      	mov	r0, r3
 800636c:	f7ff ff24 	bl	80061b8 <LL_ADC_IsEnabled>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d136      	bne.n	80063e4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a65      	ldr	r2, [pc, #404]	; (8006510 <HAL_ADC_Init+0x298>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d004      	beq.n	800638a <HAL_ADC_Init+0x112>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a63      	ldr	r2, [pc, #396]	; (8006514 <HAL_ADC_Init+0x29c>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d10e      	bne.n	80063a8 <HAL_ADC_Init+0x130>
 800638a:	4861      	ldr	r0, [pc, #388]	; (8006510 <HAL_ADC_Init+0x298>)
 800638c:	f7ff ff14 	bl	80061b8 <LL_ADC_IsEnabled>
 8006390:	4604      	mov	r4, r0
 8006392:	4860      	ldr	r0, [pc, #384]	; (8006514 <HAL_ADC_Init+0x29c>)
 8006394:	f7ff ff10 	bl	80061b8 <LL_ADC_IsEnabled>
 8006398:	4603      	mov	r3, r0
 800639a:	4323      	orrs	r3, r4
 800639c:	2b00      	cmp	r3, #0
 800639e:	bf0c      	ite	eq
 80063a0:	2301      	moveq	r3, #1
 80063a2:	2300      	movne	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	e008      	b.n	80063ba <HAL_ADC_Init+0x142>
 80063a8:	485b      	ldr	r0, [pc, #364]	; (8006518 <HAL_ADC_Init+0x2a0>)
 80063aa:	f7ff ff05 	bl	80061b8 <LL_ADC_IsEnabled>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	bf0c      	ite	eq
 80063b4:	2301      	moveq	r3, #1
 80063b6:	2300      	movne	r3, #0
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d012      	beq.n	80063e4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a53      	ldr	r2, [pc, #332]	; (8006510 <HAL_ADC_Init+0x298>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d004      	beq.n	80063d2 <HAL_ADC_Init+0x15a>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a51      	ldr	r2, [pc, #324]	; (8006514 <HAL_ADC_Init+0x29c>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d101      	bne.n	80063d6 <HAL_ADC_Init+0x15e>
 80063d2:	4a52      	ldr	r2, [pc, #328]	; (800651c <HAL_ADC_Init+0x2a4>)
 80063d4:	e000      	b.n	80063d8 <HAL_ADC_Init+0x160>
 80063d6:	4a52      	ldr	r2, [pc, #328]	; (8006520 <HAL_ADC_Init+0x2a8>)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	4619      	mov	r1, r3
 80063de:	4610      	mov	r0, r2
 80063e0:	f7ff fd3c 	bl	8005e5c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80063e4:	f7ff fd18 	bl	8005e18 <HAL_GetREVID>
 80063e8:	4603      	mov	r3, r0
 80063ea:	f241 0203 	movw	r2, #4099	; 0x1003
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d914      	bls.n	800641c <HAL_ADC_Init+0x1a4>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	2b10      	cmp	r3, #16
 80063f8:	d110      	bne.n	800641c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	7d5b      	ldrb	r3, [r3, #21]
 80063fe:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006404:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800640a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	7f1b      	ldrb	r3, [r3, #28]
 8006410:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8006412:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006414:	f043 030c 	orr.w	r3, r3, #12
 8006418:	61bb      	str	r3, [r7, #24]
 800641a:	e00d      	b.n	8006438 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	7d5b      	ldrb	r3, [r3, #21]
 8006420:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006426:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800642c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	7f1b      	ldrb	r3, [r3, #28]
 8006432:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006434:	4313      	orrs	r3, r2
 8006436:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	7f1b      	ldrb	r3, [r3, #28]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d106      	bne.n	800644e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a1b      	ldr	r3, [r3, #32]
 8006444:	3b01      	subs	r3, #1
 8006446:	045b      	lsls	r3, r3, #17
 8006448:	69ba      	ldr	r2, [r7, #24]
 800644a:	4313      	orrs	r3, r2
 800644c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006452:	2b00      	cmp	r3, #0
 8006454:	d009      	beq.n	800646a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006462:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006464:	69ba      	ldr	r2, [r7, #24]
 8006466:	4313      	orrs	r3, r2
 8006468:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	68da      	ldr	r2, [r3, #12]
 8006470:	4b2c      	ldr	r3, [pc, #176]	; (8006524 <HAL_ADC_Init+0x2ac>)
 8006472:	4013      	ands	r3, r2
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	6812      	ldr	r2, [r2, #0]
 8006478:	69b9      	ldr	r1, [r7, #24]
 800647a:	430b      	orrs	r3, r1
 800647c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4618      	mov	r0, r3
 8006484:	f7ff fed2 	bl	800622c <LL_ADC_REG_IsConversionOngoing>
 8006488:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4618      	mov	r0, r3
 8006490:	f7ff fedf 	bl	8006252 <LL_ADC_INJ_IsConversionOngoing>
 8006494:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d15f      	bne.n	800655c <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d15c      	bne.n	800655c <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	7d1b      	ldrb	r3, [r3, #20]
 80064a6:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80064ac:	4313      	orrs	r3, r2
 80064ae:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	68da      	ldr	r2, [r3, #12]
 80064b6:	4b1c      	ldr	r3, [pc, #112]	; (8006528 <HAL_ADC_Init+0x2b0>)
 80064b8:	4013      	ands	r3, r2
 80064ba:	687a      	ldr	r2, [r7, #4]
 80064bc:	6812      	ldr	r2, [r2, #0]
 80064be:	69b9      	ldr	r1, [r7, #24]
 80064c0:	430b      	orrs	r3, r1
 80064c2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d130      	bne.n	8006530 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d2:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	691a      	ldr	r2, [r3, #16]
 80064da:	4b14      	ldr	r3, [pc, #80]	; (800652c <HAL_ADC_Init+0x2b4>)
 80064dc:	4013      	ands	r3, r2
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80064e2:	3a01      	subs	r2, #1
 80064e4:	0411      	lsls	r1, r2, #16
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80064ea:	4311      	orrs	r1, r2
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80064f0:	4311      	orrs	r1, r2
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80064f6:	430a      	orrs	r2, r1
 80064f8:	431a      	orrs	r2, r3
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f042 0201 	orr.w	r2, r2, #1
 8006502:	611a      	str	r2, [r3, #16]
 8006504:	e01c      	b.n	8006540 <HAL_ADC_Init+0x2c8>
 8006506:	bf00      	nop
 8006508:	240000c0 	.word	0x240000c0
 800650c:	053e2d63 	.word	0x053e2d63
 8006510:	40022000 	.word	0x40022000
 8006514:	40022100 	.word	0x40022100
 8006518:	58026000 	.word	0x58026000
 800651c:	40022300 	.word	0x40022300
 8006520:	58026300 	.word	0x58026300
 8006524:	fff0c003 	.word	0xfff0c003
 8006528:	ffffbffc 	.word	0xffffbffc
 800652c:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	691a      	ldr	r2, [r3, #16]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f022 0201 	bic.w	r2, r2, #1
 800653e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	691b      	ldr	r3, [r3, #16]
 8006546:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	430a      	orrs	r2, r1
 8006554:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 fdec 	bl	8007134 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	2b01      	cmp	r3, #1
 8006562:	d10c      	bne.n	800657e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800656a:	f023 010f 	bic.w	r1, r3, #15
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	699b      	ldr	r3, [r3, #24]
 8006572:	1e5a      	subs	r2, r3, #1
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	430a      	orrs	r2, r1
 800657a:	631a      	str	r2, [r3, #48]	; 0x30
 800657c:	e007      	b.n	800658e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f022 020f 	bic.w	r2, r2, #15
 800658c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006592:	f023 0303 	bic.w	r3, r3, #3
 8006596:	f043 0201 	orr.w	r2, r3, #1
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	655a      	str	r2, [r3, #84]	; 0x54
 800659e:	e007      	b.n	80065b0 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a4:	f043 0210 	orr.w	r2, r3, #16
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80065b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3724      	adds	r7, #36	; 0x24
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd90      	pop	{r4, r7, pc}
 80065ba:	bf00      	nop

080065bc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b086      	sub	sp, #24
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a55      	ldr	r2, [pc, #340]	; (8006724 <HAL_ADC_Start_DMA+0x168>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d004      	beq.n	80065dc <HAL_ADC_Start_DMA+0x20>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a54      	ldr	r2, [pc, #336]	; (8006728 <HAL_ADC_Start_DMA+0x16c>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d101      	bne.n	80065e0 <HAL_ADC_Start_DMA+0x24>
 80065dc:	4b53      	ldr	r3, [pc, #332]	; (800672c <HAL_ADC_Start_DMA+0x170>)
 80065de:	e000      	b.n	80065e2 <HAL_ADC_Start_DMA+0x26>
 80065e0:	4b53      	ldr	r3, [pc, #332]	; (8006730 <HAL_ADC_Start_DMA+0x174>)
 80065e2:	4618      	mov	r0, r3
 80065e4:	f7ff fd64 	bl	80060b0 <LL_ADC_GetMultimode>
 80065e8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7ff fe1c 	bl	800622c <LL_ADC_REG_IsConversionOngoing>
 80065f4:	4603      	mov	r3, r0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	f040 808c 	bne.w	8006714 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006602:	2b01      	cmp	r3, #1
 8006604:	d101      	bne.n	800660a <HAL_ADC_Start_DMA+0x4e>
 8006606:	2302      	movs	r3, #2
 8006608:	e087      	b.n	800671a <HAL_ADC_Start_DMA+0x15e>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2201      	movs	r2, #1
 800660e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d005      	beq.n	8006624 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	2b05      	cmp	r3, #5
 800661c:	d002      	beq.n	8006624 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	2b09      	cmp	r3, #9
 8006622:	d170      	bne.n	8006706 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006624:	68f8      	ldr	r0, [r7, #12]
 8006626:	f000 fc07 	bl	8006e38 <ADC_Enable>
 800662a:	4603      	mov	r3, r0
 800662c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800662e:	7dfb      	ldrb	r3, [r7, #23]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d163      	bne.n	80066fc <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006638:	4b3e      	ldr	r3, [pc, #248]	; (8006734 <HAL_ADC_Start_DMA+0x178>)
 800663a:	4013      	ands	r3, r2
 800663c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a37      	ldr	r2, [pc, #220]	; (8006728 <HAL_ADC_Start_DMA+0x16c>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d002      	beq.n	8006654 <HAL_ADC_Start_DMA+0x98>
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	e000      	b.n	8006656 <HAL_ADC_Start_DMA+0x9a>
 8006654:	4b33      	ldr	r3, [pc, #204]	; (8006724 <HAL_ADC_Start_DMA+0x168>)
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	6812      	ldr	r2, [r2, #0]
 800665a:	4293      	cmp	r3, r2
 800665c:	d002      	beq.n	8006664 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d105      	bne.n	8006670 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006668:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006674:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006678:	2b00      	cmp	r3, #0
 800667a:	d006      	beq.n	800668a <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006680:	f023 0206 	bic.w	r2, r3, #6
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	659a      	str	r2, [r3, #88]	; 0x58
 8006688:	e002      	b.n	8006690 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2200      	movs	r2, #0
 800668e:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006694:	4a28      	ldr	r2, [pc, #160]	; (8006738 <HAL_ADC_Start_DMA+0x17c>)
 8006696:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800669c:	4a27      	ldr	r2, [pc, #156]	; (800673c <HAL_ADC_Start_DMA+0x180>)
 800669e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066a4:	4a26      	ldr	r2, [pc, #152]	; (8006740 <HAL_ADC_Start_DMA+0x184>)
 80066a6:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	221c      	movs	r2, #28
 80066ae:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2200      	movs	r2, #0
 80066b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	685a      	ldr	r2, [r3, #4]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f042 0210 	orr.w	r2, r2, #16
 80066c6:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d0:	4619      	mov	r1, r3
 80066d2:	4610      	mov	r0, r2
 80066d4:	f7ff fc89 	bl	8005fea <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	3340      	adds	r3, #64	; 0x40
 80066e2:	4619      	mov	r1, r3
 80066e4:	68ba      	ldr	r2, [r7, #8]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f002 f80e 	bl	8008708 <HAL_DMA_Start_IT>
 80066ec:	4603      	mov	r3, r0
 80066ee:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4618      	mov	r0, r3
 80066f6:	f7ff fd85 	bl	8006204 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80066fa:	e00d      	b.n	8006718 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2200      	movs	r2, #0
 8006700:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8006704:	e008      	b.n	8006718 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8006712:	e001      	b.n	8006718 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006714:	2302      	movs	r3, #2
 8006716:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006718:	7dfb      	ldrb	r3, [r7, #23]
}
 800671a:	4618      	mov	r0, r3
 800671c:	3718      	adds	r7, #24
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	40022000 	.word	0x40022000
 8006728:	40022100 	.word	0x40022100
 800672c:	40022300 	.word	0x40022300
 8006730:	58026300 	.word	0x58026300
 8006734:	fffff0fe 	.word	0xfffff0fe
 8006738:	0800700b 	.word	0x0800700b
 800673c:	080070e3 	.word	0x080070e3
 8006740:	080070ff 	.word	0x080070ff

08006744 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800674c:	bf00      	nop
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006758:	b480      	push	{r7}
 800675a:	b083      	sub	sp, #12
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006760:	bf00      	nop
 8006762:	370c      	adds	r7, #12
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr

0800676c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800676c:	b480      	push	{r7}
 800676e:	b083      	sub	sp, #12
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006774:	bf00      	nop
 8006776:	370c      	adds	r7, #12
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr

08006780 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006780:	b590      	push	{r4, r7, lr}
 8006782:	b0a1      	sub	sp, #132	; 0x84
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800678a:	2300      	movs	r3, #0
 800678c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006790:	2300      	movs	r3, #0
 8006792:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	4a65      	ldr	r2, [pc, #404]	; (8006930 <HAL_ADC_ConfigChannel+0x1b0>)
 800679a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d101      	bne.n	80067aa <HAL_ADC_ConfigChannel+0x2a>
 80067a6:	2302      	movs	r3, #2
 80067a8:	e32e      	b.n	8006e08 <HAL_ADC_ConfigChannel+0x688>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2201      	movs	r2, #1
 80067ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4618      	mov	r0, r3
 80067b8:	f7ff fd38 	bl	800622c <LL_ADC_REG_IsConversionOngoing>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f040 8313 	bne.w	8006dea <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	db2c      	blt.n	8006826 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d108      	bne.n	80067ea <HAL_ADC_ConfigChannel+0x6a>
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	0e9b      	lsrs	r3, r3, #26
 80067de:	f003 031f 	and.w	r3, r3, #31
 80067e2:	2201      	movs	r2, #1
 80067e4:	fa02 f303 	lsl.w	r3, r2, r3
 80067e8:	e016      	b.n	8006818 <HAL_ADC_ConfigChannel+0x98>
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067f2:	fa93 f3a3 	rbit	r3, r3
 80067f6:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80067f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80067fa:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80067fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d101      	bne.n	8006806 <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 8006802:	2320      	movs	r3, #32
 8006804:	e003      	b.n	800680e <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 8006806:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006808:	fab3 f383 	clz	r3, r3
 800680c:	b2db      	uxtb	r3, r3
 800680e:	f003 031f 	and.w	r3, r3, #31
 8006812:	2201      	movs	r2, #1
 8006814:	fa02 f303 	lsl.w	r3, r2, r3
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	6812      	ldr	r2, [r2, #0]
 800681c:	69d1      	ldr	r1, [r2, #28]
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	6812      	ldr	r2, [r2, #0]
 8006822:	430b      	orrs	r3, r1
 8006824:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6818      	ldr	r0, [r3, #0]
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	6859      	ldr	r1, [r3, #4]
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	461a      	mov	r2, r3
 8006834:	f7ff fbad 	bl	8005f92 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4618      	mov	r0, r3
 800683e:	f7ff fcf5 	bl	800622c <LL_ADC_REG_IsConversionOngoing>
 8006842:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4618      	mov	r0, r3
 800684a:	f7ff fd02 	bl	8006252 <LL_ADC_INJ_IsConversionOngoing>
 800684e:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006850:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006852:	2b00      	cmp	r3, #0
 8006854:	f040 80b8 	bne.w	80069c8 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006858:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800685a:	2b00      	cmp	r3, #0
 800685c:	f040 80b4 	bne.w	80069c8 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6818      	ldr	r0, [r3, #0]
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	6819      	ldr	r1, [r3, #0]
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	461a      	mov	r2, r3
 800686e:	f7ff fbcf 	bl	8006010 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006872:	4b30      	ldr	r3, [pc, #192]	; (8006934 <HAL_ADC_ConfigChannel+0x1b4>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800687a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800687e:	d10b      	bne.n	8006898 <HAL_ADC_ConfigChannel+0x118>
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	695a      	ldr	r2, [r3, #20]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68db      	ldr	r3, [r3, #12]
 800688a:	089b      	lsrs	r3, r3, #2
 800688c:	f003 0307 	and.w	r3, r3, #7
 8006890:	005b      	lsls	r3, r3, #1
 8006892:	fa02 f303 	lsl.w	r3, r2, r3
 8006896:	e01d      	b.n	80068d4 <HAL_ADC_ConfigChannel+0x154>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	68db      	ldr	r3, [r3, #12]
 800689e:	f003 0310 	and.w	r3, r3, #16
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d10b      	bne.n	80068be <HAL_ADC_ConfigChannel+0x13e>
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	695a      	ldr	r2, [r3, #20]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	089b      	lsrs	r3, r3, #2
 80068b2:	f003 0307 	and.w	r3, r3, #7
 80068b6:	005b      	lsls	r3, r3, #1
 80068b8:	fa02 f303 	lsl.w	r3, r2, r3
 80068bc:	e00a      	b.n	80068d4 <HAL_ADC_ConfigChannel+0x154>
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	695a      	ldr	r2, [r3, #20]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	089b      	lsrs	r3, r3, #2
 80068ca:	f003 0304 	and.w	r3, r3, #4
 80068ce:	005b      	lsls	r3, r3, #1
 80068d0:	fa02 f303 	lsl.w	r3, r2, r3
 80068d4:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	2b04      	cmp	r3, #4
 80068dc:	d02c      	beq.n	8006938 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6818      	ldr	r0, [r3, #0]
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	6919      	ldr	r1, [r3, #16]
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80068ec:	f7ff faea 	bl	8005ec4 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6818      	ldr	r0, [r3, #0]
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	6919      	ldr	r1, [r3, #16]
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	7e5b      	ldrb	r3, [r3, #25]
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d102      	bne.n	8006906 <HAL_ADC_ConfigChannel+0x186>
 8006900:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006904:	e000      	b.n	8006908 <HAL_ADC_ConfigChannel+0x188>
 8006906:	2300      	movs	r3, #0
 8006908:	461a      	mov	r2, r3
 800690a:	f7ff fb14 	bl	8005f36 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6818      	ldr	r0, [r3, #0]
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	6919      	ldr	r1, [r3, #16]
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	7e1b      	ldrb	r3, [r3, #24]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d102      	bne.n	8006924 <HAL_ADC_ConfigChannel+0x1a4>
 800691e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006922:	e000      	b.n	8006926 <HAL_ADC_ConfigChannel+0x1a6>
 8006924:	2300      	movs	r3, #0
 8006926:	461a      	mov	r2, r3
 8006928:	f7ff faec 	bl	8005f04 <LL_ADC_SetDataRightShift>
 800692c:	e04c      	b.n	80069c8 <HAL_ADC_ConfigChannel+0x248>
 800692e:	bf00      	nop
 8006930:	47ff0000 	.word	0x47ff0000
 8006934:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800693e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	069b      	lsls	r3, r3, #26
 8006948:	429a      	cmp	r2, r3
 800694a:	d107      	bne.n	800695c <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800695a:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006962:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	069b      	lsls	r3, r3, #26
 800696c:	429a      	cmp	r2, r3
 800696e:	d107      	bne.n	8006980 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800697e:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006986:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	069b      	lsls	r3, r3, #26
 8006990:	429a      	cmp	r2, r3
 8006992:	d107      	bne.n	80069a4 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80069a2:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	069b      	lsls	r3, r3, #26
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d107      	bne.n	80069c8 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80069c6:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4618      	mov	r0, r3
 80069ce:	f7ff fbf3 	bl	80061b8 <LL_ADC_IsEnabled>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	f040 8211 	bne.w	8006dfc <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6818      	ldr	r0, [r3, #0]
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	6819      	ldr	r1, [r3, #0]
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	68db      	ldr	r3, [r3, #12]
 80069e6:	461a      	mov	r2, r3
 80069e8:	f7ff fb3e 	bl	8006068 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	68db      	ldr	r3, [r3, #12]
 80069f0:	4aa1      	ldr	r2, [pc, #644]	; (8006c78 <HAL_ADC_ConfigChannel+0x4f8>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	f040 812e 	bne.w	8006c54 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d10b      	bne.n	8006a20 <HAL_ADC_ConfigChannel+0x2a0>
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	0e9b      	lsrs	r3, r3, #26
 8006a0e:	3301      	adds	r3, #1
 8006a10:	f003 031f 	and.w	r3, r3, #31
 8006a14:	2b09      	cmp	r3, #9
 8006a16:	bf94      	ite	ls
 8006a18:	2301      	movls	r3, #1
 8006a1a:	2300      	movhi	r3, #0
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	e019      	b.n	8006a54 <HAL_ADC_ConfigChannel+0x2d4>
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006a28:	fa93 f3a3 	rbit	r3, r3
 8006a2c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8006a2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a30:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8006a32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d101      	bne.n	8006a3c <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8006a38:	2320      	movs	r3, #32
 8006a3a:	e003      	b.n	8006a44 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8006a3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a3e:	fab3 f383 	clz	r3, r3
 8006a42:	b2db      	uxtb	r3, r3
 8006a44:	3301      	adds	r3, #1
 8006a46:	f003 031f 	and.w	r3, r3, #31
 8006a4a:	2b09      	cmp	r3, #9
 8006a4c:	bf94      	ite	ls
 8006a4e:	2301      	movls	r3, #1
 8006a50:	2300      	movhi	r3, #0
 8006a52:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d079      	beq.n	8006b4c <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d107      	bne.n	8006a74 <HAL_ADC_ConfigChannel+0x2f4>
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	0e9b      	lsrs	r3, r3, #26
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	069b      	lsls	r3, r3, #26
 8006a6e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006a72:	e015      	b.n	8006aa0 <HAL_ADC_ConfigChannel+0x320>
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a7c:	fa93 f3a3 	rbit	r3, r3
 8006a80:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8006a82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a84:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8006a86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d101      	bne.n	8006a90 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 8006a8c:	2320      	movs	r3, #32
 8006a8e:	e003      	b.n	8006a98 <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 8006a90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a92:	fab3 f383 	clz	r3, r3
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	3301      	adds	r3, #1
 8006a9a:	069b      	lsls	r3, r3, #26
 8006a9c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d109      	bne.n	8006ac0 <HAL_ADC_ConfigChannel+0x340>
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	0e9b      	lsrs	r3, r3, #26
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	f003 031f 	and.w	r3, r3, #31
 8006ab8:	2101      	movs	r1, #1
 8006aba:	fa01 f303 	lsl.w	r3, r1, r3
 8006abe:	e017      	b.n	8006af0 <HAL_ADC_ConfigChannel+0x370>
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ac6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ac8:	fa93 f3a3 	rbit	r3, r3
 8006acc:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8006ace:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ad0:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8006ad2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d101      	bne.n	8006adc <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 8006ad8:	2320      	movs	r3, #32
 8006ada:	e003      	b.n	8006ae4 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 8006adc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ade:	fab3 f383 	clz	r3, r3
 8006ae2:	b2db      	uxtb	r3, r3
 8006ae4:	3301      	adds	r3, #1
 8006ae6:	f003 031f 	and.w	r3, r3, #31
 8006aea:	2101      	movs	r1, #1
 8006aec:	fa01 f303 	lsl.w	r3, r1, r3
 8006af0:	ea42 0103 	orr.w	r1, r2, r3
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d10a      	bne.n	8006b16 <HAL_ADC_ConfigChannel+0x396>
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	0e9b      	lsrs	r3, r3, #26
 8006b06:	3301      	adds	r3, #1
 8006b08:	f003 021f 	and.w	r2, r3, #31
 8006b0c:	4613      	mov	r3, r2
 8006b0e:	005b      	lsls	r3, r3, #1
 8006b10:	4413      	add	r3, r2
 8006b12:	051b      	lsls	r3, r3, #20
 8006b14:	e018      	b.n	8006b48 <HAL_ADC_ConfigChannel+0x3c8>
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b1e:	fa93 f3a3 	rbit	r3, r3
 8006b22:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8006b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b26:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8006b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d101      	bne.n	8006b32 <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 8006b2e:	2320      	movs	r3, #32
 8006b30:	e003      	b.n	8006b3a <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8006b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b34:	fab3 f383 	clz	r3, r3
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	f003 021f 	and.w	r2, r3, #31
 8006b40:	4613      	mov	r3, r2
 8006b42:	005b      	lsls	r3, r3, #1
 8006b44:	4413      	add	r3, r2
 8006b46:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006b48:	430b      	orrs	r3, r1
 8006b4a:	e07e      	b.n	8006c4a <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d107      	bne.n	8006b68 <HAL_ADC_ConfigChannel+0x3e8>
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	0e9b      	lsrs	r3, r3, #26
 8006b5e:	3301      	adds	r3, #1
 8006b60:	069b      	lsls	r3, r3, #26
 8006b62:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006b66:	e015      	b.n	8006b94 <HAL_ADC_ConfigChannel+0x414>
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b70:	fa93 f3a3 	rbit	r3, r3
 8006b74:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8006b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b78:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8006b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d101      	bne.n	8006b84 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 8006b80:	2320      	movs	r3, #32
 8006b82:	e003      	b.n	8006b8c <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 8006b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b86:	fab3 f383 	clz	r3, r3
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	069b      	lsls	r3, r3, #26
 8006b90:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d109      	bne.n	8006bb4 <HAL_ADC_ConfigChannel+0x434>
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	0e9b      	lsrs	r3, r3, #26
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	f003 031f 	and.w	r3, r3, #31
 8006bac:	2101      	movs	r1, #1
 8006bae:	fa01 f303 	lsl.w	r3, r1, r3
 8006bb2:	e017      	b.n	8006be4 <HAL_ADC_ConfigChannel+0x464>
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bba:	69fb      	ldr	r3, [r7, #28]
 8006bbc:	fa93 f3a3 	rbit	r3, r3
 8006bc0:	61bb      	str	r3, [r7, #24]
  return result;
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8006bc6:	6a3b      	ldr	r3, [r7, #32]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d101      	bne.n	8006bd0 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8006bcc:	2320      	movs	r3, #32
 8006bce:	e003      	b.n	8006bd8 <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 8006bd0:	6a3b      	ldr	r3, [r7, #32]
 8006bd2:	fab3 f383 	clz	r3, r3
 8006bd6:	b2db      	uxtb	r3, r3
 8006bd8:	3301      	adds	r3, #1
 8006bda:	f003 031f 	and.w	r3, r3, #31
 8006bde:	2101      	movs	r1, #1
 8006be0:	fa01 f303 	lsl.w	r3, r1, r3
 8006be4:	ea42 0103 	orr.w	r1, r2, r3
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d10d      	bne.n	8006c10 <HAL_ADC_ConfigChannel+0x490>
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	0e9b      	lsrs	r3, r3, #26
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	f003 021f 	and.w	r2, r3, #31
 8006c00:	4613      	mov	r3, r2
 8006c02:	005b      	lsls	r3, r3, #1
 8006c04:	4413      	add	r3, r2
 8006c06:	3b1e      	subs	r3, #30
 8006c08:	051b      	lsls	r3, r3, #20
 8006c0a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006c0e:	e01b      	b.n	8006c48 <HAL_ADC_ConfigChannel+0x4c8>
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	fa93 f3a3 	rbit	r3, r3
 8006c1c:	60fb      	str	r3, [r7, #12]
  return result;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d101      	bne.n	8006c2c <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8006c28:	2320      	movs	r3, #32
 8006c2a:	e003      	b.n	8006c34 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	fab3 f383 	clz	r3, r3
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	3301      	adds	r3, #1
 8006c36:	f003 021f 	and.w	r2, r3, #31
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	005b      	lsls	r3, r3, #1
 8006c3e:	4413      	add	r3, r2
 8006c40:	3b1e      	subs	r3, #30
 8006c42:	051b      	lsls	r3, r3, #20
 8006c44:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006c48:	430b      	orrs	r3, r1
 8006c4a:	683a      	ldr	r2, [r7, #0]
 8006c4c:	6892      	ldr	r2, [r2, #8]
 8006c4e:	4619      	mov	r1, r3
 8006c50:	f7ff f9de 	bl	8006010 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f280 80cf 	bge.w	8006dfc <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a06      	ldr	r2, [pc, #24]	; (8006c7c <HAL_ADC_ConfigChannel+0x4fc>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d004      	beq.n	8006c72 <HAL_ADC_ConfigChannel+0x4f2>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a04      	ldr	r2, [pc, #16]	; (8006c80 <HAL_ADC_ConfigChannel+0x500>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d10a      	bne.n	8006c88 <HAL_ADC_ConfigChannel+0x508>
 8006c72:	4b04      	ldr	r3, [pc, #16]	; (8006c84 <HAL_ADC_ConfigChannel+0x504>)
 8006c74:	e009      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x50a>
 8006c76:	bf00      	nop
 8006c78:	47ff0000 	.word	0x47ff0000
 8006c7c:	40022000 	.word	0x40022000
 8006c80:	40022100 	.word	0x40022100
 8006c84:	40022300 	.word	0x40022300
 8006c88:	4b61      	ldr	r3, [pc, #388]	; (8006e10 <HAL_ADC_ConfigChannel+0x690>)
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7ff f90c 	bl	8005ea8 <LL_ADC_GetCommonPathInternalCh>
 8006c90:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a5f      	ldr	r2, [pc, #380]	; (8006e14 <HAL_ADC_ConfigChannel+0x694>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d004      	beq.n	8006ca6 <HAL_ADC_ConfigChannel+0x526>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a5d      	ldr	r2, [pc, #372]	; (8006e18 <HAL_ADC_ConfigChannel+0x698>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d10e      	bne.n	8006cc4 <HAL_ADC_ConfigChannel+0x544>
 8006ca6:	485b      	ldr	r0, [pc, #364]	; (8006e14 <HAL_ADC_ConfigChannel+0x694>)
 8006ca8:	f7ff fa86 	bl	80061b8 <LL_ADC_IsEnabled>
 8006cac:	4604      	mov	r4, r0
 8006cae:	485a      	ldr	r0, [pc, #360]	; (8006e18 <HAL_ADC_ConfigChannel+0x698>)
 8006cb0:	f7ff fa82 	bl	80061b8 <LL_ADC_IsEnabled>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	4323      	orrs	r3, r4
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	bf0c      	ite	eq
 8006cbc:	2301      	moveq	r3, #1
 8006cbe:	2300      	movne	r3, #0
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	e008      	b.n	8006cd6 <HAL_ADC_ConfigChannel+0x556>
 8006cc4:	4855      	ldr	r0, [pc, #340]	; (8006e1c <HAL_ADC_ConfigChannel+0x69c>)
 8006cc6:	f7ff fa77 	bl	80061b8 <LL_ADC_IsEnabled>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	bf0c      	ite	eq
 8006cd0:	2301      	moveq	r3, #1
 8006cd2:	2300      	movne	r3, #0
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d07d      	beq.n	8006dd6 <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a50      	ldr	r2, [pc, #320]	; (8006e20 <HAL_ADC_ConfigChannel+0x6a0>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d130      	bne.n	8006d46 <HAL_ADC_ConfigChannel+0x5c6>
 8006ce4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ce6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d12b      	bne.n	8006d46 <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a4a      	ldr	r2, [pc, #296]	; (8006e1c <HAL_ADC_ConfigChannel+0x69c>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	f040 8081 	bne.w	8006dfc <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a45      	ldr	r2, [pc, #276]	; (8006e14 <HAL_ADC_ConfigChannel+0x694>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d004      	beq.n	8006d0e <HAL_ADC_ConfigChannel+0x58e>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a43      	ldr	r2, [pc, #268]	; (8006e18 <HAL_ADC_ConfigChannel+0x698>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d101      	bne.n	8006d12 <HAL_ADC_ConfigChannel+0x592>
 8006d0e:	4a45      	ldr	r2, [pc, #276]	; (8006e24 <HAL_ADC_ConfigChannel+0x6a4>)
 8006d10:	e000      	b.n	8006d14 <HAL_ADC_ConfigChannel+0x594>
 8006d12:	4a3f      	ldr	r2, [pc, #252]	; (8006e10 <HAL_ADC_ConfigChannel+0x690>)
 8006d14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d16:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	4610      	mov	r0, r2
 8006d1e:	f7ff f8b0 	bl	8005e82 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006d22:	4b41      	ldr	r3, [pc, #260]	; (8006e28 <HAL_ADC_ConfigChannel+0x6a8>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	099b      	lsrs	r3, r3, #6
 8006d28:	4a40      	ldr	r2, [pc, #256]	; (8006e2c <HAL_ADC_ConfigChannel+0x6ac>)
 8006d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d2e:	099b      	lsrs	r3, r3, #6
 8006d30:	3301      	adds	r3, #1
 8006d32:	005b      	lsls	r3, r3, #1
 8006d34:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8006d36:	e002      	b.n	8006d3e <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1f9      	bne.n	8006d38 <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006d44:	e05a      	b.n	8006dfc <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a39      	ldr	r2, [pc, #228]	; (8006e30 <HAL_ADC_ConfigChannel+0x6b0>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d11e      	bne.n	8006d8e <HAL_ADC_ConfigChannel+0x60e>
 8006d50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d119      	bne.n	8006d8e <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a2f      	ldr	r2, [pc, #188]	; (8006e1c <HAL_ADC_ConfigChannel+0x69c>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d14b      	bne.n	8006dfc <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a2a      	ldr	r2, [pc, #168]	; (8006e14 <HAL_ADC_ConfigChannel+0x694>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d004      	beq.n	8006d78 <HAL_ADC_ConfigChannel+0x5f8>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a29      	ldr	r2, [pc, #164]	; (8006e18 <HAL_ADC_ConfigChannel+0x698>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d101      	bne.n	8006d7c <HAL_ADC_ConfigChannel+0x5fc>
 8006d78:	4a2a      	ldr	r2, [pc, #168]	; (8006e24 <HAL_ADC_ConfigChannel+0x6a4>)
 8006d7a:	e000      	b.n	8006d7e <HAL_ADC_ConfigChannel+0x5fe>
 8006d7c:	4a24      	ldr	r2, [pc, #144]	; (8006e10 <HAL_ADC_ConfigChannel+0x690>)
 8006d7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d80:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d84:	4619      	mov	r1, r3
 8006d86:	4610      	mov	r0, r2
 8006d88:	f7ff f87b 	bl	8005e82 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006d8c:	e036      	b.n	8006dfc <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a28      	ldr	r2, [pc, #160]	; (8006e34 <HAL_ADC_ConfigChannel+0x6b4>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d131      	bne.n	8006dfc <HAL_ADC_ConfigChannel+0x67c>
 8006d98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d12c      	bne.n	8006dfc <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a1d      	ldr	r2, [pc, #116]	; (8006e1c <HAL_ADC_ConfigChannel+0x69c>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d127      	bne.n	8006dfc <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a18      	ldr	r2, [pc, #96]	; (8006e14 <HAL_ADC_ConfigChannel+0x694>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d004      	beq.n	8006dc0 <HAL_ADC_ConfigChannel+0x640>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a17      	ldr	r2, [pc, #92]	; (8006e18 <HAL_ADC_ConfigChannel+0x698>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d101      	bne.n	8006dc4 <HAL_ADC_ConfigChannel+0x644>
 8006dc0:	4a18      	ldr	r2, [pc, #96]	; (8006e24 <HAL_ADC_ConfigChannel+0x6a4>)
 8006dc2:	e000      	b.n	8006dc6 <HAL_ADC_ConfigChannel+0x646>
 8006dc4:	4a12      	ldr	r2, [pc, #72]	; (8006e10 <HAL_ADC_ConfigChannel+0x690>)
 8006dc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006dc8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006dcc:	4619      	mov	r1, r3
 8006dce:	4610      	mov	r0, r2
 8006dd0:	f7ff f857 	bl	8005e82 <LL_ADC_SetCommonPathInternalCh>
 8006dd4:	e012      	b.n	8006dfc <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dda:	f043 0220 	orr.w	r2, r3, #32
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8006de8:	e008      	b.n	8006dfc <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dee:	f043 0220 	orr.w	r2, r3, #32
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8006e04:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3784      	adds	r7, #132	; 0x84
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd90      	pop	{r4, r7, pc}
 8006e10:	58026300 	.word	0x58026300
 8006e14:	40022000 	.word	0x40022000
 8006e18:	40022100 	.word	0x40022100
 8006e1c:	58026000 	.word	0x58026000
 8006e20:	cb840000 	.word	0xcb840000
 8006e24:	40022300 	.word	0x40022300
 8006e28:	240000c0 	.word	0x240000c0
 8006e2c:	053e2d63 	.word	0x053e2d63
 8006e30:	c7520000 	.word	0xc7520000
 8006e34:	cfb80000 	.word	0xcfb80000

08006e38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4618      	mov	r0, r3
 8006e46:	f7ff f9b7 	bl	80061b8 <LL_ADC_IsEnabled>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d16e      	bne.n	8006f2e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	689a      	ldr	r2, [r3, #8]
 8006e56:	4b38      	ldr	r3, [pc, #224]	; (8006f38 <ADC_Enable+0x100>)
 8006e58:	4013      	ands	r3, r2
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d00d      	beq.n	8006e7a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e62:	f043 0210 	orr.w	r2, r3, #16
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e6e:	f043 0201 	orr.w	r2, r3, #1
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	e05a      	b.n	8006f30 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f7ff f972 	bl	8006168 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006e84:	f7fe ffbc 	bl	8005e00 <HAL_GetTick>
 8006e88:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a2b      	ldr	r2, [pc, #172]	; (8006f3c <ADC_Enable+0x104>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d004      	beq.n	8006e9e <ADC_Enable+0x66>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a29      	ldr	r2, [pc, #164]	; (8006f40 <ADC_Enable+0x108>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d101      	bne.n	8006ea2 <ADC_Enable+0x6a>
 8006e9e:	4b29      	ldr	r3, [pc, #164]	; (8006f44 <ADC_Enable+0x10c>)
 8006ea0:	e000      	b.n	8006ea4 <ADC_Enable+0x6c>
 8006ea2:	4b29      	ldr	r3, [pc, #164]	; (8006f48 <ADC_Enable+0x110>)
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f7ff f903 	bl	80060b0 <LL_ADC_GetMultimode>
 8006eaa:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a23      	ldr	r2, [pc, #140]	; (8006f40 <ADC_Enable+0x108>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d002      	beq.n	8006ebc <ADC_Enable+0x84>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	e000      	b.n	8006ebe <ADC_Enable+0x86>
 8006ebc:	4b1f      	ldr	r3, [pc, #124]	; (8006f3c <ADC_Enable+0x104>)
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	6812      	ldr	r2, [r2, #0]
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d02c      	beq.n	8006f20 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d130      	bne.n	8006f2e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ecc:	e028      	b.n	8006f20 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7ff f970 	bl	80061b8 <LL_ADC_IsEnabled>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d104      	bne.n	8006ee8 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f7ff f940 	bl	8006168 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006ee8:	f7fe ff8a 	bl	8005e00 <HAL_GetTick>
 8006eec:	4602      	mov	r2, r0
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d914      	bls.n	8006f20 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 0301 	and.w	r3, r3, #1
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d00d      	beq.n	8006f20 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f08:	f043 0210 	orr.w	r2, r3, #16
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f14:	f043 0201 	orr.w	r2, r3, #1
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e007      	b.n	8006f30 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f003 0301 	and.w	r3, r3, #1
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d1cf      	bne.n	8006ece <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006f2e:	2300      	movs	r3, #0
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3710      	adds	r7, #16
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}
 8006f38:	8000003f 	.word	0x8000003f
 8006f3c:	40022000 	.word	0x40022000
 8006f40:	40022100 	.word	0x40022100
 8006f44:	40022300 	.word	0x40022300
 8006f48:	58026300 	.word	0x58026300

08006f4c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7ff f940 	bl	80061de <LL_ADC_IsDisableOngoing>
 8006f5e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4618      	mov	r0, r3
 8006f66:	f7ff f927 	bl	80061b8 <LL_ADC_IsEnabled>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d047      	beq.n	8007000 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d144      	bne.n	8007000 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	f003 030d 	and.w	r3, r3, #13
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d10c      	bne.n	8006f9e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7ff f901 	bl	8006190 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	2203      	movs	r2, #3
 8006f94:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006f96:	f7fe ff33 	bl	8005e00 <HAL_GetTick>
 8006f9a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006f9c:	e029      	b.n	8006ff2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fa2:	f043 0210 	orr.w	r2, r3, #16
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fae:	f043 0201 	orr.w	r2, r3, #1
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e023      	b.n	8007002 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006fba:	f7fe ff21 	bl	8005e00 <HAL_GetTick>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	1ad3      	subs	r3, r2, r3
 8006fc4:	2b02      	cmp	r3, #2
 8006fc6:	d914      	bls.n	8006ff2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	f003 0301 	and.w	r3, r3, #1
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00d      	beq.n	8006ff2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fda:	f043 0210 	orr.w	r2, r3, #16
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fe6:	f043 0201 	orr.w	r2, r3, #1
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e007      	b.n	8007002 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	f003 0301 	and.w	r3, r3, #1
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d1dc      	bne.n	8006fba <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}

0800700a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800700a:	b580      	push	{r7, lr}
 800700c:	b084      	sub	sp, #16
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007016:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800701c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007020:	2b00      	cmp	r3, #0
 8007022:	d14b      	bne.n	80070bc <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007028:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0308 	and.w	r3, r3, #8
 800703a:	2b00      	cmp	r3, #0
 800703c:	d021      	beq.n	8007082 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4618      	mov	r0, r3
 8007044:	f7fe ff92 	bl	8005f6c <LL_ADC_REG_IsTriggerSourceSWStart>
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d032      	beq.n	80070b4 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007058:	2b00      	cmp	r3, #0
 800705a:	d12b      	bne.n	80070b4 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007060:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800706c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007070:	2b00      	cmp	r3, #0
 8007072:	d11f      	bne.n	80070b4 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007078:	f043 0201 	orr.w	r2, r3, #1
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	655a      	str	r2, [r3, #84]	; 0x54
 8007080:	e018      	b.n	80070b4 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	68db      	ldr	r3, [r3, #12]
 8007088:	f003 0303 	and.w	r3, r3, #3
 800708c:	2b00      	cmp	r3, #0
 800708e:	d111      	bne.n	80070b4 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007094:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d105      	bne.n	80070b4 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070ac:	f043 0201 	orr.w	r2, r3, #1
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80070b4:	68f8      	ldr	r0, [r7, #12]
 80070b6:	f7ff fb45 	bl	8006744 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80070ba:	e00e      	b.n	80070da <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070c0:	f003 0310 	and.w	r3, r3, #16
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d003      	beq.n	80070d0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80070c8:	68f8      	ldr	r0, [r7, #12]
 80070ca:	f7ff fb4f 	bl	800676c <HAL_ADC_ErrorCallback>
}
 80070ce:	e004      	b.n	80070da <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	4798      	blx	r3
}
 80070da:	bf00      	nop
 80070dc:	3710      	adds	r7, #16
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}

080070e2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80070e2:	b580      	push	{r7, lr}
 80070e4:	b084      	sub	sp, #16
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ee:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80070f0:	68f8      	ldr	r0, [r7, #12]
 80070f2:	f7ff fb31 	bl	8006758 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80070f6:	bf00      	nop
 80070f8:	3710      	adds	r7, #16
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}

080070fe <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80070fe:	b580      	push	{r7, lr}
 8007100:	b084      	sub	sp, #16
 8007102:	af00      	add	r7, sp, #0
 8007104:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800710a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007110:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800711c:	f043 0204 	orr.w	r2, r3, #4
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007124:	68f8      	ldr	r0, [r7, #12]
 8007126:	f7ff fb21 	bl	800676c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800712a:	bf00      	nop
 800712c:	3710      	adds	r7, #16
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}
	...

08007134 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b084      	sub	sp, #16
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a7a      	ldr	r2, [pc, #488]	; (800732c <ADC_ConfigureBoostMode+0x1f8>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d004      	beq.n	8007150 <ADC_ConfigureBoostMode+0x1c>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a79      	ldr	r2, [pc, #484]	; (8007330 <ADC_ConfigureBoostMode+0x1fc>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d109      	bne.n	8007164 <ADC_ConfigureBoostMode+0x30>
 8007150:	4b78      	ldr	r3, [pc, #480]	; (8007334 <ADC_ConfigureBoostMode+0x200>)
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007158:	2b00      	cmp	r3, #0
 800715a:	bf14      	ite	ne
 800715c:	2301      	movne	r3, #1
 800715e:	2300      	moveq	r3, #0
 8007160:	b2db      	uxtb	r3, r3
 8007162:	e008      	b.n	8007176 <ADC_ConfigureBoostMode+0x42>
 8007164:	4b74      	ldr	r3, [pc, #464]	; (8007338 <ADC_ConfigureBoostMode+0x204>)
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800716c:	2b00      	cmp	r3, #0
 800716e:	bf14      	ite	ne
 8007170:	2301      	movne	r3, #1
 8007172:	2300      	moveq	r3, #0
 8007174:	b2db      	uxtb	r3, r3
 8007176:	2b00      	cmp	r3, #0
 8007178:	d01c      	beq.n	80071b4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800717a:	f007 fdef 	bl	800ed5c <HAL_RCC_GetHCLKFreq>
 800717e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007188:	d010      	beq.n	80071ac <ADC_ConfigureBoostMode+0x78>
 800718a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800718e:	d873      	bhi.n	8007278 <ADC_ConfigureBoostMode+0x144>
 8007190:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007194:	d002      	beq.n	800719c <ADC_ConfigureBoostMode+0x68>
 8007196:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800719a:	d16d      	bne.n	8007278 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	0c1b      	lsrs	r3, r3, #16
 80071a2:	68fa      	ldr	r2, [r7, #12]
 80071a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80071a8:	60fb      	str	r3, [r7, #12]
        break;
 80071aa:	e068      	b.n	800727e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	089b      	lsrs	r3, r3, #2
 80071b0:	60fb      	str	r3, [r7, #12]
        break;
 80071b2:	e064      	b.n	800727e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80071b4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80071b8:	f04f 0100 	mov.w	r1, #0
 80071bc:	f009 f876 	bl	80102ac <HAL_RCCEx_GetPeriphCLKFreq>
 80071c0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80071ca:	d051      	beq.n	8007270 <ADC_ConfigureBoostMode+0x13c>
 80071cc:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80071d0:	d854      	bhi.n	800727c <ADC_ConfigureBoostMode+0x148>
 80071d2:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80071d6:	d047      	beq.n	8007268 <ADC_ConfigureBoostMode+0x134>
 80071d8:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80071dc:	d84e      	bhi.n	800727c <ADC_ConfigureBoostMode+0x148>
 80071de:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80071e2:	d03d      	beq.n	8007260 <ADC_ConfigureBoostMode+0x12c>
 80071e4:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80071e8:	d848      	bhi.n	800727c <ADC_ConfigureBoostMode+0x148>
 80071ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80071ee:	d033      	beq.n	8007258 <ADC_ConfigureBoostMode+0x124>
 80071f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80071f4:	d842      	bhi.n	800727c <ADC_ConfigureBoostMode+0x148>
 80071f6:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80071fa:	d029      	beq.n	8007250 <ADC_ConfigureBoostMode+0x11c>
 80071fc:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8007200:	d83c      	bhi.n	800727c <ADC_ConfigureBoostMode+0x148>
 8007202:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8007206:	d01a      	beq.n	800723e <ADC_ConfigureBoostMode+0x10a>
 8007208:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800720c:	d836      	bhi.n	800727c <ADC_ConfigureBoostMode+0x148>
 800720e:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8007212:	d014      	beq.n	800723e <ADC_ConfigureBoostMode+0x10a>
 8007214:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8007218:	d830      	bhi.n	800727c <ADC_ConfigureBoostMode+0x148>
 800721a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800721e:	d00e      	beq.n	800723e <ADC_ConfigureBoostMode+0x10a>
 8007220:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007224:	d82a      	bhi.n	800727c <ADC_ConfigureBoostMode+0x148>
 8007226:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800722a:	d008      	beq.n	800723e <ADC_ConfigureBoostMode+0x10a>
 800722c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007230:	d824      	bhi.n	800727c <ADC_ConfigureBoostMode+0x148>
 8007232:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007236:	d002      	beq.n	800723e <ADC_ConfigureBoostMode+0x10a>
 8007238:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800723c:	d11e      	bne.n	800727c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	0c9b      	lsrs	r3, r3, #18
 8007244:	005b      	lsls	r3, r3, #1
 8007246:	68fa      	ldr	r2, [r7, #12]
 8007248:	fbb2 f3f3 	udiv	r3, r2, r3
 800724c:	60fb      	str	r3, [r7, #12]
        break;
 800724e:	e016      	b.n	800727e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	091b      	lsrs	r3, r3, #4
 8007254:	60fb      	str	r3, [r7, #12]
        break;
 8007256:	e012      	b.n	800727e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	095b      	lsrs	r3, r3, #5
 800725c:	60fb      	str	r3, [r7, #12]
        break;
 800725e:	e00e      	b.n	800727e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	099b      	lsrs	r3, r3, #6
 8007264:	60fb      	str	r3, [r7, #12]
        break;
 8007266:	e00a      	b.n	800727e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	09db      	lsrs	r3, r3, #7
 800726c:	60fb      	str	r3, [r7, #12]
        break;
 800726e:	e006      	b.n	800727e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	0a1b      	lsrs	r3, r3, #8
 8007274:	60fb      	str	r3, [r7, #12]
        break;
 8007276:	e002      	b.n	800727e <ADC_ConfigureBoostMode+0x14a>
        break;
 8007278:	bf00      	nop
 800727a:	e000      	b.n	800727e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800727c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800727e:	f7fe fdcb 	bl	8005e18 <HAL_GetREVID>
 8007282:	4603      	mov	r3, r0
 8007284:	f241 0203 	movw	r2, #4099	; 0x1003
 8007288:	4293      	cmp	r3, r2
 800728a:	d815      	bhi.n	80072b8 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	4a2b      	ldr	r2, [pc, #172]	; (800733c <ADC_ConfigureBoostMode+0x208>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d908      	bls.n	80072a6 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	689a      	ldr	r2, [r3, #8]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072a2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80072a4:	e03e      	b.n	8007324 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	689a      	ldr	r2, [r3, #8]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80072b4:	609a      	str	r2, [r3, #8]
}
 80072b6:	e035      	b.n	8007324 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	085b      	lsrs	r3, r3, #1
 80072bc:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	4a1f      	ldr	r2, [pc, #124]	; (8007340 <ADC_ConfigureBoostMode+0x20c>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d808      	bhi.n	80072d8 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	689a      	ldr	r2, [r3, #8]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80072d4:	609a      	str	r2, [r3, #8]
}
 80072d6:	e025      	b.n	8007324 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	4a1a      	ldr	r2, [pc, #104]	; (8007344 <ADC_ConfigureBoostMode+0x210>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d80a      	bhi.n	80072f6 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072f2:	609a      	str	r2, [r3, #8]
}
 80072f4:	e016      	b.n	8007324 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	4a13      	ldr	r2, [pc, #76]	; (8007348 <ADC_ConfigureBoostMode+0x214>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d80a      	bhi.n	8007314 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007310:	609a      	str	r2, [r3, #8]
}
 8007312:	e007      	b.n	8007324 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	689a      	ldr	r2, [r3, #8]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8007322:	609a      	str	r2, [r3, #8]
}
 8007324:	bf00      	nop
 8007326:	3710      	adds	r7, #16
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	40022000 	.word	0x40022000
 8007330:	40022100 	.word	0x40022100
 8007334:	40022300 	.word	0x40022300
 8007338:	58026300 	.word	0x58026300
 800733c:	01312d00 	.word	0x01312d00
 8007340:	005f5e10 	.word	0x005f5e10
 8007344:	00bebc20 	.word	0x00bebc20
 8007348:	017d7840 	.word	0x017d7840

0800734c <LL_ADC_IsEnabled>:
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	f003 0301 	and.w	r3, r3, #1
 800735c:	2b01      	cmp	r3, #1
 800735e:	d101      	bne.n	8007364 <LL_ADC_IsEnabled+0x18>
 8007360:	2301      	movs	r3, #1
 8007362:	e000      	b.n	8007366 <LL_ADC_IsEnabled+0x1a>
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr
	...

08007374 <LL_ADC_StartCalibration>:
{
 8007374:	b480      	push	{r7}
 8007376:	b085      	sub	sp, #20
 8007378:	af00      	add	r7, sp, #0
 800737a:	60f8      	str	r0, [r7, #12]
 800737c:	60b9      	str	r1, [r7, #8]
 800737e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	689a      	ldr	r2, [r3, #8]
 8007384:	4b09      	ldr	r3, [pc, #36]	; (80073ac <LL_ADC_StartCalibration+0x38>)
 8007386:	4013      	ands	r3, r2
 8007388:	68ba      	ldr	r2, [r7, #8]
 800738a:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007394:	430a      	orrs	r2, r1
 8007396:	4313      	orrs	r3, r2
 8007398:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	609a      	str	r2, [r3, #8]
}
 80073a0:	bf00      	nop
 80073a2:	3714      	adds	r7, #20
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr
 80073ac:	3ffeffc0 	.word	0x3ffeffc0

080073b0 <LL_ADC_IsCalibrationOnGoing>:
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	689b      	ldr	r3, [r3, #8]
 80073bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80073c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80073c4:	d101      	bne.n	80073ca <LL_ADC_IsCalibrationOnGoing+0x1a>
 80073c6:	2301      	movs	r3, #1
 80073c8:	e000      	b.n	80073cc <LL_ADC_IsCalibrationOnGoing+0x1c>
 80073ca:	2300      	movs	r3, #0
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	370c      	adds	r7, #12
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr

080073d8 <LL_ADC_REG_IsConversionOngoing>:
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	f003 0304 	and.w	r3, r3, #4
 80073e8:	2b04      	cmp	r3, #4
 80073ea:	d101      	bne.n	80073f0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80073ec:	2301      	movs	r3, #1
 80073ee:	e000      	b.n	80073f2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80073f0:	2300      	movs	r3, #0
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	370c      	adds	r7, #12
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr
	...

08007400 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b086      	sub	sp, #24
 8007404:	af00      	add	r7, sp, #0
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	60b9      	str	r1, [r7, #8]
 800740a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800740c:	2300      	movs	r3, #0
 800740e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007416:	2b01      	cmp	r3, #1
 8007418:	d101      	bne.n	800741e <HAL_ADCEx_Calibration_Start+0x1e>
 800741a:	2302      	movs	r3, #2
 800741c:	e04c      	b.n	80074b8 <HAL_ADCEx_Calibration_Start+0xb8>
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2201      	movs	r2, #1
 8007422:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007426:	68f8      	ldr	r0, [r7, #12]
 8007428:	f7ff fd90 	bl	8006f4c <ADC_Disable>
 800742c:	4603      	mov	r3, r0
 800742e:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007430:	7dfb      	ldrb	r3, [r7, #23]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d135      	bne.n	80074a2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800743a:	4b21      	ldr	r3, [pc, #132]	; (80074c0 <HAL_ADCEx_Calibration_Start+0xc0>)
 800743c:	4013      	ands	r3, r2
 800743e:	f043 0202 	orr.w	r2, r3, #2
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	687a      	ldr	r2, [r7, #4]
 800744c:	68b9      	ldr	r1, [r7, #8]
 800744e:	4618      	mov	r0, r3
 8007450:	f7ff ff90 	bl	8007374 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007454:	e014      	b.n	8007480 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	3301      	adds	r3, #1
 800745a:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	4a19      	ldr	r2, [pc, #100]	; (80074c4 <HAL_ADCEx_Calibration_Start+0xc4>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d30d      	bcc.n	8007480 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007468:	f023 0312 	bic.w	r3, r3, #18
 800746c:	f043 0210 	orr.w	r2, r3, #16
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2200      	movs	r2, #0
 8007478:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	e01b      	b.n	80074b8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4618      	mov	r0, r3
 8007486:	f7ff ff93 	bl	80073b0 <LL_ADC_IsCalibrationOnGoing>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d1e2      	bne.n	8007456 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007494:	f023 0303 	bic.w	r3, r3, #3
 8007498:	f043 0201 	orr.w	r2, r3, #1
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	655a      	str	r2, [r3, #84]	; 0x54
 80074a0:	e005      	b.n	80074ae <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074a6:	f043 0210 	orr.w	r2, r3, #16
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80074b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	3718      	adds	r7, #24
 80074bc:	46bd      	mov	sp, r7
 80074be:	bd80      	pop	{r7, pc}
 80074c0:	ffffeefd 	.word	0xffffeefd
 80074c4:	25c3f800 	.word	0x25c3f800

080074c8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80074c8:	b590      	push	{r4, r7, lr}
 80074ca:	b09f      	sub	sp, #124	; 0x7c
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80074d2:	2300      	movs	r3, #0
 80074d4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d101      	bne.n	80074e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80074e2:	2302      	movs	r3, #2
 80074e4:	e0be      	b.n	8007664 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2201      	movs	r2, #1
 80074ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80074ee:	2300      	movs	r3, #0
 80074f0:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80074f2:	2300      	movs	r3, #0
 80074f4:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a5c      	ldr	r2, [pc, #368]	; (800766c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d102      	bne.n	8007506 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007500:	4b5b      	ldr	r3, [pc, #364]	; (8007670 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007502:	60bb      	str	r3, [r7, #8]
 8007504:	e001      	b.n	800750a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007506:	2300      	movs	r3, #0
 8007508:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d10b      	bne.n	8007528 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007514:	f043 0220 	orr.w	r2, r3, #32
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	e09d      	b.n	8007664 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	4618      	mov	r0, r3
 800752c:	f7ff ff54 	bl	80073d8 <LL_ADC_REG_IsConversionOngoing>
 8007530:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4618      	mov	r0, r3
 8007538:	f7ff ff4e 	bl	80073d8 <LL_ADC_REG_IsConversionOngoing>
 800753c:	4603      	mov	r3, r0
 800753e:	2b00      	cmp	r3, #0
 8007540:	d17f      	bne.n	8007642 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007542:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007544:	2b00      	cmp	r3, #0
 8007546:	d17c      	bne.n	8007642 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a47      	ldr	r2, [pc, #284]	; (800766c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d004      	beq.n	800755c <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a46      	ldr	r2, [pc, #280]	; (8007670 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d101      	bne.n	8007560 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 800755c:	4b45      	ldr	r3, [pc, #276]	; (8007674 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800755e:	e000      	b.n	8007562 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007560:	4b45      	ldr	r3, [pc, #276]	; (8007678 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007562:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d039      	beq.n	80075e0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800756c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	431a      	orrs	r2, r3
 800757a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800757c:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4a3a      	ldr	r2, [pc, #232]	; (800766c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d004      	beq.n	8007592 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a38      	ldr	r2, [pc, #224]	; (8007670 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d10e      	bne.n	80075b0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8007592:	4836      	ldr	r0, [pc, #216]	; (800766c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007594:	f7ff feda 	bl	800734c <LL_ADC_IsEnabled>
 8007598:	4604      	mov	r4, r0
 800759a:	4835      	ldr	r0, [pc, #212]	; (8007670 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800759c:	f7ff fed6 	bl	800734c <LL_ADC_IsEnabled>
 80075a0:	4603      	mov	r3, r0
 80075a2:	4323      	orrs	r3, r4
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	bf0c      	ite	eq
 80075a8:	2301      	moveq	r3, #1
 80075aa:	2300      	movne	r3, #0
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	e008      	b.n	80075c2 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80075b0:	4832      	ldr	r0, [pc, #200]	; (800767c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80075b2:	f7ff fecb 	bl	800734c <LL_ADC_IsEnabled>
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	bf0c      	ite	eq
 80075bc:	2301      	moveq	r3, #1
 80075be:	2300      	movne	r3, #0
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d047      	beq.n	8007656 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80075c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075c8:	689a      	ldr	r2, [r3, #8]
 80075ca:	4b2d      	ldr	r3, [pc, #180]	; (8007680 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80075cc:	4013      	ands	r3, r2
 80075ce:	683a      	ldr	r2, [r7, #0]
 80075d0:	6811      	ldr	r1, [r2, #0]
 80075d2:	683a      	ldr	r2, [r7, #0]
 80075d4:	6892      	ldr	r2, [r2, #8]
 80075d6:	430a      	orrs	r2, r1
 80075d8:	431a      	orrs	r2, r3
 80075da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075dc:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80075de:	e03a      	b.n	8007656 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80075e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80075e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075ea:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a1e      	ldr	r2, [pc, #120]	; (800766c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d004      	beq.n	8007600 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a1d      	ldr	r2, [pc, #116]	; (8007670 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d10e      	bne.n	800761e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8007600:	481a      	ldr	r0, [pc, #104]	; (800766c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007602:	f7ff fea3 	bl	800734c <LL_ADC_IsEnabled>
 8007606:	4604      	mov	r4, r0
 8007608:	4819      	ldr	r0, [pc, #100]	; (8007670 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800760a:	f7ff fe9f 	bl	800734c <LL_ADC_IsEnabled>
 800760e:	4603      	mov	r3, r0
 8007610:	4323      	orrs	r3, r4
 8007612:	2b00      	cmp	r3, #0
 8007614:	bf0c      	ite	eq
 8007616:	2301      	moveq	r3, #1
 8007618:	2300      	movne	r3, #0
 800761a:	b2db      	uxtb	r3, r3
 800761c:	e008      	b.n	8007630 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800761e:	4817      	ldr	r0, [pc, #92]	; (800767c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007620:	f7ff fe94 	bl	800734c <LL_ADC_IsEnabled>
 8007624:	4603      	mov	r3, r0
 8007626:	2b00      	cmp	r3, #0
 8007628:	bf0c      	ite	eq
 800762a:	2301      	moveq	r3, #1
 800762c:	2300      	movne	r3, #0
 800762e:	b2db      	uxtb	r3, r3
 8007630:	2b00      	cmp	r3, #0
 8007632:	d010      	beq.n	8007656 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007634:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007636:	689a      	ldr	r2, [r3, #8]
 8007638:	4b11      	ldr	r3, [pc, #68]	; (8007680 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800763a:	4013      	ands	r3, r2
 800763c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800763e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007640:	e009      	b.n	8007656 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007646:	f043 0220 	orr.w	r2, r3, #32
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8007654:	e000      	b.n	8007658 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007656:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8007660:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8007664:	4618      	mov	r0, r3
 8007666:	377c      	adds	r7, #124	; 0x7c
 8007668:	46bd      	mov	sp, r7
 800766a:	bd90      	pop	{r4, r7, pc}
 800766c:	40022000 	.word	0x40022000
 8007670:	40022100 	.word	0x40022100
 8007674:	40022300 	.word	0x40022300
 8007678:	58026300 	.word	0x58026300
 800767c:	58026000 	.word	0x58026000
 8007680:	fffff0e0 	.word	0xfffff0e0

08007684 <__NVIC_SetPriorityGrouping>:
{
 8007684:	b480      	push	{r7}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f003 0307 	and.w	r3, r3, #7
 8007692:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007694:	4b0b      	ldr	r3, [pc, #44]	; (80076c4 <__NVIC_SetPriorityGrouping+0x40>)
 8007696:	68db      	ldr	r3, [r3, #12]
 8007698:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800769a:	68ba      	ldr	r2, [r7, #8]
 800769c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80076a0:	4013      	ands	r3, r2
 80076a2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80076ac:	4b06      	ldr	r3, [pc, #24]	; (80076c8 <__NVIC_SetPriorityGrouping+0x44>)
 80076ae:	4313      	orrs	r3, r2
 80076b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80076b2:	4a04      	ldr	r2, [pc, #16]	; (80076c4 <__NVIC_SetPriorityGrouping+0x40>)
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	60d3      	str	r3, [r2, #12]
}
 80076b8:	bf00      	nop
 80076ba:	3714      	adds	r7, #20
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr
 80076c4:	e000ed00 	.word	0xe000ed00
 80076c8:	05fa0000 	.word	0x05fa0000

080076cc <__NVIC_GetPriorityGrouping>:
{
 80076cc:	b480      	push	{r7}
 80076ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80076d0:	4b04      	ldr	r3, [pc, #16]	; (80076e4 <__NVIC_GetPriorityGrouping+0x18>)
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	0a1b      	lsrs	r3, r3, #8
 80076d6:	f003 0307 	and.w	r3, r3, #7
}
 80076da:	4618      	mov	r0, r3
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr
 80076e4:	e000ed00 	.word	0xe000ed00

080076e8 <__NVIC_EnableIRQ>:
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	4603      	mov	r3, r0
 80076f0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80076f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	db0b      	blt.n	8007712 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80076fa:	88fb      	ldrh	r3, [r7, #6]
 80076fc:	f003 021f 	and.w	r2, r3, #31
 8007700:	4907      	ldr	r1, [pc, #28]	; (8007720 <__NVIC_EnableIRQ+0x38>)
 8007702:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007706:	095b      	lsrs	r3, r3, #5
 8007708:	2001      	movs	r0, #1
 800770a:	fa00 f202 	lsl.w	r2, r0, r2
 800770e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007712:	bf00      	nop
 8007714:	370c      	adds	r7, #12
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop
 8007720:	e000e100 	.word	0xe000e100

08007724 <__NVIC_SetPriority>:
{
 8007724:	b480      	push	{r7}
 8007726:	b083      	sub	sp, #12
 8007728:	af00      	add	r7, sp, #0
 800772a:	4603      	mov	r3, r0
 800772c:	6039      	str	r1, [r7, #0]
 800772e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007730:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007734:	2b00      	cmp	r3, #0
 8007736:	db0a      	blt.n	800774e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	b2da      	uxtb	r2, r3
 800773c:	490c      	ldr	r1, [pc, #48]	; (8007770 <__NVIC_SetPriority+0x4c>)
 800773e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007742:	0112      	lsls	r2, r2, #4
 8007744:	b2d2      	uxtb	r2, r2
 8007746:	440b      	add	r3, r1
 8007748:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800774c:	e00a      	b.n	8007764 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	b2da      	uxtb	r2, r3
 8007752:	4908      	ldr	r1, [pc, #32]	; (8007774 <__NVIC_SetPriority+0x50>)
 8007754:	88fb      	ldrh	r3, [r7, #6]
 8007756:	f003 030f 	and.w	r3, r3, #15
 800775a:	3b04      	subs	r3, #4
 800775c:	0112      	lsls	r2, r2, #4
 800775e:	b2d2      	uxtb	r2, r2
 8007760:	440b      	add	r3, r1
 8007762:	761a      	strb	r2, [r3, #24]
}
 8007764:	bf00      	nop
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr
 8007770:	e000e100 	.word	0xe000e100
 8007774:	e000ed00 	.word	0xe000ed00

08007778 <NVIC_EncodePriority>:
{
 8007778:	b480      	push	{r7}
 800777a:	b089      	sub	sp, #36	; 0x24
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f003 0307 	and.w	r3, r3, #7
 800778a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	f1c3 0307 	rsb	r3, r3, #7
 8007792:	2b04      	cmp	r3, #4
 8007794:	bf28      	it	cs
 8007796:	2304      	movcs	r3, #4
 8007798:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800779a:	69fb      	ldr	r3, [r7, #28]
 800779c:	3304      	adds	r3, #4
 800779e:	2b06      	cmp	r3, #6
 80077a0:	d902      	bls.n	80077a8 <NVIC_EncodePriority+0x30>
 80077a2:	69fb      	ldr	r3, [r7, #28]
 80077a4:	3b03      	subs	r3, #3
 80077a6:	e000      	b.n	80077aa <NVIC_EncodePriority+0x32>
 80077a8:	2300      	movs	r3, #0
 80077aa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80077ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	fa02 f303 	lsl.w	r3, r2, r3
 80077b6:	43da      	mvns	r2, r3
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	401a      	ands	r2, r3
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80077c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	fa01 f303 	lsl.w	r3, r1, r3
 80077ca:	43d9      	mvns	r1, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80077d0:	4313      	orrs	r3, r2
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3724      	adds	r7, #36	; 0x24
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr

080077de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b082      	sub	sp, #8
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f7ff ff4c 	bl	8007684 <__NVIC_SetPriorityGrouping>
}
 80077ec:	bf00      	nop
 80077ee:	3708      	adds	r7, #8
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}

080077f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b086      	sub	sp, #24
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	4603      	mov	r3, r0
 80077fc:	60b9      	str	r1, [r7, #8]
 80077fe:	607a      	str	r2, [r7, #4]
 8007800:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007802:	f7ff ff63 	bl	80076cc <__NVIC_GetPriorityGrouping>
 8007806:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007808:	687a      	ldr	r2, [r7, #4]
 800780a:	68b9      	ldr	r1, [r7, #8]
 800780c:	6978      	ldr	r0, [r7, #20]
 800780e:	f7ff ffb3 	bl	8007778 <NVIC_EncodePriority>
 8007812:	4602      	mov	r2, r0
 8007814:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007818:	4611      	mov	r1, r2
 800781a:	4618      	mov	r0, r3
 800781c:	f7ff ff82 	bl	8007724 <__NVIC_SetPriority>
}
 8007820:	bf00      	nop
 8007822:	3718      	adds	r7, #24
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}

08007828 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b082      	sub	sp, #8
 800782c:	af00      	add	r7, sp, #0
 800782e:	4603      	mov	r3, r0
 8007830:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007832:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007836:	4618      	mov	r0, r3
 8007838:	f7ff ff56 	bl	80076e8 <__NVIC_EnableIRQ>
}
 800783c:	bf00      	nop
 800783e:	3708      	adds	r7, #8
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}

08007844 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b082      	sub	sp, #8
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d101      	bne.n	8007856 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	e014      	b.n	8007880 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	791b      	ldrb	r3, [r3, #4]
 800785a:	b2db      	uxtb	r3, r3
 800785c:	2b00      	cmp	r3, #0
 800785e:	d105      	bne.n	800786c <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f7f9 f9bc 	bl	8000be4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2202      	movs	r2, #2
 8007870:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2201      	movs	r2, #1
 800787c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800787e:	2300      	movs	r3, #0
}
 8007880:	4618      	mov	r0, r3
 8007882:	3708      	adds	r7, #8
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}

08007888 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007888:	b480      	push	{r7}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d101      	bne.n	800789c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	e046      	b.n	800792a <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	795b      	ldrb	r3, [r3, #5]
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d101      	bne.n	80078a8 <HAL_DAC_Start+0x20>
 80078a4:	2302      	movs	r3, #2
 80078a6:	e040      	b.n	800792a <HAL_DAC_Start+0xa2>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2202      	movs	r2, #2
 80078b2:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	6819      	ldr	r1, [r3, #0]
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	f003 0310 	and.w	r3, r3, #16
 80078c0:	2201      	movs	r2, #1
 80078c2:	409a      	lsls	r2, r3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	430a      	orrs	r2, r1
 80078ca:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d10f      	bne.n	80078f2 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80078dc:	2b02      	cmp	r3, #2
 80078de:	d11d      	bne.n	800791c <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	685a      	ldr	r2, [r3, #4]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f042 0201 	orr.w	r2, r2, #1
 80078ee:	605a      	str	r2, [r3, #4]
 80078f0:	e014      	b.n	800791c <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	f003 0310 	and.w	r3, r3, #16
 8007902:	2102      	movs	r1, #2
 8007904:	fa01 f303 	lsl.w	r3, r1, r3
 8007908:	429a      	cmp	r2, r3
 800790a:	d107      	bne.n	800791c <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	685a      	ldr	r2, [r3, #4]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f042 0202 	orr.w	r2, r2, #2
 800791a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007928:	2300      	movs	r3, #0
}
 800792a:	4618      	mov	r0, r3
 800792c:	370c      	adds	r7, #12
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr
	...

08007938 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b086      	sub	sp, #24
 800793c:	af00      	add	r7, sp, #0
 800793e:	60f8      	str	r0, [r7, #12]
 8007940:	60b9      	str	r1, [r7, #8]
 8007942:	607a      	str	r2, [r7, #4]
 8007944:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d101      	bne.n	8007950 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	e0a2      	b.n	8007a96 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	795b      	ldrb	r3, [r3, #5]
 8007954:	2b01      	cmp	r3, #1
 8007956:	d101      	bne.n	800795c <HAL_DAC_Start_DMA+0x24>
 8007958:	2302      	movs	r3, #2
 800795a:	e09c      	b.n	8007a96 <HAL_DAC_Start_DMA+0x15e>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2201      	movs	r2, #1
 8007960:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2202      	movs	r2, #2
 8007966:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d129      	bne.n	80079c2 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	4a4b      	ldr	r2, [pc, #300]	; (8007aa0 <HAL_DAC_Start_DMA+0x168>)
 8007974:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	4a4a      	ldr	r2, [pc, #296]	; (8007aa4 <HAL_DAC_Start_DMA+0x16c>)
 800797c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	4a49      	ldr	r2, [pc, #292]	; (8007aa8 <HAL_DAC_Start_DMA+0x170>)
 8007984:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007994:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8007996:	6a3b      	ldr	r3, [r7, #32]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d003      	beq.n	80079a4 <HAL_DAC_Start_DMA+0x6c>
 800799c:	6a3b      	ldr	r3, [r7, #32]
 800799e:	2b04      	cmp	r3, #4
 80079a0:	d005      	beq.n	80079ae <HAL_DAC_Start_DMA+0x76>
 80079a2:	e009      	b.n	80079b8 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	3308      	adds	r3, #8
 80079aa:	613b      	str	r3, [r7, #16]
        break;
 80079ac:	e033      	b.n	8007a16 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	330c      	adds	r3, #12
 80079b4:	613b      	str	r3, [r7, #16]
        break;
 80079b6:	e02e      	b.n	8007a16 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	3310      	adds	r3, #16
 80079be:	613b      	str	r3, [r7, #16]
        break;
 80079c0:	e029      	b.n	8007a16 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	68db      	ldr	r3, [r3, #12]
 80079c6:	4a39      	ldr	r2, [pc, #228]	; (8007aac <HAL_DAC_Start_DMA+0x174>)
 80079c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	4a38      	ldr	r2, [pc, #224]	; (8007ab0 <HAL_DAC_Start_DMA+0x178>)
 80079d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	4a37      	ldr	r2, [pc, #220]	; (8007ab4 <HAL_DAC_Start_DMA+0x17c>)
 80079d8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	681a      	ldr	r2, [r3, #0]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80079e8:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80079ea:	6a3b      	ldr	r3, [r7, #32]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d003      	beq.n	80079f8 <HAL_DAC_Start_DMA+0xc0>
 80079f0:	6a3b      	ldr	r3, [r7, #32]
 80079f2:	2b04      	cmp	r3, #4
 80079f4:	d005      	beq.n	8007a02 <HAL_DAC_Start_DMA+0xca>
 80079f6:	e009      	b.n	8007a0c <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	3314      	adds	r3, #20
 80079fe:	613b      	str	r3, [r7, #16]
        break;
 8007a00:	e009      	b.n	8007a16 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	3318      	adds	r3, #24
 8007a08:	613b      	str	r3, [r7, #16]
        break;
 8007a0a:	e004      	b.n	8007a16 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	331c      	adds	r3, #28
 8007a12:	613b      	str	r3, [r7, #16]
        break;
 8007a14:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d111      	bne.n	8007a40 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681a      	ldr	r2, [r3, #0]
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007a2a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6898      	ldr	r0, [r3, #8]
 8007a30:	6879      	ldr	r1, [r7, #4]
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	693a      	ldr	r2, [r7, #16]
 8007a36:	f000 fe67 	bl	8008708 <HAL_DMA_Start_IT>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	75fb      	strb	r3, [r7, #23]
 8007a3e:	e010      	b.n	8007a62 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007a4e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	68d8      	ldr	r0, [r3, #12]
 8007a54:	6879      	ldr	r1, [r7, #4]
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	f000 fe55 	bl	8008708 <HAL_DMA_Start_IT>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2200      	movs	r2, #0
 8007a66:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8007a68:	7dfb      	ldrb	r3, [r7, #23]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d10c      	bne.n	8007a88 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	6819      	ldr	r1, [r3, #0]
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	f003 0310 	and.w	r3, r3, #16
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	409a      	lsls	r2, r3
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	430a      	orrs	r2, r1
 8007a84:	601a      	str	r2, [r3, #0]
 8007a86:	e005      	b.n	8007a94 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	691b      	ldr	r3, [r3, #16]
 8007a8c:	f043 0204 	orr.w	r2, r3, #4
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8007a94:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3718      	adds	r7, #24
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	08007f29 	.word	0x08007f29
 8007aa4:	08007f4b 	.word	0x08007f4b
 8007aa8:	08007f67 	.word	0x08007f67
 8007aac:	08007fe5 	.word	0x08007fe5
 8007ab0:	08008007 	.word	0x08008007
 8007ab4:	08008023 	.word	0x08008023

08007ab8 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b082      	sub	sp, #8
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d101      	bne.n	8007acc <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8007ac8:	2301      	movs	r3, #1
 8007aca:	e03e      	b.n	8007b4a <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	6819      	ldr	r1, [r3, #0]
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	f003 0310 	and.w	r3, r3, #16
 8007ad8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007adc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ae0:	43da      	mvns	r2, r3
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	400a      	ands	r2, r1
 8007ae8:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	6819      	ldr	r1, [r3, #0]
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	f003 0310 	and.w	r3, r3, #16
 8007af6:	2201      	movs	r2, #1
 8007af8:	fa02 f303 	lsl.w	r3, r2, r3
 8007afc:	43da      	mvns	r2, r3
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	400a      	ands	r2, r1
 8007b04:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d10d      	bne.n	8007b28 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	4618      	mov	r0, r3
 8007b12:	f001 f863 	bl	8008bdc <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b24:	601a      	str	r2, [r3, #0]
 8007b26:	e00c      	b.n	8007b42 <HAL_DAC_Stop_DMA+0x8a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	68db      	ldr	r3, [r3, #12]
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f001 f855 	bl	8008bdc <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8007b40:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2201      	movs	r2, #1
 8007b46:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007b48:	2300      	movs	r3, #0
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3708      	adds	r7, #8
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}

08007b52 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8007b52:	b580      	push	{r7, lr}
 8007b54:	b084      	sub	sp, #16
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b68:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d01d      	beq.n	8007bb0 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d018      	beq.n	8007bb0 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2204      	movs	r2, #4
 8007b82:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	691b      	ldr	r3, [r3, #16]
 8007b88:	f043 0201 	orr.w	r2, r3, #1
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007b98:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007ba8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f000 f86f 	bl	8007c8e <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d01d      	beq.n	8007bf6 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d018      	beq.n	8007bf6 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2204      	movs	r2, #4
 8007bc8:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	691b      	ldr	r3, [r3, #16]
 8007bce:	f043 0202 	orr.w	r2, r3, #2
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8007bde:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007bee:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f000 f9ed 	bl	8007fd0 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8007bf6:	bf00      	nop
 8007bf8:	3710      	adds	r7, #16
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}

08007bfe <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007bfe:	b480      	push	{r7}
 8007c00:	b087      	sub	sp, #28
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	60f8      	str	r0, [r7, #12]
 8007c06:	60b9      	str	r1, [r7, #8]
 8007c08:	607a      	str	r2, [r7, #4]
 8007c0a:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d101      	bne.n	8007c1a <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e015      	b.n	8007c46 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d105      	bne.n	8007c32 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007c26:	697a      	ldr	r2, [r7, #20]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	4413      	add	r3, r2
 8007c2c:	3308      	adds	r3, #8
 8007c2e:	617b      	str	r3, [r7, #20]
 8007c30:	e004      	b.n	8007c3c <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007c32:	697a      	ldr	r2, [r7, #20]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	4413      	add	r3, r2
 8007c38:	3314      	adds	r3, #20
 8007c3a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	461a      	mov	r2, r3
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007c44:	2300      	movs	r3, #0
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	371c      	adds	r7, #28
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr

08007c52 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007c52:	b480      	push	{r7}
 8007c54:	b083      	sub	sp, #12
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8007c5a:	bf00      	nop
 8007c5c:	370c      	adds	r7, #12
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c64:	4770      	bx	lr

08007c66 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007c66:	b480      	push	{r7}
 8007c68:	b083      	sub	sp, #12
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8007c6e:	bf00      	nop
 8007c70:	370c      	adds	r7, #12
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr

08007c7a <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007c7a:	b480      	push	{r7}
 8007c7c:	b083      	sub	sp, #12
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8007c82:	bf00      	nop
 8007c84:	370c      	adds	r7, #12
 8007c86:	46bd      	mov	sp, r7
 8007c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8c:	4770      	bx	lr

08007c8e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007c8e:	b480      	push	{r7}
 8007c90:	b083      	sub	sp, #12
 8007c92:	af00      	add	r7, sp, #0
 8007c94:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8007c96:	bf00      	nop
 8007c98:	370c      	adds	r7, #12
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca0:	4770      	bx	lr
	...

08007ca4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b08a      	sub	sp, #40	; 0x28
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d002      	beq.n	8007cc2 <HAL_DAC_ConfigChannel+0x1e>
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d101      	bne.n	8007cc6 <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e12a      	b.n	8007f1c <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	795b      	ldrb	r3, [r3, #5]
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d101      	bne.n	8007cd2 <HAL_DAC_ConfigChannel+0x2e>
 8007cce:	2302      	movs	r3, #2
 8007cd0:	e124      	b.n	8007f1c <HAL_DAC_ConfigChannel+0x278>
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2202      	movs	r2, #2
 8007cdc:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	2b04      	cmp	r3, #4
 8007ce4:	d17a      	bne.n	8007ddc <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8007ce6:	f7fe f88b 	bl	8005e00 <HAL_GetTick>
 8007cea:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d13d      	bne.n	8007d6e <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007cf2:	e018      	b.n	8007d26 <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007cf4:	f7fe f884 	bl	8005e00 <HAL_GetTick>
 8007cf8:	4602      	mov	r2, r0
 8007cfa:	69fb      	ldr	r3, [r7, #28]
 8007cfc:	1ad3      	subs	r3, r2, r3
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	d911      	bls.n	8007d26 <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d08:	4b86      	ldr	r3, [pc, #536]	; (8007f24 <HAL_DAC_ConfigChannel+0x280>)
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d00a      	beq.n	8007d26 <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	691b      	ldr	r3, [r3, #16]
 8007d14:	f043 0208 	orr.w	r2, r3, #8
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2203      	movs	r2, #3
 8007d20:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007d22:	2303      	movs	r3, #3
 8007d24:	e0fa      	b.n	8007f1c <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d2c:	4b7d      	ldr	r3, [pc, #500]	; (8007f24 <HAL_DAC_ConfigChannel+0x280>)
 8007d2e:	4013      	ands	r3, r2
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d1df      	bne.n	8007cf4 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	68ba      	ldr	r2, [r7, #8]
 8007d3a:	6992      	ldr	r2, [r2, #24]
 8007d3c:	641a      	str	r2, [r3, #64]	; 0x40
 8007d3e:	e020      	b.n	8007d82 <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007d40:	f7fe f85e 	bl	8005e00 <HAL_GetTick>
 8007d44:	4602      	mov	r2, r0
 8007d46:	69fb      	ldr	r3, [r7, #28]
 8007d48:	1ad3      	subs	r3, r2, r3
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d90f      	bls.n	8007d6e <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	da0a      	bge.n	8007d6e <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	691b      	ldr	r3, [r3, #16]
 8007d5c:	f043 0208 	orr.w	r2, r3, #8
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2203      	movs	r2, #3
 8007d68:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007d6a:	2303      	movs	r3, #3
 8007d6c:	e0d6      	b.n	8007f1c <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	dbe3      	blt.n	8007d40 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	68ba      	ldr	r2, [r7, #8]
 8007d7e:	6992      	ldr	r2, [r2, #24]
 8007d80:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f003 0310 	and.w	r3, r3, #16
 8007d8e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8007d92:	fa01 f303 	lsl.w	r3, r1, r3
 8007d96:	43db      	mvns	r3, r3
 8007d98:	ea02 0103 	and.w	r1, r2, r3
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	69da      	ldr	r2, [r3, #28]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f003 0310 	and.w	r3, r3, #16
 8007da6:	409a      	lsls	r2, r3
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	430a      	orrs	r2, r1
 8007dae:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f003 0310 	and.w	r3, r3, #16
 8007dbc:	21ff      	movs	r1, #255	; 0xff
 8007dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8007dc2:	43db      	mvns	r3, r3
 8007dc4:	ea02 0103 	and.w	r1, r2, r3
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	6a1a      	ldr	r2, [r3, #32]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f003 0310 	and.w	r3, r3, #16
 8007dd2:	409a      	lsls	r2, r3
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	430a      	orrs	r2, r1
 8007dda:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	691b      	ldr	r3, [r3, #16]
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d11d      	bne.n	8007e20 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dea:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f003 0310 	and.w	r3, r3, #16
 8007df2:	221f      	movs	r2, #31
 8007df4:	fa02 f303 	lsl.w	r3, r2, r3
 8007df8:	43db      	mvns	r3, r3
 8007dfa:	69ba      	ldr	r2, [r7, #24]
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	695b      	ldr	r3, [r3, #20]
 8007e04:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f003 0310 	and.w	r3, r3, #16
 8007e0c:	697a      	ldr	r2, [r7, #20]
 8007e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007e12:	69ba      	ldr	r2, [r7, #24]
 8007e14:	4313      	orrs	r3, r2
 8007e16:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	69ba      	ldr	r2, [r7, #24]
 8007e1e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e26:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f003 0310 	and.w	r3, r3, #16
 8007e2e:	2207      	movs	r2, #7
 8007e30:	fa02 f303 	lsl.w	r3, r2, r3
 8007e34:	43db      	mvns	r3, r3
 8007e36:	69ba      	ldr	r2, [r7, #24]
 8007e38:	4013      	ands	r3, r2
 8007e3a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	68db      	ldr	r3, [r3, #12]
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	d102      	bne.n	8007e4a <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8007e44:	2300      	movs	r3, #0
 8007e46:	627b      	str	r3, [r7, #36]	; 0x24
 8007e48:	e00f      	b.n	8007e6a <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	68db      	ldr	r3, [r3, #12]
 8007e4e:	2b02      	cmp	r3, #2
 8007e50:	d102      	bne.n	8007e58 <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8007e52:	2301      	movs	r3, #1
 8007e54:	627b      	str	r3, [r7, #36]	; 0x24
 8007e56:	e008      	b.n	8007e6a <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	689b      	ldr	r3, [r3, #8]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d102      	bne.n	8007e66 <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8007e60:	2301      	movs	r3, #1
 8007e62:	627b      	str	r3, [r7, #36]	; 0x24
 8007e64:	e001      	b.n	8007e6a <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8007e66:	2300      	movs	r3, #0
 8007e68:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	681a      	ldr	r2, [r3, #0]
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	4313      	orrs	r3, r2
 8007e74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e76:	4313      	orrs	r3, r2
 8007e78:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f003 0310 	and.w	r3, r3, #16
 8007e80:	697a      	ldr	r2, [r7, #20]
 8007e82:	fa02 f303 	lsl.w	r3, r2, r3
 8007e86:	69ba      	ldr	r2, [r7, #24]
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	69ba      	ldr	r2, [r7, #24]
 8007e92:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	6819      	ldr	r1, [r3, #0]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f003 0310 	and.w	r3, r3, #16
 8007ea0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea8:	43da      	mvns	r2, r3
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	400a      	ands	r2, r1
 8007eb0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f003 0310 	and.w	r3, r3, #16
 8007ec0:	f640 72fe 	movw	r2, #4094	; 0xffe
 8007ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec8:	43db      	mvns	r3, r3
 8007eca:	69ba      	ldr	r2, [r7, #24]
 8007ecc:	4013      	ands	r3, r2
 8007ece:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f003 0310 	and.w	r3, r3, #16
 8007edc:	697a      	ldr	r2, [r7, #20]
 8007ede:	fa02 f303 	lsl.w	r3, r2, r3
 8007ee2:	69ba      	ldr	r2, [r7, #24]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	69ba      	ldr	r2, [r7, #24]
 8007eee:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	6819      	ldr	r1, [r3, #0]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f003 0310 	and.w	r3, r3, #16
 8007efc:	22c0      	movs	r2, #192	; 0xc0
 8007efe:	fa02 f303 	lsl.w	r3, r2, r3
 8007f02:	43da      	mvns	r2, r3
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	400a      	ands	r2, r1
 8007f0a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2200      	movs	r2, #0
 8007f16:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8007f18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3728      	adds	r7, #40	; 0x28
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	20008000 	.word	0x20008000

08007f28 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b084      	sub	sp, #16
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f34:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8007f36:	68f8      	ldr	r0, [r7, #12]
 8007f38:	f7ff fe8b 	bl	8007c52 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2201      	movs	r2, #1
 8007f40:	711a      	strb	r2, [r3, #4]
}
 8007f42:	bf00      	nop
 8007f44:	3710      	adds	r7, #16
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}

08007f4a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007f4a:	b580      	push	{r7, lr}
 8007f4c:	b084      	sub	sp, #16
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f56:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8007f58:	68f8      	ldr	r0, [r7, #12]
 8007f5a:	f7ff fe84 	bl	8007c66 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8007f5e:	bf00      	nop
 8007f60:	3710      	adds	r7, #16
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}

08007f66 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8007f66:	b580      	push	{r7, lr}
 8007f68:	b084      	sub	sp, #16
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f72:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	691b      	ldr	r3, [r3, #16]
 8007f78:	f043 0204 	orr.w	r2, r3, #4
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8007f80:	68f8      	ldr	r0, [r7, #12]
 8007f82:	f7ff fe7a 	bl	8007c7a <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	711a      	strb	r2, [r3, #4]
}
 8007f8c:	bf00      	nop
 8007f8e:	3710      	adds	r7, #16
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}

08007f94 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8007f9c:	bf00      	nop
 8007f9e:	370c      	adds	r7, #12
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b083      	sub	sp, #12
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8007fb0:	bf00      	nop
 8007fb2:	370c      	adds	r7, #12
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr

08007fbc <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8007fc4:	bf00      	nop
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr

08007fd0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b083      	sub	sp, #12
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8007fd8:	bf00      	nop
 8007fda:	370c      	adds	r7, #12
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr

08007fe4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8007ff2:	68f8      	ldr	r0, [r7, #12]
 8007ff4:	f7ff ffce 	bl	8007f94 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	711a      	strb	r2, [r3, #4]
}
 8007ffe:	bf00      	nop
 8008000:	3710      	adds	r7, #16
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}

08008006 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8008006:	b580      	push	{r7, lr}
 8008008:	b084      	sub	sp, #16
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008012:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8008014:	68f8      	ldr	r0, [r7, #12]
 8008016:	f7ff ffc7 	bl	8007fa8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800801a:	bf00      	nop
 800801c:	3710      	adds	r7, #16
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}

08008022 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8008022:	b580      	push	{r7, lr}
 8008024:	b084      	sub	sp, #16
 8008026:	af00      	add	r7, sp, #0
 8008028:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800802e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	691b      	ldr	r3, [r3, #16]
 8008034:	f043 0204 	orr.w	r2, r3, #4
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800803c:	68f8      	ldr	r0, [r7, #12]
 800803e:	f7ff ffbd 	bl	8007fbc <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2201      	movs	r2, #1
 8008046:	711a      	strb	r2, [r3, #4]
}
 8008048:	bf00      	nop
 800804a:	3710      	adds	r7, #16
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}

08008050 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b086      	sub	sp, #24
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8008058:	f7fd fed2 	bl	8005e00 <HAL_GetTick>
 800805c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d101      	bne.n	8008068 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8008064:	2301      	movs	r3, #1
 8008066:	e316      	b.n	8008696 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a66      	ldr	r2, [pc, #408]	; (8008208 <HAL_DMA_Init+0x1b8>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d04a      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a65      	ldr	r2, [pc, #404]	; (800820c <HAL_DMA_Init+0x1bc>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d045      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a63      	ldr	r2, [pc, #396]	; (8008210 <HAL_DMA_Init+0x1c0>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d040      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a62      	ldr	r2, [pc, #392]	; (8008214 <HAL_DMA_Init+0x1c4>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d03b      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a60      	ldr	r2, [pc, #384]	; (8008218 <HAL_DMA_Init+0x1c8>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d036      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a5f      	ldr	r2, [pc, #380]	; (800821c <HAL_DMA_Init+0x1cc>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d031      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a5d      	ldr	r2, [pc, #372]	; (8008220 <HAL_DMA_Init+0x1d0>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d02c      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a5c      	ldr	r2, [pc, #368]	; (8008224 <HAL_DMA_Init+0x1d4>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d027      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a5a      	ldr	r2, [pc, #360]	; (8008228 <HAL_DMA_Init+0x1d8>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d022      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a59      	ldr	r2, [pc, #356]	; (800822c <HAL_DMA_Init+0x1dc>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d01d      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a57      	ldr	r2, [pc, #348]	; (8008230 <HAL_DMA_Init+0x1e0>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d018      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a56      	ldr	r2, [pc, #344]	; (8008234 <HAL_DMA_Init+0x1e4>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d013      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a54      	ldr	r2, [pc, #336]	; (8008238 <HAL_DMA_Init+0x1e8>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d00e      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a53      	ldr	r2, [pc, #332]	; (800823c <HAL_DMA_Init+0x1ec>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d009      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a51      	ldr	r2, [pc, #324]	; (8008240 <HAL_DMA_Init+0x1f0>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d004      	beq.n	8008108 <HAL_DMA_Init+0xb8>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a50      	ldr	r2, [pc, #320]	; (8008244 <HAL_DMA_Init+0x1f4>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d101      	bne.n	800810c <HAL_DMA_Init+0xbc>
 8008108:	2301      	movs	r3, #1
 800810a:	e000      	b.n	800810e <HAL_DMA_Init+0xbe>
 800810c:	2300      	movs	r3, #0
 800810e:	2b00      	cmp	r3, #0
 8008110:	f000 813b 	beq.w	800838a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2202      	movs	r2, #2
 8008118:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2200      	movs	r2, #0
 8008120:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a37      	ldr	r2, [pc, #220]	; (8008208 <HAL_DMA_Init+0x1b8>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d04a      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a36      	ldr	r2, [pc, #216]	; (800820c <HAL_DMA_Init+0x1bc>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d045      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a34      	ldr	r2, [pc, #208]	; (8008210 <HAL_DMA_Init+0x1c0>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d040      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a33      	ldr	r2, [pc, #204]	; (8008214 <HAL_DMA_Init+0x1c4>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d03b      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a31      	ldr	r2, [pc, #196]	; (8008218 <HAL_DMA_Init+0x1c8>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d036      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a30      	ldr	r2, [pc, #192]	; (800821c <HAL_DMA_Init+0x1cc>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d031      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a2e      	ldr	r2, [pc, #184]	; (8008220 <HAL_DMA_Init+0x1d0>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d02c      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a2d      	ldr	r2, [pc, #180]	; (8008224 <HAL_DMA_Init+0x1d4>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d027      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a2b      	ldr	r2, [pc, #172]	; (8008228 <HAL_DMA_Init+0x1d8>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d022      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a2a      	ldr	r2, [pc, #168]	; (800822c <HAL_DMA_Init+0x1dc>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d01d      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a28      	ldr	r2, [pc, #160]	; (8008230 <HAL_DMA_Init+0x1e0>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d018      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a27      	ldr	r2, [pc, #156]	; (8008234 <HAL_DMA_Init+0x1e4>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d013      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a25      	ldr	r2, [pc, #148]	; (8008238 <HAL_DMA_Init+0x1e8>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d00e      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a24      	ldr	r2, [pc, #144]	; (800823c <HAL_DMA_Init+0x1ec>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d009      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a22      	ldr	r2, [pc, #136]	; (8008240 <HAL_DMA_Init+0x1f0>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d004      	beq.n	80081c4 <HAL_DMA_Init+0x174>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a21      	ldr	r2, [pc, #132]	; (8008244 <HAL_DMA_Init+0x1f4>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d108      	bne.n	80081d6 <HAL_DMA_Init+0x186>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f022 0201 	bic.w	r2, r2, #1
 80081d2:	601a      	str	r2, [r3, #0]
 80081d4:	e007      	b.n	80081e6 <HAL_DMA_Init+0x196>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f022 0201 	bic.w	r2, r2, #1
 80081e4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80081e6:	e02f      	b.n	8008248 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80081e8:	f7fd fe0a 	bl	8005e00 <HAL_GetTick>
 80081ec:	4602      	mov	r2, r0
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	1ad3      	subs	r3, r2, r3
 80081f2:	2b05      	cmp	r3, #5
 80081f4:	d928      	bls.n	8008248 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2220      	movs	r2, #32
 80081fa:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2203      	movs	r2, #3
 8008200:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8008204:	2301      	movs	r3, #1
 8008206:	e246      	b.n	8008696 <HAL_DMA_Init+0x646>
 8008208:	40020010 	.word	0x40020010
 800820c:	40020028 	.word	0x40020028
 8008210:	40020040 	.word	0x40020040
 8008214:	40020058 	.word	0x40020058
 8008218:	40020070 	.word	0x40020070
 800821c:	40020088 	.word	0x40020088
 8008220:	400200a0 	.word	0x400200a0
 8008224:	400200b8 	.word	0x400200b8
 8008228:	40020410 	.word	0x40020410
 800822c:	40020428 	.word	0x40020428
 8008230:	40020440 	.word	0x40020440
 8008234:	40020458 	.word	0x40020458
 8008238:	40020470 	.word	0x40020470
 800823c:	40020488 	.word	0x40020488
 8008240:	400204a0 	.word	0x400204a0
 8008244:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f003 0301 	and.w	r3, r3, #1
 8008252:	2b00      	cmp	r3, #0
 8008254:	d1c8      	bne.n	80081e8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800825e:	697a      	ldr	r2, [r7, #20]
 8008260:	4b83      	ldr	r3, [pc, #524]	; (8008470 <HAL_DMA_Init+0x420>)
 8008262:	4013      	ands	r3, r2
 8008264:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800826e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	691b      	ldr	r3, [r3, #16]
 8008274:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800827a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	699b      	ldr	r3, [r3, #24]
 8008280:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008286:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6a1b      	ldr	r3, [r3, #32]
 800828c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800828e:	697a      	ldr	r2, [r7, #20]
 8008290:	4313      	orrs	r3, r2
 8008292:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008298:	2b04      	cmp	r3, #4
 800829a:	d107      	bne.n	80082ac <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082a4:	4313      	orrs	r3, r2
 80082a6:	697a      	ldr	r2, [r7, #20]
 80082a8:	4313      	orrs	r3, r2
 80082aa:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80082ac:	4b71      	ldr	r3, [pc, #452]	; (8008474 <HAL_DMA_Init+0x424>)
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	4b71      	ldr	r3, [pc, #452]	; (8008478 <HAL_DMA_Init+0x428>)
 80082b2:	4013      	ands	r3, r2
 80082b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80082b8:	d328      	bcc.n	800830c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	2b28      	cmp	r3, #40	; 0x28
 80082c0:	d903      	bls.n	80082ca <HAL_DMA_Init+0x27a>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	2b2e      	cmp	r3, #46	; 0x2e
 80082c8:	d917      	bls.n	80082fa <HAL_DMA_Init+0x2aa>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	2b3e      	cmp	r3, #62	; 0x3e
 80082d0:	d903      	bls.n	80082da <HAL_DMA_Init+0x28a>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	2b42      	cmp	r3, #66	; 0x42
 80082d8:	d90f      	bls.n	80082fa <HAL_DMA_Init+0x2aa>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	2b46      	cmp	r3, #70	; 0x46
 80082e0:	d903      	bls.n	80082ea <HAL_DMA_Init+0x29a>
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	2b48      	cmp	r3, #72	; 0x48
 80082e8:	d907      	bls.n	80082fa <HAL_DMA_Init+0x2aa>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	2b4e      	cmp	r3, #78	; 0x4e
 80082f0:	d905      	bls.n	80082fe <HAL_DMA_Init+0x2ae>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	2b52      	cmp	r3, #82	; 0x52
 80082f8:	d801      	bhi.n	80082fe <HAL_DMA_Init+0x2ae>
 80082fa:	2301      	movs	r3, #1
 80082fc:	e000      	b.n	8008300 <HAL_DMA_Init+0x2b0>
 80082fe:	2300      	movs	r3, #0
 8008300:	2b00      	cmp	r3, #0
 8008302:	d003      	beq.n	800830c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800830a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	697a      	ldr	r2, [r7, #20]
 8008312:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	695b      	ldr	r3, [r3, #20]
 800831a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	f023 0307 	bic.w	r3, r3, #7
 8008322:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008328:	697a      	ldr	r2, [r7, #20]
 800832a:	4313      	orrs	r3, r2
 800832c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008332:	2b04      	cmp	r3, #4
 8008334:	d117      	bne.n	8008366 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800833a:	697a      	ldr	r2, [r7, #20]
 800833c:	4313      	orrs	r3, r2
 800833e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008344:	2b00      	cmp	r3, #0
 8008346:	d00e      	beq.n	8008366 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f002 fb4d 	bl	800a9e8 <DMA_CheckFifoParam>
 800834e:	4603      	mov	r3, r0
 8008350:	2b00      	cmp	r3, #0
 8008352:	d008      	beq.n	8008366 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2240      	movs	r2, #64	; 0x40
 8008358:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2201      	movs	r2, #1
 800835e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	e197      	b.n	8008696 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	697a      	ldr	r2, [r7, #20]
 800836c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f002 fa88 	bl	800a884 <DMA_CalcBaseAndBitshift>
 8008374:	4603      	mov	r3, r0
 8008376:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800837c:	f003 031f 	and.w	r3, r3, #31
 8008380:	223f      	movs	r2, #63	; 0x3f
 8008382:	409a      	lsls	r2, r3
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	609a      	str	r2, [r3, #8]
 8008388:	e0cd      	b.n	8008526 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a3b      	ldr	r2, [pc, #236]	; (800847c <HAL_DMA_Init+0x42c>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d022      	beq.n	80083da <HAL_DMA_Init+0x38a>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a39      	ldr	r2, [pc, #228]	; (8008480 <HAL_DMA_Init+0x430>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d01d      	beq.n	80083da <HAL_DMA_Init+0x38a>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4a38      	ldr	r2, [pc, #224]	; (8008484 <HAL_DMA_Init+0x434>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d018      	beq.n	80083da <HAL_DMA_Init+0x38a>
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a36      	ldr	r2, [pc, #216]	; (8008488 <HAL_DMA_Init+0x438>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d013      	beq.n	80083da <HAL_DMA_Init+0x38a>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a35      	ldr	r2, [pc, #212]	; (800848c <HAL_DMA_Init+0x43c>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d00e      	beq.n	80083da <HAL_DMA_Init+0x38a>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a33      	ldr	r2, [pc, #204]	; (8008490 <HAL_DMA_Init+0x440>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d009      	beq.n	80083da <HAL_DMA_Init+0x38a>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a32      	ldr	r2, [pc, #200]	; (8008494 <HAL_DMA_Init+0x444>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d004      	beq.n	80083da <HAL_DMA_Init+0x38a>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a30      	ldr	r2, [pc, #192]	; (8008498 <HAL_DMA_Init+0x448>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d101      	bne.n	80083de <HAL_DMA_Init+0x38e>
 80083da:	2301      	movs	r3, #1
 80083dc:	e000      	b.n	80083e0 <HAL_DMA_Init+0x390>
 80083de:	2300      	movs	r3, #0
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 8097 	beq.w	8008514 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a24      	ldr	r2, [pc, #144]	; (800847c <HAL_DMA_Init+0x42c>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d021      	beq.n	8008434 <HAL_DMA_Init+0x3e4>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a22      	ldr	r2, [pc, #136]	; (8008480 <HAL_DMA_Init+0x430>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d01c      	beq.n	8008434 <HAL_DMA_Init+0x3e4>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a21      	ldr	r2, [pc, #132]	; (8008484 <HAL_DMA_Init+0x434>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d017      	beq.n	8008434 <HAL_DMA_Init+0x3e4>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a1f      	ldr	r2, [pc, #124]	; (8008488 <HAL_DMA_Init+0x438>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d012      	beq.n	8008434 <HAL_DMA_Init+0x3e4>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a1e      	ldr	r2, [pc, #120]	; (800848c <HAL_DMA_Init+0x43c>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d00d      	beq.n	8008434 <HAL_DMA_Init+0x3e4>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a1c      	ldr	r2, [pc, #112]	; (8008490 <HAL_DMA_Init+0x440>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d008      	beq.n	8008434 <HAL_DMA_Init+0x3e4>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	4a1b      	ldr	r2, [pc, #108]	; (8008494 <HAL_DMA_Init+0x444>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d003      	beq.n	8008434 <HAL_DMA_Init+0x3e4>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a19      	ldr	r2, [pc, #100]	; (8008498 <HAL_DMA_Init+0x448>)
 8008432:	4293      	cmp	r3, r2
 8008434:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2202      	movs	r2, #2
 800843a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2200      	movs	r2, #0
 8008442:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	4b12      	ldr	r3, [pc, #72]	; (800849c <HAL_DMA_Init+0x44c>)
 8008452:	4013      	ands	r3, r2
 8008454:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	2b40      	cmp	r3, #64	; 0x40
 800845c:	d020      	beq.n	80084a0 <HAL_DMA_Init+0x450>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	2b80      	cmp	r3, #128	; 0x80
 8008464:	d102      	bne.n	800846c <HAL_DMA_Init+0x41c>
 8008466:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800846a:	e01a      	b.n	80084a2 <HAL_DMA_Init+0x452>
 800846c:	2300      	movs	r3, #0
 800846e:	e018      	b.n	80084a2 <HAL_DMA_Init+0x452>
 8008470:	fe10803f 	.word	0xfe10803f
 8008474:	5c001000 	.word	0x5c001000
 8008478:	ffff0000 	.word	0xffff0000
 800847c:	58025408 	.word	0x58025408
 8008480:	5802541c 	.word	0x5802541c
 8008484:	58025430 	.word	0x58025430
 8008488:	58025444 	.word	0x58025444
 800848c:	58025458 	.word	0x58025458
 8008490:	5802546c 	.word	0x5802546c
 8008494:	58025480 	.word	0x58025480
 8008498:	58025494 	.word	0x58025494
 800849c:	fffe000f 	.word	0xfffe000f
 80084a0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80084a2:	687a      	ldr	r2, [r7, #4]
 80084a4:	68d2      	ldr	r2, [r2, #12]
 80084a6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80084a8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	691b      	ldr	r3, [r3, #16]
 80084ae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80084b0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	695b      	ldr	r3, [r3, #20]
 80084b6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80084b8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	699b      	ldr	r3, [r3, #24]
 80084be:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80084c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	69db      	ldr	r3, [r3, #28]
 80084c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80084c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6a1b      	ldr	r3, [r3, #32]
 80084ce:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80084d0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80084d2:	697a      	ldr	r2, [r7, #20]
 80084d4:	4313      	orrs	r3, r2
 80084d6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	697a      	ldr	r2, [r7, #20]
 80084de:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	461a      	mov	r2, r3
 80084e6:	4b6e      	ldr	r3, [pc, #440]	; (80086a0 <HAL_DMA_Init+0x650>)
 80084e8:	4413      	add	r3, r2
 80084ea:	4a6e      	ldr	r2, [pc, #440]	; (80086a4 <HAL_DMA_Init+0x654>)
 80084ec:	fba2 2303 	umull	r2, r3, r2, r3
 80084f0:	091b      	lsrs	r3, r3, #4
 80084f2:	009a      	lsls	r2, r3, #2
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f002 f9c3 	bl	800a884 <DMA_CalcBaseAndBitshift>
 80084fe:	4603      	mov	r3, r0
 8008500:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008506:	f003 031f 	and.w	r3, r3, #31
 800850a:	2201      	movs	r2, #1
 800850c:	409a      	lsls	r2, r3
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	605a      	str	r2, [r3, #4]
 8008512:	e008      	b.n	8008526 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2240      	movs	r2, #64	; 0x40
 8008518:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2203      	movs	r2, #3
 800851e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e0b7      	b.n	8008696 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a5f      	ldr	r2, [pc, #380]	; (80086a8 <HAL_DMA_Init+0x658>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d072      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a5d      	ldr	r2, [pc, #372]	; (80086ac <HAL_DMA_Init+0x65c>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d06d      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a5c      	ldr	r2, [pc, #368]	; (80086b0 <HAL_DMA_Init+0x660>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d068      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	4a5a      	ldr	r2, [pc, #360]	; (80086b4 <HAL_DMA_Init+0x664>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d063      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	4a59      	ldr	r2, [pc, #356]	; (80086b8 <HAL_DMA_Init+0x668>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d05e      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4a57      	ldr	r2, [pc, #348]	; (80086bc <HAL_DMA_Init+0x66c>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d059      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a56      	ldr	r2, [pc, #344]	; (80086c0 <HAL_DMA_Init+0x670>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d054      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a54      	ldr	r2, [pc, #336]	; (80086c4 <HAL_DMA_Init+0x674>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d04f      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a53      	ldr	r2, [pc, #332]	; (80086c8 <HAL_DMA_Init+0x678>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d04a      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a51      	ldr	r2, [pc, #324]	; (80086cc <HAL_DMA_Init+0x67c>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d045      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a50      	ldr	r2, [pc, #320]	; (80086d0 <HAL_DMA_Init+0x680>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d040      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a4e      	ldr	r2, [pc, #312]	; (80086d4 <HAL_DMA_Init+0x684>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d03b      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a4d      	ldr	r2, [pc, #308]	; (80086d8 <HAL_DMA_Init+0x688>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d036      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a4b      	ldr	r2, [pc, #300]	; (80086dc <HAL_DMA_Init+0x68c>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d031      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a4a      	ldr	r2, [pc, #296]	; (80086e0 <HAL_DMA_Init+0x690>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d02c      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a48      	ldr	r2, [pc, #288]	; (80086e4 <HAL_DMA_Init+0x694>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d027      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a47      	ldr	r2, [pc, #284]	; (80086e8 <HAL_DMA_Init+0x698>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d022      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a45      	ldr	r2, [pc, #276]	; (80086ec <HAL_DMA_Init+0x69c>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d01d      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a44      	ldr	r2, [pc, #272]	; (80086f0 <HAL_DMA_Init+0x6a0>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d018      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a42      	ldr	r2, [pc, #264]	; (80086f4 <HAL_DMA_Init+0x6a4>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d013      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a41      	ldr	r2, [pc, #260]	; (80086f8 <HAL_DMA_Init+0x6a8>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d00e      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a3f      	ldr	r2, [pc, #252]	; (80086fc <HAL_DMA_Init+0x6ac>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d009      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a3e      	ldr	r2, [pc, #248]	; (8008700 <HAL_DMA_Init+0x6b0>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d004      	beq.n	8008616 <HAL_DMA_Init+0x5c6>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a3c      	ldr	r2, [pc, #240]	; (8008704 <HAL_DMA_Init+0x6b4>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d101      	bne.n	800861a <HAL_DMA_Init+0x5ca>
 8008616:	2301      	movs	r3, #1
 8008618:	e000      	b.n	800861c <HAL_DMA_Init+0x5cc>
 800861a:	2300      	movs	r3, #0
 800861c:	2b00      	cmp	r3, #0
 800861e:	d032      	beq.n	8008686 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f002 fa5d 	bl	800aae0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	2b80      	cmp	r3, #128	; 0x80
 800862c:	d102      	bne.n	8008634 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	685a      	ldr	r2, [r3, #4]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800863c:	b2d2      	uxtb	r2, r2
 800863e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008648:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d010      	beq.n	8008674 <HAL_DMA_Init+0x624>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	2b08      	cmp	r3, #8
 8008658:	d80c      	bhi.n	8008674 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f002 fada 	bl	800ac14 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008664:	2200      	movs	r2, #0
 8008666:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008670:	605a      	str	r2, [r3, #4]
 8008672:	e008      	b.n	8008686 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2200      	movs	r2, #0
 8008678:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2200      	movs	r2, #0
 800867e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2200      	movs	r2, #0
 8008684:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2200      	movs	r2, #0
 800868a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2201      	movs	r2, #1
 8008690:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8008694:	2300      	movs	r3, #0
}
 8008696:	4618      	mov	r0, r3
 8008698:	3718      	adds	r7, #24
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	a7fdabf8 	.word	0xa7fdabf8
 80086a4:	cccccccd 	.word	0xcccccccd
 80086a8:	40020010 	.word	0x40020010
 80086ac:	40020028 	.word	0x40020028
 80086b0:	40020040 	.word	0x40020040
 80086b4:	40020058 	.word	0x40020058
 80086b8:	40020070 	.word	0x40020070
 80086bc:	40020088 	.word	0x40020088
 80086c0:	400200a0 	.word	0x400200a0
 80086c4:	400200b8 	.word	0x400200b8
 80086c8:	40020410 	.word	0x40020410
 80086cc:	40020428 	.word	0x40020428
 80086d0:	40020440 	.word	0x40020440
 80086d4:	40020458 	.word	0x40020458
 80086d8:	40020470 	.word	0x40020470
 80086dc:	40020488 	.word	0x40020488
 80086e0:	400204a0 	.word	0x400204a0
 80086e4:	400204b8 	.word	0x400204b8
 80086e8:	58025408 	.word	0x58025408
 80086ec:	5802541c 	.word	0x5802541c
 80086f0:	58025430 	.word	0x58025430
 80086f4:	58025444 	.word	0x58025444
 80086f8:	58025458 	.word	0x58025458
 80086fc:	5802546c 	.word	0x5802546c
 8008700:	58025480 	.word	0x58025480
 8008704:	58025494 	.word	0x58025494

08008708 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b086      	sub	sp, #24
 800870c:	af00      	add	r7, sp, #0
 800870e:	60f8      	str	r0, [r7, #12]
 8008710:	60b9      	str	r1, [r7, #8]
 8008712:	607a      	str	r2, [r7, #4]
 8008714:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008716:	2300      	movs	r3, #0
 8008718:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d101      	bne.n	8008724 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8008720:	2301      	movs	r3, #1
 8008722:	e226      	b.n	8008b72 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800872a:	2b01      	cmp	r3, #1
 800872c:	d101      	bne.n	8008732 <HAL_DMA_Start_IT+0x2a>
 800872e:	2302      	movs	r3, #2
 8008730:	e21f      	b.n	8008b72 <HAL_DMA_Start_IT+0x46a>
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2201      	movs	r2, #1
 8008736:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008740:	b2db      	uxtb	r3, r3
 8008742:	2b01      	cmp	r3, #1
 8008744:	f040 820a 	bne.w	8008b5c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2202      	movs	r2, #2
 800874c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	2200      	movs	r2, #0
 8008754:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4a68      	ldr	r2, [pc, #416]	; (80088fc <HAL_DMA_Start_IT+0x1f4>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d04a      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a66      	ldr	r2, [pc, #408]	; (8008900 <HAL_DMA_Start_IT+0x1f8>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d045      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4a65      	ldr	r2, [pc, #404]	; (8008904 <HAL_DMA_Start_IT+0x1fc>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d040      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a63      	ldr	r2, [pc, #396]	; (8008908 <HAL_DMA_Start_IT+0x200>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d03b      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a62      	ldr	r2, [pc, #392]	; (800890c <HAL_DMA_Start_IT+0x204>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d036      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4a60      	ldr	r2, [pc, #384]	; (8008910 <HAL_DMA_Start_IT+0x208>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d031      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a5f      	ldr	r2, [pc, #380]	; (8008914 <HAL_DMA_Start_IT+0x20c>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d02c      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a5d      	ldr	r2, [pc, #372]	; (8008918 <HAL_DMA_Start_IT+0x210>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d027      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a5c      	ldr	r2, [pc, #368]	; (800891c <HAL_DMA_Start_IT+0x214>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d022      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a5a      	ldr	r2, [pc, #360]	; (8008920 <HAL_DMA_Start_IT+0x218>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d01d      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4a59      	ldr	r2, [pc, #356]	; (8008924 <HAL_DMA_Start_IT+0x21c>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d018      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a57      	ldr	r2, [pc, #348]	; (8008928 <HAL_DMA_Start_IT+0x220>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d013      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a56      	ldr	r2, [pc, #344]	; (800892c <HAL_DMA_Start_IT+0x224>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d00e      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a54      	ldr	r2, [pc, #336]	; (8008930 <HAL_DMA_Start_IT+0x228>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d009      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a53      	ldr	r2, [pc, #332]	; (8008934 <HAL_DMA_Start_IT+0x22c>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d004      	beq.n	80087f6 <HAL_DMA_Start_IT+0xee>
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a51      	ldr	r2, [pc, #324]	; (8008938 <HAL_DMA_Start_IT+0x230>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d108      	bne.n	8008808 <HAL_DMA_Start_IT+0x100>
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f022 0201 	bic.w	r2, r2, #1
 8008804:	601a      	str	r2, [r3, #0]
 8008806:	e007      	b.n	8008818 <HAL_DMA_Start_IT+0x110>
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f022 0201 	bic.w	r2, r2, #1
 8008816:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	68b9      	ldr	r1, [r7, #8]
 800881e:	68f8      	ldr	r0, [r7, #12]
 8008820:	f001 fe84 	bl	800a52c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a34      	ldr	r2, [pc, #208]	; (80088fc <HAL_DMA_Start_IT+0x1f4>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d04a      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a33      	ldr	r2, [pc, #204]	; (8008900 <HAL_DMA_Start_IT+0x1f8>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d045      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a31      	ldr	r2, [pc, #196]	; (8008904 <HAL_DMA_Start_IT+0x1fc>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d040      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a30      	ldr	r2, [pc, #192]	; (8008908 <HAL_DMA_Start_IT+0x200>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d03b      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a2e      	ldr	r2, [pc, #184]	; (800890c <HAL_DMA_Start_IT+0x204>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d036      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a2d      	ldr	r2, [pc, #180]	; (8008910 <HAL_DMA_Start_IT+0x208>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d031      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a2b      	ldr	r2, [pc, #172]	; (8008914 <HAL_DMA_Start_IT+0x20c>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d02c      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a2a      	ldr	r2, [pc, #168]	; (8008918 <HAL_DMA_Start_IT+0x210>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d027      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a28      	ldr	r2, [pc, #160]	; (800891c <HAL_DMA_Start_IT+0x214>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d022      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a27      	ldr	r2, [pc, #156]	; (8008920 <HAL_DMA_Start_IT+0x218>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d01d      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a25      	ldr	r2, [pc, #148]	; (8008924 <HAL_DMA_Start_IT+0x21c>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d018      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4a24      	ldr	r2, [pc, #144]	; (8008928 <HAL_DMA_Start_IT+0x220>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d013      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a22      	ldr	r2, [pc, #136]	; (800892c <HAL_DMA_Start_IT+0x224>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d00e      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a21      	ldr	r2, [pc, #132]	; (8008930 <HAL_DMA_Start_IT+0x228>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d009      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a1f      	ldr	r2, [pc, #124]	; (8008934 <HAL_DMA_Start_IT+0x22c>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d004      	beq.n	80088c4 <HAL_DMA_Start_IT+0x1bc>
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4a1e      	ldr	r2, [pc, #120]	; (8008938 <HAL_DMA_Start_IT+0x230>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d101      	bne.n	80088c8 <HAL_DMA_Start_IT+0x1c0>
 80088c4:	2301      	movs	r3, #1
 80088c6:	e000      	b.n	80088ca <HAL_DMA_Start_IT+0x1c2>
 80088c8:	2300      	movs	r3, #0
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d036      	beq.n	800893c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f023 021e 	bic.w	r2, r3, #30
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f042 0216 	orr.w	r2, r2, #22
 80088e0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d03e      	beq.n	8008968 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	681a      	ldr	r2, [r3, #0]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f042 0208 	orr.w	r2, r2, #8
 80088f8:	601a      	str	r2, [r3, #0]
 80088fa:	e035      	b.n	8008968 <HAL_DMA_Start_IT+0x260>
 80088fc:	40020010 	.word	0x40020010
 8008900:	40020028 	.word	0x40020028
 8008904:	40020040 	.word	0x40020040
 8008908:	40020058 	.word	0x40020058
 800890c:	40020070 	.word	0x40020070
 8008910:	40020088 	.word	0x40020088
 8008914:	400200a0 	.word	0x400200a0
 8008918:	400200b8 	.word	0x400200b8
 800891c:	40020410 	.word	0x40020410
 8008920:	40020428 	.word	0x40020428
 8008924:	40020440 	.word	0x40020440
 8008928:	40020458 	.word	0x40020458
 800892c:	40020470 	.word	0x40020470
 8008930:	40020488 	.word	0x40020488
 8008934:	400204a0 	.word	0x400204a0
 8008938:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f023 020e 	bic.w	r2, r3, #14
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f042 020a 	orr.w	r2, r2, #10
 800894e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008954:	2b00      	cmp	r3, #0
 8008956:	d007      	beq.n	8008968 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	681a      	ldr	r2, [r3, #0]
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f042 0204 	orr.w	r2, r2, #4
 8008966:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a83      	ldr	r2, [pc, #524]	; (8008b7c <HAL_DMA_Start_IT+0x474>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d072      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a82      	ldr	r2, [pc, #520]	; (8008b80 <HAL_DMA_Start_IT+0x478>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d06d      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a80      	ldr	r2, [pc, #512]	; (8008b84 <HAL_DMA_Start_IT+0x47c>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d068      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a7f      	ldr	r2, [pc, #508]	; (8008b88 <HAL_DMA_Start_IT+0x480>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d063      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a7d      	ldr	r2, [pc, #500]	; (8008b8c <HAL_DMA_Start_IT+0x484>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d05e      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a7c      	ldr	r2, [pc, #496]	; (8008b90 <HAL_DMA_Start_IT+0x488>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d059      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a7a      	ldr	r2, [pc, #488]	; (8008b94 <HAL_DMA_Start_IT+0x48c>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d054      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a79      	ldr	r2, [pc, #484]	; (8008b98 <HAL_DMA_Start_IT+0x490>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d04f      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a77      	ldr	r2, [pc, #476]	; (8008b9c <HAL_DMA_Start_IT+0x494>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d04a      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a76      	ldr	r2, [pc, #472]	; (8008ba0 <HAL_DMA_Start_IT+0x498>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d045      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a74      	ldr	r2, [pc, #464]	; (8008ba4 <HAL_DMA_Start_IT+0x49c>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d040      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a73      	ldr	r2, [pc, #460]	; (8008ba8 <HAL_DMA_Start_IT+0x4a0>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d03b      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a71      	ldr	r2, [pc, #452]	; (8008bac <HAL_DMA_Start_IT+0x4a4>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d036      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a70      	ldr	r2, [pc, #448]	; (8008bb0 <HAL_DMA_Start_IT+0x4a8>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d031      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a6e      	ldr	r2, [pc, #440]	; (8008bb4 <HAL_DMA_Start_IT+0x4ac>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d02c      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a6d      	ldr	r2, [pc, #436]	; (8008bb8 <HAL_DMA_Start_IT+0x4b0>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d027      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a6b      	ldr	r2, [pc, #428]	; (8008bbc <HAL_DMA_Start_IT+0x4b4>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d022      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a6a      	ldr	r2, [pc, #424]	; (8008bc0 <HAL_DMA_Start_IT+0x4b8>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d01d      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a68      	ldr	r2, [pc, #416]	; (8008bc4 <HAL_DMA_Start_IT+0x4bc>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d018      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a67      	ldr	r2, [pc, #412]	; (8008bc8 <HAL_DMA_Start_IT+0x4c0>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d013      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a65      	ldr	r2, [pc, #404]	; (8008bcc <HAL_DMA_Start_IT+0x4c4>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d00e      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a64      	ldr	r2, [pc, #400]	; (8008bd0 <HAL_DMA_Start_IT+0x4c8>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d009      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4a62      	ldr	r2, [pc, #392]	; (8008bd4 <HAL_DMA_Start_IT+0x4cc>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d004      	beq.n	8008a58 <HAL_DMA_Start_IT+0x350>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a61      	ldr	r2, [pc, #388]	; (8008bd8 <HAL_DMA_Start_IT+0x4d0>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d101      	bne.n	8008a5c <HAL_DMA_Start_IT+0x354>
 8008a58:	2301      	movs	r3, #1
 8008a5a:	e000      	b.n	8008a5e <HAL_DMA_Start_IT+0x356>
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d01a      	beq.n	8008a98 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d007      	beq.n	8008a80 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a74:	681a      	ldr	r2, [r3, #0]
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008a7e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d007      	beq.n	8008a98 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a8c:	681a      	ldr	r2, [r3, #0]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008a96:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4a37      	ldr	r2, [pc, #220]	; (8008b7c <HAL_DMA_Start_IT+0x474>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d04a      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4a36      	ldr	r2, [pc, #216]	; (8008b80 <HAL_DMA_Start_IT+0x478>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d045      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	4a34      	ldr	r2, [pc, #208]	; (8008b84 <HAL_DMA_Start_IT+0x47c>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d040      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4a33      	ldr	r2, [pc, #204]	; (8008b88 <HAL_DMA_Start_IT+0x480>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d03b      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a31      	ldr	r2, [pc, #196]	; (8008b8c <HAL_DMA_Start_IT+0x484>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d036      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a30      	ldr	r2, [pc, #192]	; (8008b90 <HAL_DMA_Start_IT+0x488>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d031      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a2e      	ldr	r2, [pc, #184]	; (8008b94 <HAL_DMA_Start_IT+0x48c>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d02c      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a2d      	ldr	r2, [pc, #180]	; (8008b98 <HAL_DMA_Start_IT+0x490>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d027      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a2b      	ldr	r2, [pc, #172]	; (8008b9c <HAL_DMA_Start_IT+0x494>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d022      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a2a      	ldr	r2, [pc, #168]	; (8008ba0 <HAL_DMA_Start_IT+0x498>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d01d      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a28      	ldr	r2, [pc, #160]	; (8008ba4 <HAL_DMA_Start_IT+0x49c>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d018      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a27      	ldr	r2, [pc, #156]	; (8008ba8 <HAL_DMA_Start_IT+0x4a0>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d013      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a25      	ldr	r2, [pc, #148]	; (8008bac <HAL_DMA_Start_IT+0x4a4>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d00e      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a24      	ldr	r2, [pc, #144]	; (8008bb0 <HAL_DMA_Start_IT+0x4a8>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d009      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a22      	ldr	r2, [pc, #136]	; (8008bb4 <HAL_DMA_Start_IT+0x4ac>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d004      	beq.n	8008b38 <HAL_DMA_Start_IT+0x430>
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a21      	ldr	r2, [pc, #132]	; (8008bb8 <HAL_DMA_Start_IT+0x4b0>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d108      	bne.n	8008b4a <HAL_DMA_Start_IT+0x442>
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	681a      	ldr	r2, [r3, #0]
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f042 0201 	orr.w	r2, r2, #1
 8008b46:	601a      	str	r2, [r3, #0]
 8008b48:	e012      	b.n	8008b70 <HAL_DMA_Start_IT+0x468>
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f042 0201 	orr.w	r2, r2, #1
 8008b58:	601a      	str	r2, [r3, #0]
 8008b5a:	e009      	b.n	8008b70 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b62:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2200      	movs	r2, #0
 8008b68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008b70:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3718      	adds	r7, #24
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	40020010 	.word	0x40020010
 8008b80:	40020028 	.word	0x40020028
 8008b84:	40020040 	.word	0x40020040
 8008b88:	40020058 	.word	0x40020058
 8008b8c:	40020070 	.word	0x40020070
 8008b90:	40020088 	.word	0x40020088
 8008b94:	400200a0 	.word	0x400200a0
 8008b98:	400200b8 	.word	0x400200b8
 8008b9c:	40020410 	.word	0x40020410
 8008ba0:	40020428 	.word	0x40020428
 8008ba4:	40020440 	.word	0x40020440
 8008ba8:	40020458 	.word	0x40020458
 8008bac:	40020470 	.word	0x40020470
 8008bb0:	40020488 	.word	0x40020488
 8008bb4:	400204a0 	.word	0x400204a0
 8008bb8:	400204b8 	.word	0x400204b8
 8008bbc:	58025408 	.word	0x58025408
 8008bc0:	5802541c 	.word	0x5802541c
 8008bc4:	58025430 	.word	0x58025430
 8008bc8:	58025444 	.word	0x58025444
 8008bcc:	58025458 	.word	0x58025458
 8008bd0:	5802546c 	.word	0x5802546c
 8008bd4:	58025480 	.word	0x58025480
 8008bd8:	58025494 	.word	0x58025494

08008bdc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b086      	sub	sp, #24
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8008be4:	f7fd f90c 	bl	8005e00 <HAL_GetTick>
 8008be8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d101      	bne.n	8008bf4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	e2dc      	b.n	80091ae <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	2b02      	cmp	r3, #2
 8008bfe:	d008      	beq.n	8008c12 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2280      	movs	r2, #128	; 0x80
 8008c04:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e2cd      	b.n	80091ae <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a76      	ldr	r2, [pc, #472]	; (8008df0 <HAL_DMA_Abort+0x214>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d04a      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a74      	ldr	r2, [pc, #464]	; (8008df4 <HAL_DMA_Abort+0x218>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d045      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a73      	ldr	r2, [pc, #460]	; (8008df8 <HAL_DMA_Abort+0x21c>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d040      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a71      	ldr	r2, [pc, #452]	; (8008dfc <HAL_DMA_Abort+0x220>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d03b      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a70      	ldr	r2, [pc, #448]	; (8008e00 <HAL_DMA_Abort+0x224>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d036      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a6e      	ldr	r2, [pc, #440]	; (8008e04 <HAL_DMA_Abort+0x228>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d031      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4a6d      	ldr	r2, [pc, #436]	; (8008e08 <HAL_DMA_Abort+0x22c>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d02c      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a6b      	ldr	r2, [pc, #428]	; (8008e0c <HAL_DMA_Abort+0x230>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d027      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4a6a      	ldr	r2, [pc, #424]	; (8008e10 <HAL_DMA_Abort+0x234>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d022      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a68      	ldr	r2, [pc, #416]	; (8008e14 <HAL_DMA_Abort+0x238>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d01d      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a67      	ldr	r2, [pc, #412]	; (8008e18 <HAL_DMA_Abort+0x23c>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d018      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a65      	ldr	r2, [pc, #404]	; (8008e1c <HAL_DMA_Abort+0x240>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d013      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	4a64      	ldr	r2, [pc, #400]	; (8008e20 <HAL_DMA_Abort+0x244>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d00e      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4a62      	ldr	r2, [pc, #392]	; (8008e24 <HAL_DMA_Abort+0x248>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d009      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	4a61      	ldr	r2, [pc, #388]	; (8008e28 <HAL_DMA_Abort+0x24c>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d004      	beq.n	8008cb2 <HAL_DMA_Abort+0xd6>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a5f      	ldr	r2, [pc, #380]	; (8008e2c <HAL_DMA_Abort+0x250>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d101      	bne.n	8008cb6 <HAL_DMA_Abort+0xda>
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	e000      	b.n	8008cb8 <HAL_DMA_Abort+0xdc>
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d013      	beq.n	8008ce4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f022 021e 	bic.w	r2, r2, #30
 8008cca:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	695a      	ldr	r2, [r3, #20]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008cda:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	617b      	str	r3, [r7, #20]
 8008ce2:	e00a      	b.n	8008cfa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	681a      	ldr	r2, [r3, #0]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f022 020e 	bic.w	r2, r2, #14
 8008cf2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a3c      	ldr	r2, [pc, #240]	; (8008df0 <HAL_DMA_Abort+0x214>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d072      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a3a      	ldr	r2, [pc, #232]	; (8008df4 <HAL_DMA_Abort+0x218>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d06d      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a39      	ldr	r2, [pc, #228]	; (8008df8 <HAL_DMA_Abort+0x21c>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d068      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a37      	ldr	r2, [pc, #220]	; (8008dfc <HAL_DMA_Abort+0x220>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d063      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a36      	ldr	r2, [pc, #216]	; (8008e00 <HAL_DMA_Abort+0x224>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d05e      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a34      	ldr	r2, [pc, #208]	; (8008e04 <HAL_DMA_Abort+0x228>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d059      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a33      	ldr	r2, [pc, #204]	; (8008e08 <HAL_DMA_Abort+0x22c>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d054      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4a31      	ldr	r2, [pc, #196]	; (8008e0c <HAL_DMA_Abort+0x230>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d04f      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4a30      	ldr	r2, [pc, #192]	; (8008e10 <HAL_DMA_Abort+0x234>)
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d04a      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	4a2e      	ldr	r2, [pc, #184]	; (8008e14 <HAL_DMA_Abort+0x238>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d045      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	4a2d      	ldr	r2, [pc, #180]	; (8008e18 <HAL_DMA_Abort+0x23c>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d040      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a2b      	ldr	r2, [pc, #172]	; (8008e1c <HAL_DMA_Abort+0x240>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d03b      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a2a      	ldr	r2, [pc, #168]	; (8008e20 <HAL_DMA_Abort+0x244>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d036      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4a28      	ldr	r2, [pc, #160]	; (8008e24 <HAL_DMA_Abort+0x248>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d031      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a27      	ldr	r2, [pc, #156]	; (8008e28 <HAL_DMA_Abort+0x24c>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d02c      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4a25      	ldr	r2, [pc, #148]	; (8008e2c <HAL_DMA_Abort+0x250>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d027      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4a24      	ldr	r2, [pc, #144]	; (8008e30 <HAL_DMA_Abort+0x254>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d022      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a22      	ldr	r2, [pc, #136]	; (8008e34 <HAL_DMA_Abort+0x258>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d01d      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4a21      	ldr	r2, [pc, #132]	; (8008e38 <HAL_DMA_Abort+0x25c>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d018      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a1f      	ldr	r2, [pc, #124]	; (8008e3c <HAL_DMA_Abort+0x260>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d013      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4a1e      	ldr	r2, [pc, #120]	; (8008e40 <HAL_DMA_Abort+0x264>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d00e      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a1c      	ldr	r2, [pc, #112]	; (8008e44 <HAL_DMA_Abort+0x268>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d009      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	4a1b      	ldr	r2, [pc, #108]	; (8008e48 <HAL_DMA_Abort+0x26c>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d004      	beq.n	8008dea <HAL_DMA_Abort+0x20e>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	4a19      	ldr	r2, [pc, #100]	; (8008e4c <HAL_DMA_Abort+0x270>)
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d132      	bne.n	8008e50 <HAL_DMA_Abort+0x274>
 8008dea:	2301      	movs	r3, #1
 8008dec:	e031      	b.n	8008e52 <HAL_DMA_Abort+0x276>
 8008dee:	bf00      	nop
 8008df0:	40020010 	.word	0x40020010
 8008df4:	40020028 	.word	0x40020028
 8008df8:	40020040 	.word	0x40020040
 8008dfc:	40020058 	.word	0x40020058
 8008e00:	40020070 	.word	0x40020070
 8008e04:	40020088 	.word	0x40020088
 8008e08:	400200a0 	.word	0x400200a0
 8008e0c:	400200b8 	.word	0x400200b8
 8008e10:	40020410 	.word	0x40020410
 8008e14:	40020428 	.word	0x40020428
 8008e18:	40020440 	.word	0x40020440
 8008e1c:	40020458 	.word	0x40020458
 8008e20:	40020470 	.word	0x40020470
 8008e24:	40020488 	.word	0x40020488
 8008e28:	400204a0 	.word	0x400204a0
 8008e2c:	400204b8 	.word	0x400204b8
 8008e30:	58025408 	.word	0x58025408
 8008e34:	5802541c 	.word	0x5802541c
 8008e38:	58025430 	.word	0x58025430
 8008e3c:	58025444 	.word	0x58025444
 8008e40:	58025458 	.word	0x58025458
 8008e44:	5802546c 	.word	0x5802546c
 8008e48:	58025480 	.word	0x58025480
 8008e4c:	58025494 	.word	0x58025494
 8008e50:	2300      	movs	r3, #0
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d007      	beq.n	8008e66 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e5a:	681a      	ldr	r2, [r3, #0]
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e60:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e64:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4a6d      	ldr	r2, [pc, #436]	; (8009020 <HAL_DMA_Abort+0x444>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d04a      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a6b      	ldr	r2, [pc, #428]	; (8009024 <HAL_DMA_Abort+0x448>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d045      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a6a      	ldr	r2, [pc, #424]	; (8009028 <HAL_DMA_Abort+0x44c>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d040      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a68      	ldr	r2, [pc, #416]	; (800902c <HAL_DMA_Abort+0x450>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d03b      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4a67      	ldr	r2, [pc, #412]	; (8009030 <HAL_DMA_Abort+0x454>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d036      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4a65      	ldr	r2, [pc, #404]	; (8009034 <HAL_DMA_Abort+0x458>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d031      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4a64      	ldr	r2, [pc, #400]	; (8009038 <HAL_DMA_Abort+0x45c>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d02c      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4a62      	ldr	r2, [pc, #392]	; (800903c <HAL_DMA_Abort+0x460>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d027      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	4a61      	ldr	r2, [pc, #388]	; (8009040 <HAL_DMA_Abort+0x464>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d022      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4a5f      	ldr	r2, [pc, #380]	; (8009044 <HAL_DMA_Abort+0x468>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d01d      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4a5e      	ldr	r2, [pc, #376]	; (8009048 <HAL_DMA_Abort+0x46c>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d018      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a5c      	ldr	r2, [pc, #368]	; (800904c <HAL_DMA_Abort+0x470>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d013      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4a5b      	ldr	r2, [pc, #364]	; (8009050 <HAL_DMA_Abort+0x474>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d00e      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a59      	ldr	r2, [pc, #356]	; (8009054 <HAL_DMA_Abort+0x478>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d009      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a58      	ldr	r2, [pc, #352]	; (8009058 <HAL_DMA_Abort+0x47c>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d004      	beq.n	8008f06 <HAL_DMA_Abort+0x32a>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a56      	ldr	r2, [pc, #344]	; (800905c <HAL_DMA_Abort+0x480>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d108      	bne.n	8008f18 <HAL_DMA_Abort+0x33c>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f022 0201 	bic.w	r2, r2, #1
 8008f14:	601a      	str	r2, [r3, #0]
 8008f16:	e007      	b.n	8008f28 <HAL_DMA_Abort+0x34c>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	681a      	ldr	r2, [r3, #0]
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f022 0201 	bic.w	r2, r2, #1
 8008f26:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008f28:	e013      	b.n	8008f52 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008f2a:	f7fc ff69 	bl	8005e00 <HAL_GetTick>
 8008f2e:	4602      	mov	r2, r0
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	1ad3      	subs	r3, r2, r3
 8008f34:	2b05      	cmp	r3, #5
 8008f36:	d90c      	bls.n	8008f52 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2220      	movs	r2, #32
 8008f3c:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2203      	movs	r2, #3
 8008f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e12d      	b.n	80091ae <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f003 0301 	and.w	r3, r3, #1
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d1e5      	bne.n	8008f2a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	4a2f      	ldr	r2, [pc, #188]	; (8009020 <HAL_DMA_Abort+0x444>)
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d04a      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4a2d      	ldr	r2, [pc, #180]	; (8009024 <HAL_DMA_Abort+0x448>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d045      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4a2c      	ldr	r2, [pc, #176]	; (8009028 <HAL_DMA_Abort+0x44c>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d040      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	4a2a      	ldr	r2, [pc, #168]	; (800902c <HAL_DMA_Abort+0x450>)
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d03b      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4a29      	ldr	r2, [pc, #164]	; (8009030 <HAL_DMA_Abort+0x454>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d036      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a27      	ldr	r2, [pc, #156]	; (8009034 <HAL_DMA_Abort+0x458>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d031      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4a26      	ldr	r2, [pc, #152]	; (8009038 <HAL_DMA_Abort+0x45c>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d02c      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4a24      	ldr	r2, [pc, #144]	; (800903c <HAL_DMA_Abort+0x460>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d027      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a23      	ldr	r2, [pc, #140]	; (8009040 <HAL_DMA_Abort+0x464>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d022      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a21      	ldr	r2, [pc, #132]	; (8009044 <HAL_DMA_Abort+0x468>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d01d      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4a20      	ldr	r2, [pc, #128]	; (8009048 <HAL_DMA_Abort+0x46c>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d018      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a1e      	ldr	r2, [pc, #120]	; (800904c <HAL_DMA_Abort+0x470>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d013      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a1d      	ldr	r2, [pc, #116]	; (8009050 <HAL_DMA_Abort+0x474>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d00e      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a1b      	ldr	r2, [pc, #108]	; (8009054 <HAL_DMA_Abort+0x478>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d009      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a1a      	ldr	r2, [pc, #104]	; (8009058 <HAL_DMA_Abort+0x47c>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d004      	beq.n	8008ffe <HAL_DMA_Abort+0x422>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4a18      	ldr	r2, [pc, #96]	; (800905c <HAL_DMA_Abort+0x480>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d101      	bne.n	8009002 <HAL_DMA_Abort+0x426>
 8008ffe:	2301      	movs	r3, #1
 8009000:	e000      	b.n	8009004 <HAL_DMA_Abort+0x428>
 8009002:	2300      	movs	r3, #0
 8009004:	2b00      	cmp	r3, #0
 8009006:	d02b      	beq.n	8009060 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800900c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009012:	f003 031f 	and.w	r3, r3, #31
 8009016:	223f      	movs	r2, #63	; 0x3f
 8009018:	409a      	lsls	r2, r3
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	609a      	str	r2, [r3, #8]
 800901e:	e02a      	b.n	8009076 <HAL_DMA_Abort+0x49a>
 8009020:	40020010 	.word	0x40020010
 8009024:	40020028 	.word	0x40020028
 8009028:	40020040 	.word	0x40020040
 800902c:	40020058 	.word	0x40020058
 8009030:	40020070 	.word	0x40020070
 8009034:	40020088 	.word	0x40020088
 8009038:	400200a0 	.word	0x400200a0
 800903c:	400200b8 	.word	0x400200b8
 8009040:	40020410 	.word	0x40020410
 8009044:	40020428 	.word	0x40020428
 8009048:	40020440 	.word	0x40020440
 800904c:	40020458 	.word	0x40020458
 8009050:	40020470 	.word	0x40020470
 8009054:	40020488 	.word	0x40020488
 8009058:	400204a0 	.word	0x400204a0
 800905c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009064:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800906a:	f003 031f 	and.w	r3, r3, #31
 800906e:	2201      	movs	r2, #1
 8009070:	409a      	lsls	r2, r3
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4a4f      	ldr	r2, [pc, #316]	; (80091b8 <HAL_DMA_Abort+0x5dc>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d072      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a4d      	ldr	r2, [pc, #308]	; (80091bc <HAL_DMA_Abort+0x5e0>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d06d      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4a4c      	ldr	r2, [pc, #304]	; (80091c0 <HAL_DMA_Abort+0x5e4>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d068      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4a4a      	ldr	r2, [pc, #296]	; (80091c4 <HAL_DMA_Abort+0x5e8>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d063      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	4a49      	ldr	r2, [pc, #292]	; (80091c8 <HAL_DMA_Abort+0x5ec>)
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d05e      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	4a47      	ldr	r2, [pc, #284]	; (80091cc <HAL_DMA_Abort+0x5f0>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d059      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	4a46      	ldr	r2, [pc, #280]	; (80091d0 <HAL_DMA_Abort+0x5f4>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d054      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4a44      	ldr	r2, [pc, #272]	; (80091d4 <HAL_DMA_Abort+0x5f8>)
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d04f      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	4a43      	ldr	r2, [pc, #268]	; (80091d8 <HAL_DMA_Abort+0x5fc>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d04a      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a41      	ldr	r2, [pc, #260]	; (80091dc <HAL_DMA_Abort+0x600>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d045      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	4a40      	ldr	r2, [pc, #256]	; (80091e0 <HAL_DMA_Abort+0x604>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d040      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4a3e      	ldr	r2, [pc, #248]	; (80091e4 <HAL_DMA_Abort+0x608>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d03b      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a3d      	ldr	r2, [pc, #244]	; (80091e8 <HAL_DMA_Abort+0x60c>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d036      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	4a3b      	ldr	r2, [pc, #236]	; (80091ec <HAL_DMA_Abort+0x610>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	d031      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4a3a      	ldr	r2, [pc, #232]	; (80091f0 <HAL_DMA_Abort+0x614>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d02c      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a38      	ldr	r2, [pc, #224]	; (80091f4 <HAL_DMA_Abort+0x618>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d027      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4a37      	ldr	r2, [pc, #220]	; (80091f8 <HAL_DMA_Abort+0x61c>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d022      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a35      	ldr	r2, [pc, #212]	; (80091fc <HAL_DMA_Abort+0x620>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d01d      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	4a34      	ldr	r2, [pc, #208]	; (8009200 <HAL_DMA_Abort+0x624>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d018      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a32      	ldr	r2, [pc, #200]	; (8009204 <HAL_DMA_Abort+0x628>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d013      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a31      	ldr	r2, [pc, #196]	; (8009208 <HAL_DMA_Abort+0x62c>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d00e      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a2f      	ldr	r2, [pc, #188]	; (800920c <HAL_DMA_Abort+0x630>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d009      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a2e      	ldr	r2, [pc, #184]	; (8009210 <HAL_DMA_Abort+0x634>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d004      	beq.n	8009166 <HAL_DMA_Abort+0x58a>
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a2c      	ldr	r2, [pc, #176]	; (8009214 <HAL_DMA_Abort+0x638>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d101      	bne.n	800916a <HAL_DMA_Abort+0x58e>
 8009166:	2301      	movs	r3, #1
 8009168:	e000      	b.n	800916c <HAL_DMA_Abort+0x590>
 800916a:	2300      	movs	r3, #0
 800916c:	2b00      	cmp	r3, #0
 800916e:	d015      	beq.n	800919c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009174:	687a      	ldr	r2, [r7, #4]
 8009176:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8009178:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800917e:	2b00      	cmp	r3, #0
 8009180:	d00c      	beq.n	800919c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009186:	681a      	ldr	r2, [r3, #0]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800918c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009190:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009196:	687a      	ldr	r2, [r7, #4]
 8009198:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800919a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2201      	movs	r2, #1
 80091a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2200      	movs	r2, #0
 80091a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 80091ac:	2300      	movs	r3, #0
}
 80091ae:	4618      	mov	r0, r3
 80091b0:	3718      	adds	r7, #24
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}
 80091b6:	bf00      	nop
 80091b8:	40020010 	.word	0x40020010
 80091bc:	40020028 	.word	0x40020028
 80091c0:	40020040 	.word	0x40020040
 80091c4:	40020058 	.word	0x40020058
 80091c8:	40020070 	.word	0x40020070
 80091cc:	40020088 	.word	0x40020088
 80091d0:	400200a0 	.word	0x400200a0
 80091d4:	400200b8 	.word	0x400200b8
 80091d8:	40020410 	.word	0x40020410
 80091dc:	40020428 	.word	0x40020428
 80091e0:	40020440 	.word	0x40020440
 80091e4:	40020458 	.word	0x40020458
 80091e8:	40020470 	.word	0x40020470
 80091ec:	40020488 	.word	0x40020488
 80091f0:	400204a0 	.word	0x400204a0
 80091f4:	400204b8 	.word	0x400204b8
 80091f8:	58025408 	.word	0x58025408
 80091fc:	5802541c 	.word	0x5802541c
 8009200:	58025430 	.word	0x58025430
 8009204:	58025444 	.word	0x58025444
 8009208:	58025458 	.word	0x58025458
 800920c:	5802546c 	.word	0x5802546c
 8009210:	58025480 	.word	0x58025480
 8009214:	58025494 	.word	0x58025494

08009218 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b084      	sub	sp, #16
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d101      	bne.n	800922a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8009226:	2301      	movs	r3, #1
 8009228:	e237      	b.n	800969a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009230:	b2db      	uxtb	r3, r3
 8009232:	2b02      	cmp	r3, #2
 8009234:	d004      	beq.n	8009240 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2280      	movs	r2, #128	; 0x80
 800923a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800923c:	2301      	movs	r3, #1
 800923e:	e22c      	b.n	800969a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a5c      	ldr	r2, [pc, #368]	; (80093b8 <HAL_DMA_Abort_IT+0x1a0>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d04a      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a5b      	ldr	r2, [pc, #364]	; (80093bc <HAL_DMA_Abort_IT+0x1a4>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d045      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a59      	ldr	r2, [pc, #356]	; (80093c0 <HAL_DMA_Abort_IT+0x1a8>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d040      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a58      	ldr	r2, [pc, #352]	; (80093c4 <HAL_DMA_Abort_IT+0x1ac>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d03b      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4a56      	ldr	r2, [pc, #344]	; (80093c8 <HAL_DMA_Abort_IT+0x1b0>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d036      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a55      	ldr	r2, [pc, #340]	; (80093cc <HAL_DMA_Abort_IT+0x1b4>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d031      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a53      	ldr	r2, [pc, #332]	; (80093d0 <HAL_DMA_Abort_IT+0x1b8>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d02c      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a52      	ldr	r2, [pc, #328]	; (80093d4 <HAL_DMA_Abort_IT+0x1bc>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d027      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a50      	ldr	r2, [pc, #320]	; (80093d8 <HAL_DMA_Abort_IT+0x1c0>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d022      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a4f      	ldr	r2, [pc, #316]	; (80093dc <HAL_DMA_Abort_IT+0x1c4>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d01d      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a4d      	ldr	r2, [pc, #308]	; (80093e0 <HAL_DMA_Abort_IT+0x1c8>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d018      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a4c      	ldr	r2, [pc, #304]	; (80093e4 <HAL_DMA_Abort_IT+0x1cc>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d013      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a4a      	ldr	r2, [pc, #296]	; (80093e8 <HAL_DMA_Abort_IT+0x1d0>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d00e      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a49      	ldr	r2, [pc, #292]	; (80093ec <HAL_DMA_Abort_IT+0x1d4>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d009      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a47      	ldr	r2, [pc, #284]	; (80093f0 <HAL_DMA_Abort_IT+0x1d8>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d004      	beq.n	80092e0 <HAL_DMA_Abort_IT+0xc8>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a46      	ldr	r2, [pc, #280]	; (80093f4 <HAL_DMA_Abort_IT+0x1dc>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d101      	bne.n	80092e4 <HAL_DMA_Abort_IT+0xcc>
 80092e0:	2301      	movs	r3, #1
 80092e2:	e000      	b.n	80092e6 <HAL_DMA_Abort_IT+0xce>
 80092e4:	2300      	movs	r3, #0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f000 8086 	beq.w	80093f8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2204      	movs	r2, #4
 80092f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4a2f      	ldr	r2, [pc, #188]	; (80093b8 <HAL_DMA_Abort_IT+0x1a0>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d04a      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	4a2e      	ldr	r2, [pc, #184]	; (80093bc <HAL_DMA_Abort_IT+0x1a4>)
 8009304:	4293      	cmp	r3, r2
 8009306:	d045      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a2c      	ldr	r2, [pc, #176]	; (80093c0 <HAL_DMA_Abort_IT+0x1a8>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d040      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4a2b      	ldr	r2, [pc, #172]	; (80093c4 <HAL_DMA_Abort_IT+0x1ac>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d03b      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a29      	ldr	r2, [pc, #164]	; (80093c8 <HAL_DMA_Abort_IT+0x1b0>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d036      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4a28      	ldr	r2, [pc, #160]	; (80093cc <HAL_DMA_Abort_IT+0x1b4>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d031      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a26      	ldr	r2, [pc, #152]	; (80093d0 <HAL_DMA_Abort_IT+0x1b8>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d02c      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4a25      	ldr	r2, [pc, #148]	; (80093d4 <HAL_DMA_Abort_IT+0x1bc>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d027      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a23      	ldr	r2, [pc, #140]	; (80093d8 <HAL_DMA_Abort_IT+0x1c0>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d022      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a22      	ldr	r2, [pc, #136]	; (80093dc <HAL_DMA_Abort_IT+0x1c4>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d01d      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4a20      	ldr	r2, [pc, #128]	; (80093e0 <HAL_DMA_Abort_IT+0x1c8>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d018      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4a1f      	ldr	r2, [pc, #124]	; (80093e4 <HAL_DMA_Abort_IT+0x1cc>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d013      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a1d      	ldr	r2, [pc, #116]	; (80093e8 <HAL_DMA_Abort_IT+0x1d0>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d00e      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4a1c      	ldr	r2, [pc, #112]	; (80093ec <HAL_DMA_Abort_IT+0x1d4>)
 800937c:	4293      	cmp	r3, r2
 800937e:	d009      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	4a1a      	ldr	r2, [pc, #104]	; (80093f0 <HAL_DMA_Abort_IT+0x1d8>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d004      	beq.n	8009394 <HAL_DMA_Abort_IT+0x17c>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4a19      	ldr	r2, [pc, #100]	; (80093f4 <HAL_DMA_Abort_IT+0x1dc>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d108      	bne.n	80093a6 <HAL_DMA_Abort_IT+0x18e>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	681a      	ldr	r2, [r3, #0]
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f022 0201 	bic.w	r2, r2, #1
 80093a2:	601a      	str	r2, [r3, #0]
 80093a4:	e178      	b.n	8009698 <HAL_DMA_Abort_IT+0x480>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	681a      	ldr	r2, [r3, #0]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f022 0201 	bic.w	r2, r2, #1
 80093b4:	601a      	str	r2, [r3, #0]
 80093b6:	e16f      	b.n	8009698 <HAL_DMA_Abort_IT+0x480>
 80093b8:	40020010 	.word	0x40020010
 80093bc:	40020028 	.word	0x40020028
 80093c0:	40020040 	.word	0x40020040
 80093c4:	40020058 	.word	0x40020058
 80093c8:	40020070 	.word	0x40020070
 80093cc:	40020088 	.word	0x40020088
 80093d0:	400200a0 	.word	0x400200a0
 80093d4:	400200b8 	.word	0x400200b8
 80093d8:	40020410 	.word	0x40020410
 80093dc:	40020428 	.word	0x40020428
 80093e0:	40020440 	.word	0x40020440
 80093e4:	40020458 	.word	0x40020458
 80093e8:	40020470 	.word	0x40020470
 80093ec:	40020488 	.word	0x40020488
 80093f0:	400204a0 	.word	0x400204a0
 80093f4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	681a      	ldr	r2, [r3, #0]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f022 020e 	bic.w	r2, r2, #14
 8009406:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a6c      	ldr	r2, [pc, #432]	; (80095c0 <HAL_DMA_Abort_IT+0x3a8>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d04a      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	4a6b      	ldr	r2, [pc, #428]	; (80095c4 <HAL_DMA_Abort_IT+0x3ac>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d045      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4a69      	ldr	r2, [pc, #420]	; (80095c8 <HAL_DMA_Abort_IT+0x3b0>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d040      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4a68      	ldr	r2, [pc, #416]	; (80095cc <HAL_DMA_Abort_IT+0x3b4>)
 800942c:	4293      	cmp	r3, r2
 800942e:	d03b      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a66      	ldr	r2, [pc, #408]	; (80095d0 <HAL_DMA_Abort_IT+0x3b8>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d036      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4a65      	ldr	r2, [pc, #404]	; (80095d4 <HAL_DMA_Abort_IT+0x3bc>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d031      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4a63      	ldr	r2, [pc, #396]	; (80095d8 <HAL_DMA_Abort_IT+0x3c0>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d02c      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4a62      	ldr	r2, [pc, #392]	; (80095dc <HAL_DMA_Abort_IT+0x3c4>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d027      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a60      	ldr	r2, [pc, #384]	; (80095e0 <HAL_DMA_Abort_IT+0x3c8>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d022      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4a5f      	ldr	r2, [pc, #380]	; (80095e4 <HAL_DMA_Abort_IT+0x3cc>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d01d      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4a5d      	ldr	r2, [pc, #372]	; (80095e8 <HAL_DMA_Abort_IT+0x3d0>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d018      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a5c      	ldr	r2, [pc, #368]	; (80095ec <HAL_DMA_Abort_IT+0x3d4>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d013      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	4a5a      	ldr	r2, [pc, #360]	; (80095f0 <HAL_DMA_Abort_IT+0x3d8>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d00e      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a59      	ldr	r2, [pc, #356]	; (80095f4 <HAL_DMA_Abort_IT+0x3dc>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d009      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a57      	ldr	r2, [pc, #348]	; (80095f8 <HAL_DMA_Abort_IT+0x3e0>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d004      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x290>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a56      	ldr	r2, [pc, #344]	; (80095fc <HAL_DMA_Abort_IT+0x3e4>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d108      	bne.n	80094ba <HAL_DMA_Abort_IT+0x2a2>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f022 0201 	bic.w	r2, r2, #1
 80094b6:	601a      	str	r2, [r3, #0]
 80094b8:	e007      	b.n	80094ca <HAL_DMA_Abort_IT+0x2b2>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f022 0201 	bic.w	r2, r2, #1
 80094c8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	4a3c      	ldr	r2, [pc, #240]	; (80095c0 <HAL_DMA_Abort_IT+0x3a8>)
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d072      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4a3a      	ldr	r2, [pc, #232]	; (80095c4 <HAL_DMA_Abort_IT+0x3ac>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d06d      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	4a39      	ldr	r2, [pc, #228]	; (80095c8 <HAL_DMA_Abort_IT+0x3b0>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d068      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	4a37      	ldr	r2, [pc, #220]	; (80095cc <HAL_DMA_Abort_IT+0x3b4>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d063      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a36      	ldr	r2, [pc, #216]	; (80095d0 <HAL_DMA_Abort_IT+0x3b8>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d05e      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	4a34      	ldr	r2, [pc, #208]	; (80095d4 <HAL_DMA_Abort_IT+0x3bc>)
 8009502:	4293      	cmp	r3, r2
 8009504:	d059      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4a33      	ldr	r2, [pc, #204]	; (80095d8 <HAL_DMA_Abort_IT+0x3c0>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d054      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	4a31      	ldr	r2, [pc, #196]	; (80095dc <HAL_DMA_Abort_IT+0x3c4>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d04f      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4a30      	ldr	r2, [pc, #192]	; (80095e0 <HAL_DMA_Abort_IT+0x3c8>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d04a      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4a2e      	ldr	r2, [pc, #184]	; (80095e4 <HAL_DMA_Abort_IT+0x3cc>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d045      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	4a2d      	ldr	r2, [pc, #180]	; (80095e8 <HAL_DMA_Abort_IT+0x3d0>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d040      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a2b      	ldr	r2, [pc, #172]	; (80095ec <HAL_DMA_Abort_IT+0x3d4>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d03b      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4a2a      	ldr	r2, [pc, #168]	; (80095f0 <HAL_DMA_Abort_IT+0x3d8>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d036      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a28      	ldr	r2, [pc, #160]	; (80095f4 <HAL_DMA_Abort_IT+0x3dc>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d031      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	4a27      	ldr	r2, [pc, #156]	; (80095f8 <HAL_DMA_Abort_IT+0x3e0>)
 800955c:	4293      	cmp	r3, r2
 800955e:	d02c      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a25      	ldr	r2, [pc, #148]	; (80095fc <HAL_DMA_Abort_IT+0x3e4>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d027      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a24      	ldr	r2, [pc, #144]	; (8009600 <HAL_DMA_Abort_IT+0x3e8>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d022      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a22      	ldr	r2, [pc, #136]	; (8009604 <HAL_DMA_Abort_IT+0x3ec>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d01d      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a21      	ldr	r2, [pc, #132]	; (8009608 <HAL_DMA_Abort_IT+0x3f0>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d018      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a1f      	ldr	r2, [pc, #124]	; (800960c <HAL_DMA_Abort_IT+0x3f4>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d013      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a1e      	ldr	r2, [pc, #120]	; (8009610 <HAL_DMA_Abort_IT+0x3f8>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d00e      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a1c      	ldr	r2, [pc, #112]	; (8009614 <HAL_DMA_Abort_IT+0x3fc>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d009      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4a1b      	ldr	r2, [pc, #108]	; (8009618 <HAL_DMA_Abort_IT+0x400>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d004      	beq.n	80095ba <HAL_DMA_Abort_IT+0x3a2>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4a19      	ldr	r2, [pc, #100]	; (800961c <HAL_DMA_Abort_IT+0x404>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d132      	bne.n	8009620 <HAL_DMA_Abort_IT+0x408>
 80095ba:	2301      	movs	r3, #1
 80095bc:	e031      	b.n	8009622 <HAL_DMA_Abort_IT+0x40a>
 80095be:	bf00      	nop
 80095c0:	40020010 	.word	0x40020010
 80095c4:	40020028 	.word	0x40020028
 80095c8:	40020040 	.word	0x40020040
 80095cc:	40020058 	.word	0x40020058
 80095d0:	40020070 	.word	0x40020070
 80095d4:	40020088 	.word	0x40020088
 80095d8:	400200a0 	.word	0x400200a0
 80095dc:	400200b8 	.word	0x400200b8
 80095e0:	40020410 	.word	0x40020410
 80095e4:	40020428 	.word	0x40020428
 80095e8:	40020440 	.word	0x40020440
 80095ec:	40020458 	.word	0x40020458
 80095f0:	40020470 	.word	0x40020470
 80095f4:	40020488 	.word	0x40020488
 80095f8:	400204a0 	.word	0x400204a0
 80095fc:	400204b8 	.word	0x400204b8
 8009600:	58025408 	.word	0x58025408
 8009604:	5802541c 	.word	0x5802541c
 8009608:	58025430 	.word	0x58025430
 800960c:	58025444 	.word	0x58025444
 8009610:	58025458 	.word	0x58025458
 8009614:	5802546c 	.word	0x5802546c
 8009618:	58025480 	.word	0x58025480
 800961c:	58025494 	.word	0x58025494
 8009620:	2300      	movs	r3, #0
 8009622:	2b00      	cmp	r3, #0
 8009624:	d028      	beq.n	8009678 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800962a:	681a      	ldr	r2, [r3, #0]
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009630:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009634:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800963a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009640:	f003 031f 	and.w	r3, r3, #31
 8009644:	2201      	movs	r2, #1
 8009646:	409a      	lsls	r2, r3
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009650:	687a      	ldr	r2, [r7, #4]
 8009652:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8009654:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800965a:	2b00      	cmp	r3, #0
 800965c:	d00c      	beq.n	8009678 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009662:	681a      	ldr	r2, [r3, #0]
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009668:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800966c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009672:	687a      	ldr	r2, [r7, #4]
 8009674:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009676:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2201      	movs	r2, #1
 800967c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2200      	movs	r2, #0
 8009684:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800968c:	2b00      	cmp	r3, #0
 800968e:	d003      	beq.n	8009698 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8009698:	2300      	movs	r3, #0
}
 800969a:	4618      	mov	r0, r3
 800969c:	3710      	adds	r7, #16
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}
 80096a2:	bf00      	nop

080096a4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b08a      	sub	sp, #40	; 0x28
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80096ac:	2300      	movs	r3, #0
 80096ae:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80096b0:	4b67      	ldr	r3, [pc, #412]	; (8009850 <HAL_DMA_IRQHandler+0x1ac>)
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	4a67      	ldr	r2, [pc, #412]	; (8009854 <HAL_DMA_IRQHandler+0x1b0>)
 80096b6:	fba2 2303 	umull	r2, r3, r2, r3
 80096ba:	0a9b      	lsrs	r3, r3, #10
 80096bc:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096c2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096c8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80096ca:	6a3b      	ldr	r3, [r7, #32]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80096d0:	69fb      	ldr	r3, [r7, #28]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4a5f      	ldr	r2, [pc, #380]	; (8009858 <HAL_DMA_IRQHandler+0x1b4>)
 80096dc:	4293      	cmp	r3, r2
 80096de:	d04a      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a5d      	ldr	r2, [pc, #372]	; (800985c <HAL_DMA_IRQHandler+0x1b8>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d045      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a5c      	ldr	r2, [pc, #368]	; (8009860 <HAL_DMA_IRQHandler+0x1bc>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d040      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a5a      	ldr	r2, [pc, #360]	; (8009864 <HAL_DMA_IRQHandler+0x1c0>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d03b      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a59      	ldr	r2, [pc, #356]	; (8009868 <HAL_DMA_IRQHandler+0x1c4>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d036      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4a57      	ldr	r2, [pc, #348]	; (800986c <HAL_DMA_IRQHandler+0x1c8>)
 800970e:	4293      	cmp	r3, r2
 8009710:	d031      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4a56      	ldr	r2, [pc, #344]	; (8009870 <HAL_DMA_IRQHandler+0x1cc>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d02c      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4a54      	ldr	r2, [pc, #336]	; (8009874 <HAL_DMA_IRQHandler+0x1d0>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d027      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	4a53      	ldr	r2, [pc, #332]	; (8009878 <HAL_DMA_IRQHandler+0x1d4>)
 800972c:	4293      	cmp	r3, r2
 800972e:	d022      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4a51      	ldr	r2, [pc, #324]	; (800987c <HAL_DMA_IRQHandler+0x1d8>)
 8009736:	4293      	cmp	r3, r2
 8009738:	d01d      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4a50      	ldr	r2, [pc, #320]	; (8009880 <HAL_DMA_IRQHandler+0x1dc>)
 8009740:	4293      	cmp	r3, r2
 8009742:	d018      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a4e      	ldr	r2, [pc, #312]	; (8009884 <HAL_DMA_IRQHandler+0x1e0>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d013      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a4d      	ldr	r2, [pc, #308]	; (8009888 <HAL_DMA_IRQHandler+0x1e4>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d00e      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a4b      	ldr	r2, [pc, #300]	; (800988c <HAL_DMA_IRQHandler+0x1e8>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d009      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a4a      	ldr	r2, [pc, #296]	; (8009890 <HAL_DMA_IRQHandler+0x1ec>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d004      	beq.n	8009776 <HAL_DMA_IRQHandler+0xd2>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a48      	ldr	r2, [pc, #288]	; (8009894 <HAL_DMA_IRQHandler+0x1f0>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d101      	bne.n	800977a <HAL_DMA_IRQHandler+0xd6>
 8009776:	2301      	movs	r3, #1
 8009778:	e000      	b.n	800977c <HAL_DMA_IRQHandler+0xd8>
 800977a:	2300      	movs	r3, #0
 800977c:	2b00      	cmp	r3, #0
 800977e:	f000 842b 	beq.w	8009fd8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009786:	f003 031f 	and.w	r3, r3, #31
 800978a:	2208      	movs	r2, #8
 800978c:	409a      	lsls	r2, r3
 800978e:	69bb      	ldr	r3, [r7, #24]
 8009790:	4013      	ands	r3, r2
 8009792:	2b00      	cmp	r3, #0
 8009794:	f000 80a2 	beq.w	80098dc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a2e      	ldr	r2, [pc, #184]	; (8009858 <HAL_DMA_IRQHandler+0x1b4>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d04a      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4a2d      	ldr	r2, [pc, #180]	; (800985c <HAL_DMA_IRQHandler+0x1b8>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d045      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a2b      	ldr	r2, [pc, #172]	; (8009860 <HAL_DMA_IRQHandler+0x1bc>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d040      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4a2a      	ldr	r2, [pc, #168]	; (8009864 <HAL_DMA_IRQHandler+0x1c0>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d03b      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a28      	ldr	r2, [pc, #160]	; (8009868 <HAL_DMA_IRQHandler+0x1c4>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d036      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	4a27      	ldr	r2, [pc, #156]	; (800986c <HAL_DMA_IRQHandler+0x1c8>)
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d031      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	4a25      	ldr	r2, [pc, #148]	; (8009870 <HAL_DMA_IRQHandler+0x1cc>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d02c      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4a24      	ldr	r2, [pc, #144]	; (8009874 <HAL_DMA_IRQHandler+0x1d0>)
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d027      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a22      	ldr	r2, [pc, #136]	; (8009878 <HAL_DMA_IRQHandler+0x1d4>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d022      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4a21      	ldr	r2, [pc, #132]	; (800987c <HAL_DMA_IRQHandler+0x1d8>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d01d      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	4a1f      	ldr	r2, [pc, #124]	; (8009880 <HAL_DMA_IRQHandler+0x1dc>)
 8009802:	4293      	cmp	r3, r2
 8009804:	d018      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4a1e      	ldr	r2, [pc, #120]	; (8009884 <HAL_DMA_IRQHandler+0x1e0>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d013      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4a1c      	ldr	r2, [pc, #112]	; (8009888 <HAL_DMA_IRQHandler+0x1e4>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d00e      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	4a1b      	ldr	r2, [pc, #108]	; (800988c <HAL_DMA_IRQHandler+0x1e8>)
 8009820:	4293      	cmp	r3, r2
 8009822:	d009      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4a19      	ldr	r2, [pc, #100]	; (8009890 <HAL_DMA_IRQHandler+0x1ec>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d004      	beq.n	8009838 <HAL_DMA_IRQHandler+0x194>
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	4a18      	ldr	r2, [pc, #96]	; (8009894 <HAL_DMA_IRQHandler+0x1f0>)
 8009834:	4293      	cmp	r3, r2
 8009836:	d12f      	bne.n	8009898 <HAL_DMA_IRQHandler+0x1f4>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f003 0304 	and.w	r3, r3, #4
 8009842:	2b00      	cmp	r3, #0
 8009844:	bf14      	ite	ne
 8009846:	2301      	movne	r3, #1
 8009848:	2300      	moveq	r3, #0
 800984a:	b2db      	uxtb	r3, r3
 800984c:	e02e      	b.n	80098ac <HAL_DMA_IRQHandler+0x208>
 800984e:	bf00      	nop
 8009850:	240000c0 	.word	0x240000c0
 8009854:	1b4e81b5 	.word	0x1b4e81b5
 8009858:	40020010 	.word	0x40020010
 800985c:	40020028 	.word	0x40020028
 8009860:	40020040 	.word	0x40020040
 8009864:	40020058 	.word	0x40020058
 8009868:	40020070 	.word	0x40020070
 800986c:	40020088 	.word	0x40020088
 8009870:	400200a0 	.word	0x400200a0
 8009874:	400200b8 	.word	0x400200b8
 8009878:	40020410 	.word	0x40020410
 800987c:	40020428 	.word	0x40020428
 8009880:	40020440 	.word	0x40020440
 8009884:	40020458 	.word	0x40020458
 8009888:	40020470 	.word	0x40020470
 800988c:	40020488 	.word	0x40020488
 8009890:	400204a0 	.word	0x400204a0
 8009894:	400204b8 	.word	0x400204b8
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f003 0308 	and.w	r3, r3, #8
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	bf14      	ite	ne
 80098a6:	2301      	movne	r3, #1
 80098a8:	2300      	moveq	r3, #0
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d015      	beq.n	80098dc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f022 0204 	bic.w	r2, r2, #4
 80098be:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098c4:	f003 031f 	and.w	r3, r3, #31
 80098c8:	2208      	movs	r2, #8
 80098ca:	409a      	lsls	r2, r3
 80098cc:	6a3b      	ldr	r3, [r7, #32]
 80098ce:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098d4:	f043 0201 	orr.w	r2, r3, #1
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098e0:	f003 031f 	and.w	r3, r3, #31
 80098e4:	69ba      	ldr	r2, [r7, #24]
 80098e6:	fa22 f303 	lsr.w	r3, r2, r3
 80098ea:	f003 0301 	and.w	r3, r3, #1
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d06e      	beq.n	80099d0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4a69      	ldr	r2, [pc, #420]	; (8009a9c <HAL_DMA_IRQHandler+0x3f8>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d04a      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4a67      	ldr	r2, [pc, #412]	; (8009aa0 <HAL_DMA_IRQHandler+0x3fc>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d045      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4a66      	ldr	r2, [pc, #408]	; (8009aa4 <HAL_DMA_IRQHandler+0x400>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d040      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4a64      	ldr	r2, [pc, #400]	; (8009aa8 <HAL_DMA_IRQHandler+0x404>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d03b      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	4a63      	ldr	r2, [pc, #396]	; (8009aac <HAL_DMA_IRQHandler+0x408>)
 8009920:	4293      	cmp	r3, r2
 8009922:	d036      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a61      	ldr	r2, [pc, #388]	; (8009ab0 <HAL_DMA_IRQHandler+0x40c>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d031      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4a60      	ldr	r2, [pc, #384]	; (8009ab4 <HAL_DMA_IRQHandler+0x410>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d02c      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	4a5e      	ldr	r2, [pc, #376]	; (8009ab8 <HAL_DMA_IRQHandler+0x414>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d027      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4a5d      	ldr	r2, [pc, #372]	; (8009abc <HAL_DMA_IRQHandler+0x418>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d022      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4a5b      	ldr	r2, [pc, #364]	; (8009ac0 <HAL_DMA_IRQHandler+0x41c>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d01d      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	4a5a      	ldr	r2, [pc, #360]	; (8009ac4 <HAL_DMA_IRQHandler+0x420>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d018      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4a58      	ldr	r2, [pc, #352]	; (8009ac8 <HAL_DMA_IRQHandler+0x424>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d013      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	4a57      	ldr	r2, [pc, #348]	; (8009acc <HAL_DMA_IRQHandler+0x428>)
 8009970:	4293      	cmp	r3, r2
 8009972:	d00e      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4a55      	ldr	r2, [pc, #340]	; (8009ad0 <HAL_DMA_IRQHandler+0x42c>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d009      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	4a54      	ldr	r2, [pc, #336]	; (8009ad4 <HAL_DMA_IRQHandler+0x430>)
 8009984:	4293      	cmp	r3, r2
 8009986:	d004      	beq.n	8009992 <HAL_DMA_IRQHandler+0x2ee>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	4a52      	ldr	r2, [pc, #328]	; (8009ad8 <HAL_DMA_IRQHandler+0x434>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d10a      	bne.n	80099a8 <HAL_DMA_IRQHandler+0x304>
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	695b      	ldr	r3, [r3, #20]
 8009998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800999c:	2b00      	cmp	r3, #0
 800999e:	bf14      	ite	ne
 80099a0:	2301      	movne	r3, #1
 80099a2:	2300      	moveq	r3, #0
 80099a4:	b2db      	uxtb	r3, r3
 80099a6:	e003      	b.n	80099b0 <HAL_DMA_IRQHandler+0x30c>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	2300      	movs	r3, #0
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d00d      	beq.n	80099d0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099b8:	f003 031f 	and.w	r3, r3, #31
 80099bc:	2201      	movs	r2, #1
 80099be:	409a      	lsls	r2, r3
 80099c0:	6a3b      	ldr	r3, [r7, #32]
 80099c2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099c8:	f043 0202 	orr.w	r2, r3, #2
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099d4:	f003 031f 	and.w	r3, r3, #31
 80099d8:	2204      	movs	r2, #4
 80099da:	409a      	lsls	r2, r3
 80099dc:	69bb      	ldr	r3, [r7, #24]
 80099de:	4013      	ands	r3, r2
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	f000 808f 	beq.w	8009b04 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a2c      	ldr	r2, [pc, #176]	; (8009a9c <HAL_DMA_IRQHandler+0x3f8>)
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d04a      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	4a2a      	ldr	r2, [pc, #168]	; (8009aa0 <HAL_DMA_IRQHandler+0x3fc>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d045      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	4a29      	ldr	r2, [pc, #164]	; (8009aa4 <HAL_DMA_IRQHandler+0x400>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d040      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a27      	ldr	r2, [pc, #156]	; (8009aa8 <HAL_DMA_IRQHandler+0x404>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d03b      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4a26      	ldr	r2, [pc, #152]	; (8009aac <HAL_DMA_IRQHandler+0x408>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d036      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a24      	ldr	r2, [pc, #144]	; (8009ab0 <HAL_DMA_IRQHandler+0x40c>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d031      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4a23      	ldr	r2, [pc, #140]	; (8009ab4 <HAL_DMA_IRQHandler+0x410>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d02c      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4a21      	ldr	r2, [pc, #132]	; (8009ab8 <HAL_DMA_IRQHandler+0x414>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d027      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a20      	ldr	r2, [pc, #128]	; (8009abc <HAL_DMA_IRQHandler+0x418>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d022      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a1e      	ldr	r2, [pc, #120]	; (8009ac0 <HAL_DMA_IRQHandler+0x41c>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d01d      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a1d      	ldr	r2, [pc, #116]	; (8009ac4 <HAL_DMA_IRQHandler+0x420>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d018      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4a1b      	ldr	r2, [pc, #108]	; (8009ac8 <HAL_DMA_IRQHandler+0x424>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d013      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4a1a      	ldr	r2, [pc, #104]	; (8009acc <HAL_DMA_IRQHandler+0x428>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d00e      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a18      	ldr	r2, [pc, #96]	; (8009ad0 <HAL_DMA_IRQHandler+0x42c>)
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d009      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	4a17      	ldr	r2, [pc, #92]	; (8009ad4 <HAL_DMA_IRQHandler+0x430>)
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	d004      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x3e2>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	4a15      	ldr	r2, [pc, #84]	; (8009ad8 <HAL_DMA_IRQHandler+0x434>)
 8009a82:	4293      	cmp	r3, r2
 8009a84:	d12a      	bne.n	8009adc <HAL_DMA_IRQHandler+0x438>
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f003 0302 	and.w	r3, r3, #2
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	bf14      	ite	ne
 8009a94:	2301      	movne	r3, #1
 8009a96:	2300      	moveq	r3, #0
 8009a98:	b2db      	uxtb	r3, r3
 8009a9a:	e023      	b.n	8009ae4 <HAL_DMA_IRQHandler+0x440>
 8009a9c:	40020010 	.word	0x40020010
 8009aa0:	40020028 	.word	0x40020028
 8009aa4:	40020040 	.word	0x40020040
 8009aa8:	40020058 	.word	0x40020058
 8009aac:	40020070 	.word	0x40020070
 8009ab0:	40020088 	.word	0x40020088
 8009ab4:	400200a0 	.word	0x400200a0
 8009ab8:	400200b8 	.word	0x400200b8
 8009abc:	40020410 	.word	0x40020410
 8009ac0:	40020428 	.word	0x40020428
 8009ac4:	40020440 	.word	0x40020440
 8009ac8:	40020458 	.word	0x40020458
 8009acc:	40020470 	.word	0x40020470
 8009ad0:	40020488 	.word	0x40020488
 8009ad4:	400204a0 	.word	0x400204a0
 8009ad8:	400204b8 	.word	0x400204b8
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d00d      	beq.n	8009b04 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009aec:	f003 031f 	and.w	r3, r3, #31
 8009af0:	2204      	movs	r2, #4
 8009af2:	409a      	lsls	r2, r3
 8009af4:	6a3b      	ldr	r3, [r7, #32]
 8009af6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009afc:	f043 0204 	orr.w	r2, r3, #4
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b08:	f003 031f 	and.w	r3, r3, #31
 8009b0c:	2210      	movs	r2, #16
 8009b0e:	409a      	lsls	r2, r3
 8009b10:	69bb      	ldr	r3, [r7, #24]
 8009b12:	4013      	ands	r3, r2
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	f000 80a6 	beq.w	8009c66 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	4a85      	ldr	r2, [pc, #532]	; (8009d34 <HAL_DMA_IRQHandler+0x690>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d04a      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a83      	ldr	r2, [pc, #524]	; (8009d38 <HAL_DMA_IRQHandler+0x694>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	d045      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	4a82      	ldr	r2, [pc, #520]	; (8009d3c <HAL_DMA_IRQHandler+0x698>)
 8009b34:	4293      	cmp	r3, r2
 8009b36:	d040      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4a80      	ldr	r2, [pc, #512]	; (8009d40 <HAL_DMA_IRQHandler+0x69c>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d03b      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	4a7f      	ldr	r2, [pc, #508]	; (8009d44 <HAL_DMA_IRQHandler+0x6a0>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d036      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	4a7d      	ldr	r2, [pc, #500]	; (8009d48 <HAL_DMA_IRQHandler+0x6a4>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d031      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4a7c      	ldr	r2, [pc, #496]	; (8009d4c <HAL_DMA_IRQHandler+0x6a8>)
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d02c      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4a7a      	ldr	r2, [pc, #488]	; (8009d50 <HAL_DMA_IRQHandler+0x6ac>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d027      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	4a79      	ldr	r2, [pc, #484]	; (8009d54 <HAL_DMA_IRQHandler+0x6b0>)
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d022      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	4a77      	ldr	r2, [pc, #476]	; (8009d58 <HAL_DMA_IRQHandler+0x6b4>)
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	d01d      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4a76      	ldr	r2, [pc, #472]	; (8009d5c <HAL_DMA_IRQHandler+0x6b8>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d018      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	4a74      	ldr	r2, [pc, #464]	; (8009d60 <HAL_DMA_IRQHandler+0x6bc>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d013      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4a73      	ldr	r2, [pc, #460]	; (8009d64 <HAL_DMA_IRQHandler+0x6c0>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d00e      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4a71      	ldr	r2, [pc, #452]	; (8009d68 <HAL_DMA_IRQHandler+0x6c4>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d009      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4a70      	ldr	r2, [pc, #448]	; (8009d6c <HAL_DMA_IRQHandler+0x6c8>)
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d004      	beq.n	8009bba <HAL_DMA_IRQHandler+0x516>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	4a6e      	ldr	r2, [pc, #440]	; (8009d70 <HAL_DMA_IRQHandler+0x6cc>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d10a      	bne.n	8009bd0 <HAL_DMA_IRQHandler+0x52c>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f003 0308 	and.w	r3, r3, #8
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	bf14      	ite	ne
 8009bc8:	2301      	movne	r3, #1
 8009bca:	2300      	moveq	r3, #0
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	e009      	b.n	8009be4 <HAL_DMA_IRQHandler+0x540>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f003 0304 	and.w	r3, r3, #4
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	bf14      	ite	ne
 8009bde:	2301      	movne	r3, #1
 8009be0:	2300      	moveq	r3, #0
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d03e      	beq.n	8009c66 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009bec:	f003 031f 	and.w	r3, r3, #31
 8009bf0:	2210      	movs	r2, #16
 8009bf2:	409a      	lsls	r2, r3
 8009bf4:	6a3b      	ldr	r3, [r7, #32]
 8009bf6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d018      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d108      	bne.n	8009c26 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d024      	beq.n	8009c66 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	4798      	blx	r3
 8009c24:	e01f      	b.n	8009c66 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d01b      	beq.n	8009c66 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	4798      	blx	r3
 8009c36:	e016      	b.n	8009c66 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d107      	bne.n	8009c56 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	681a      	ldr	r2, [r3, #0]
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f022 0208 	bic.w	r2, r2, #8
 8009c54:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d003      	beq.n	8009c66 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c6a:	f003 031f 	and.w	r3, r3, #31
 8009c6e:	2220      	movs	r2, #32
 8009c70:	409a      	lsls	r2, r3
 8009c72:	69bb      	ldr	r3, [r7, #24]
 8009c74:	4013      	ands	r3, r2
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	f000 8110 	beq.w	8009e9c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a2c      	ldr	r2, [pc, #176]	; (8009d34 <HAL_DMA_IRQHandler+0x690>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d04a      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	4a2b      	ldr	r2, [pc, #172]	; (8009d38 <HAL_DMA_IRQHandler+0x694>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d045      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4a29      	ldr	r2, [pc, #164]	; (8009d3c <HAL_DMA_IRQHandler+0x698>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d040      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	4a28      	ldr	r2, [pc, #160]	; (8009d40 <HAL_DMA_IRQHandler+0x69c>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d03b      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	4a26      	ldr	r2, [pc, #152]	; (8009d44 <HAL_DMA_IRQHandler+0x6a0>)
 8009caa:	4293      	cmp	r3, r2
 8009cac:	d036      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4a25      	ldr	r2, [pc, #148]	; (8009d48 <HAL_DMA_IRQHandler+0x6a4>)
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	d031      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	4a23      	ldr	r2, [pc, #140]	; (8009d4c <HAL_DMA_IRQHandler+0x6a8>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d02c      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4a22      	ldr	r2, [pc, #136]	; (8009d50 <HAL_DMA_IRQHandler+0x6ac>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d027      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a20      	ldr	r2, [pc, #128]	; (8009d54 <HAL_DMA_IRQHandler+0x6b0>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d022      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	4a1f      	ldr	r2, [pc, #124]	; (8009d58 <HAL_DMA_IRQHandler+0x6b4>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d01d      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	4a1d      	ldr	r2, [pc, #116]	; (8009d5c <HAL_DMA_IRQHandler+0x6b8>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d018      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	4a1c      	ldr	r2, [pc, #112]	; (8009d60 <HAL_DMA_IRQHandler+0x6bc>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d013      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4a1a      	ldr	r2, [pc, #104]	; (8009d64 <HAL_DMA_IRQHandler+0x6c0>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d00e      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4a19      	ldr	r2, [pc, #100]	; (8009d68 <HAL_DMA_IRQHandler+0x6c4>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d009      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4a17      	ldr	r2, [pc, #92]	; (8009d6c <HAL_DMA_IRQHandler+0x6c8>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d004      	beq.n	8009d1c <HAL_DMA_IRQHandler+0x678>
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4a16      	ldr	r2, [pc, #88]	; (8009d70 <HAL_DMA_IRQHandler+0x6cc>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d12b      	bne.n	8009d74 <HAL_DMA_IRQHandler+0x6d0>
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f003 0310 	and.w	r3, r3, #16
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	bf14      	ite	ne
 8009d2a:	2301      	movne	r3, #1
 8009d2c:	2300      	moveq	r3, #0
 8009d2e:	b2db      	uxtb	r3, r3
 8009d30:	e02a      	b.n	8009d88 <HAL_DMA_IRQHandler+0x6e4>
 8009d32:	bf00      	nop
 8009d34:	40020010 	.word	0x40020010
 8009d38:	40020028 	.word	0x40020028
 8009d3c:	40020040 	.word	0x40020040
 8009d40:	40020058 	.word	0x40020058
 8009d44:	40020070 	.word	0x40020070
 8009d48:	40020088 	.word	0x40020088
 8009d4c:	400200a0 	.word	0x400200a0
 8009d50:	400200b8 	.word	0x400200b8
 8009d54:	40020410 	.word	0x40020410
 8009d58:	40020428 	.word	0x40020428
 8009d5c:	40020440 	.word	0x40020440
 8009d60:	40020458 	.word	0x40020458
 8009d64:	40020470 	.word	0x40020470
 8009d68:	40020488 	.word	0x40020488
 8009d6c:	400204a0 	.word	0x400204a0
 8009d70:	400204b8 	.word	0x400204b8
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f003 0302 	and.w	r3, r3, #2
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	bf14      	ite	ne
 8009d82:	2301      	movne	r3, #1
 8009d84:	2300      	moveq	r3, #0
 8009d86:	b2db      	uxtb	r3, r3
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	f000 8087 	beq.w	8009e9c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d92:	f003 031f 	and.w	r3, r3, #31
 8009d96:	2220      	movs	r2, #32
 8009d98:	409a      	lsls	r2, r3
 8009d9a:	6a3b      	ldr	r3, [r7, #32]
 8009d9c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	2b04      	cmp	r3, #4
 8009da8:	d139      	bne.n	8009e1e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	681a      	ldr	r2, [r3, #0]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f022 0216 	bic.w	r2, r2, #22
 8009db8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	695a      	ldr	r2, [r3, #20]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009dc8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d103      	bne.n	8009dda <HAL_DMA_IRQHandler+0x736>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d007      	beq.n	8009dea <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	681a      	ldr	r2, [r3, #0]
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f022 0208 	bic.w	r2, r2, #8
 8009de8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009dee:	f003 031f 	and.w	r3, r3, #31
 8009df2:	223f      	movs	r2, #63	; 0x3f
 8009df4:	409a      	lsls	r2, r3
 8009df6:	6a3b      	ldr	r3, [r7, #32]
 8009df8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2200      	movs	r2, #0
 8009e06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	f000 834a 	beq.w	800a4a8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	4798      	blx	r3
          }
          return;
 8009e1c:	e344      	b.n	800a4a8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d018      	beq.n	8009e5e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d108      	bne.n	8009e4c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d02c      	beq.n	8009e9c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	4798      	blx	r3
 8009e4a:	e027      	b.n	8009e9c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d023      	beq.n	8009e9c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	4798      	blx	r3
 8009e5c:	e01e      	b.n	8009e9c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d10f      	bne.n	8009e8c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	681a      	ldr	r2, [r3, #0]
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f022 0210 	bic.w	r2, r2, #16
 8009e7a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2201      	movs	r2, #1
 8009e80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2200      	movs	r2, #0
 8009e88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d003      	beq.n	8009e9c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e98:	6878      	ldr	r0, [r7, #4]
 8009e9a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	f000 8306 	beq.w	800a4b2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009eaa:	f003 0301 	and.w	r3, r3, #1
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	f000 8088 	beq.w	8009fc4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2204      	movs	r2, #4
 8009eb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a7a      	ldr	r2, [pc, #488]	; (800a0ac <HAL_DMA_IRQHandler+0xa08>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d04a      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	4a79      	ldr	r2, [pc, #484]	; (800a0b0 <HAL_DMA_IRQHandler+0xa0c>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d045      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	4a77      	ldr	r2, [pc, #476]	; (800a0b4 <HAL_DMA_IRQHandler+0xa10>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d040      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	4a76      	ldr	r2, [pc, #472]	; (800a0b8 <HAL_DMA_IRQHandler+0xa14>)
 8009ee0:	4293      	cmp	r3, r2
 8009ee2:	d03b      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	4a74      	ldr	r2, [pc, #464]	; (800a0bc <HAL_DMA_IRQHandler+0xa18>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d036      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	4a73      	ldr	r2, [pc, #460]	; (800a0c0 <HAL_DMA_IRQHandler+0xa1c>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d031      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4a71      	ldr	r2, [pc, #452]	; (800a0c4 <HAL_DMA_IRQHandler+0xa20>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d02c      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	4a70      	ldr	r2, [pc, #448]	; (800a0c8 <HAL_DMA_IRQHandler+0xa24>)
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	d027      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	4a6e      	ldr	r2, [pc, #440]	; (800a0cc <HAL_DMA_IRQHandler+0xa28>)
 8009f12:	4293      	cmp	r3, r2
 8009f14:	d022      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	4a6d      	ldr	r2, [pc, #436]	; (800a0d0 <HAL_DMA_IRQHandler+0xa2c>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d01d      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	4a6b      	ldr	r2, [pc, #428]	; (800a0d4 <HAL_DMA_IRQHandler+0xa30>)
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d018      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4a6a      	ldr	r2, [pc, #424]	; (800a0d8 <HAL_DMA_IRQHandler+0xa34>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d013      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	4a68      	ldr	r2, [pc, #416]	; (800a0dc <HAL_DMA_IRQHandler+0xa38>)
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d00e      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4a67      	ldr	r2, [pc, #412]	; (800a0e0 <HAL_DMA_IRQHandler+0xa3c>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d009      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	4a65      	ldr	r2, [pc, #404]	; (800a0e4 <HAL_DMA_IRQHandler+0xa40>)
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	d004      	beq.n	8009f5c <HAL_DMA_IRQHandler+0x8b8>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	4a64      	ldr	r2, [pc, #400]	; (800a0e8 <HAL_DMA_IRQHandler+0xa44>)
 8009f58:	4293      	cmp	r3, r2
 8009f5a:	d108      	bne.n	8009f6e <HAL_DMA_IRQHandler+0x8ca>
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	681a      	ldr	r2, [r3, #0]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f022 0201 	bic.w	r2, r2, #1
 8009f6a:	601a      	str	r2, [r3, #0]
 8009f6c:	e007      	b.n	8009f7e <HAL_DMA_IRQHandler+0x8da>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	681a      	ldr	r2, [r3, #0]
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f022 0201 	bic.w	r2, r2, #1
 8009f7c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	3301      	adds	r3, #1
 8009f82:	60fb      	str	r3, [r7, #12]
 8009f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f86:	429a      	cmp	r2, r3
 8009f88:	d307      	bcc.n	8009f9a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f003 0301 	and.w	r3, r3, #1
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d1f2      	bne.n	8009f7e <HAL_DMA_IRQHandler+0x8da>
 8009f98:	e000      	b.n	8009f9c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8009f9a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	f003 0301 	and.w	r3, r3, #1
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d004      	beq.n	8009fb4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2203      	movs	r2, #3
 8009fae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8009fb2:	e003      	b.n	8009fbc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	f000 8272 	beq.w	800a4b2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fd2:	6878      	ldr	r0, [r7, #4]
 8009fd4:	4798      	blx	r3
 8009fd6:	e26c      	b.n	800a4b2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	4a43      	ldr	r2, [pc, #268]	; (800a0ec <HAL_DMA_IRQHandler+0xa48>)
 8009fde:	4293      	cmp	r3, r2
 8009fe0:	d022      	beq.n	800a028 <HAL_DMA_IRQHandler+0x984>
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a42      	ldr	r2, [pc, #264]	; (800a0f0 <HAL_DMA_IRQHandler+0xa4c>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d01d      	beq.n	800a028 <HAL_DMA_IRQHandler+0x984>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a40      	ldr	r2, [pc, #256]	; (800a0f4 <HAL_DMA_IRQHandler+0xa50>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d018      	beq.n	800a028 <HAL_DMA_IRQHandler+0x984>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	4a3f      	ldr	r2, [pc, #252]	; (800a0f8 <HAL_DMA_IRQHandler+0xa54>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	d013      	beq.n	800a028 <HAL_DMA_IRQHandler+0x984>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4a3d      	ldr	r2, [pc, #244]	; (800a0fc <HAL_DMA_IRQHandler+0xa58>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d00e      	beq.n	800a028 <HAL_DMA_IRQHandler+0x984>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	4a3c      	ldr	r2, [pc, #240]	; (800a100 <HAL_DMA_IRQHandler+0xa5c>)
 800a010:	4293      	cmp	r3, r2
 800a012:	d009      	beq.n	800a028 <HAL_DMA_IRQHandler+0x984>
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	4a3a      	ldr	r2, [pc, #232]	; (800a104 <HAL_DMA_IRQHandler+0xa60>)
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d004      	beq.n	800a028 <HAL_DMA_IRQHandler+0x984>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4a39      	ldr	r2, [pc, #228]	; (800a108 <HAL_DMA_IRQHandler+0xa64>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d101      	bne.n	800a02c <HAL_DMA_IRQHandler+0x988>
 800a028:	2301      	movs	r3, #1
 800a02a:	e000      	b.n	800a02e <HAL_DMA_IRQHandler+0x98a>
 800a02c:	2300      	movs	r3, #0
 800a02e:	2b00      	cmp	r3, #0
 800a030:	f000 823f 	beq.w	800a4b2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a040:	f003 031f 	and.w	r3, r3, #31
 800a044:	2204      	movs	r2, #4
 800a046:	409a      	lsls	r2, r3
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	4013      	ands	r3, r2
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	f000 80cd 	beq.w	800a1ec <HAL_DMA_IRQHandler+0xb48>
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	f003 0304 	and.w	r3, r3, #4
 800a058:	2b00      	cmp	r3, #0
 800a05a:	f000 80c7 	beq.w	800a1ec <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a062:	f003 031f 	and.w	r3, r3, #31
 800a066:	2204      	movs	r2, #4
 800a068:	409a      	lsls	r2, r3
 800a06a:	69fb      	ldr	r3, [r7, #28]
 800a06c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a074:	2b00      	cmp	r3, #0
 800a076:	d049      	beq.n	800a10c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a078:	693b      	ldr	r3, [r7, #16]
 800a07a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d109      	bne.n	800a096 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a086:	2b00      	cmp	r3, #0
 800a088:	f000 8210 	beq.w	800a4ac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a094:	e20a      	b.n	800a4ac <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	f000 8206 	beq.w	800a4ac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a0a8:	e200      	b.n	800a4ac <HAL_DMA_IRQHandler+0xe08>
 800a0aa:	bf00      	nop
 800a0ac:	40020010 	.word	0x40020010
 800a0b0:	40020028 	.word	0x40020028
 800a0b4:	40020040 	.word	0x40020040
 800a0b8:	40020058 	.word	0x40020058
 800a0bc:	40020070 	.word	0x40020070
 800a0c0:	40020088 	.word	0x40020088
 800a0c4:	400200a0 	.word	0x400200a0
 800a0c8:	400200b8 	.word	0x400200b8
 800a0cc:	40020410 	.word	0x40020410
 800a0d0:	40020428 	.word	0x40020428
 800a0d4:	40020440 	.word	0x40020440
 800a0d8:	40020458 	.word	0x40020458
 800a0dc:	40020470 	.word	0x40020470
 800a0e0:	40020488 	.word	0x40020488
 800a0e4:	400204a0 	.word	0x400204a0
 800a0e8:	400204b8 	.word	0x400204b8
 800a0ec:	58025408 	.word	0x58025408
 800a0f0:	5802541c 	.word	0x5802541c
 800a0f4:	58025430 	.word	0x58025430
 800a0f8:	58025444 	.word	0x58025444
 800a0fc:	58025458 	.word	0x58025458
 800a100:	5802546c 	.word	0x5802546c
 800a104:	58025480 	.word	0x58025480
 800a108:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	f003 0320 	and.w	r3, r3, #32
 800a112:	2b00      	cmp	r3, #0
 800a114:	d160      	bne.n	800a1d8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4a7f      	ldr	r2, [pc, #508]	; (800a318 <HAL_DMA_IRQHandler+0xc74>)
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d04a      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	4a7d      	ldr	r2, [pc, #500]	; (800a31c <HAL_DMA_IRQHandler+0xc78>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d045      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	4a7c      	ldr	r2, [pc, #496]	; (800a320 <HAL_DMA_IRQHandler+0xc7c>)
 800a130:	4293      	cmp	r3, r2
 800a132:	d040      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	4a7a      	ldr	r2, [pc, #488]	; (800a324 <HAL_DMA_IRQHandler+0xc80>)
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d03b      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	4a79      	ldr	r2, [pc, #484]	; (800a328 <HAL_DMA_IRQHandler+0xc84>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d036      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4a77      	ldr	r2, [pc, #476]	; (800a32c <HAL_DMA_IRQHandler+0xc88>)
 800a14e:	4293      	cmp	r3, r2
 800a150:	d031      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	4a76      	ldr	r2, [pc, #472]	; (800a330 <HAL_DMA_IRQHandler+0xc8c>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d02c      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	4a74      	ldr	r2, [pc, #464]	; (800a334 <HAL_DMA_IRQHandler+0xc90>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d027      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4a73      	ldr	r2, [pc, #460]	; (800a338 <HAL_DMA_IRQHandler+0xc94>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d022      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	4a71      	ldr	r2, [pc, #452]	; (800a33c <HAL_DMA_IRQHandler+0xc98>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d01d      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	4a70      	ldr	r2, [pc, #448]	; (800a340 <HAL_DMA_IRQHandler+0xc9c>)
 800a180:	4293      	cmp	r3, r2
 800a182:	d018      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	4a6e      	ldr	r2, [pc, #440]	; (800a344 <HAL_DMA_IRQHandler+0xca0>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d013      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	4a6d      	ldr	r2, [pc, #436]	; (800a348 <HAL_DMA_IRQHandler+0xca4>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d00e      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	4a6b      	ldr	r2, [pc, #428]	; (800a34c <HAL_DMA_IRQHandler+0xca8>)
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	d009      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4a6a      	ldr	r2, [pc, #424]	; (800a350 <HAL_DMA_IRQHandler+0xcac>)
 800a1a8:	4293      	cmp	r3, r2
 800a1aa:	d004      	beq.n	800a1b6 <HAL_DMA_IRQHandler+0xb12>
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	4a68      	ldr	r2, [pc, #416]	; (800a354 <HAL_DMA_IRQHandler+0xcb0>)
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d108      	bne.n	800a1c8 <HAL_DMA_IRQHandler+0xb24>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	681a      	ldr	r2, [r3, #0]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f022 0208 	bic.w	r2, r2, #8
 800a1c4:	601a      	str	r2, [r3, #0]
 800a1c6:	e007      	b.n	800a1d8 <HAL_DMA_IRQHandler+0xb34>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f022 0204 	bic.w	r2, r2, #4
 800a1d6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	f000 8165 	beq.w	800a4ac <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a1ea:	e15f      	b.n	800a4ac <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a1f0:	f003 031f 	and.w	r3, r3, #31
 800a1f4:	2202      	movs	r2, #2
 800a1f6:	409a      	lsls	r2, r3
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	4013      	ands	r3, r2
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	f000 80c5 	beq.w	800a38c <HAL_DMA_IRQHandler+0xce8>
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	f003 0302 	and.w	r3, r3, #2
 800a208:	2b00      	cmp	r3, #0
 800a20a:	f000 80bf 	beq.w	800a38c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a212:	f003 031f 	and.w	r3, r3, #31
 800a216:	2202      	movs	r2, #2
 800a218:	409a      	lsls	r2, r3
 800a21a:	69fb      	ldr	r3, [r7, #28]
 800a21c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a224:	2b00      	cmp	r3, #0
 800a226:	d018      	beq.n	800a25a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d109      	bne.n	800a246 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a236:	2b00      	cmp	r3, #0
 800a238:	f000 813a 	beq.w	800a4b0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a240:	6878      	ldr	r0, [r7, #4]
 800a242:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a244:	e134      	b.n	800a4b0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	f000 8130 	beq.w	800a4b0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a258:	e12a      	b.n	800a4b0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a25a:	693b      	ldr	r3, [r7, #16]
 800a25c:	f003 0320 	and.w	r3, r3, #32
 800a260:	2b00      	cmp	r3, #0
 800a262:	f040 8089 	bne.w	800a378 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4a2b      	ldr	r2, [pc, #172]	; (800a318 <HAL_DMA_IRQHandler+0xc74>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d04a      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4a29      	ldr	r2, [pc, #164]	; (800a31c <HAL_DMA_IRQHandler+0xc78>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d045      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a28      	ldr	r2, [pc, #160]	; (800a320 <HAL_DMA_IRQHandler+0xc7c>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d040      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	4a26      	ldr	r2, [pc, #152]	; (800a324 <HAL_DMA_IRQHandler+0xc80>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d03b      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	4a25      	ldr	r2, [pc, #148]	; (800a328 <HAL_DMA_IRQHandler+0xc84>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d036      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4a23      	ldr	r2, [pc, #140]	; (800a32c <HAL_DMA_IRQHandler+0xc88>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d031      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4a22      	ldr	r2, [pc, #136]	; (800a330 <HAL_DMA_IRQHandler+0xc8c>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d02c      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	4a20      	ldr	r2, [pc, #128]	; (800a334 <HAL_DMA_IRQHandler+0xc90>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d027      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	4a1f      	ldr	r2, [pc, #124]	; (800a338 <HAL_DMA_IRQHandler+0xc94>)
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d022      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4a1d      	ldr	r2, [pc, #116]	; (800a33c <HAL_DMA_IRQHandler+0xc98>)
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d01d      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4a1c      	ldr	r2, [pc, #112]	; (800a340 <HAL_DMA_IRQHandler+0xc9c>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d018      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4a1a      	ldr	r2, [pc, #104]	; (800a344 <HAL_DMA_IRQHandler+0xca0>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d013      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4a19      	ldr	r2, [pc, #100]	; (800a348 <HAL_DMA_IRQHandler+0xca4>)
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d00e      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	4a17      	ldr	r2, [pc, #92]	; (800a34c <HAL_DMA_IRQHandler+0xca8>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d009      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4a16      	ldr	r2, [pc, #88]	; (800a350 <HAL_DMA_IRQHandler+0xcac>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d004      	beq.n	800a306 <HAL_DMA_IRQHandler+0xc62>
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4a14      	ldr	r2, [pc, #80]	; (800a354 <HAL_DMA_IRQHandler+0xcb0>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d128      	bne.n	800a358 <HAL_DMA_IRQHandler+0xcb4>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	681a      	ldr	r2, [r3, #0]
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	f022 0214 	bic.w	r2, r2, #20
 800a314:	601a      	str	r2, [r3, #0]
 800a316:	e027      	b.n	800a368 <HAL_DMA_IRQHandler+0xcc4>
 800a318:	40020010 	.word	0x40020010
 800a31c:	40020028 	.word	0x40020028
 800a320:	40020040 	.word	0x40020040
 800a324:	40020058 	.word	0x40020058
 800a328:	40020070 	.word	0x40020070
 800a32c:	40020088 	.word	0x40020088
 800a330:	400200a0 	.word	0x400200a0
 800a334:	400200b8 	.word	0x400200b8
 800a338:	40020410 	.word	0x40020410
 800a33c:	40020428 	.word	0x40020428
 800a340:	40020440 	.word	0x40020440
 800a344:	40020458 	.word	0x40020458
 800a348:	40020470 	.word	0x40020470
 800a34c:	40020488 	.word	0x40020488
 800a350:	400204a0 	.word	0x400204a0
 800a354:	400204b8 	.word	0x400204b8
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	681a      	ldr	r2, [r3, #0]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f022 020a 	bic.w	r2, r2, #10
 800a366:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2201      	movs	r2, #1
 800a36c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2200      	movs	r2, #0
 800a374:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	f000 8097 	beq.w	800a4b0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a38a:	e091      	b.n	800a4b0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a390:	f003 031f 	and.w	r3, r3, #31
 800a394:	2208      	movs	r2, #8
 800a396:	409a      	lsls	r2, r3
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	4013      	ands	r3, r2
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	f000 8088 	beq.w	800a4b2 <HAL_DMA_IRQHandler+0xe0e>
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	f003 0308 	and.w	r3, r3, #8
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	f000 8082 	beq.w	800a4b2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	4a41      	ldr	r2, [pc, #260]	; (800a4b8 <HAL_DMA_IRQHandler+0xe14>)
 800a3b4:	4293      	cmp	r3, r2
 800a3b6:	d04a      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4a3f      	ldr	r2, [pc, #252]	; (800a4bc <HAL_DMA_IRQHandler+0xe18>)
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	d045      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4a3e      	ldr	r2, [pc, #248]	; (800a4c0 <HAL_DMA_IRQHandler+0xe1c>)
 800a3c8:	4293      	cmp	r3, r2
 800a3ca:	d040      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	4a3c      	ldr	r2, [pc, #240]	; (800a4c4 <HAL_DMA_IRQHandler+0xe20>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d03b      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a3b      	ldr	r2, [pc, #236]	; (800a4c8 <HAL_DMA_IRQHandler+0xe24>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d036      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4a39      	ldr	r2, [pc, #228]	; (800a4cc <HAL_DMA_IRQHandler+0xe28>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d031      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	4a38      	ldr	r2, [pc, #224]	; (800a4d0 <HAL_DMA_IRQHandler+0xe2c>)
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d02c      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4a36      	ldr	r2, [pc, #216]	; (800a4d4 <HAL_DMA_IRQHandler+0xe30>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d027      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	4a35      	ldr	r2, [pc, #212]	; (800a4d8 <HAL_DMA_IRQHandler+0xe34>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d022      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a33      	ldr	r2, [pc, #204]	; (800a4dc <HAL_DMA_IRQHandler+0xe38>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d01d      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a32      	ldr	r2, [pc, #200]	; (800a4e0 <HAL_DMA_IRQHandler+0xe3c>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d018      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a30      	ldr	r2, [pc, #192]	; (800a4e4 <HAL_DMA_IRQHandler+0xe40>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d013      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a2f      	ldr	r2, [pc, #188]	; (800a4e8 <HAL_DMA_IRQHandler+0xe44>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d00e      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	4a2d      	ldr	r2, [pc, #180]	; (800a4ec <HAL_DMA_IRQHandler+0xe48>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d009      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	4a2c      	ldr	r2, [pc, #176]	; (800a4f0 <HAL_DMA_IRQHandler+0xe4c>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d004      	beq.n	800a44e <HAL_DMA_IRQHandler+0xdaa>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	4a2a      	ldr	r2, [pc, #168]	; (800a4f4 <HAL_DMA_IRQHandler+0xe50>)
 800a44a:	4293      	cmp	r3, r2
 800a44c:	d108      	bne.n	800a460 <HAL_DMA_IRQHandler+0xdbc>
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	681a      	ldr	r2, [r3, #0]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f022 021c 	bic.w	r2, r2, #28
 800a45c:	601a      	str	r2, [r3, #0]
 800a45e:	e007      	b.n	800a470 <HAL_DMA_IRQHandler+0xdcc>
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	681a      	ldr	r2, [r3, #0]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f022 020e 	bic.w	r2, r2, #14
 800a46e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a474:	f003 031f 	and.w	r3, r3, #31
 800a478:	2201      	movs	r2, #1
 800a47a:	409a      	lsls	r2, r3
 800a47c:	69fb      	ldr	r3, [r7, #28]
 800a47e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	2201      	movs	r2, #1
 800a484:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	2201      	movs	r2, #1
 800a48a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2200      	movs	r2, #0
 800a492:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d009      	beq.n	800a4b2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	4798      	blx	r3
 800a4a6:	e004      	b.n	800a4b2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800a4a8:	bf00      	nop
 800a4aa:	e002      	b.n	800a4b2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a4ac:	bf00      	nop
 800a4ae:	e000      	b.n	800a4b2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a4b0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a4b2:	3728      	adds	r7, #40	; 0x28
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}
 800a4b8:	40020010 	.word	0x40020010
 800a4bc:	40020028 	.word	0x40020028
 800a4c0:	40020040 	.word	0x40020040
 800a4c4:	40020058 	.word	0x40020058
 800a4c8:	40020070 	.word	0x40020070
 800a4cc:	40020088 	.word	0x40020088
 800a4d0:	400200a0 	.word	0x400200a0
 800a4d4:	400200b8 	.word	0x400200b8
 800a4d8:	40020410 	.word	0x40020410
 800a4dc:	40020428 	.word	0x40020428
 800a4e0:	40020440 	.word	0x40020440
 800a4e4:	40020458 	.word	0x40020458
 800a4e8:	40020470 	.word	0x40020470
 800a4ec:	40020488 	.word	0x40020488
 800a4f0:	400204a0 	.word	0x400204a0
 800a4f4:	400204b8 	.word	0x400204b8

0800a4f8 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b083      	sub	sp, #12
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a506:	b2db      	uxtb	r3, r3
}
 800a508:	4618      	mov	r0, r3
 800a50a:	370c      	adds	r7, #12
 800a50c:	46bd      	mov	sp, r7
 800a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a512:	4770      	bx	lr

0800a514 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800a514:	b480      	push	{r7}
 800a516:	b083      	sub	sp, #12
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800a520:	4618      	mov	r0, r3
 800a522:	370c      	adds	r7, #12
 800a524:	46bd      	mov	sp, r7
 800a526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52a:	4770      	bx	lr

0800a52c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a52c:	b480      	push	{r7}
 800a52e:	b087      	sub	sp, #28
 800a530:	af00      	add	r7, sp, #0
 800a532:	60f8      	str	r0, [r7, #12]
 800a534:	60b9      	str	r1, [r7, #8]
 800a536:	607a      	str	r2, [r7, #4]
 800a538:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a53e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a544:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	4a7f      	ldr	r2, [pc, #508]	; (800a748 <DMA_SetConfig+0x21c>)
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d072      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	4a7d      	ldr	r2, [pc, #500]	; (800a74c <DMA_SetConfig+0x220>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d06d      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	4a7c      	ldr	r2, [pc, #496]	; (800a750 <DMA_SetConfig+0x224>)
 800a560:	4293      	cmp	r3, r2
 800a562:	d068      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	4a7a      	ldr	r2, [pc, #488]	; (800a754 <DMA_SetConfig+0x228>)
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d063      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	4a79      	ldr	r2, [pc, #484]	; (800a758 <DMA_SetConfig+0x22c>)
 800a574:	4293      	cmp	r3, r2
 800a576:	d05e      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	4a77      	ldr	r2, [pc, #476]	; (800a75c <DMA_SetConfig+0x230>)
 800a57e:	4293      	cmp	r3, r2
 800a580:	d059      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4a76      	ldr	r2, [pc, #472]	; (800a760 <DMA_SetConfig+0x234>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d054      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	4a74      	ldr	r2, [pc, #464]	; (800a764 <DMA_SetConfig+0x238>)
 800a592:	4293      	cmp	r3, r2
 800a594:	d04f      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	4a73      	ldr	r2, [pc, #460]	; (800a768 <DMA_SetConfig+0x23c>)
 800a59c:	4293      	cmp	r3, r2
 800a59e:	d04a      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4a71      	ldr	r2, [pc, #452]	; (800a76c <DMA_SetConfig+0x240>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d045      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	4a70      	ldr	r2, [pc, #448]	; (800a770 <DMA_SetConfig+0x244>)
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d040      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	4a6e      	ldr	r2, [pc, #440]	; (800a774 <DMA_SetConfig+0x248>)
 800a5ba:	4293      	cmp	r3, r2
 800a5bc:	d03b      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	4a6d      	ldr	r2, [pc, #436]	; (800a778 <DMA_SetConfig+0x24c>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d036      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4a6b      	ldr	r2, [pc, #428]	; (800a77c <DMA_SetConfig+0x250>)
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d031      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4a6a      	ldr	r2, [pc, #424]	; (800a780 <DMA_SetConfig+0x254>)
 800a5d8:	4293      	cmp	r3, r2
 800a5da:	d02c      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a68      	ldr	r2, [pc, #416]	; (800a784 <DMA_SetConfig+0x258>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d027      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4a67      	ldr	r2, [pc, #412]	; (800a788 <DMA_SetConfig+0x25c>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d022      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4a65      	ldr	r2, [pc, #404]	; (800a78c <DMA_SetConfig+0x260>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d01d      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	4a64      	ldr	r2, [pc, #400]	; (800a790 <DMA_SetConfig+0x264>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d018      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	4a62      	ldr	r2, [pc, #392]	; (800a794 <DMA_SetConfig+0x268>)
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d013      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a61      	ldr	r2, [pc, #388]	; (800a798 <DMA_SetConfig+0x26c>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d00e      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	4a5f      	ldr	r2, [pc, #380]	; (800a79c <DMA_SetConfig+0x270>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	d009      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4a5e      	ldr	r2, [pc, #376]	; (800a7a0 <DMA_SetConfig+0x274>)
 800a628:	4293      	cmp	r3, r2
 800a62a:	d004      	beq.n	800a636 <DMA_SetConfig+0x10a>
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	4a5c      	ldr	r2, [pc, #368]	; (800a7a4 <DMA_SetConfig+0x278>)
 800a632:	4293      	cmp	r3, r2
 800a634:	d101      	bne.n	800a63a <DMA_SetConfig+0x10e>
 800a636:	2301      	movs	r3, #1
 800a638:	e000      	b.n	800a63c <DMA_SetConfig+0x110>
 800a63a:	2300      	movs	r3, #0
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d00d      	beq.n	800a65c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a644:	68fa      	ldr	r2, [r7, #12]
 800a646:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800a648:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d004      	beq.n	800a65c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a656:	68fa      	ldr	r2, [r7, #12]
 800a658:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800a65a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a39      	ldr	r2, [pc, #228]	; (800a748 <DMA_SetConfig+0x21c>)
 800a662:	4293      	cmp	r3, r2
 800a664:	d04a      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	4a38      	ldr	r2, [pc, #224]	; (800a74c <DMA_SetConfig+0x220>)
 800a66c:	4293      	cmp	r3, r2
 800a66e:	d045      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	4a36      	ldr	r2, [pc, #216]	; (800a750 <DMA_SetConfig+0x224>)
 800a676:	4293      	cmp	r3, r2
 800a678:	d040      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	4a35      	ldr	r2, [pc, #212]	; (800a754 <DMA_SetConfig+0x228>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d03b      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	4a33      	ldr	r2, [pc, #204]	; (800a758 <DMA_SetConfig+0x22c>)
 800a68a:	4293      	cmp	r3, r2
 800a68c:	d036      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	4a32      	ldr	r2, [pc, #200]	; (800a75c <DMA_SetConfig+0x230>)
 800a694:	4293      	cmp	r3, r2
 800a696:	d031      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	4a30      	ldr	r2, [pc, #192]	; (800a760 <DMA_SetConfig+0x234>)
 800a69e:	4293      	cmp	r3, r2
 800a6a0:	d02c      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	4a2f      	ldr	r2, [pc, #188]	; (800a764 <DMA_SetConfig+0x238>)
 800a6a8:	4293      	cmp	r3, r2
 800a6aa:	d027      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	4a2d      	ldr	r2, [pc, #180]	; (800a768 <DMA_SetConfig+0x23c>)
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d022      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	4a2c      	ldr	r2, [pc, #176]	; (800a76c <DMA_SetConfig+0x240>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d01d      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	4a2a      	ldr	r2, [pc, #168]	; (800a770 <DMA_SetConfig+0x244>)
 800a6c6:	4293      	cmp	r3, r2
 800a6c8:	d018      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	4a29      	ldr	r2, [pc, #164]	; (800a774 <DMA_SetConfig+0x248>)
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d013      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	4a27      	ldr	r2, [pc, #156]	; (800a778 <DMA_SetConfig+0x24c>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d00e      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	4a26      	ldr	r2, [pc, #152]	; (800a77c <DMA_SetConfig+0x250>)
 800a6e4:	4293      	cmp	r3, r2
 800a6e6:	d009      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	4a24      	ldr	r2, [pc, #144]	; (800a780 <DMA_SetConfig+0x254>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d004      	beq.n	800a6fc <DMA_SetConfig+0x1d0>
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	4a23      	ldr	r2, [pc, #140]	; (800a784 <DMA_SetConfig+0x258>)
 800a6f8:	4293      	cmp	r3, r2
 800a6fa:	d101      	bne.n	800a700 <DMA_SetConfig+0x1d4>
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	e000      	b.n	800a702 <DMA_SetConfig+0x1d6>
 800a700:	2300      	movs	r3, #0
 800a702:	2b00      	cmp	r3, #0
 800a704:	d059      	beq.n	800a7ba <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a70a:	f003 031f 	and.w	r3, r3, #31
 800a70e:	223f      	movs	r2, #63	; 0x3f
 800a710:	409a      	lsls	r2, r3
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	681a      	ldr	r2, [r3, #0]
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a724:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	683a      	ldr	r2, [r7, #0]
 800a72c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	689b      	ldr	r3, [r3, #8]
 800a732:	2b40      	cmp	r3, #64	; 0x40
 800a734:	d138      	bne.n	800a7a8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	687a      	ldr	r2, [r7, #4]
 800a73c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	68ba      	ldr	r2, [r7, #8]
 800a744:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a746:	e086      	b.n	800a856 <DMA_SetConfig+0x32a>
 800a748:	40020010 	.word	0x40020010
 800a74c:	40020028 	.word	0x40020028
 800a750:	40020040 	.word	0x40020040
 800a754:	40020058 	.word	0x40020058
 800a758:	40020070 	.word	0x40020070
 800a75c:	40020088 	.word	0x40020088
 800a760:	400200a0 	.word	0x400200a0
 800a764:	400200b8 	.word	0x400200b8
 800a768:	40020410 	.word	0x40020410
 800a76c:	40020428 	.word	0x40020428
 800a770:	40020440 	.word	0x40020440
 800a774:	40020458 	.word	0x40020458
 800a778:	40020470 	.word	0x40020470
 800a77c:	40020488 	.word	0x40020488
 800a780:	400204a0 	.word	0x400204a0
 800a784:	400204b8 	.word	0x400204b8
 800a788:	58025408 	.word	0x58025408
 800a78c:	5802541c 	.word	0x5802541c
 800a790:	58025430 	.word	0x58025430
 800a794:	58025444 	.word	0x58025444
 800a798:	58025458 	.word	0x58025458
 800a79c:	5802546c 	.word	0x5802546c
 800a7a0:	58025480 	.word	0x58025480
 800a7a4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	68ba      	ldr	r2, [r7, #8]
 800a7ae:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	687a      	ldr	r2, [r7, #4]
 800a7b6:	60da      	str	r2, [r3, #12]
}
 800a7b8:	e04d      	b.n	800a856 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	4a29      	ldr	r2, [pc, #164]	; (800a864 <DMA_SetConfig+0x338>)
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	d022      	beq.n	800a80a <DMA_SetConfig+0x2de>
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	4a27      	ldr	r2, [pc, #156]	; (800a868 <DMA_SetConfig+0x33c>)
 800a7ca:	4293      	cmp	r3, r2
 800a7cc:	d01d      	beq.n	800a80a <DMA_SetConfig+0x2de>
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	4a26      	ldr	r2, [pc, #152]	; (800a86c <DMA_SetConfig+0x340>)
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	d018      	beq.n	800a80a <DMA_SetConfig+0x2de>
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	4a24      	ldr	r2, [pc, #144]	; (800a870 <DMA_SetConfig+0x344>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d013      	beq.n	800a80a <DMA_SetConfig+0x2de>
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4a23      	ldr	r2, [pc, #140]	; (800a874 <DMA_SetConfig+0x348>)
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d00e      	beq.n	800a80a <DMA_SetConfig+0x2de>
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4a21      	ldr	r2, [pc, #132]	; (800a878 <DMA_SetConfig+0x34c>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d009      	beq.n	800a80a <DMA_SetConfig+0x2de>
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	4a20      	ldr	r2, [pc, #128]	; (800a87c <DMA_SetConfig+0x350>)
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d004      	beq.n	800a80a <DMA_SetConfig+0x2de>
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4a1e      	ldr	r2, [pc, #120]	; (800a880 <DMA_SetConfig+0x354>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d101      	bne.n	800a80e <DMA_SetConfig+0x2e2>
 800a80a:	2301      	movs	r3, #1
 800a80c:	e000      	b.n	800a810 <DMA_SetConfig+0x2e4>
 800a80e:	2300      	movs	r3, #0
 800a810:	2b00      	cmp	r3, #0
 800a812:	d020      	beq.n	800a856 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a818:	f003 031f 	and.w	r3, r3, #31
 800a81c:	2201      	movs	r2, #1
 800a81e:	409a      	lsls	r2, r3
 800a820:	693b      	ldr	r3, [r7, #16]
 800a822:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	683a      	ldr	r2, [r7, #0]
 800a82a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	689b      	ldr	r3, [r3, #8]
 800a830:	2b40      	cmp	r3, #64	; 0x40
 800a832:	d108      	bne.n	800a846 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	687a      	ldr	r2, [r7, #4]
 800a83a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	68ba      	ldr	r2, [r7, #8]
 800a842:	60da      	str	r2, [r3, #12]
}
 800a844:	e007      	b.n	800a856 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	68ba      	ldr	r2, [r7, #8]
 800a84c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	687a      	ldr	r2, [r7, #4]
 800a854:	60da      	str	r2, [r3, #12]
}
 800a856:	bf00      	nop
 800a858:	371c      	adds	r7, #28
 800a85a:	46bd      	mov	sp, r7
 800a85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a860:	4770      	bx	lr
 800a862:	bf00      	nop
 800a864:	58025408 	.word	0x58025408
 800a868:	5802541c 	.word	0x5802541c
 800a86c:	58025430 	.word	0x58025430
 800a870:	58025444 	.word	0x58025444
 800a874:	58025458 	.word	0x58025458
 800a878:	5802546c 	.word	0x5802546c
 800a87c:	58025480 	.word	0x58025480
 800a880:	58025494 	.word	0x58025494

0800a884 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a884:	b480      	push	{r7}
 800a886:	b085      	sub	sp, #20
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	4a42      	ldr	r2, [pc, #264]	; (800a99c <DMA_CalcBaseAndBitshift+0x118>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d04a      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	4a41      	ldr	r2, [pc, #260]	; (800a9a0 <DMA_CalcBaseAndBitshift+0x11c>)
 800a89c:	4293      	cmp	r3, r2
 800a89e:	d045      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	4a3f      	ldr	r2, [pc, #252]	; (800a9a4 <DMA_CalcBaseAndBitshift+0x120>)
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	d040      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	4a3e      	ldr	r2, [pc, #248]	; (800a9a8 <DMA_CalcBaseAndBitshift+0x124>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d03b      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	4a3c      	ldr	r2, [pc, #240]	; (800a9ac <DMA_CalcBaseAndBitshift+0x128>)
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	d036      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	4a3b      	ldr	r2, [pc, #236]	; (800a9b0 <DMA_CalcBaseAndBitshift+0x12c>)
 800a8c4:	4293      	cmp	r3, r2
 800a8c6:	d031      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	4a39      	ldr	r2, [pc, #228]	; (800a9b4 <DMA_CalcBaseAndBitshift+0x130>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d02c      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	4a38      	ldr	r2, [pc, #224]	; (800a9b8 <DMA_CalcBaseAndBitshift+0x134>)
 800a8d8:	4293      	cmp	r3, r2
 800a8da:	d027      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4a36      	ldr	r2, [pc, #216]	; (800a9bc <DMA_CalcBaseAndBitshift+0x138>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d022      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	4a35      	ldr	r2, [pc, #212]	; (800a9c0 <DMA_CalcBaseAndBitshift+0x13c>)
 800a8ec:	4293      	cmp	r3, r2
 800a8ee:	d01d      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	4a33      	ldr	r2, [pc, #204]	; (800a9c4 <DMA_CalcBaseAndBitshift+0x140>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d018      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	4a32      	ldr	r2, [pc, #200]	; (800a9c8 <DMA_CalcBaseAndBitshift+0x144>)
 800a900:	4293      	cmp	r3, r2
 800a902:	d013      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	4a30      	ldr	r2, [pc, #192]	; (800a9cc <DMA_CalcBaseAndBitshift+0x148>)
 800a90a:	4293      	cmp	r3, r2
 800a90c:	d00e      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	4a2f      	ldr	r2, [pc, #188]	; (800a9d0 <DMA_CalcBaseAndBitshift+0x14c>)
 800a914:	4293      	cmp	r3, r2
 800a916:	d009      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	4a2d      	ldr	r2, [pc, #180]	; (800a9d4 <DMA_CalcBaseAndBitshift+0x150>)
 800a91e:	4293      	cmp	r3, r2
 800a920:	d004      	beq.n	800a92c <DMA_CalcBaseAndBitshift+0xa8>
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	4a2c      	ldr	r2, [pc, #176]	; (800a9d8 <DMA_CalcBaseAndBitshift+0x154>)
 800a928:	4293      	cmp	r3, r2
 800a92a:	d101      	bne.n	800a930 <DMA_CalcBaseAndBitshift+0xac>
 800a92c:	2301      	movs	r3, #1
 800a92e:	e000      	b.n	800a932 <DMA_CalcBaseAndBitshift+0xae>
 800a930:	2300      	movs	r3, #0
 800a932:	2b00      	cmp	r3, #0
 800a934:	d024      	beq.n	800a980 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	b2db      	uxtb	r3, r3
 800a93c:	3b10      	subs	r3, #16
 800a93e:	4a27      	ldr	r2, [pc, #156]	; (800a9dc <DMA_CalcBaseAndBitshift+0x158>)
 800a940:	fba2 2303 	umull	r2, r3, r2, r3
 800a944:	091b      	lsrs	r3, r3, #4
 800a946:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	f003 0307 	and.w	r3, r3, #7
 800a94e:	4a24      	ldr	r2, [pc, #144]	; (800a9e0 <DMA_CalcBaseAndBitshift+0x15c>)
 800a950:	5cd3      	ldrb	r3, [r2, r3]
 800a952:	461a      	mov	r2, r3
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	2b03      	cmp	r3, #3
 800a95c:	d908      	bls.n	800a970 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	461a      	mov	r2, r3
 800a964:	4b1f      	ldr	r3, [pc, #124]	; (800a9e4 <DMA_CalcBaseAndBitshift+0x160>)
 800a966:	4013      	ands	r3, r2
 800a968:	1d1a      	adds	r2, r3, #4
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	659a      	str	r2, [r3, #88]	; 0x58
 800a96e:	e00d      	b.n	800a98c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	461a      	mov	r2, r3
 800a976:	4b1b      	ldr	r3, [pc, #108]	; (800a9e4 <DMA_CalcBaseAndBitshift+0x160>)
 800a978:	4013      	ands	r3, r2
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	6593      	str	r3, [r2, #88]	; 0x58
 800a97e:	e005      	b.n	800a98c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800a990:	4618      	mov	r0, r3
 800a992:	3714      	adds	r7, #20
 800a994:	46bd      	mov	sp, r7
 800a996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99a:	4770      	bx	lr
 800a99c:	40020010 	.word	0x40020010
 800a9a0:	40020028 	.word	0x40020028
 800a9a4:	40020040 	.word	0x40020040
 800a9a8:	40020058 	.word	0x40020058
 800a9ac:	40020070 	.word	0x40020070
 800a9b0:	40020088 	.word	0x40020088
 800a9b4:	400200a0 	.word	0x400200a0
 800a9b8:	400200b8 	.word	0x400200b8
 800a9bc:	40020410 	.word	0x40020410
 800a9c0:	40020428 	.word	0x40020428
 800a9c4:	40020440 	.word	0x40020440
 800a9c8:	40020458 	.word	0x40020458
 800a9cc:	40020470 	.word	0x40020470
 800a9d0:	40020488 	.word	0x40020488
 800a9d4:	400204a0 	.word	0x400204a0
 800a9d8:	400204b8 	.word	0x400204b8
 800a9dc:	aaaaaaab 	.word	0xaaaaaaab
 800a9e0:	0801b144 	.word	0x0801b144
 800a9e4:	fffffc00 	.word	0xfffffc00

0800a9e8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b085      	sub	sp, #20
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	699b      	ldr	r3, [r3, #24]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d120      	bne.n	800aa3e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa00:	2b03      	cmp	r3, #3
 800aa02:	d858      	bhi.n	800aab6 <DMA_CheckFifoParam+0xce>
 800aa04:	a201      	add	r2, pc, #4	; (adr r2, 800aa0c <DMA_CheckFifoParam+0x24>)
 800aa06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa0a:	bf00      	nop
 800aa0c:	0800aa1d 	.word	0x0800aa1d
 800aa10:	0800aa2f 	.word	0x0800aa2f
 800aa14:	0800aa1d 	.word	0x0800aa1d
 800aa18:	0800aab7 	.word	0x0800aab7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d048      	beq.n	800aaba <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800aa2c:	e045      	b.n	800aaba <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa32:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800aa36:	d142      	bne.n	800aabe <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800aa38:	2301      	movs	r3, #1
 800aa3a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800aa3c:	e03f      	b.n	800aabe <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	699b      	ldr	r3, [r3, #24]
 800aa42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa46:	d123      	bne.n	800aa90 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa4c:	2b03      	cmp	r3, #3
 800aa4e:	d838      	bhi.n	800aac2 <DMA_CheckFifoParam+0xda>
 800aa50:	a201      	add	r2, pc, #4	; (adr r2, 800aa58 <DMA_CheckFifoParam+0x70>)
 800aa52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa56:	bf00      	nop
 800aa58:	0800aa69 	.word	0x0800aa69
 800aa5c:	0800aa6f 	.word	0x0800aa6f
 800aa60:	0800aa69 	.word	0x0800aa69
 800aa64:	0800aa81 	.word	0x0800aa81
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800aa68:	2301      	movs	r3, #1
 800aa6a:	73fb      	strb	r3, [r7, #15]
        break;
 800aa6c:	e030      	b.n	800aad0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d025      	beq.n	800aac6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800aa7e:	e022      	b.n	800aac6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa84:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800aa88:	d11f      	bne.n	800aaca <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800aa8e:	e01c      	b.n	800aaca <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa94:	2b02      	cmp	r3, #2
 800aa96:	d902      	bls.n	800aa9e <DMA_CheckFifoParam+0xb6>
 800aa98:	2b03      	cmp	r3, #3
 800aa9a:	d003      	beq.n	800aaa4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800aa9c:	e018      	b.n	800aad0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	73fb      	strb	r3, [r7, #15]
        break;
 800aaa2:	e015      	b.n	800aad0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d00e      	beq.n	800aace <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800aab0:	2301      	movs	r3, #1
 800aab2:	73fb      	strb	r3, [r7, #15]
    break;
 800aab4:	e00b      	b.n	800aace <DMA_CheckFifoParam+0xe6>
        break;
 800aab6:	bf00      	nop
 800aab8:	e00a      	b.n	800aad0 <DMA_CheckFifoParam+0xe8>
        break;
 800aaba:	bf00      	nop
 800aabc:	e008      	b.n	800aad0 <DMA_CheckFifoParam+0xe8>
        break;
 800aabe:	bf00      	nop
 800aac0:	e006      	b.n	800aad0 <DMA_CheckFifoParam+0xe8>
        break;
 800aac2:	bf00      	nop
 800aac4:	e004      	b.n	800aad0 <DMA_CheckFifoParam+0xe8>
        break;
 800aac6:	bf00      	nop
 800aac8:	e002      	b.n	800aad0 <DMA_CheckFifoParam+0xe8>
        break;
 800aaca:	bf00      	nop
 800aacc:	e000      	b.n	800aad0 <DMA_CheckFifoParam+0xe8>
    break;
 800aace:	bf00      	nop
    }
  }

  return status;
 800aad0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3714      	adds	r7, #20
 800aad6:	46bd      	mov	sp, r7
 800aad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aadc:	4770      	bx	lr
 800aade:	bf00      	nop

0800aae0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800aae0:	b480      	push	{r7}
 800aae2:	b085      	sub	sp, #20
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	4a38      	ldr	r2, [pc, #224]	; (800abd4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d022      	beq.n	800ab3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	4a36      	ldr	r2, [pc, #216]	; (800abd8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800aafe:	4293      	cmp	r3, r2
 800ab00:	d01d      	beq.n	800ab3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	4a35      	ldr	r2, [pc, #212]	; (800abdc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800ab08:	4293      	cmp	r3, r2
 800ab0a:	d018      	beq.n	800ab3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	4a33      	ldr	r2, [pc, #204]	; (800abe0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800ab12:	4293      	cmp	r3, r2
 800ab14:	d013      	beq.n	800ab3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	4a32      	ldr	r2, [pc, #200]	; (800abe4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d00e      	beq.n	800ab3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	4a30      	ldr	r2, [pc, #192]	; (800abe8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d009      	beq.n	800ab3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	4a2f      	ldr	r2, [pc, #188]	; (800abec <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d004      	beq.n	800ab3e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	4a2d      	ldr	r2, [pc, #180]	; (800abf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d101      	bne.n	800ab42 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800ab3e:	2301      	movs	r3, #1
 800ab40:	e000      	b.n	800ab44 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800ab42:	2300      	movs	r3, #0
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d01a      	beq.n	800ab7e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	b2db      	uxtb	r3, r3
 800ab4e:	3b08      	subs	r3, #8
 800ab50:	4a28      	ldr	r2, [pc, #160]	; (800abf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800ab52:	fba2 2303 	umull	r2, r3, r2, r3
 800ab56:	091b      	lsrs	r3, r3, #4
 800ab58:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800ab5a:	68fa      	ldr	r2, [r7, #12]
 800ab5c:	4b26      	ldr	r3, [pc, #152]	; (800abf8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800ab5e:	4413      	add	r3, r2
 800ab60:	009b      	lsls	r3, r3, #2
 800ab62:	461a      	mov	r2, r3
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	4a24      	ldr	r2, [pc, #144]	; (800abfc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800ab6c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	f003 031f 	and.w	r3, r3, #31
 800ab74:	2201      	movs	r2, #1
 800ab76:	409a      	lsls	r2, r3
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800ab7c:	e024      	b.n	800abc8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	b2db      	uxtb	r3, r3
 800ab84:	3b10      	subs	r3, #16
 800ab86:	4a1e      	ldr	r2, [pc, #120]	; (800ac00 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800ab88:	fba2 2303 	umull	r2, r3, r2, r3
 800ab8c:	091b      	lsrs	r3, r3, #4
 800ab8e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	4a1c      	ldr	r2, [pc, #112]	; (800ac04 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d806      	bhi.n	800aba6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800ab98:	68bb      	ldr	r3, [r7, #8]
 800ab9a:	4a1b      	ldr	r2, [pc, #108]	; (800ac08 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d902      	bls.n	800aba6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	3308      	adds	r3, #8
 800aba4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800aba6:	68fa      	ldr	r2, [r7, #12]
 800aba8:	4b18      	ldr	r3, [pc, #96]	; (800ac0c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800abaa:	4413      	add	r3, r2
 800abac:	009b      	lsls	r3, r3, #2
 800abae:	461a      	mov	r2, r3
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	4a16      	ldr	r2, [pc, #88]	; (800ac10 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800abb8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	f003 031f 	and.w	r3, r3, #31
 800abc0:	2201      	movs	r2, #1
 800abc2:	409a      	lsls	r2, r3
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	669a      	str	r2, [r3, #104]	; 0x68
}
 800abc8:	bf00      	nop
 800abca:	3714      	adds	r7, #20
 800abcc:	46bd      	mov	sp, r7
 800abce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd2:	4770      	bx	lr
 800abd4:	58025408 	.word	0x58025408
 800abd8:	5802541c 	.word	0x5802541c
 800abdc:	58025430 	.word	0x58025430
 800abe0:	58025444 	.word	0x58025444
 800abe4:	58025458 	.word	0x58025458
 800abe8:	5802546c 	.word	0x5802546c
 800abec:	58025480 	.word	0x58025480
 800abf0:	58025494 	.word	0x58025494
 800abf4:	cccccccd 	.word	0xcccccccd
 800abf8:	16009600 	.word	0x16009600
 800abfc:	58025880 	.word	0x58025880
 800ac00:	aaaaaaab 	.word	0xaaaaaaab
 800ac04:	400204b8 	.word	0x400204b8
 800ac08:	4002040f 	.word	0x4002040f
 800ac0c:	10008200 	.word	0x10008200
 800ac10:	40020880 	.word	0x40020880

0800ac14 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ac14:	b480      	push	{r7}
 800ac16:	b085      	sub	sp, #20
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	b2db      	uxtb	r3, r3
 800ac22:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d04a      	beq.n	800acc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	2b08      	cmp	r3, #8
 800ac2e:	d847      	bhi.n	800acc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a25      	ldr	r2, [pc, #148]	; (800accc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800ac36:	4293      	cmp	r3, r2
 800ac38:	d022      	beq.n	800ac80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	4a24      	ldr	r2, [pc, #144]	; (800acd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800ac40:	4293      	cmp	r3, r2
 800ac42:	d01d      	beq.n	800ac80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	4a22      	ldr	r2, [pc, #136]	; (800acd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d018      	beq.n	800ac80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	4a21      	ldr	r2, [pc, #132]	; (800acd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800ac54:	4293      	cmp	r3, r2
 800ac56:	d013      	beq.n	800ac80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	4a1f      	ldr	r2, [pc, #124]	; (800acdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	d00e      	beq.n	800ac80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	4a1e      	ldr	r2, [pc, #120]	; (800ace0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d009      	beq.n	800ac80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4a1c      	ldr	r2, [pc, #112]	; (800ace4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d004      	beq.n	800ac80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	4a1b      	ldr	r2, [pc, #108]	; (800ace8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800ac7c:	4293      	cmp	r3, r2
 800ac7e:	d101      	bne.n	800ac84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800ac80:	2301      	movs	r3, #1
 800ac82:	e000      	b.n	800ac86 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800ac84:	2300      	movs	r3, #0
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d00a      	beq.n	800aca0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800ac8a:	68fa      	ldr	r2, [r7, #12]
 800ac8c:	4b17      	ldr	r3, [pc, #92]	; (800acec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800ac8e:	4413      	add	r3, r2
 800ac90:	009b      	lsls	r3, r3, #2
 800ac92:	461a      	mov	r2, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	4a15      	ldr	r2, [pc, #84]	; (800acf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800ac9c:	671a      	str	r2, [r3, #112]	; 0x70
 800ac9e:	e009      	b.n	800acb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800aca0:	68fa      	ldr	r2, [r7, #12]
 800aca2:	4b14      	ldr	r3, [pc, #80]	; (800acf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800aca4:	4413      	add	r3, r2
 800aca6:	009b      	lsls	r3, r3, #2
 800aca8:	461a      	mov	r2, r3
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	4a11      	ldr	r2, [pc, #68]	; (800acf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800acb2:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	3b01      	subs	r3, #1
 800acb8:	2201      	movs	r2, #1
 800acba:	409a      	lsls	r2, r3
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800acc0:	bf00      	nop
 800acc2:	3714      	adds	r7, #20
 800acc4:	46bd      	mov	sp, r7
 800acc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acca:	4770      	bx	lr
 800accc:	58025408 	.word	0x58025408
 800acd0:	5802541c 	.word	0x5802541c
 800acd4:	58025430 	.word	0x58025430
 800acd8:	58025444 	.word	0x58025444
 800acdc:	58025458 	.word	0x58025458
 800ace0:	5802546c 	.word	0x5802546c
 800ace4:	58025480 	.word	0x58025480
 800ace8:	58025494 	.word	0x58025494
 800acec:	1600963f 	.word	0x1600963f
 800acf0:	58025940 	.word	0x58025940
 800acf4:	1000823f 	.word	0x1000823f
 800acf8:	40020940 	.word	0x40020940

0800acfc <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b08a      	sub	sp, #40	; 0x28
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	60f8      	str	r0, [r7, #12]
 800ad04:	60b9      	str	r1, [r7, #8]
 800ad06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t *dest_addr = (__IO uint32_t *)FlashAddress;
 800ad08:	68bb      	ldr	r3, [r7, #8]
 800ad0a:	623b      	str	r3, [r7, #32]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	61fb      	str	r3, [r7, #28]
  uint32_t bank;
  uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD;
 800ad10:	2308      	movs	r3, #8
 800ad12:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(FlashAddress));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800ad14:	4b40      	ldr	r3, [pc, #256]	; (800ae18 <HAL_FLASH_Program+0x11c>)
 800ad16:	7d1b      	ldrb	r3, [r3, #20]
 800ad18:	2b01      	cmp	r3, #1
 800ad1a:	d101      	bne.n	800ad20 <HAL_FLASH_Program+0x24>
 800ad1c:	2302      	movs	r3, #2
 800ad1e:	e076      	b.n	800ae0e <HAL_FLASH_Program+0x112>
 800ad20:	4b3d      	ldr	r3, [pc, #244]	; (800ae18 <HAL_FLASH_Program+0x11c>)
 800ad22:	2201      	movs	r2, #1
 800ad24:	751a      	strb	r2, [r3, #20]

#if defined (FLASH_OPTCR_PG_OTP)
  if((IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) || (IS_FLASH_PROGRAM_ADDRESS_OTP(FlashAddress)))
#else
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 800ad26:	68bb      	ldr	r3, [r7, #8]
 800ad28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ad2c:	d306      	bcc.n	800ad3c <HAL_FLASH_Program+0x40>
 800ad2e:	68bb      	ldr	r3, [r7, #8]
 800ad30:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 800ad34:	d202      	bcs.n	800ad3c <HAL_FLASH_Program+0x40>
#endif /* FLASH_OPTCR_PG_OTP */
  {
    bank = FLASH_BANK_1;
 800ad36:	2301      	movs	r3, #1
 800ad38:	61bb      	str	r3, [r7, #24]
    /* Prevent unused argument(s) compilation warning */
    UNUSED(TypeProgram);
 800ad3a:	e00c      	b.n	800ad56 <HAL_FLASH_Program+0x5a>
  }
#if defined (DUAL_BANK)
  else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress))
 800ad3c:	68bb      	ldr	r3, [r7, #8]
 800ad3e:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 800ad42:	d306      	bcc.n	800ad52 <HAL_FLASH_Program+0x56>
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	f1b3 6f02 	cmp.w	r3, #136314880	; 0x8200000
 800ad4a:	d202      	bcs.n	800ad52 <HAL_FLASH_Program+0x56>
  {
    bank = FLASH_BANK_2;
 800ad4c:	2302      	movs	r3, #2
 800ad4e:	61bb      	str	r3, [r7, #24]
 800ad50:	e001      	b.n	800ad56 <HAL_FLASH_Program+0x5a>
  }
#endif /* DUAL_BANK */
  else
  {
    return HAL_ERROR;
 800ad52:	2301      	movs	r3, #1
 800ad54:	e05b      	b.n	800ae0e <HAL_FLASH_Program+0x112>
  }

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ad56:	4b30      	ldr	r3, [pc, #192]	; (800ae18 <HAL_FLASH_Program+0x11c>)
 800ad58:	2200      	movs	r2, #0
 800ad5a:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 800ad5c:	69b9      	ldr	r1, [r7, #24]
 800ad5e:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ad62:	f000 f897 	bl	800ae94 <FLASH_WaitForLastOperation>
 800ad66:	4603      	mov	r3, r0
 800ad68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if(status == HAL_OK)
 800ad6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d147      	bne.n	800ae04 <HAL_FLASH_Program+0x108>
  {
#if defined (DUAL_BANK)
    if(bank == FLASH_BANK_1)
 800ad74:	69bb      	ldr	r3, [r7, #24]
 800ad76:	2b01      	cmp	r3, #1
 800ad78:	d106      	bne.n	800ad88 <HAL_FLASH_Program+0x8c>
      }
      else
#endif /* FLASH_OPTCR_PG_OTP */
      {
        /* Set PG bit */
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 800ad7a:	4b28      	ldr	r3, [pc, #160]	; (800ae1c <HAL_FLASH_Program+0x120>)
 800ad7c:	68db      	ldr	r3, [r3, #12]
 800ad7e:	4a27      	ldr	r2, [pc, #156]	; (800ae1c <HAL_FLASH_Program+0x120>)
 800ad80:	f043 0302 	orr.w	r3, r3, #2
 800ad84:	60d3      	str	r3, [r2, #12]
 800ad86:	e007      	b.n	800ad98 <HAL_FLASH_Program+0x9c>
      }
    }
    else
    {
      /* Set PG bit */
      SET_BIT(FLASH->CR2, FLASH_CR_PG);
 800ad88:	4b24      	ldr	r3, [pc, #144]	; (800ae1c <HAL_FLASH_Program+0x120>)
 800ad8a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800ad8e:	4a23      	ldr	r2, [pc, #140]	; (800ae1c <HAL_FLASH_Program+0x120>)
 800ad90:	f043 0302 	orr.w	r3, r3, #2
 800ad94:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
  __ASM volatile ("isb 0xF":::"memory");
 800ad98:	f3bf 8f6f 	isb	sy
}
 800ad9c:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800ad9e:	f3bf 8f4f 	dsb	sy
}
 800ada2:	bf00      	nop
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* Program the flash word */
      do
      {
        *dest_addr = *src_addr;
 800ada4:	69fb      	ldr	r3, [r7, #28]
 800ada6:	681a      	ldr	r2, [r3, #0]
 800ada8:	6a3b      	ldr	r3, [r7, #32]
 800adaa:	601a      	str	r2, [r3, #0]
        dest_addr++;
 800adac:	6a3b      	ldr	r3, [r7, #32]
 800adae:	3304      	adds	r3, #4
 800adb0:	623b      	str	r3, [r7, #32]
        src_addr++;
 800adb2:	69fb      	ldr	r3, [r7, #28]
 800adb4:	3304      	adds	r3, #4
 800adb6:	61fb      	str	r3, [r7, #28]
        row_index--;
 800adb8:	7dfb      	ldrb	r3, [r7, #23]
 800adba:	3b01      	subs	r3, #1
 800adbc:	75fb      	strb	r3, [r7, #23]
     } while (row_index != 0U);
 800adbe:	7dfb      	ldrb	r3, [r7, #23]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d1ef      	bne.n	800ada4 <HAL_FLASH_Program+0xa8>
  __ASM volatile ("isb 0xF":::"memory");
 800adc4:	f3bf 8f6f 	isb	sy
}
 800adc8:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800adca:	f3bf 8f4f 	dsb	sy
}
 800adce:	bf00      	nop

    __ISB();
    __DSB();

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 800add0:	69b9      	ldr	r1, [r7, #24]
 800add2:	f24c 3050 	movw	r0, #50000	; 0xc350
 800add6:	f000 f85d 	bl	800ae94 <FLASH_WaitForLastOperation>
 800adda:	4603      	mov	r3, r0
 800addc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OTP);
    }
    else
#endif /* FLASH_OPTCR_PG_OTP */
    {
      if(bank == FLASH_BANK_1)
 800ade0:	69bb      	ldr	r3, [r7, #24]
 800ade2:	2b01      	cmp	r3, #1
 800ade4:	d106      	bne.n	800adf4 <HAL_FLASH_Program+0xf8>
      {
        /* If the program operation is completed, disable the PG */
        CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 800ade6:	4b0d      	ldr	r3, [pc, #52]	; (800ae1c <HAL_FLASH_Program+0x120>)
 800ade8:	68db      	ldr	r3, [r3, #12]
 800adea:	4a0c      	ldr	r2, [pc, #48]	; (800ae1c <HAL_FLASH_Program+0x120>)
 800adec:	f023 0302 	bic.w	r3, r3, #2
 800adf0:	60d3      	str	r3, [r2, #12]
 800adf2:	e007      	b.n	800ae04 <HAL_FLASH_Program+0x108>
      }
      else
      {
        /* If the program operation is completed, disable the PG */
        CLEAR_BIT(FLASH->CR2, FLASH_CR_PG);
 800adf4:	4b09      	ldr	r3, [pc, #36]	; (800ae1c <HAL_FLASH_Program+0x120>)
 800adf6:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800adfa:	4a08      	ldr	r2, [pc, #32]	; (800ae1c <HAL_FLASH_Program+0x120>)
 800adfc:	f023 0302 	bic.w	r3, r3, #2
 800ae00:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
    }
#endif /* DUAL_BANK */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800ae04:	4b04      	ldr	r3, [pc, #16]	; (800ae18 <HAL_FLASH_Program+0x11c>)
 800ae06:	2200      	movs	r2, #0
 800ae08:	751a      	strb	r2, [r3, #20]

  return status;
 800ae0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800ae0e:	4618      	mov	r0, r3
 800ae10:	3728      	adds	r7, #40	; 0x28
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bd80      	pop	{r7, pc}
 800ae16:	bf00      	nop
 800ae18:	24002000 	.word	0x24002000
 800ae1c:	52002000 	.word	0x52002000

0800ae20 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800ae20:	b480      	push	{r7}
 800ae22:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800ae24:	4b18      	ldr	r3, [pc, #96]	; (800ae88 <HAL_FLASH_Unlock+0x68>)
 800ae26:	68db      	ldr	r3, [r3, #12]
 800ae28:	f003 0301 	and.w	r3, r3, #1
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d00d      	beq.n	800ae4c <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Bank1 Registers access */
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 800ae30:	4b15      	ldr	r3, [pc, #84]	; (800ae88 <HAL_FLASH_Unlock+0x68>)
 800ae32:	4a16      	ldr	r2, [pc, #88]	; (800ae8c <HAL_FLASH_Unlock+0x6c>)
 800ae34:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 800ae36:	4b14      	ldr	r3, [pc, #80]	; (800ae88 <HAL_FLASH_Unlock+0x68>)
 800ae38:	4a15      	ldr	r2, [pc, #84]	; (800ae90 <HAL_FLASH_Unlock+0x70>)
 800ae3a:	605a      	str	r2, [r3, #4]

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800ae3c:	4b12      	ldr	r3, [pc, #72]	; (800ae88 <HAL_FLASH_Unlock+0x68>)
 800ae3e:	68db      	ldr	r3, [r3, #12]
 800ae40:	f003 0301 	and.w	r3, r3, #1
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d001      	beq.n	800ae4c <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
 800ae48:	2301      	movs	r3, #1
 800ae4a:	e018      	b.n	800ae7e <HAL_FLASH_Unlock+0x5e>
    }
  }

#if defined (DUAL_BANK)
  if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 800ae4c:	4b0e      	ldr	r3, [pc, #56]	; (800ae88 <HAL_FLASH_Unlock+0x68>)
 800ae4e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800ae52:	f003 0301 	and.w	r3, r3, #1
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d010      	beq.n	800ae7c <HAL_FLASH_Unlock+0x5c>
  {
    /* Authorize the FLASH Bank2 Registers access */
    WRITE_REG(FLASH->KEYR2, FLASH_KEY1);
 800ae5a:	4b0b      	ldr	r3, [pc, #44]	; (800ae88 <HAL_FLASH_Unlock+0x68>)
 800ae5c:	4a0b      	ldr	r2, [pc, #44]	; (800ae8c <HAL_FLASH_Unlock+0x6c>)
 800ae5e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    WRITE_REG(FLASH->KEYR2, FLASH_KEY2);
 800ae62:	4b09      	ldr	r3, [pc, #36]	; (800ae88 <HAL_FLASH_Unlock+0x68>)
 800ae64:	4a0a      	ldr	r2, [pc, #40]	; (800ae90 <HAL_FLASH_Unlock+0x70>)
 800ae66:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

    /* Verify Flash Bank2 is unlocked */
    if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 800ae6a:	4b07      	ldr	r3, [pc, #28]	; (800ae88 <HAL_FLASH_Unlock+0x68>)
 800ae6c:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800ae70:	f003 0301 	and.w	r3, r3, #1
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d001      	beq.n	800ae7c <HAL_FLASH_Unlock+0x5c>
    {
      return HAL_ERROR;
 800ae78:	2301      	movs	r3, #1
 800ae7a:	e000      	b.n	800ae7e <HAL_FLASH_Unlock+0x5e>
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 800ae7c:	2300      	movs	r3, #0
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	46bd      	mov	sp, r7
 800ae82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae86:	4770      	bx	lr
 800ae88:	52002000 	.word	0x52002000
 800ae8c:	45670123 	.word	0x45670123
 800ae90:	cdef89ab 	.word	0xcdef89ab

0800ae94 <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b086      	sub	sp, #24
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
 800ae9c:	6039      	str	r1, [r7, #0]
  /* Wait for the FLASH operation to complete by polling on QW flag to be reset.
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 800ae9e:	2304      	movs	r3, #4
 800aea0:	617b      	str	r3, [r7, #20]
  uint32_t errorflag = 0;
 800aea2:	2300      	movs	r3, #0
 800aea4:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = HAL_GetTick();
 800aea6:	f7fa ffab 	bl	8005e00 <HAL_GetTick>
 800aeaa:	60f8      	str	r0, [r7, #12]

  assert_param(IS_FLASH_BANK_EXCLUSIVE(Bank));

#if defined (DUAL_BANK)

  if (Bank == FLASH_BANK_2)
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	2b02      	cmp	r3, #2
 800aeb0:	d113      	bne.n	800aeda <FLASH_WaitForLastOperation+0x46>
  {
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
 800aeb2:	4b41      	ldr	r3, [pc, #260]	; (800afb8 <FLASH_WaitForLastOperation+0x124>)
 800aeb4:	617b      	str	r3, [r7, #20]
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800aeb6:	e010      	b.n	800aeda <FLASH_WaitForLastOperation+0x46>
  {
    if(Timeout != HAL_MAX_DELAY)
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aebe:	d00c      	beq.n	800aeda <FLASH_WaitForLastOperation+0x46>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800aec0:	f7fa ff9e 	bl	8005e00 <HAL_GetTick>
 800aec4:	4602      	mov	r2, r0
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	1ad3      	subs	r3, r2, r3
 800aeca:	687a      	ldr	r2, [r7, #4]
 800aecc:	429a      	cmp	r2, r3
 800aece:	d302      	bcc.n	800aed6 <FLASH_WaitForLastOperation+0x42>
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d101      	bne.n	800aeda <FLASH_WaitForLastOperation+0x46>
      {
        return HAL_TIMEOUT;
 800aed6:	2303      	movs	r3, #3
 800aed8:	e06a      	b.n	800afb0 <FLASH_WaitForLastOperation+0x11c>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800aeda:	697a      	ldr	r2, [r7, #20]
 800aedc:	4b37      	ldr	r3, [pc, #220]	; (800afbc <FLASH_WaitForLastOperation+0x128>)
 800aede:	4013      	ands	r3, r2
 800aee0:	697a      	ldr	r2, [r7, #20]
 800aee2:	429a      	cmp	r2, r3
 800aee4:	d10a      	bne.n	800aefc <FLASH_WaitForLastOperation+0x68>
 800aee6:	4b36      	ldr	r3, [pc, #216]	; (800afc0 <FLASH_WaitForLastOperation+0x12c>)
 800aee8:	691a      	ldr	r2, [r3, #16]
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	4013      	ands	r3, r2
 800aeee:	697a      	ldr	r2, [r7, #20]
 800aef0:	429a      	cmp	r2, r3
 800aef2:	bf0c      	ite	eq
 800aef4:	2301      	moveq	r3, #1
 800aef6:	2300      	movne	r3, #0
 800aef8:	b2db      	uxtb	r3, r3
 800aefa:	e00c      	b.n	800af16 <FLASH_WaitForLastOperation+0x82>
 800aefc:	4b30      	ldr	r3, [pc, #192]	; (800afc0 <FLASH_WaitForLastOperation+0x12c>)
 800aefe:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800af02:	43da      	mvns	r2, r3
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	4013      	ands	r3, r2
 800af08:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	bf0c      	ite	eq
 800af10:	2301      	moveq	r3, #1
 800af12:	2300      	movne	r3, #0
 800af14:	b2db      	uxtb	r3, r3
 800af16:	2b00      	cmp	r3, #0
 800af18:	d1ce      	bne.n	800aeb8 <FLASH_WaitForLastOperation+0x24>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	2b01      	cmp	r3, #1
 800af1e:	d105      	bne.n	800af2c <FLASH_WaitForLastOperation+0x98>
  {
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 800af20:	4b27      	ldr	r3, [pc, #156]	; (800afc0 <FLASH_WaitForLastOperation+0x12c>)
 800af22:	691a      	ldr	r2, [r3, #16]
 800af24:	4b27      	ldr	r3, [pc, #156]	; (800afc4 <FLASH_WaitForLastOperation+0x130>)
 800af26:	4013      	ands	r3, r2
 800af28:	613b      	str	r3, [r7, #16]
 800af2a:	e007      	b.n	800af3c <FLASH_WaitForLastOperation+0xa8>
  }
#if defined (DUAL_BANK)
  else
  {
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
 800af2c:	4b24      	ldr	r3, [pc, #144]	; (800afc0 <FLASH_WaitForLastOperation+0x12c>)
 800af2e:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 800af32:	4b24      	ldr	r3, [pc, #144]	; (800afc4 <FLASH_WaitForLastOperation+0x130>)
 800af34:	4013      	ands	r3, r2
 800af36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800af3a:	613b      	str	r3, [r7, #16]
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 800af3c:	693b      	ldr	r3, [r7, #16]
 800af3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af42:	2b00      	cmp	r3, #0
 800af44:	d017      	beq.n	800af76 <FLASH_WaitForLastOperation+0xe2>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 800af46:	4b20      	ldr	r3, [pc, #128]	; (800afc8 <FLASH_WaitForLastOperation+0x134>)
 800af48:	699a      	ldr	r2, [r3, #24]
 800af4a:	693b      	ldr	r3, [r7, #16]
 800af4c:	4313      	orrs	r3, r2
 800af4e:	4a1e      	ldr	r2, [pc, #120]	; (800afc8 <FLASH_WaitForLastOperation+0x134>)
 800af50:	6193      	str	r3, [r2, #24]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 800af52:	693a      	ldr	r2, [r7, #16]
 800af54:	4b19      	ldr	r3, [pc, #100]	; (800afbc <FLASH_WaitForLastOperation+0x128>)
 800af56:	4013      	ands	r3, r2
 800af58:	693a      	ldr	r2, [r7, #16]
 800af5a:	429a      	cmp	r2, r3
 800af5c:	d103      	bne.n	800af66 <FLASH_WaitForLastOperation+0xd2>
 800af5e:	4a18      	ldr	r2, [pc, #96]	; (800afc0 <FLASH_WaitForLastOperation+0x12c>)
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	6153      	str	r3, [r2, #20]
 800af64:	e005      	b.n	800af72 <FLASH_WaitForLastOperation+0xde>
 800af66:	4a16      	ldr	r2, [pc, #88]	; (800afc0 <FLASH_WaitForLastOperation+0x12c>)
 800af68:	693b      	ldr	r3, [r7, #16]
 800af6a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af6e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

    return HAL_ERROR;
 800af72:	2301      	movs	r3, #1
 800af74:	e01c      	b.n	800afb0 <FLASH_WaitForLastOperation+0x11c>
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	2b01      	cmp	r3, #1
 800af7a:	d10b      	bne.n	800af94 <FLASH_WaitForLastOperation+0x100>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 800af7c:	4b10      	ldr	r3, [pc, #64]	; (800afc0 <FLASH_WaitForLastOperation+0x12c>)
 800af7e:	691b      	ldr	r3, [r3, #16]
 800af80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800af84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af88:	d111      	bne.n	800afae <FLASH_WaitForLastOperation+0x11a>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 800af8a:	4b0d      	ldr	r3, [pc, #52]	; (800afc0 <FLASH_WaitForLastOperation+0x12c>)
 800af8c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800af90:	615a      	str	r2, [r3, #20]
 800af92:	e00c      	b.n	800afae <FLASH_WaitForLastOperation+0x11a>
    }
  }
#if defined (DUAL_BANK)
  else
  {
    if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_EOP_BANK2))
 800af94:	4b0a      	ldr	r3, [pc, #40]	; (800afc0 <FLASH_WaitForLastOperation+0x12c>)
 800af96:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800af9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800af9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800afa2:	d104      	bne.n	800afae <FLASH_WaitForLastOperation+0x11a>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 800afa4:	4b06      	ldr	r3, [pc, #24]	; (800afc0 <FLASH_WaitForLastOperation+0x12c>)
 800afa6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800afaa:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 800afae:	2300      	movs	r3, #0
}
 800afb0:	4618      	mov	r0, r3
 800afb2:	3718      	adds	r7, #24
 800afb4:	46bd      	mov	sp, r7
 800afb6:	bd80      	pop	{r7, pc}
 800afb8:	80000004 	.word	0x80000004
 800afbc:	1fef000f 	.word	0x1fef000f
 800afc0:	52002000 	.word	0x52002000
 800afc4:	17ee0000 	.word	0x17ee0000
 800afc8:	24002000 	.word	0x24002000

0800afcc <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b084      	sub	sp, #16
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
 800afd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800afd6:	2300      	movs	r3, #0
 800afd8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
  assert_param(IS_FLASH_BANK(pEraseInit->Banks));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800afda:	4b5e      	ldr	r3, [pc, #376]	; (800b154 <HAL_FLASHEx_Erase+0x188>)
 800afdc:	7d1b      	ldrb	r3, [r3, #20]
 800afde:	2b01      	cmp	r3, #1
 800afe0:	d101      	bne.n	800afe6 <HAL_FLASHEx_Erase+0x1a>
 800afe2:	2302      	movs	r3, #2
 800afe4:	e0b2      	b.n	800b14c <HAL_FLASHEx_Erase+0x180>
 800afe6:	4b5b      	ldr	r3, [pc, #364]	; (800b154 <HAL_FLASHEx_Erase+0x188>)
 800afe8:	2201      	movs	r2, #1
 800afea:	751a      	strb	r2, [r3, #20]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800afec:	4b59      	ldr	r3, [pc, #356]	; (800b154 <HAL_FLASHEx_Erase+0x188>)
 800afee:	2200      	movs	r2, #0
 800aff0:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed on Bank1 */
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	685b      	ldr	r3, [r3, #4]
 800aff6:	f003 0301 	and.w	r3, r3, #1
 800affa:	2b00      	cmp	r3, #0
 800affc:	d009      	beq.n	800b012 <HAL_FLASHEx_Erase+0x46>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800affe:	2101      	movs	r1, #1
 800b000:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b004:	f7ff ff46 	bl	800ae94 <FLASH_WaitForLastOperation>
 800b008:	4603      	mov	r3, r0
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d001      	beq.n	800b012 <HAL_FLASHEx_Erase+0x46>
    {
      status = HAL_ERROR;
 800b00e:	2301      	movs	r3, #1
 800b010:	73fb      	strb	r3, [r7, #15]
    }
  }

#if defined (DUAL_BANK)
  /* Wait for last operation to be completed on Bank2 */
  if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	685b      	ldr	r3, [r3, #4]
 800b016:	f003 0302 	and.w	r3, r3, #2
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d009      	beq.n	800b032 <HAL_FLASHEx_Erase+0x66>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800b01e:	2102      	movs	r1, #2
 800b020:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b024:	f7ff ff36 	bl	800ae94 <FLASH_WaitForLastOperation>
 800b028:	4603      	mov	r3, r0
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d001      	beq.n	800b032 <HAL_FLASHEx_Erase+0x66>
    {
      status = HAL_ERROR;
 800b02e:	2301      	movs	r3, #1
 800b030:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* DUAL_BANK */

  if(status == HAL_OK)
 800b032:	7bfb      	ldrb	r3, [r7, #15]
 800b034:	2b00      	cmp	r3, #0
 800b036:	f040 8085 	bne.w	800b144 <HAL_FLASHEx_Erase+0x178>
  {
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	2b01      	cmp	r3, #1
 800b040:	d136      	bne.n	800b0b0 <HAL_FLASHEx_Erase+0xe4>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	691a      	ldr	r2, [r3, #16]
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	4619      	mov	r1, r3
 800b04c:	4610      	mov	r0, r2
 800b04e:	f000 f887 	bl	800b160 <FLASH_MassErase>

      /* Wait for last operation to be completed on Bank 1 */
      if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	685b      	ldr	r3, [r3, #4]
 800b056:	f003 0301 	and.w	r3, r3, #1
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d00f      	beq.n	800b07e <HAL_FLASHEx_Erase+0xb2>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800b05e:	2101      	movs	r1, #1
 800b060:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b064:	f7ff ff16 	bl	800ae94 <FLASH_WaitForLastOperation>
 800b068:	4603      	mov	r3, r0
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d001      	beq.n	800b072 <HAL_FLASHEx_Erase+0xa6>
        {
          status = HAL_ERROR;
 800b06e:	2301      	movs	r3, #1
 800b070:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank1 BER Bit */
        FLASH->CR1 &= (~FLASH_CR_BER);
 800b072:	4b39      	ldr	r3, [pc, #228]	; (800b158 <HAL_FLASHEx_Erase+0x18c>)
 800b074:	68db      	ldr	r3, [r3, #12]
 800b076:	4a38      	ldr	r2, [pc, #224]	; (800b158 <HAL_FLASHEx_Erase+0x18c>)
 800b078:	f023 0308 	bic.w	r3, r3, #8
 800b07c:	60d3      	str	r3, [r2, #12]
      }
#if defined (DUAL_BANK)
      /* Wait for last operation to be completed on Bank 2 */
      if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	685b      	ldr	r3, [r3, #4]
 800b082:	f003 0302 	and.w	r3, r3, #2
 800b086:	2b00      	cmp	r3, #0
 800b088:	d05c      	beq.n	800b144 <HAL_FLASHEx_Erase+0x178>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800b08a:	2102      	movs	r1, #2
 800b08c:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b090:	f7ff ff00 	bl	800ae94 <FLASH_WaitForLastOperation>
 800b094:	4603      	mov	r3, r0
 800b096:	2b00      	cmp	r3, #0
 800b098:	d001      	beq.n	800b09e <HAL_FLASHEx_Erase+0xd2>
        {
          status = HAL_ERROR;
 800b09a:	2301      	movs	r3, #1
 800b09c:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank2 BER Bit */
        FLASH->CR2 &= (~FLASH_CR_BER);
 800b09e:	4b2e      	ldr	r3, [pc, #184]	; (800b158 <HAL_FLASHEx_Erase+0x18c>)
 800b0a0:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800b0a4:	4a2c      	ldr	r2, [pc, #176]	; (800b158 <HAL_FLASHEx_Erase+0x18c>)
 800b0a6:	f023 0308 	bic.w	r3, r3, #8
 800b0aa:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 800b0ae:	e049      	b.n	800b144 <HAL_FLASHEx_Erase+0x178>
#endif /* DUAL_BANK */
    }
    else
    {
      /*Initialization of SectorError variable*/
      *SectorError = 0xFFFFFFFFU;
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b0b6:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	689b      	ldr	r3, [r3, #8]
 800b0bc:	60bb      	str	r3, [r7, #8]
 800b0be:	e039      	b.n	800b134 <HAL_FLASHEx_Erase+0x168>
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks, pEraseInit->VoltageRange);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6859      	ldr	r1, [r3, #4]
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	691b      	ldr	r3, [r3, #16]
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	68b8      	ldr	r0, [r7, #8]
 800b0cc:	f000 f8b2 	bl	800b234 <FLASH_Erase_Sector>

        if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	685b      	ldr	r3, [r3, #4]
 800b0d4:	f003 0301 	and.w	r3, r3, #1
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d00c      	beq.n	800b0f6 <HAL_FLASHEx_Erase+0x12a>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1);
 800b0dc:	2101      	movs	r1, #1
 800b0de:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b0e2:	f7ff fed7 	bl	800ae94 <FLASH_WaitForLastOperation>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 800b0ea:	4b1b      	ldr	r3, [pc, #108]	; (800b158 <HAL_FLASHEx_Erase+0x18c>)
 800b0ec:	68da      	ldr	r2, [r3, #12]
 800b0ee:	491a      	ldr	r1, [pc, #104]	; (800b158 <HAL_FLASHEx_Erase+0x18c>)
 800b0f0:	4b1a      	ldr	r3, [pc, #104]	; (800b15c <HAL_FLASHEx_Erase+0x190>)
 800b0f2:	4013      	ands	r3, r2
 800b0f4:	60cb      	str	r3, [r1, #12]
        }
#if defined (DUAL_BANK)
        if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	f003 0302 	and.w	r3, r3, #2
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d00e      	beq.n	800b120 <HAL_FLASHEx_Erase+0x154>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2);
 800b102:	2102      	movs	r1, #2
 800b104:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b108:	f7ff fec4 	bl	800ae94 <FLASH_WaitForLastOperation>
 800b10c:	4603      	mov	r3, r0
 800b10e:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR2 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 800b110:	4b11      	ldr	r3, [pc, #68]	; (800b158 <HAL_FLASHEx_Erase+0x18c>)
 800b112:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800b116:	4910      	ldr	r1, [pc, #64]	; (800b158 <HAL_FLASHEx_Erase+0x18c>)
 800b118:	4b10      	ldr	r3, [pc, #64]	; (800b15c <HAL_FLASHEx_Erase+0x190>)
 800b11a:	4013      	ands	r3, r2
 800b11c:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
        }
#endif /* DUAL_BANK */

        if(status != HAL_OK)
 800b120:	7bfb      	ldrb	r3, [r7, #15]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d003      	beq.n	800b12e <HAL_FLASHEx_Erase+0x162>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	68ba      	ldr	r2, [r7, #8]
 800b12a:	601a      	str	r2, [r3, #0]
          break;
 800b12c:	e00a      	b.n	800b144 <HAL_FLASHEx_Erase+0x178>
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 800b12e:	68bb      	ldr	r3, [r7, #8]
 800b130:	3301      	adds	r3, #1
 800b132:	60bb      	str	r3, [r7, #8]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	68da      	ldr	r2, [r3, #12]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	689b      	ldr	r3, [r3, #8]
 800b13c:	4413      	add	r3, r2
 800b13e:	68ba      	ldr	r2, [r7, #8]
 800b140:	429a      	cmp	r2, r3
 800b142:	d3bd      	bcc.n	800b0c0 <HAL_FLASHEx_Erase+0xf4>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800b144:	4b03      	ldr	r3, [pc, #12]	; (800b154 <HAL_FLASHEx_Erase+0x188>)
 800b146:	2200      	movs	r2, #0
 800b148:	751a      	strb	r2, [r3, #20]

  return status;
 800b14a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b14c:	4618      	mov	r0, r3
 800b14e:	3710      	adds	r7, #16
 800b150:	46bd      	mov	sp, r7
 800b152:	bd80      	pop	{r7, pc}
 800b154:	24002000 	.word	0x24002000
 800b158:	52002000 	.word	0x52002000
 800b15c:	fffff8fb 	.word	0xfffff8fb

0800b160 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint32_t VoltageRange, uint32_t Banks)
{
 800b160:	b480      	push	{r7}
 800b162:	b083      	sub	sp, #12
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	6039      	str	r1, [r7, #0]
#endif /* FLASH_CR_PSIZE */
  assert_param(IS_FLASH_BANK(Banks));

#if defined (DUAL_BANK)
  /* Flash Mass Erase */
  if((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 800b16a:	683b      	ldr	r3, [r7, #0]
 800b16c:	f003 0303 	and.w	r3, r3, #3
 800b170:	2b03      	cmp	r3, #3
 800b172:	d122      	bne.n	800b1ba <FLASH_MassErase+0x5a>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange for Bank1 and Bank2 */
    FLASH->CR1 &= (~FLASH_CR_PSIZE);
 800b174:	4b2e      	ldr	r3, [pc, #184]	; (800b230 <FLASH_MassErase+0xd0>)
 800b176:	68db      	ldr	r3, [r3, #12]
 800b178:	4a2d      	ldr	r2, [pc, #180]	; (800b230 <FLASH_MassErase+0xd0>)
 800b17a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800b17e:	60d3      	str	r3, [r2, #12]
    FLASH->CR2 &= (~FLASH_CR_PSIZE);
 800b180:	4b2b      	ldr	r3, [pc, #172]	; (800b230 <FLASH_MassErase+0xd0>)
 800b182:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800b186:	4a2a      	ldr	r2, [pc, #168]	; (800b230 <FLASH_MassErase+0xd0>)
 800b188:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800b18c:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c

    /* Set voltage range */
    FLASH->CR1 |= VoltageRange;
 800b190:	4b27      	ldr	r3, [pc, #156]	; (800b230 <FLASH_MassErase+0xd0>)
 800b192:	68da      	ldr	r2, [r3, #12]
 800b194:	4926      	ldr	r1, [pc, #152]	; (800b230 <FLASH_MassErase+0xd0>)
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	4313      	orrs	r3, r2
 800b19a:	60cb      	str	r3, [r1, #12]
    FLASH->CR2 |= VoltageRange;
 800b19c:	4b24      	ldr	r3, [pc, #144]	; (800b230 <FLASH_MassErase+0xd0>)
 800b19e:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800b1a2:	4923      	ldr	r1, [pc, #140]	; (800b230 <FLASH_MassErase+0xd0>)
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	4313      	orrs	r3, r2
 800b1a8:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
#endif /* FLASH_CR_PSIZE */

    /* Set Mass Erase Bit */
    FLASH->OPTCR |= FLASH_OPTCR_MER;
 800b1ac:	4b20      	ldr	r3, [pc, #128]	; (800b230 <FLASH_MassErase+0xd0>)
 800b1ae:	699b      	ldr	r3, [r3, #24]
 800b1b0:	4a1f      	ldr	r2, [pc, #124]	; (800b230 <FLASH_MassErase+0xd0>)
 800b1b2:	f043 0310 	orr.w	r3, r3, #16
 800b1b6:	6193      	str	r3, [r2, #24]
      /* Erase Bank2 */
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
    }
#endif /* DUAL_BANK */
  }
}
 800b1b8:	e033      	b.n	800b222 <FLASH_MassErase+0xc2>
    if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	f003 0301 	and.w	r3, r3, #1
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d011      	beq.n	800b1e8 <FLASH_MassErase+0x88>
      FLASH->CR1 &= (~FLASH_CR_PSIZE);
 800b1c4:	4b1a      	ldr	r3, [pc, #104]	; (800b230 <FLASH_MassErase+0xd0>)
 800b1c6:	68db      	ldr	r3, [r3, #12]
 800b1c8:	4a19      	ldr	r2, [pc, #100]	; (800b230 <FLASH_MassErase+0xd0>)
 800b1ca:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800b1ce:	60d3      	str	r3, [r2, #12]
      FLASH->CR1 |=  VoltageRange;
 800b1d0:	4b17      	ldr	r3, [pc, #92]	; (800b230 <FLASH_MassErase+0xd0>)
 800b1d2:	68da      	ldr	r2, [r3, #12]
 800b1d4:	4916      	ldr	r1, [pc, #88]	; (800b230 <FLASH_MassErase+0xd0>)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	4313      	orrs	r3, r2
 800b1da:	60cb      	str	r3, [r1, #12]
      FLASH->CR1 |= (FLASH_CR_BER | FLASH_CR_START);
 800b1dc:	4b14      	ldr	r3, [pc, #80]	; (800b230 <FLASH_MassErase+0xd0>)
 800b1de:	68db      	ldr	r3, [r3, #12]
 800b1e0:	4a13      	ldr	r2, [pc, #76]	; (800b230 <FLASH_MassErase+0xd0>)
 800b1e2:	f043 0388 	orr.w	r3, r3, #136	; 0x88
 800b1e6:	60d3      	str	r3, [r2, #12]
    if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	f003 0302 	and.w	r3, r3, #2
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d017      	beq.n	800b222 <FLASH_MassErase+0xc2>
      FLASH->CR2 &= (~FLASH_CR_PSIZE);
 800b1f2:	4b0f      	ldr	r3, [pc, #60]	; (800b230 <FLASH_MassErase+0xd0>)
 800b1f4:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800b1f8:	4a0d      	ldr	r2, [pc, #52]	; (800b230 <FLASH_MassErase+0xd0>)
 800b1fa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800b1fe:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
      FLASH->CR2 |= VoltageRange;
 800b202:	4b0b      	ldr	r3, [pc, #44]	; (800b230 <FLASH_MassErase+0xd0>)
 800b204:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800b208:	4909      	ldr	r1, [pc, #36]	; (800b230 <FLASH_MassErase+0xd0>)
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	4313      	orrs	r3, r2
 800b20e:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
 800b212:	4b07      	ldr	r3, [pc, #28]	; (800b230 <FLASH_MassErase+0xd0>)
 800b214:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800b218:	4a05      	ldr	r2, [pc, #20]	; (800b230 <FLASH_MassErase+0xd0>)
 800b21a:	f043 0388 	orr.w	r3, r3, #136	; 0x88
 800b21e:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
}
 800b222:	bf00      	nop
 800b224:	370c      	adds	r7, #12
 800b226:	46bd      	mov	sp, r7
 800b228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22c:	4770      	bx	lr
 800b22e:	bf00      	nop
 800b230:	52002000 	.word	0x52002000

0800b234 <FLASH_Erase_Sector>:
  *            @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
 800b234:	b480      	push	{r7}
 800b236:	b085      	sub	sp, #20
 800b238:	af00      	add	r7, sp, #0
 800b23a:	60f8      	str	r0, [r7, #12]
 800b23c:	60b9      	str	r1, [r7, #8]
 800b23e:	607a      	str	r2, [r7, #4]
  assert_param(IS_VOLTAGERANGE(VoltageRange));
#else
  UNUSED(VoltageRange);
#endif /* FLASH_CR_PSIZE */

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	f003 0301 	and.w	r3, r3, #1
 800b246:	2b00      	cmp	r3, #0
 800b248:	d010      	beq.n	800b26c <FLASH_Erase_Sector+0x38>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 800b24a:	4b18      	ldr	r3, [pc, #96]	; (800b2ac <FLASH_Erase_Sector+0x78>)
 800b24c:	68db      	ldr	r3, [r3, #12]
 800b24e:	4a17      	ldr	r2, [pc, #92]	; (800b2ac <FLASH_Erase_Sector+0x78>)
 800b250:	f423 63e6 	bic.w	r3, r3, #1840	; 0x730
 800b254:	60d3      	str	r3, [r2, #12]

    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800b256:	4b15      	ldr	r3, [pc, #84]	; (800b2ac <FLASH_Erase_Sector+0x78>)
 800b258:	68da      	ldr	r2, [r3, #12]
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	0219      	lsls	r1, r3, #8
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	430b      	orrs	r3, r1
 800b262:	4313      	orrs	r3, r2
 800b264:	4a11      	ldr	r2, [pc, #68]	; (800b2ac <FLASH_Erase_Sector+0x78>)
 800b266:	f043 0384 	orr.w	r3, r3, #132	; 0x84
 800b26a:	60d3      	str	r3, [r2, #12]
    FLASH->CR1 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	f003 0302 	and.w	r3, r3, #2
 800b272:	2b00      	cmp	r3, #0
 800b274:	d014      	beq.n	800b2a0 <FLASH_Erase_Sector+0x6c>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank2 */
    FLASH->CR2 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 800b276:	4b0d      	ldr	r3, [pc, #52]	; (800b2ac <FLASH_Erase_Sector+0x78>)
 800b278:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800b27c:	4a0b      	ldr	r2, [pc, #44]	; (800b2ac <FLASH_Erase_Sector+0x78>)
 800b27e:	f423 63e6 	bic.w	r3, r3, #1840	; 0x730
 800b282:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | VoltageRange  | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800b286:	4b09      	ldr	r3, [pc, #36]	; (800b2ac <FLASH_Erase_Sector+0x78>)
 800b288:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	0219      	lsls	r1, r3, #8
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	430b      	orrs	r3, r1
 800b294:	4313      	orrs	r3, r2
 800b296:	4a05      	ldr	r2, [pc, #20]	; (800b2ac <FLASH_Erase_Sector+0x78>)
 800b298:	f043 0384 	orr.w	r3, r3, #132	; 0x84
 800b29c:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }
#endif /* DUAL_BANK */
}
 800b2a0:	bf00      	nop
 800b2a2:	3714      	adds	r7, #20
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2aa:	4770      	bx	lr
 800b2ac:	52002000 	.word	0x52002000

0800b2b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b089      	sub	sp, #36	; 0x24
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
 800b2b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b2be:	4b89      	ldr	r3, [pc, #548]	; (800b4e4 <HAL_GPIO_Init+0x234>)
 800b2c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b2c2:	e194      	b.n	800b5ee <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	681a      	ldr	r2, [r3, #0]
 800b2c8:	2101      	movs	r1, #1
 800b2ca:	69fb      	ldr	r3, [r7, #28]
 800b2cc:	fa01 f303 	lsl.w	r3, r1, r3
 800b2d0:	4013      	ands	r3, r2
 800b2d2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	f000 8186 	beq.w	800b5e8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	685b      	ldr	r3, [r3, #4]
 800b2e0:	f003 0303 	and.w	r3, r3, #3
 800b2e4:	2b01      	cmp	r3, #1
 800b2e6:	d005      	beq.n	800b2f4 <HAL_GPIO_Init+0x44>
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	685b      	ldr	r3, [r3, #4]
 800b2ec:	f003 0303 	and.w	r3, r3, #3
 800b2f0:	2b02      	cmp	r3, #2
 800b2f2:	d130      	bne.n	800b356 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	689b      	ldr	r3, [r3, #8]
 800b2f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b2fa:	69fb      	ldr	r3, [r7, #28]
 800b2fc:	005b      	lsls	r3, r3, #1
 800b2fe:	2203      	movs	r2, #3
 800b300:	fa02 f303 	lsl.w	r3, r2, r3
 800b304:	43db      	mvns	r3, r3
 800b306:	69ba      	ldr	r2, [r7, #24]
 800b308:	4013      	ands	r3, r2
 800b30a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b30c:	683b      	ldr	r3, [r7, #0]
 800b30e:	68da      	ldr	r2, [r3, #12]
 800b310:	69fb      	ldr	r3, [r7, #28]
 800b312:	005b      	lsls	r3, r3, #1
 800b314:	fa02 f303 	lsl.w	r3, r2, r3
 800b318:	69ba      	ldr	r2, [r7, #24]
 800b31a:	4313      	orrs	r3, r2
 800b31c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	69ba      	ldr	r2, [r7, #24]
 800b322:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	685b      	ldr	r3, [r3, #4]
 800b328:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b32a:	2201      	movs	r2, #1
 800b32c:	69fb      	ldr	r3, [r7, #28]
 800b32e:	fa02 f303 	lsl.w	r3, r2, r3
 800b332:	43db      	mvns	r3, r3
 800b334:	69ba      	ldr	r2, [r7, #24]
 800b336:	4013      	ands	r3, r2
 800b338:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	685b      	ldr	r3, [r3, #4]
 800b33e:	091b      	lsrs	r3, r3, #4
 800b340:	f003 0201 	and.w	r2, r3, #1
 800b344:	69fb      	ldr	r3, [r7, #28]
 800b346:	fa02 f303 	lsl.w	r3, r2, r3
 800b34a:	69ba      	ldr	r2, [r7, #24]
 800b34c:	4313      	orrs	r3, r2
 800b34e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	69ba      	ldr	r2, [r7, #24]
 800b354:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	685b      	ldr	r3, [r3, #4]
 800b35a:	f003 0303 	and.w	r3, r3, #3
 800b35e:	2b03      	cmp	r3, #3
 800b360:	d017      	beq.n	800b392 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	68db      	ldr	r3, [r3, #12]
 800b366:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b368:	69fb      	ldr	r3, [r7, #28]
 800b36a:	005b      	lsls	r3, r3, #1
 800b36c:	2203      	movs	r2, #3
 800b36e:	fa02 f303 	lsl.w	r3, r2, r3
 800b372:	43db      	mvns	r3, r3
 800b374:	69ba      	ldr	r2, [r7, #24]
 800b376:	4013      	ands	r3, r2
 800b378:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	689a      	ldr	r2, [r3, #8]
 800b37e:	69fb      	ldr	r3, [r7, #28]
 800b380:	005b      	lsls	r3, r3, #1
 800b382:	fa02 f303 	lsl.w	r3, r2, r3
 800b386:	69ba      	ldr	r2, [r7, #24]
 800b388:	4313      	orrs	r3, r2
 800b38a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	69ba      	ldr	r2, [r7, #24]
 800b390:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	685b      	ldr	r3, [r3, #4]
 800b396:	f003 0303 	and.w	r3, r3, #3
 800b39a:	2b02      	cmp	r3, #2
 800b39c:	d123      	bne.n	800b3e6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b39e:	69fb      	ldr	r3, [r7, #28]
 800b3a0:	08da      	lsrs	r2, r3, #3
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	3208      	adds	r2, #8
 800b3a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b3ac:	69fb      	ldr	r3, [r7, #28]
 800b3ae:	f003 0307 	and.w	r3, r3, #7
 800b3b2:	009b      	lsls	r3, r3, #2
 800b3b4:	220f      	movs	r2, #15
 800b3b6:	fa02 f303 	lsl.w	r3, r2, r3
 800b3ba:	43db      	mvns	r3, r3
 800b3bc:	69ba      	ldr	r2, [r7, #24]
 800b3be:	4013      	ands	r3, r2
 800b3c0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	691a      	ldr	r2, [r3, #16]
 800b3c6:	69fb      	ldr	r3, [r7, #28]
 800b3c8:	f003 0307 	and.w	r3, r3, #7
 800b3cc:	009b      	lsls	r3, r3, #2
 800b3ce:	fa02 f303 	lsl.w	r3, r2, r3
 800b3d2:	69ba      	ldr	r2, [r7, #24]
 800b3d4:	4313      	orrs	r3, r2
 800b3d6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b3d8:	69fb      	ldr	r3, [r7, #28]
 800b3da:	08da      	lsrs	r2, r3, #3
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	3208      	adds	r2, #8
 800b3e0:	69b9      	ldr	r1, [r7, #24]
 800b3e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b3ec:	69fb      	ldr	r3, [r7, #28]
 800b3ee:	005b      	lsls	r3, r3, #1
 800b3f0:	2203      	movs	r2, #3
 800b3f2:	fa02 f303 	lsl.w	r3, r2, r3
 800b3f6:	43db      	mvns	r3, r3
 800b3f8:	69ba      	ldr	r2, [r7, #24]
 800b3fa:	4013      	ands	r3, r2
 800b3fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	685b      	ldr	r3, [r3, #4]
 800b402:	f003 0203 	and.w	r2, r3, #3
 800b406:	69fb      	ldr	r3, [r7, #28]
 800b408:	005b      	lsls	r3, r3, #1
 800b40a:	fa02 f303 	lsl.w	r3, r2, r3
 800b40e:	69ba      	ldr	r2, [r7, #24]
 800b410:	4313      	orrs	r3, r2
 800b412:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	69ba      	ldr	r2, [r7, #24]
 800b418:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	685b      	ldr	r3, [r3, #4]
 800b41e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b422:	2b00      	cmp	r3, #0
 800b424:	f000 80e0 	beq.w	800b5e8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b428:	4b2f      	ldr	r3, [pc, #188]	; (800b4e8 <HAL_GPIO_Init+0x238>)
 800b42a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b42e:	4a2e      	ldr	r2, [pc, #184]	; (800b4e8 <HAL_GPIO_Init+0x238>)
 800b430:	f043 0302 	orr.w	r3, r3, #2
 800b434:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800b438:	4b2b      	ldr	r3, [pc, #172]	; (800b4e8 <HAL_GPIO_Init+0x238>)
 800b43a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b43e:	f003 0302 	and.w	r3, r3, #2
 800b442:	60fb      	str	r3, [r7, #12]
 800b444:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b446:	4a29      	ldr	r2, [pc, #164]	; (800b4ec <HAL_GPIO_Init+0x23c>)
 800b448:	69fb      	ldr	r3, [r7, #28]
 800b44a:	089b      	lsrs	r3, r3, #2
 800b44c:	3302      	adds	r3, #2
 800b44e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b452:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b454:	69fb      	ldr	r3, [r7, #28]
 800b456:	f003 0303 	and.w	r3, r3, #3
 800b45a:	009b      	lsls	r3, r3, #2
 800b45c:	220f      	movs	r2, #15
 800b45e:	fa02 f303 	lsl.w	r3, r2, r3
 800b462:	43db      	mvns	r3, r3
 800b464:	69ba      	ldr	r2, [r7, #24]
 800b466:	4013      	ands	r3, r2
 800b468:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	4a20      	ldr	r2, [pc, #128]	; (800b4f0 <HAL_GPIO_Init+0x240>)
 800b46e:	4293      	cmp	r3, r2
 800b470:	d052      	beq.n	800b518 <HAL_GPIO_Init+0x268>
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	4a1f      	ldr	r2, [pc, #124]	; (800b4f4 <HAL_GPIO_Init+0x244>)
 800b476:	4293      	cmp	r3, r2
 800b478:	d031      	beq.n	800b4de <HAL_GPIO_Init+0x22e>
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	4a1e      	ldr	r2, [pc, #120]	; (800b4f8 <HAL_GPIO_Init+0x248>)
 800b47e:	4293      	cmp	r3, r2
 800b480:	d02b      	beq.n	800b4da <HAL_GPIO_Init+0x22a>
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	4a1d      	ldr	r2, [pc, #116]	; (800b4fc <HAL_GPIO_Init+0x24c>)
 800b486:	4293      	cmp	r3, r2
 800b488:	d025      	beq.n	800b4d6 <HAL_GPIO_Init+0x226>
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	4a1c      	ldr	r2, [pc, #112]	; (800b500 <HAL_GPIO_Init+0x250>)
 800b48e:	4293      	cmp	r3, r2
 800b490:	d01f      	beq.n	800b4d2 <HAL_GPIO_Init+0x222>
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	4a1b      	ldr	r2, [pc, #108]	; (800b504 <HAL_GPIO_Init+0x254>)
 800b496:	4293      	cmp	r3, r2
 800b498:	d019      	beq.n	800b4ce <HAL_GPIO_Init+0x21e>
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	4a1a      	ldr	r2, [pc, #104]	; (800b508 <HAL_GPIO_Init+0x258>)
 800b49e:	4293      	cmp	r3, r2
 800b4a0:	d013      	beq.n	800b4ca <HAL_GPIO_Init+0x21a>
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	4a19      	ldr	r2, [pc, #100]	; (800b50c <HAL_GPIO_Init+0x25c>)
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	d00d      	beq.n	800b4c6 <HAL_GPIO_Init+0x216>
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	4a18      	ldr	r2, [pc, #96]	; (800b510 <HAL_GPIO_Init+0x260>)
 800b4ae:	4293      	cmp	r3, r2
 800b4b0:	d007      	beq.n	800b4c2 <HAL_GPIO_Init+0x212>
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	4a17      	ldr	r2, [pc, #92]	; (800b514 <HAL_GPIO_Init+0x264>)
 800b4b6:	4293      	cmp	r3, r2
 800b4b8:	d101      	bne.n	800b4be <HAL_GPIO_Init+0x20e>
 800b4ba:	2309      	movs	r3, #9
 800b4bc:	e02d      	b.n	800b51a <HAL_GPIO_Init+0x26a>
 800b4be:	230a      	movs	r3, #10
 800b4c0:	e02b      	b.n	800b51a <HAL_GPIO_Init+0x26a>
 800b4c2:	2308      	movs	r3, #8
 800b4c4:	e029      	b.n	800b51a <HAL_GPIO_Init+0x26a>
 800b4c6:	2307      	movs	r3, #7
 800b4c8:	e027      	b.n	800b51a <HAL_GPIO_Init+0x26a>
 800b4ca:	2306      	movs	r3, #6
 800b4cc:	e025      	b.n	800b51a <HAL_GPIO_Init+0x26a>
 800b4ce:	2305      	movs	r3, #5
 800b4d0:	e023      	b.n	800b51a <HAL_GPIO_Init+0x26a>
 800b4d2:	2304      	movs	r3, #4
 800b4d4:	e021      	b.n	800b51a <HAL_GPIO_Init+0x26a>
 800b4d6:	2303      	movs	r3, #3
 800b4d8:	e01f      	b.n	800b51a <HAL_GPIO_Init+0x26a>
 800b4da:	2302      	movs	r3, #2
 800b4dc:	e01d      	b.n	800b51a <HAL_GPIO_Init+0x26a>
 800b4de:	2301      	movs	r3, #1
 800b4e0:	e01b      	b.n	800b51a <HAL_GPIO_Init+0x26a>
 800b4e2:	bf00      	nop
 800b4e4:	58000080 	.word	0x58000080
 800b4e8:	58024400 	.word	0x58024400
 800b4ec:	58000400 	.word	0x58000400
 800b4f0:	58020000 	.word	0x58020000
 800b4f4:	58020400 	.word	0x58020400
 800b4f8:	58020800 	.word	0x58020800
 800b4fc:	58020c00 	.word	0x58020c00
 800b500:	58021000 	.word	0x58021000
 800b504:	58021400 	.word	0x58021400
 800b508:	58021800 	.word	0x58021800
 800b50c:	58021c00 	.word	0x58021c00
 800b510:	58022000 	.word	0x58022000
 800b514:	58022400 	.word	0x58022400
 800b518:	2300      	movs	r3, #0
 800b51a:	69fa      	ldr	r2, [r7, #28]
 800b51c:	f002 0203 	and.w	r2, r2, #3
 800b520:	0092      	lsls	r2, r2, #2
 800b522:	4093      	lsls	r3, r2
 800b524:	69ba      	ldr	r2, [r7, #24]
 800b526:	4313      	orrs	r3, r2
 800b528:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b52a:	4938      	ldr	r1, [pc, #224]	; (800b60c <HAL_GPIO_Init+0x35c>)
 800b52c:	69fb      	ldr	r3, [r7, #28]
 800b52e:	089b      	lsrs	r3, r3, #2
 800b530:	3302      	adds	r3, #2
 800b532:	69ba      	ldr	r2, [r7, #24]
 800b534:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b538:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b540:	693b      	ldr	r3, [r7, #16]
 800b542:	43db      	mvns	r3, r3
 800b544:	69ba      	ldr	r2, [r7, #24]
 800b546:	4013      	ands	r3, r2
 800b548:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	685b      	ldr	r3, [r3, #4]
 800b54e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b552:	2b00      	cmp	r3, #0
 800b554:	d003      	beq.n	800b55e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800b556:	69ba      	ldr	r2, [r7, #24]
 800b558:	693b      	ldr	r3, [r7, #16]
 800b55a:	4313      	orrs	r3, r2
 800b55c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800b55e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b562:	69bb      	ldr	r3, [r7, #24]
 800b564:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800b566:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b56a:	685b      	ldr	r3, [r3, #4]
 800b56c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b56e:	693b      	ldr	r3, [r7, #16]
 800b570:	43db      	mvns	r3, r3
 800b572:	69ba      	ldr	r2, [r7, #24]
 800b574:	4013      	ands	r3, r2
 800b576:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	685b      	ldr	r3, [r3, #4]
 800b57c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b580:	2b00      	cmp	r3, #0
 800b582:	d003      	beq.n	800b58c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800b584:	69ba      	ldr	r2, [r7, #24]
 800b586:	693b      	ldr	r3, [r7, #16]
 800b588:	4313      	orrs	r3, r2
 800b58a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800b58c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b590:	69bb      	ldr	r3, [r7, #24]
 800b592:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800b594:	697b      	ldr	r3, [r7, #20]
 800b596:	685b      	ldr	r3, [r3, #4]
 800b598:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b59a:	693b      	ldr	r3, [r7, #16]
 800b59c:	43db      	mvns	r3, r3
 800b59e:	69ba      	ldr	r2, [r7, #24]
 800b5a0:	4013      	ands	r3, r2
 800b5a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	685b      	ldr	r3, [r3, #4]
 800b5a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d003      	beq.n	800b5b8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800b5b0:	69ba      	ldr	r2, [r7, #24]
 800b5b2:	693b      	ldr	r3, [r7, #16]
 800b5b4:	4313      	orrs	r3, r2
 800b5b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800b5b8:	697b      	ldr	r3, [r7, #20]
 800b5ba:	69ba      	ldr	r2, [r7, #24]
 800b5bc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800b5be:	697b      	ldr	r3, [r7, #20]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b5c4:	693b      	ldr	r3, [r7, #16]
 800b5c6:	43db      	mvns	r3, r3
 800b5c8:	69ba      	ldr	r2, [r7, #24]
 800b5ca:	4013      	ands	r3, r2
 800b5cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	685b      	ldr	r3, [r3, #4]
 800b5d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d003      	beq.n	800b5e2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800b5da:	69ba      	ldr	r2, [r7, #24]
 800b5dc:	693b      	ldr	r3, [r7, #16]
 800b5de:	4313      	orrs	r3, r2
 800b5e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800b5e2:	697b      	ldr	r3, [r7, #20]
 800b5e4:	69ba      	ldr	r2, [r7, #24]
 800b5e6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800b5e8:	69fb      	ldr	r3, [r7, #28]
 800b5ea:	3301      	adds	r3, #1
 800b5ec:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	681a      	ldr	r2, [r3, #0]
 800b5f2:	69fb      	ldr	r3, [r7, #28]
 800b5f4:	fa22 f303 	lsr.w	r3, r2, r3
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	f47f ae63 	bne.w	800b2c4 <HAL_GPIO_Init+0x14>
  }
}
 800b5fe:	bf00      	nop
 800b600:	bf00      	nop
 800b602:	3724      	adds	r7, #36	; 0x24
 800b604:	46bd      	mov	sp, r7
 800b606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60a:	4770      	bx	lr
 800b60c:	58000400 	.word	0x58000400

0800b610 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b610:	b480      	push	{r7}
 800b612:	b085      	sub	sp, #20
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
 800b618:	460b      	mov	r3, r1
 800b61a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	691a      	ldr	r2, [r3, #16]
 800b620:	887b      	ldrh	r3, [r7, #2]
 800b622:	4013      	ands	r3, r2
 800b624:	2b00      	cmp	r3, #0
 800b626:	d002      	beq.n	800b62e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b628:	2301      	movs	r3, #1
 800b62a:	73fb      	strb	r3, [r7, #15]
 800b62c:	e001      	b.n	800b632 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b62e:	2300      	movs	r3, #0
 800b630:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b632:	7bfb      	ldrb	r3, [r7, #15]
}
 800b634:	4618      	mov	r0, r3
 800b636:	3714      	adds	r7, #20
 800b638:	46bd      	mov	sp, r7
 800b63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63e:	4770      	bx	lr

0800b640 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b640:	b480      	push	{r7}
 800b642:	b083      	sub	sp, #12
 800b644:	af00      	add	r7, sp, #0
 800b646:	6078      	str	r0, [r7, #4]
 800b648:	460b      	mov	r3, r1
 800b64a:	807b      	strh	r3, [r7, #2]
 800b64c:	4613      	mov	r3, r2
 800b64e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b650:	787b      	ldrb	r3, [r7, #1]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d003      	beq.n	800b65e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b656:	887a      	ldrh	r2, [r7, #2]
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800b65c:	e003      	b.n	800b666 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800b65e:	887b      	ldrh	r3, [r7, #2]
 800b660:	041a      	lsls	r2, r3, #16
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	619a      	str	r2, [r3, #24]
}
 800b666:	bf00      	nop
 800b668:	370c      	adds	r7, #12
 800b66a:	46bd      	mov	sp, r7
 800b66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b670:	4770      	bx	lr
	...

0800b674 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b082      	sub	sp, #8
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d101      	bne.n	800b686 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b682:	2301      	movs	r3, #1
 800b684:	e08b      	b.n	800b79e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b68c:	b2db      	uxtb	r3, r3
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d106      	bne.n	800b6a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2200      	movs	r2, #0
 800b696:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b69a:	6878      	ldr	r0, [r7, #4]
 800b69c:	f7f7 f9e4 	bl	8002a68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2224      	movs	r2, #36	; 0x24
 800b6a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	681a      	ldr	r2, [r3, #0]
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	f022 0201 	bic.w	r2, r2, #1
 800b6b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	685a      	ldr	r2, [r3, #4]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b6c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	689a      	ldr	r2, [r3, #8]
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b6d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	68db      	ldr	r3, [r3, #12]
 800b6da:	2b01      	cmp	r3, #1
 800b6dc:	d107      	bne.n	800b6ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	689a      	ldr	r2, [r3, #8]
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b6ea:	609a      	str	r2, [r3, #8]
 800b6ec:	e006      	b.n	800b6fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	689a      	ldr	r2, [r3, #8]
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800b6fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	68db      	ldr	r3, [r3, #12]
 800b700:	2b02      	cmp	r3, #2
 800b702:	d108      	bne.n	800b716 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	685a      	ldr	r2, [r3, #4]
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b712:	605a      	str	r2, [r3, #4]
 800b714:	e007      	b.n	800b726 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	685a      	ldr	r2, [r3, #4]
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b724:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	6859      	ldr	r1, [r3, #4]
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681a      	ldr	r2, [r3, #0]
 800b730:	4b1d      	ldr	r3, [pc, #116]	; (800b7a8 <HAL_I2C_Init+0x134>)
 800b732:	430b      	orrs	r3, r1
 800b734:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	68da      	ldr	r2, [r3, #12]
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b744:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	691a      	ldr	r2, [r3, #16]
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	695b      	ldr	r3, [r3, #20]
 800b74e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	699b      	ldr	r3, [r3, #24]
 800b756:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	430a      	orrs	r2, r1
 800b75e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	69d9      	ldr	r1, [r3, #28]
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	6a1a      	ldr	r2, [r3, #32]
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	430a      	orrs	r2, r1
 800b76e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	681a      	ldr	r2, [r3, #0]
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	f042 0201 	orr.w	r2, r2, #1
 800b77e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2200      	movs	r2, #0
 800b784:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	2220      	movs	r2, #32
 800b78a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2200      	movs	r2, #0
 800b792:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2200      	movs	r2, #0
 800b798:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800b79c:	2300      	movs	r3, #0
}
 800b79e:	4618      	mov	r0, r3
 800b7a0:	3708      	adds	r7, #8
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	bd80      	pop	{r7, pc}
 800b7a6:	bf00      	nop
 800b7a8:	02008000 	.word	0x02008000

0800b7ac <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b08a      	sub	sp, #40	; 0x28
 800b7b0:	af02      	add	r7, sp, #8
 800b7b2:	60f8      	str	r0, [r7, #12]
 800b7b4:	607a      	str	r2, [r7, #4]
 800b7b6:	461a      	mov	r2, r3
 800b7b8:	460b      	mov	r3, r1
 800b7ba:	817b      	strh	r3, [r7, #10]
 800b7bc:	4613      	mov	r3, r2
 800b7be:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b7ca:	b2db      	uxtb	r3, r3
 800b7cc:	2b20      	cmp	r3, #32
 800b7ce:	f040 80ef 	bne.w	800b9b0 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	699b      	ldr	r3, [r3, #24]
 800b7d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b7dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b7e0:	d101      	bne.n	800b7e6 <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 800b7e2:	2302      	movs	r3, #2
 800b7e4:	e0e5      	b.n	800b9b2 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b7ec:	2b01      	cmp	r3, #1
 800b7ee:	d101      	bne.n	800b7f4 <HAL_I2C_Master_Transmit_DMA+0x48>
 800b7f0:	2302      	movs	r3, #2
 800b7f2:	e0de      	b.n	800b9b2 <HAL_I2C_Master_Transmit_DMA+0x206>
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	2201      	movs	r2, #1
 800b7f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	2221      	movs	r2, #33	; 0x21
 800b800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	2210      	movs	r2, #16
 800b808:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	2200      	movs	r2, #0
 800b810:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	687a      	ldr	r2, [r7, #4]
 800b816:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	893a      	ldrh	r2, [r7, #8]
 800b81c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	4a66      	ldr	r2, [pc, #408]	; (800b9bc <HAL_I2C_Master_Transmit_DMA+0x210>)
 800b822:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	4a66      	ldr	r2, [pc, #408]	; (800b9c0 <HAL_I2C_Master_Transmit_DMA+0x214>)
 800b828:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b82e:	b29b      	uxth	r3, r3
 800b830:	2bff      	cmp	r3, #255	; 0xff
 800b832:	d906      	bls.n	800b842 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	22ff      	movs	r2, #255	; 0xff
 800b838:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800b83a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b83e:	61fb      	str	r3, [r7, #28]
 800b840:	e007      	b.n	800b852 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b846:	b29a      	uxth	r2, r3
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800b84c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b850:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b856:	2b00      	cmp	r3, #0
 800b858:	d01a      	beq.n	800b890 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b85e:	781a      	ldrb	r2, [r3, #0]
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b86a:	1c5a      	adds	r2, r3, #1
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	625a      	str	r2, [r3, #36]	; 0x24

      sizetoxfer = hi2c->XferSize;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b874:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b87a:	b29b      	uxth	r3, r3
 800b87c:	3b01      	subs	r3, #1
 800b87e:	b29a      	uxth	r2, r3
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b888:	3b01      	subs	r3, #1
 800b88a:	b29a      	uxth	r2, r3
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	851a      	strh	r2, [r3, #40]	; 0x28
    }

    if (hi2c->XferSize > 0U)
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b894:	2b00      	cmp	r3, #0
 800b896:	d074      	beq.n	800b982 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d022      	beq.n	800b8e6 <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8a4:	4a47      	ldr	r2, [pc, #284]	; (800b9c4 <HAL_I2C_Master_Transmit_DMA+0x218>)
 800b8a6:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8ac:	4a46      	ldr	r2, [pc, #280]	; (800b9c8 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 800b8ae:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8bc:	2200      	movs	r2, #0
 800b8be:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream or channel depends on Instance */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8c8:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	3328      	adds	r3, #40	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800b8d0:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800b8d6:	f7fc ff17 	bl	8008708 <HAL_DMA_Start_IT>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800b8de:	7dfb      	ldrb	r3, [r7, #23]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d13a      	bne.n	800b95a <HAL_I2C_Master_Transmit_DMA+0x1ae>
 800b8e4:	e013      	b.n	800b90e <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	2220      	movs	r2, #32
 800b8ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b8fa:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2200      	movs	r2, #0
 800b906:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800b90a:	2301      	movs	r3, #1
 800b90c:	e051      	b.n	800b9b2 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b912:	b2db      	uxtb	r3, r3
 800b914:	3301      	adds	r3, #1
 800b916:	b2da      	uxtb	r2, r3
 800b918:	8979      	ldrh	r1, [r7, #10]
 800b91a:	4b2c      	ldr	r3, [pc, #176]	; (800b9cc <HAL_I2C_Master_Transmit_DMA+0x220>)
 800b91c:	9300      	str	r3, [sp, #0]
 800b91e:	69fb      	ldr	r3, [r7, #28]
 800b920:	68f8      	ldr	r0, [r7, #12]
 800b922:	f002 f83b 	bl	800d99c <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b92a:	b29a      	uxth	r2, r3
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b930:	1ad3      	subs	r3, r2, r3
 800b932:	b29a      	uxth	r2, r3
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	2200      	movs	r2, #0
 800b93c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800b940:	2110      	movs	r1, #16
 800b942:	68f8      	ldr	r0, [r7, #12]
 800b944:	f002 f85c 	bl	800da00 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	681a      	ldr	r2, [r3, #0]
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b956:	601a      	str	r2, [r3, #0]
 800b958:	e028      	b.n	800b9ac <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	2220      	movs	r2, #32
 800b95e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	2200      	movs	r2, #0
 800b966:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b96e:	f043 0210 	orr.w	r2, r3, #16
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	2200      	movs	r2, #0
 800b97a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800b97e:	2301      	movs	r3, #1
 800b980:	e017      	b.n	800b9b2 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	4a12      	ldr	r2, [pc, #72]	; (800b9d0 <HAL_I2C_Master_Transmit_DMA+0x224>)
 800b986:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 800b988:	69bb      	ldr	r3, [r7, #24]
 800b98a:	b2da      	uxtb	r2, r3
 800b98c:	8979      	ldrh	r1, [r7, #10]
 800b98e:	4b0f      	ldr	r3, [pc, #60]	; (800b9cc <HAL_I2C_Master_Transmit_DMA+0x220>)
 800b990:	9300      	str	r3, [sp, #0]
 800b992:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b996:	68f8      	ldr	r0, [r7, #12]
 800b998:	f002 f800 	bl	800d99c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b9a4:	2101      	movs	r1, #1
 800b9a6:	68f8      	ldr	r0, [r7, #12]
 800b9a8:	f002 f82a 	bl	800da00 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	e000      	b.n	800b9b2 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 800b9b0:	2302      	movs	r3, #2
  }
}
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	3720      	adds	r7, #32
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bd80      	pop	{r7, pc}
 800b9ba:	bf00      	nop
 800b9bc:	ffff0000 	.word	0xffff0000
 800b9c0:	0800c207 	.word	0x0800c207
 800b9c4:	0800d5bf 	.word	0x0800d5bf
 800b9c8:	0800d6ed 	.word	0x0800d6ed
 800b9cc:	80002000 	.word	0x80002000
 800b9d0:	0800bd97 	.word	0x0800bd97

0800b9d4 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b088      	sub	sp, #32
 800b9d8:	af02      	add	r7, sp, #8
 800b9da:	60f8      	str	r0, [r7, #12]
 800b9dc:	607a      	str	r2, [r7, #4]
 800b9de:	461a      	mov	r2, r3
 800b9e0:	460b      	mov	r3, r1
 800b9e2:	817b      	strh	r3, [r7, #10]
 800b9e4:	4613      	mov	r3, r2
 800b9e6:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b9ee:	b2db      	uxtb	r3, r3
 800b9f0:	2b20      	cmp	r3, #32
 800b9f2:	f040 80cd 	bne.w	800bb90 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	699b      	ldr	r3, [r3, #24]
 800b9fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ba00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba04:	d101      	bne.n	800ba0a <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 800ba06:	2302      	movs	r3, #2
 800ba08:	e0c3      	b.n	800bb92 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ba10:	2b01      	cmp	r3, #1
 800ba12:	d101      	bne.n	800ba18 <HAL_I2C_Master_Receive_DMA+0x44>
 800ba14:	2302      	movs	r3, #2
 800ba16:	e0bc      	b.n	800bb92 <HAL_I2C_Master_Receive_DMA+0x1be>
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	2201      	movs	r2, #1
 800ba1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	2222      	movs	r2, #34	; 0x22
 800ba24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	2210      	movs	r2, #16
 800ba2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	2200      	movs	r2, #0
 800ba34:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	687a      	ldr	r2, [r7, #4]
 800ba3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	893a      	ldrh	r2, [r7, #8]
 800ba40:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	4a55      	ldr	r2, [pc, #340]	; (800bb9c <HAL_I2C_Master_Receive_DMA+0x1c8>)
 800ba46:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	4a55      	ldr	r2, [pc, #340]	; (800bba0 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 800ba4c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba52:	b29b      	uxth	r3, r3
 800ba54:	2bff      	cmp	r3, #255	; 0xff
 800ba56:	d906      	bls.n	800ba66 <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	22ff      	movs	r2, #255	; 0xff
 800ba5c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800ba5e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ba62:	617b      	str	r3, [r7, #20]
 800ba64:	e007      	b.n	800ba76 <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba6a:	b29a      	uxth	r2, r3
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800ba70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ba74:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d070      	beq.n	800bb60 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d020      	beq.n	800bac8 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba8a:	4a46      	ldr	r2, [pc, #280]	; (800bba4 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 800ba8c:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba92:	4a45      	ldr	r2, [pc, #276]	; (800bba8 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 800ba94:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferAbortCallback = NULL;
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800baa2:	2200      	movs	r2, #0
 800baa4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream or channel depends on Instance */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	3324      	adds	r3, #36	; 0x24
 800bab0:	4619      	mov	r1, r3
 800bab2:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800bab8:	f7fc fe26 	bl	8008708 <HAL_DMA_Start_IT>
 800babc:	4603      	mov	r3, r0
 800babe:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800bac0:	7cfb      	ldrb	r3, [r7, #19]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d138      	bne.n	800bb38 <HAL_I2C_Master_Receive_DMA+0x164>
 800bac6:	e013      	b.n	800baf0 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	2220      	movs	r2, #32
 800bacc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	2200      	movs	r2, #0
 800bad4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800badc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	2200      	movs	r2, #0
 800bae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800baec:	2301      	movs	r3, #1
 800baee:	e050      	b.n	800bb92 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800baf4:	b2da      	uxtb	r2, r3
 800baf6:	8979      	ldrh	r1, [r7, #10]
 800baf8:	4b2c      	ldr	r3, [pc, #176]	; (800bbac <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800bafa:	9300      	str	r3, [sp, #0]
 800bafc:	697b      	ldr	r3, [r7, #20]
 800bafe:	68f8      	ldr	r0, [r7, #12]
 800bb00:	f001 ff4c 	bl	800d99c <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb08:	b29a      	uxth	r2, r3
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb0e:	1ad3      	subs	r3, r2, r3
 800bb10:	b29a      	uxth	r2, r3
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	2200      	movs	r2, #0
 800bb1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800bb1e:	2110      	movs	r1, #16
 800bb20:	68f8      	ldr	r0, [r7, #12]
 800bb22:	f001 ff6d 	bl	800da00 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	681a      	ldr	r2, [r3, #0]
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bb34:	601a      	str	r2, [r3, #0]
 800bb36:	e029      	b.n	800bb8c <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	2220      	movs	r2, #32
 800bb3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	2200      	movs	r2, #0
 800bb44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb4c:	f043 0210 	orr.w	r2, r3, #16
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	2200      	movs	r2, #0
 800bb58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	e018      	b.n	800bb92 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	4a13      	ldr	r2, [pc, #76]	; (800bbb0 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 800bb64:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb6a:	b2da      	uxtb	r2, r3
 800bb6c:	8979      	ldrh	r1, [r7, #10]
 800bb6e:	4b0f      	ldr	r3, [pc, #60]	; (800bbac <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800bb70:	9300      	str	r3, [sp, #0]
 800bb72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bb76:	68f8      	ldr	r0, [r7, #12]
 800bb78:	f001 ff10 	bl	800d99c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	2200      	movs	r2, #0
 800bb80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800bb84:	2102      	movs	r1, #2
 800bb86:	68f8      	ldr	r0, [r7, #12]
 800bb88:	f001 ff3a 	bl	800da00 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	e000      	b.n	800bb92 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 800bb90:	2302      	movs	r3, #2
  }
}
 800bb92:	4618      	mov	r0, r3
 800bb94:	3718      	adds	r7, #24
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}
 800bb9a:	bf00      	nop
 800bb9c:	ffff0000 	.word	0xffff0000
 800bba0:	0800c207 	.word	0x0800c207
 800bba4:	0800d655 	.word	0x0800d655
 800bba8:	0800d6ed 	.word	0x0800d6ed
 800bbac:	80002400 	.word	0x80002400
 800bbb0:	0800bd97 	.word	0x0800bd97

0800bbb4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b084      	sub	sp, #16
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	699b      	ldr	r3, [r3, #24]
 800bbc2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d005      	beq.n	800bbe0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bbd8:	68ba      	ldr	r2, [r7, #8]
 800bbda:	68f9      	ldr	r1, [r7, #12]
 800bbdc:	6878      	ldr	r0, [r7, #4]
 800bbde:	4798      	blx	r3
  }
}
 800bbe0:	bf00      	nop
 800bbe2:	3710      	adds	r7, #16
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}

0800bbe8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b086      	sub	sp, #24
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	699b      	ldr	r3, [r3, #24]
 800bbf6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800bc00:	697b      	ldr	r3, [r7, #20]
 800bc02:	0a1b      	lsrs	r3, r3, #8
 800bc04:	f003 0301 	and.w	r3, r3, #1
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d010      	beq.n	800bc2e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800bc0c:	693b      	ldr	r3, [r7, #16]
 800bc0e:	09db      	lsrs	r3, r3, #7
 800bc10:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d00a      	beq.n	800bc2e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc1c:	f043 0201 	orr.w	r2, r3, #1
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bc2c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800bc2e:	697b      	ldr	r3, [r7, #20]
 800bc30:	0a9b      	lsrs	r3, r3, #10
 800bc32:	f003 0301 	and.w	r3, r3, #1
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d010      	beq.n	800bc5c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800bc3a:	693b      	ldr	r3, [r7, #16]
 800bc3c:	09db      	lsrs	r3, r3, #7
 800bc3e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d00a      	beq.n	800bc5c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc4a:	f043 0208 	orr.w	r2, r3, #8
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bc5a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800bc5c:	697b      	ldr	r3, [r7, #20]
 800bc5e:	0a5b      	lsrs	r3, r3, #9
 800bc60:	f003 0301 	and.w	r3, r3, #1
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d010      	beq.n	800bc8a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800bc68:	693b      	ldr	r3, [r7, #16]
 800bc6a:	09db      	lsrs	r3, r3, #7
 800bc6c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d00a      	beq.n	800bc8a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc78:	f043 0202 	orr.w	r2, r3, #2
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bc88:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc8e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	f003 030b 	and.w	r3, r3, #11
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d003      	beq.n	800bca2 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800bc9a:	68f9      	ldr	r1, [r7, #12]
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f001 fb53 	bl	800d348 <I2C_ITError>
  }
}
 800bca2:	bf00      	nop
 800bca4:	3718      	adds	r7, #24
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}

0800bcaa <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bcaa:	b480      	push	{r7}
 800bcac:	b083      	sub	sp, #12
 800bcae:	af00      	add	r7, sp, #0
 800bcb0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800bcb2:	bf00      	nop
 800bcb4:	370c      	adds	r7, #12
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbc:	4770      	bx	lr

0800bcbe <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bcbe:	b480      	push	{r7}
 800bcc0:	b083      	sub	sp, #12
 800bcc2:	af00      	add	r7, sp, #0
 800bcc4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800bcc6:	bf00      	nop
 800bcc8:	370c      	adds	r7, #12
 800bcca:	46bd      	mov	sp, r7
 800bccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd0:	4770      	bx	lr

0800bcd2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bcd2:	b480      	push	{r7}
 800bcd4:	b083      	sub	sp, #12
 800bcd6:	af00      	add	r7, sp, #0
 800bcd8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800bcda:	bf00      	nop
 800bcdc:	370c      	adds	r7, #12
 800bcde:	46bd      	mov	sp, r7
 800bce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce4:	4770      	bx	lr

0800bce6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bce6:	b480      	push	{r7}
 800bce8:	b083      	sub	sp, #12
 800bcea:	af00      	add	r7, sp, #0
 800bcec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800bcee:	bf00      	nop
 800bcf0:	370c      	adds	r7, #12
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf8:	4770      	bx	lr

0800bcfa <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800bcfa:	b480      	push	{r7}
 800bcfc:	b083      	sub	sp, #12
 800bcfe:	af00      	add	r7, sp, #0
 800bd00:	6078      	str	r0, [r7, #4]
 800bd02:	460b      	mov	r3, r1
 800bd04:	70fb      	strb	r3, [r7, #3]
 800bd06:	4613      	mov	r3, r2
 800bd08:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800bd0a:	bf00      	nop
 800bd0c:	370c      	adds	r7, #12
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd14:	4770      	bx	lr

0800bd16 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bd16:	b480      	push	{r7}
 800bd18:	b083      	sub	sp, #12
 800bd1a:	af00      	add	r7, sp, #0
 800bd1c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800bd1e:	bf00      	nop
 800bd20:	370c      	adds	r7, #12
 800bd22:	46bd      	mov	sp, r7
 800bd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd28:	4770      	bx	lr

0800bd2a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bd2a:	b480      	push	{r7}
 800bd2c:	b083      	sub	sp, #12
 800bd2e:	af00      	add	r7, sp, #0
 800bd30:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800bd32:	bf00      	nop
 800bd34:	370c      	adds	r7, #12
 800bd36:	46bd      	mov	sp, r7
 800bd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3c:	4770      	bx	lr

0800bd3e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bd3e:	b480      	push	{r7}
 800bd40:	b083      	sub	sp, #12
 800bd42:	af00      	add	r7, sp, #0
 800bd44:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800bd46:	bf00      	nop
 800bd48:	370c      	adds	r7, #12
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd50:	4770      	bx	lr

0800bd52 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800bd52:	b480      	push	{r7}
 800bd54:	b083      	sub	sp, #12
 800bd56:	af00      	add	r7, sp, #0
 800bd58:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800bd5a:	bf00      	nop
 800bd5c:	370c      	adds	r7, #12
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd64:	4770      	bx	lr

0800bd66 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bd66:	b480      	push	{r7}
 800bd68:	b083      	sub	sp, #12
 800bd6a:	af00      	add	r7, sp, #0
 800bd6c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800bd6e:	bf00      	nop
 800bd70:	370c      	adds	r7, #12
 800bd72:	46bd      	mov	sp, r7
 800bd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd78:	4770      	bx	lr

0800bd7a <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800bd7a:	b480      	push	{r7}
 800bd7c:	b083      	sub	sp, #12
 800bd7e:	af00      	add	r7, sp, #0
 800bd80:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bd88:	b2db      	uxtb	r3, r3
}
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	370c      	adds	r7, #12
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd94:	4770      	bx	lr

0800bd96 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800bd96:	b580      	push	{r7, lr}
 800bd98:	b088      	sub	sp, #32
 800bd9a:	af02      	add	r7, sp, #8
 800bd9c:	60f8      	str	r0, [r7, #12]
 800bd9e:	60b9      	str	r1, [r7, #8]
 800bda0:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800bda2:	68bb      	ldr	r3, [r7, #8]
 800bda4:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bdac:	2b01      	cmp	r3, #1
 800bdae:	d101      	bne.n	800bdb4 <I2C_Master_ISR_IT+0x1e>
 800bdb0:	2302      	movs	r3, #2
 800bdb2:	e120      	b.n	800bff6 <I2C_Master_ISR_IT+0x260>
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	2201      	movs	r2, #1
 800bdb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800bdbc:	697b      	ldr	r3, [r7, #20]
 800bdbe:	091b      	lsrs	r3, r3, #4
 800bdc0:	f003 0301 	and.w	r3, r3, #1
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d013      	beq.n	800bdf0 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	091b      	lsrs	r3, r3, #4
 800bdcc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d00d      	beq.n	800bdf0 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	2210      	movs	r2, #16
 800bdda:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bde0:	f043 0204 	orr.w	r2, r3, #4
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800bde8:	68f8      	ldr	r0, [r7, #12]
 800bdea:	f001 fbc4 	bl	800d576 <I2C_Flush_TXDR>
 800bdee:	e0ed      	b.n	800bfcc <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800bdf0:	697b      	ldr	r3, [r7, #20]
 800bdf2:	089b      	lsrs	r3, r3, #2
 800bdf4:	f003 0301 	and.w	r3, r3, #1
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d023      	beq.n	800be44 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	089b      	lsrs	r3, r3, #2
 800be00:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800be04:	2b00      	cmp	r3, #0
 800be06:	d01d      	beq.n	800be44 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800be08:	697b      	ldr	r3, [r7, #20]
 800be0a:	f023 0304 	bic.w	r3, r3, #4
 800be0e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be1a:	b2d2      	uxtb	r2, r2
 800be1c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be22:	1c5a      	adds	r2, r3, #1
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800be2c:	3b01      	subs	r3, #1
 800be2e:	b29a      	uxth	r2, r3
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800be38:	b29b      	uxth	r3, r3
 800be3a:	3b01      	subs	r3, #1
 800be3c:	b29a      	uxth	r2, r3
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	855a      	strh	r2, [r3, #42]	; 0x2a
 800be42:	e0c3      	b.n	800bfcc <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800be44:	697b      	ldr	r3, [r7, #20]
 800be46:	099b      	lsrs	r3, r3, #6
 800be48:	f003 0301 	and.w	r3, r3, #1
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d12a      	bne.n	800bea6 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800be50:	697b      	ldr	r3, [r7, #20]
 800be52:	085b      	lsrs	r3, r3, #1
 800be54:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d024      	beq.n	800bea6 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	085b      	lsrs	r3, r3, #1
 800be60:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800be64:	2b00      	cmp	r3, #0
 800be66:	d01e      	beq.n	800bea6 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800be6c:	b29b      	uxth	r3, r3
 800be6e:	2b00      	cmp	r3, #0
 800be70:	f000 80ac 	beq.w	800bfcc <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be78:	781a      	ldrb	r2, [r3, #0]
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be84:	1c5a      	adds	r2, r3, #1
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800be8e:	3b01      	subs	r3, #1
 800be90:	b29a      	uxth	r2, r3
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800be9a:	b29b      	uxth	r3, r3
 800be9c:	3b01      	subs	r3, #1
 800be9e:	b29a      	uxth	r2, r3
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 800bea4:	e092      	b.n	800bfcc <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800bea6:	697b      	ldr	r3, [r7, #20]
 800bea8:	09db      	lsrs	r3, r3, #7
 800beaa:	f003 0301 	and.w	r3, r3, #1
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d05d      	beq.n	800bf6e <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	099b      	lsrs	r3, r3, #6
 800beb6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d057      	beq.n	800bf6e <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bec2:	b29b      	uxth	r3, r3
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d040      	beq.n	800bf4a <I2C_Master_ISR_IT+0x1b4>
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800becc:	2b00      	cmp	r3, #0
 800bece:	d13c      	bne.n	800bf4a <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	685b      	ldr	r3, [r3, #4]
 800bed6:	b29b      	uxth	r3, r3
 800bed8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bedc:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bee2:	b29b      	uxth	r3, r3
 800bee4:	2bff      	cmp	r3, #255	; 0xff
 800bee6:	d90e      	bls.n	800bf06 <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	22ff      	movs	r2, #255	; 0xff
 800beec:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bef2:	b2da      	uxtb	r2, r3
 800bef4:	8a79      	ldrh	r1, [r7, #18]
 800bef6:	2300      	movs	r3, #0
 800bef8:	9300      	str	r3, [sp, #0]
 800befa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800befe:	68f8      	ldr	r0, [r7, #12]
 800bf00:	f001 fd4c 	bl	800d99c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bf04:	e032      	b.n	800bf6c <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf0a:	b29a      	uxth	r2, r3
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf14:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bf18:	d00b      	beq.n	800bf32 <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf1e:	b2da      	uxtb	r2, r3
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf24:	8a79      	ldrh	r1, [r7, #18]
 800bf26:	2000      	movs	r0, #0
 800bf28:	9000      	str	r0, [sp, #0]
 800bf2a:	68f8      	ldr	r0, [r7, #12]
 800bf2c:	f001 fd36 	bl	800d99c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bf30:	e01c      	b.n	800bf6c <I2C_Master_ISR_IT+0x1d6>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf36:	b2da      	uxtb	r2, r3
 800bf38:	8a79      	ldrh	r1, [r7, #18]
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	9300      	str	r3, [sp, #0]
 800bf3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bf42:	68f8      	ldr	r0, [r7, #12]
 800bf44:	f001 fd2a 	bl	800d99c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bf48:	e010      	b.n	800bf6c <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	685b      	ldr	r3, [r3, #4]
 800bf50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bf58:	d003      	beq.n	800bf62 <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800bf5a:	68f8      	ldr	r0, [r7, #12]
 800bf5c:	f000 fdde 	bl	800cb1c <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bf60:	e034      	b.n	800bfcc <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800bf62:	2140      	movs	r1, #64	; 0x40
 800bf64:	68f8      	ldr	r0, [r7, #12]
 800bf66:	f001 f9ef 	bl	800d348 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bf6a:	e02f      	b.n	800bfcc <I2C_Master_ISR_IT+0x236>
 800bf6c:	e02e      	b.n	800bfcc <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800bf6e:	697b      	ldr	r3, [r7, #20]
 800bf70:	099b      	lsrs	r3, r3, #6
 800bf72:	f003 0301 	and.w	r3, r3, #1
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d028      	beq.n	800bfcc <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	099b      	lsrs	r3, r3, #6
 800bf7e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d022      	beq.n	800bfcc <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf8a:	b29b      	uxth	r3, r3
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d119      	bne.n	800bfc4 <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	685b      	ldr	r3, [r3, #4]
 800bf96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bf9e:	d015      	beq.n	800bfcc <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfa4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bfa8:	d108      	bne.n	800bfbc <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	685a      	ldr	r2, [r3, #4]
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bfb8:	605a      	str	r2, [r3, #4]
 800bfba:	e007      	b.n	800bfcc <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800bfbc:	68f8      	ldr	r0, [r7, #12]
 800bfbe:	f000 fdad 	bl	800cb1c <I2C_ITMasterSeqCplt>
 800bfc2:	e003      	b.n	800bfcc <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800bfc4:	2140      	movs	r1, #64	; 0x40
 800bfc6:	68f8      	ldr	r0, [r7, #12]
 800bfc8:	f001 f9be 	bl	800d348 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800bfcc:	697b      	ldr	r3, [r7, #20]
 800bfce:	095b      	lsrs	r3, r3, #5
 800bfd0:	f003 0301 	and.w	r3, r3, #1
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d009      	beq.n	800bfec <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	095b      	lsrs	r3, r3, #5
 800bfdc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d003      	beq.n	800bfec <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800bfe4:	6979      	ldr	r1, [r7, #20]
 800bfe6:	68f8      	ldr	r0, [r7, #12]
 800bfe8:	f000 fe34 	bl	800cc54 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	2200      	movs	r2, #0
 800bff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800bff4:	2300      	movs	r3, #0
}
 800bff6:	4618      	mov	r0, r3
 800bff8:	3718      	adds	r7, #24
 800bffa:	46bd      	mov	sp, r7
 800bffc:	bd80      	pop	{r7, pc}

0800bffe <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800bffe:	b580      	push	{r7, lr}
 800c000:	b086      	sub	sp, #24
 800c002:	af00      	add	r7, sp, #0
 800c004:	60f8      	str	r0, [r7, #12]
 800c006:	60b9      	str	r1, [r7, #8]
 800c008:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c00e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800c010:	68bb      	ldr	r3, [r7, #8]
 800c012:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c01a:	2b01      	cmp	r3, #1
 800c01c:	d101      	bne.n	800c022 <I2C_Slave_ISR_IT+0x24>
 800c01e:	2302      	movs	r3, #2
 800c020:	e0ed      	b.n	800c1fe <I2C_Slave_ISR_IT+0x200>
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	2201      	movs	r2, #1
 800c026:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c02a:	693b      	ldr	r3, [r7, #16]
 800c02c:	095b      	lsrs	r3, r3, #5
 800c02e:	f003 0301 	and.w	r3, r3, #1
 800c032:	2b00      	cmp	r3, #0
 800c034:	d00a      	beq.n	800c04c <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	095b      	lsrs	r3, r3, #5
 800c03a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d004      	beq.n	800c04c <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800c042:	6939      	ldr	r1, [r7, #16]
 800c044:	68f8      	ldr	r0, [r7, #12]
 800c046:	f000 fecf 	bl	800cde8 <I2C_ITSlaveCplt>
 800c04a:	e0d3      	b.n	800c1f4 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c04c:	693b      	ldr	r3, [r7, #16]
 800c04e:	091b      	lsrs	r3, r3, #4
 800c050:	f003 0301 	and.w	r3, r3, #1
 800c054:	2b00      	cmp	r3, #0
 800c056:	d04d      	beq.n	800c0f4 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	091b      	lsrs	r3, r3, #4
 800c05c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c060:	2b00      	cmp	r3, #0
 800c062:	d047      	beq.n	800c0f4 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c068:	b29b      	uxth	r3, r3
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d128      	bne.n	800c0c0 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c074:	b2db      	uxtb	r3, r3
 800c076:	2b28      	cmp	r3, #40	; 0x28
 800c078:	d108      	bne.n	800c08c <I2C_Slave_ISR_IT+0x8e>
 800c07a:	697b      	ldr	r3, [r7, #20]
 800c07c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c080:	d104      	bne.n	800c08c <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800c082:	6939      	ldr	r1, [r7, #16]
 800c084:	68f8      	ldr	r0, [r7, #12]
 800c086:	f001 f909 	bl	800d29c <I2C_ITListenCplt>
 800c08a:	e032      	b.n	800c0f2 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c092:	b2db      	uxtb	r3, r3
 800c094:	2b29      	cmp	r3, #41	; 0x29
 800c096:	d10e      	bne.n	800c0b6 <I2C_Slave_ISR_IT+0xb8>
 800c098:	697b      	ldr	r3, [r7, #20]
 800c09a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c09e:	d00a      	beq.n	800c0b6 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	2210      	movs	r2, #16
 800c0a6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800c0a8:	68f8      	ldr	r0, [r7, #12]
 800c0aa:	f001 fa64 	bl	800d576 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c0ae:	68f8      	ldr	r0, [r7, #12]
 800c0b0:	f000 fd71 	bl	800cb96 <I2C_ITSlaveSeqCplt>
 800c0b4:	e01d      	b.n	800c0f2 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	2210      	movs	r2, #16
 800c0bc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800c0be:	e096      	b.n	800c1ee <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	2210      	movs	r2, #16
 800c0c6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0cc:	f043 0204 	orr.w	r2, r3, #4
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800c0d4:	697b      	ldr	r3, [r7, #20]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d004      	beq.n	800c0e4 <I2C_Slave_ISR_IT+0xe6>
 800c0da:	697b      	ldr	r3, [r7, #20]
 800c0dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c0e0:	f040 8085 	bne.w	800c1ee <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0e8:	4619      	mov	r1, r3
 800c0ea:	68f8      	ldr	r0, [r7, #12]
 800c0ec:	f001 f92c 	bl	800d348 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800c0f0:	e07d      	b.n	800c1ee <I2C_Slave_ISR_IT+0x1f0>
 800c0f2:	e07c      	b.n	800c1ee <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	089b      	lsrs	r3, r3, #2
 800c0f8:	f003 0301 	and.w	r3, r3, #1
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d030      	beq.n	800c162 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	089b      	lsrs	r3, r3, #2
 800c104:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d02a      	beq.n	800c162 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c110:	b29b      	uxth	r3, r3
 800c112:	2b00      	cmp	r3, #0
 800c114:	d018      	beq.n	800c148 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c120:	b2d2      	uxtb	r2, r2
 800c122:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c128:	1c5a      	adds	r2, r3, #1
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c132:	3b01      	subs	r3, #1
 800c134:	b29a      	uxth	r2, r3
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c13e:	b29b      	uxth	r3, r3
 800c140:	3b01      	subs	r3, #1
 800c142:	b29a      	uxth	r2, r3
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c14c:	b29b      	uxth	r3, r3
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d14f      	bne.n	800c1f2 <I2C_Slave_ISR_IT+0x1f4>
 800c152:	697b      	ldr	r3, [r7, #20]
 800c154:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c158:	d04b      	beq.n	800c1f2 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800c15a:	68f8      	ldr	r0, [r7, #12]
 800c15c:	f000 fd1b 	bl	800cb96 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800c160:	e047      	b.n	800c1f2 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	08db      	lsrs	r3, r3, #3
 800c166:	f003 0301 	and.w	r3, r3, #1
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d00a      	beq.n	800c184 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	08db      	lsrs	r3, r3, #3
 800c172:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800c176:	2b00      	cmp	r3, #0
 800c178:	d004      	beq.n	800c184 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800c17a:	6939      	ldr	r1, [r7, #16]
 800c17c:	68f8      	ldr	r0, [r7, #12]
 800c17e:	f000 fc49 	bl	800ca14 <I2C_ITAddrCplt>
 800c182:	e037      	b.n	800c1f4 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800c184:	693b      	ldr	r3, [r7, #16]
 800c186:	085b      	lsrs	r3, r3, #1
 800c188:	f003 0301 	and.w	r3, r3, #1
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d031      	beq.n	800c1f4 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	085b      	lsrs	r3, r3, #1
 800c194:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d02b      	beq.n	800c1f4 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c1a0:	b29b      	uxth	r3, r3
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d018      	beq.n	800c1d8 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1aa:	781a      	ldrb	r2, [r3, #0]
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1b6:	1c5a      	adds	r2, r3, #1
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c1c0:	b29b      	uxth	r3, r3
 800c1c2:	3b01      	subs	r3, #1
 800c1c4:	b29a      	uxth	r2, r3
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c1ce:	3b01      	subs	r3, #1
 800c1d0:	b29a      	uxth	r2, r3
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	851a      	strh	r2, [r3, #40]	; 0x28
 800c1d6:	e00d      	b.n	800c1f4 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800c1d8:	697b      	ldr	r3, [r7, #20]
 800c1da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c1de:	d002      	beq.n	800c1e6 <I2C_Slave_ISR_IT+0x1e8>
 800c1e0:	697b      	ldr	r3, [r7, #20]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d106      	bne.n	800c1f4 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c1e6:	68f8      	ldr	r0, [r7, #12]
 800c1e8:	f000 fcd5 	bl	800cb96 <I2C_ITSlaveSeqCplt>
 800c1ec:	e002      	b.n	800c1f4 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800c1ee:	bf00      	nop
 800c1f0:	e000      	b.n	800c1f4 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800c1f2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800c1fc:	2300      	movs	r3, #0
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3718      	adds	r7, #24
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}

0800c206 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800c206:	b580      	push	{r7, lr}
 800c208:	b088      	sub	sp, #32
 800c20a:	af02      	add	r7, sp, #8
 800c20c:	60f8      	str	r0, [r7, #12]
 800c20e:	60b9      	str	r1, [r7, #8]
 800c210:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c218:	2b01      	cmp	r3, #1
 800c21a:	d101      	bne.n	800c220 <I2C_Master_ISR_DMA+0x1a>
 800c21c:	2302      	movs	r3, #2
 800c21e:	e0e1      	b.n	800c3e4 <I2C_Master_ISR_DMA+0x1de>
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	2201      	movs	r2, #1
 800c224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800c228:	68bb      	ldr	r3, [r7, #8]
 800c22a:	091b      	lsrs	r3, r3, #4
 800c22c:	f003 0301 	and.w	r3, r3, #1
 800c230:	2b00      	cmp	r3, #0
 800c232:	d017      	beq.n	800c264 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	091b      	lsrs	r3, r3, #4
 800c238:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d011      	beq.n	800c264 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	2210      	movs	r2, #16
 800c246:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c24c:	f043 0204 	orr.w	r2, r3, #4
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800c254:	2120      	movs	r1, #32
 800c256:	68f8      	ldr	r0, [r7, #12]
 800c258:	f001 fbd2 	bl	800da00 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c25c:	68f8      	ldr	r0, [r7, #12]
 800c25e:	f001 f98a 	bl	800d576 <I2C_Flush_TXDR>
 800c262:	e0ba      	b.n	800c3da <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	09db      	lsrs	r3, r3, #7
 800c268:	f003 0301 	and.w	r3, r3, #1
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d072      	beq.n	800c356 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	099b      	lsrs	r3, r3, #6
 800c274:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d06c      	beq.n	800c356 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	681a      	ldr	r2, [r3, #0]
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c28a:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c290:	b29b      	uxth	r3, r3
 800c292:	2b00      	cmp	r3, #0
 800c294:	d04e      	beq.n	800c334 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	685b      	ldr	r3, [r3, #4]
 800c29c:	b29b      	uxth	r3, r3
 800c29e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c2a2:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c2a8:	b29b      	uxth	r3, r3
 800c2aa:	2bff      	cmp	r3, #255	; 0xff
 800c2ac:	d906      	bls.n	800c2bc <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	22ff      	movs	r2, #255	; 0xff
 800c2b2:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800c2b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c2b8:	617b      	str	r3, [r7, #20]
 800c2ba:	e010      	b.n	800c2de <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c2c0:	b29a      	uxth	r2, r3
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2ca:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c2ce:	d003      	beq.n	800c2d8 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2d4:	617b      	str	r3, [r7, #20]
 800c2d6:	e002      	b.n	800c2de <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800c2d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c2dc:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c2e2:	b2da      	uxtb	r2, r3
 800c2e4:	8a79      	ldrh	r1, [r7, #18]
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	9300      	str	r3, [sp, #0]
 800c2ea:	697b      	ldr	r3, [r7, #20]
 800c2ec:	68f8      	ldr	r0, [r7, #12]
 800c2ee:	f001 fb55 	bl	800d99c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c2f6:	b29a      	uxth	r2, r3
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c2fc:	1ad3      	subs	r3, r2, r3
 800c2fe:	b29a      	uxth	r2, r3
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c30a:	b2db      	uxtb	r3, r3
 800c30c:	2b22      	cmp	r3, #34	; 0x22
 800c30e:	d108      	bne.n	800c322 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	681a      	ldr	r2, [r3, #0]
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c31e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800c320:	e05b      	b.n	800c3da <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	681a      	ldr	r2, [r3, #0]
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c330:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800c332:	e052      	b.n	800c3da <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	685b      	ldr	r3, [r3, #4]
 800c33a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c33e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c342:	d003      	beq.n	800c34c <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800c344:	68f8      	ldr	r0, [r7, #12]
 800c346:	f000 fbe9 	bl	800cb1c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800c34a:	e046      	b.n	800c3da <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800c34c:	2140      	movs	r1, #64	; 0x40
 800c34e:	68f8      	ldr	r0, [r7, #12]
 800c350:	f000 fffa 	bl	800d348 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800c354:	e041      	b.n	800c3da <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800c356:	68bb      	ldr	r3, [r7, #8]
 800c358:	099b      	lsrs	r3, r3, #6
 800c35a:	f003 0301 	and.w	r3, r3, #1
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d029      	beq.n	800c3b6 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	099b      	lsrs	r3, r3, #6
 800c366:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d023      	beq.n	800c3b6 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c372:	b29b      	uxth	r3, r3
 800c374:	2b00      	cmp	r3, #0
 800c376:	d119      	bne.n	800c3ac <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	685b      	ldr	r3, [r3, #4]
 800c37e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c382:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c386:	d027      	beq.n	800c3d8 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c38c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c390:	d108      	bne.n	800c3a4 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	685a      	ldr	r2, [r3, #4]
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c3a0:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800c3a2:	e019      	b.n	800c3d8 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800c3a4:	68f8      	ldr	r0, [r7, #12]
 800c3a6:	f000 fbb9 	bl	800cb1c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800c3aa:	e015      	b.n	800c3d8 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800c3ac:	2140      	movs	r1, #64	; 0x40
 800c3ae:	68f8      	ldr	r0, [r7, #12]
 800c3b0:	f000 ffca 	bl	800d348 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800c3b4:	e010      	b.n	800c3d8 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c3b6:	68bb      	ldr	r3, [r7, #8]
 800c3b8:	095b      	lsrs	r3, r3, #5
 800c3ba:	f003 0301 	and.w	r3, r3, #1
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d00b      	beq.n	800c3da <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	095b      	lsrs	r3, r3, #5
 800c3c6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d005      	beq.n	800c3da <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800c3ce:	68b9      	ldr	r1, [r7, #8]
 800c3d0:	68f8      	ldr	r0, [r7, #12]
 800c3d2:	f000 fc3f 	bl	800cc54 <I2C_ITMasterCplt>
 800c3d6:	e000      	b.n	800c3da <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800c3d8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	2200      	movs	r2, #0
 800c3de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800c3e2:	2300      	movs	r3, #0
}
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	3718      	adds	r7, #24
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	bd80      	pop	{r7, pc}

0800c3ec <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b088      	sub	sp, #32
 800c3f0:	af02      	add	r7, sp, #8
 800c3f2:	60f8      	str	r0, [r7, #12]
 800c3f4:	60b9      	str	r1, [r7, #8]
 800c3f6:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800c3f8:	4b92      	ldr	r3, [pc, #584]	; (800c644 <I2C_Mem_ISR_DMA+0x258>)
 800c3fa:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c402:	2b01      	cmp	r3, #1
 800c404:	d101      	bne.n	800c40a <I2C_Mem_ISR_DMA+0x1e>
 800c406:	2302      	movs	r3, #2
 800c408:	e118      	b.n	800c63c <I2C_Mem_ISR_DMA+0x250>
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	2201      	movs	r2, #1
 800c40e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800c412:	68bb      	ldr	r3, [r7, #8]
 800c414:	091b      	lsrs	r3, r3, #4
 800c416:	f003 0301 	and.w	r3, r3, #1
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d017      	beq.n	800c44e <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	091b      	lsrs	r3, r3, #4
 800c422:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800c426:	2b00      	cmp	r3, #0
 800c428:	d011      	beq.n	800c44e <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	2210      	movs	r2, #16
 800c430:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c436:	f043 0204 	orr.w	r2, r3, #4
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800c43e:	2120      	movs	r1, #32
 800c440:	68f8      	ldr	r0, [r7, #12]
 800c442:	f001 fadd 	bl	800da00 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c446:	68f8      	ldr	r0, [r7, #12]
 800c448:	f001 f895 	bl	800d576 <I2C_Flush_TXDR>
 800c44c:	e0f1      	b.n	800c632 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	085b      	lsrs	r3, r3, #1
 800c452:	f003 0301 	and.w	r3, r3, #1
 800c456:	2b00      	cmp	r3, #0
 800c458:	d00f      	beq.n	800c47a <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	085b      	lsrs	r3, r3, #1
 800c45e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800c462:	2b00      	cmp	r3, #0
 800c464:	d009      	beq.n	800c47a <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	68fa      	ldr	r2, [r7, #12]
 800c46c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800c46e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c476:	651a      	str	r2, [r3, #80]	; 0x50
 800c478:	e0db      	b.n	800c632 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	09db      	lsrs	r3, r3, #7
 800c47e:	f003 0301 	and.w	r3, r3, #1
 800c482:	2b00      	cmp	r3, #0
 800c484:	d060      	beq.n	800c548 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	099b      	lsrs	r3, r3, #6
 800c48a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d05a      	beq.n	800c548 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c492:	2101      	movs	r1, #1
 800c494:	68f8      	ldr	r0, [r7, #12]
 800c496:	f001 fb37 	bl	800db08 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800c49a:	2110      	movs	r1, #16
 800c49c:	68f8      	ldr	r0, [r7, #12]
 800c49e:	f001 faaf 	bl	800da00 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c4a6:	b29b      	uxth	r3, r3
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d048      	beq.n	800c53e <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c4b0:	b29b      	uxth	r3, r3
 800c4b2:	2bff      	cmp	r3, #255	; 0xff
 800c4b4:	d910      	bls.n	800c4d8 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	22ff      	movs	r2, #255	; 0xff
 800c4ba:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4c0:	b299      	uxth	r1, r3
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c4c6:	b2da      	uxtb	r2, r3
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	9300      	str	r3, [sp, #0]
 800c4cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c4d0:	68f8      	ldr	r0, [r7, #12]
 800c4d2:	f001 fa63 	bl	800d99c <I2C_TransferConfig>
 800c4d6:	e011      	b.n	800c4fc <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c4dc:	b29a      	uxth	r2, r3
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4e6:	b299      	uxth	r1, r3
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c4ec:	b2da      	uxtb	r2, r3
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	9300      	str	r3, [sp, #0]
 800c4f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c4f6:	68f8      	ldr	r0, [r7, #12]
 800c4f8:	f001 fa50 	bl	800d99c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c500:	b29a      	uxth	r2, r3
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c506:	1ad3      	subs	r3, r2, r3
 800c508:	b29a      	uxth	r2, r3
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c514:	b2db      	uxtb	r3, r3
 800c516:	2b22      	cmp	r3, #34	; 0x22
 800c518:	d108      	bne.n	800c52c <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	681a      	ldr	r2, [r3, #0]
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c528:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800c52a:	e082      	b.n	800c632 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	681a      	ldr	r2, [r3, #0]
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c53a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800c53c:	e079      	b.n	800c632 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800c53e:	2140      	movs	r1, #64	; 0x40
 800c540:	68f8      	ldr	r0, [r7, #12]
 800c542:	f000 ff01 	bl	800d348 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800c546:	e074      	b.n	800c632 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800c548:	68bb      	ldr	r3, [r7, #8]
 800c54a:	099b      	lsrs	r3, r3, #6
 800c54c:	f003 0301 	and.w	r3, r3, #1
 800c550:	2b00      	cmp	r3, #0
 800c552:	d05e      	beq.n	800c612 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	099b      	lsrs	r3, r3, #6
 800c558:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d058      	beq.n	800c612 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c560:	2101      	movs	r1, #1
 800c562:	68f8      	ldr	r0, [r7, #12]
 800c564:	f001 fad0 	bl	800db08 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800c568:	2110      	movs	r1, #16
 800c56a:	68f8      	ldr	r0, [r7, #12]
 800c56c:	f001 fa48 	bl	800da00 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c576:	b2db      	uxtb	r3, r3
 800c578:	2b22      	cmp	r3, #34	; 0x22
 800c57a:	d101      	bne.n	800c580 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800c57c:	4b32      	ldr	r3, [pc, #200]	; (800c648 <I2C_Mem_ISR_DMA+0x25c>)
 800c57e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c584:	b29b      	uxth	r3, r3
 800c586:	2bff      	cmp	r3, #255	; 0xff
 800c588:	d910      	bls.n	800c5ac <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	22ff      	movs	r2, #255	; 0xff
 800c58e:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c594:	b299      	uxth	r1, r3
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c59a:	b2da      	uxtb	r2, r3
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	9300      	str	r3, [sp, #0]
 800c5a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c5a4:	68f8      	ldr	r0, [r7, #12]
 800c5a6:	f001 f9f9 	bl	800d99c <I2C_TransferConfig>
 800c5aa:	e011      	b.n	800c5d0 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c5b0:	b29a      	uxth	r2, r3
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5ba:	b299      	uxth	r1, r3
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c5c0:	b2da      	uxtb	r2, r3
 800c5c2:	697b      	ldr	r3, [r7, #20]
 800c5c4:	9300      	str	r3, [sp, #0]
 800c5c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c5ca:	68f8      	ldr	r0, [r7, #12]
 800c5cc:	f001 f9e6 	bl	800d99c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c5d4:	b29a      	uxth	r2, r3
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c5da:	1ad3      	subs	r3, r2, r3
 800c5dc:	b29a      	uxth	r2, r3
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c5e8:	b2db      	uxtb	r3, r3
 800c5ea:	2b22      	cmp	r3, #34	; 0x22
 800c5ec:	d108      	bne.n	800c600 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	681a      	ldr	r2, [r3, #0]
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c5fc:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c5fe:	e018      	b.n	800c632 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	681a      	ldr	r2, [r3, #0]
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c60e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c610:	e00f      	b.n	800c632 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c612:	68bb      	ldr	r3, [r7, #8]
 800c614:	095b      	lsrs	r3, r3, #5
 800c616:	f003 0301 	and.w	r3, r3, #1
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d009      	beq.n	800c632 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	095b      	lsrs	r3, r3, #5
 800c622:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c626:	2b00      	cmp	r3, #0
 800c628:	d003      	beq.n	800c632 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800c62a:	68b9      	ldr	r1, [r7, #8]
 800c62c:	68f8      	ldr	r0, [r7, #12]
 800c62e:	f000 fb11 	bl	800cc54 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	2200      	movs	r2, #0
 800c636:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800c63a:	2300      	movs	r3, #0
}
 800c63c:	4618      	mov	r0, r3
 800c63e:	3718      	adds	r7, #24
 800c640:	46bd      	mov	sp, r7
 800c642:	bd80      	pop	{r7, pc}
 800c644:	80002000 	.word	0x80002000
 800c648:	80002400 	.word	0x80002400

0800c64c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b088      	sub	sp, #32
 800c650:	af00      	add	r7, sp, #0
 800c652:	60f8      	str	r0, [r7, #12]
 800c654:	60b9      	str	r1, [r7, #8]
 800c656:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c65c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800c65e:	2300      	movs	r3, #0
 800c660:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c668:	2b01      	cmp	r3, #1
 800c66a:	d101      	bne.n	800c670 <I2C_Slave_ISR_DMA+0x24>
 800c66c:	2302      	movs	r3, #2
 800c66e:	e1cc      	b.n	800ca0a <I2C_Slave_ISR_DMA+0x3be>
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	2201      	movs	r2, #1
 800c674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c678:	68bb      	ldr	r3, [r7, #8]
 800c67a:	095b      	lsrs	r3, r3, #5
 800c67c:	f003 0301 	and.w	r3, r3, #1
 800c680:	2b00      	cmp	r3, #0
 800c682:	d00a      	beq.n	800c69a <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	095b      	lsrs	r3, r3, #5
 800c688:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d004      	beq.n	800c69a <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800c690:	68b9      	ldr	r1, [r7, #8]
 800c692:	68f8      	ldr	r0, [r7, #12]
 800c694:	f000 fba8 	bl	800cde8 <I2C_ITSlaveCplt>
 800c698:	e1b2      	b.n	800ca00 <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800c69a:	68bb      	ldr	r3, [r7, #8]
 800c69c:	091b      	lsrs	r3, r3, #4
 800c69e:	f003 0301 	and.w	r3, r3, #1
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	f000 819c 	beq.w	800c9e0 <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	091b      	lsrs	r3, r3, #4
 800c6ac:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	f000 8195 	beq.w	800c9e0 <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	0b9b      	lsrs	r3, r3, #14
 800c6ba:	f003 0301 	and.w	r3, r3, #1
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d106      	bne.n	800c6d0 <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	0bdb      	lsrs	r3, r3, #15
 800c6c6:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	f000 8181 	beq.w	800c9d2 <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d07c      	beq.n	800c7d2 <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	0bdb      	lsrs	r3, r3, #15
 800c6dc:	f003 0301 	and.w	r3, r3, #1
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d076      	beq.n	800c7d2 <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	4a75      	ldr	r2, [pc, #468]	; (800c8c0 <I2C_Slave_ISR_DMA+0x274>)
 800c6ec:	4293      	cmp	r3, r2
 800c6ee:	d059      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	4a73      	ldr	r2, [pc, #460]	; (800c8c4 <I2C_Slave_ISR_DMA+0x278>)
 800c6f8:	4293      	cmp	r3, r2
 800c6fa:	d053      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	4a71      	ldr	r2, [pc, #452]	; (800c8c8 <I2C_Slave_ISR_DMA+0x27c>)
 800c704:	4293      	cmp	r3, r2
 800c706:	d04d      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	4a6f      	ldr	r2, [pc, #444]	; (800c8cc <I2C_Slave_ISR_DMA+0x280>)
 800c710:	4293      	cmp	r3, r2
 800c712:	d047      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	4a6d      	ldr	r2, [pc, #436]	; (800c8d0 <I2C_Slave_ISR_DMA+0x284>)
 800c71c:	4293      	cmp	r3, r2
 800c71e:	d041      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	4a6b      	ldr	r2, [pc, #428]	; (800c8d4 <I2C_Slave_ISR_DMA+0x288>)
 800c728:	4293      	cmp	r3, r2
 800c72a:	d03b      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	4a69      	ldr	r2, [pc, #420]	; (800c8d8 <I2C_Slave_ISR_DMA+0x28c>)
 800c734:	4293      	cmp	r3, r2
 800c736:	d035      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	4a67      	ldr	r2, [pc, #412]	; (800c8dc <I2C_Slave_ISR_DMA+0x290>)
 800c740:	4293      	cmp	r3, r2
 800c742:	d02f      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	4a65      	ldr	r2, [pc, #404]	; (800c8e0 <I2C_Slave_ISR_DMA+0x294>)
 800c74c:	4293      	cmp	r3, r2
 800c74e:	d029      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	4a63      	ldr	r2, [pc, #396]	; (800c8e4 <I2C_Slave_ISR_DMA+0x298>)
 800c758:	4293      	cmp	r3, r2
 800c75a:	d023      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	4a61      	ldr	r2, [pc, #388]	; (800c8e8 <I2C_Slave_ISR_DMA+0x29c>)
 800c764:	4293      	cmp	r3, r2
 800c766:	d01d      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	4a5f      	ldr	r2, [pc, #380]	; (800c8ec <I2C_Slave_ISR_DMA+0x2a0>)
 800c770:	4293      	cmp	r3, r2
 800c772:	d017      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	4a5d      	ldr	r2, [pc, #372]	; (800c8f0 <I2C_Slave_ISR_DMA+0x2a4>)
 800c77c:	4293      	cmp	r3, r2
 800c77e:	d011      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	4a5b      	ldr	r2, [pc, #364]	; (800c8f4 <I2C_Slave_ISR_DMA+0x2a8>)
 800c788:	4293      	cmp	r3, r2
 800c78a:	d00b      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	4a59      	ldr	r2, [pc, #356]	; (800c8f8 <I2C_Slave_ISR_DMA+0x2ac>)
 800c794:	4293      	cmp	r3, r2
 800c796:	d005      	beq.n	800c7a4 <I2C_Slave_ISR_DMA+0x158>
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	4a57      	ldr	r2, [pc, #348]	; (800c8fc <I2C_Slave_ISR_DMA+0x2b0>)
 800c7a0:	4293      	cmp	r3, r2
 800c7a2:	d109      	bne.n	800c7b8 <I2C_Slave_ISR_DMA+0x16c>
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	685b      	ldr	r3, [r3, #4]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	bf0c      	ite	eq
 800c7b0:	2301      	moveq	r3, #1
 800c7b2:	2300      	movne	r3, #0
 800c7b4:	b2db      	uxtb	r3, r3
 800c7b6:	e008      	b.n	800c7ca <I2C_Slave_ISR_DMA+0x17e>
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	685b      	ldr	r3, [r3, #4]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	bf0c      	ite	eq
 800c7c4:	2301      	moveq	r3, #1
 800c7c6:	2300      	movne	r3, #0
 800c7c8:	b2db      	uxtb	r3, r3
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d001      	beq.n	800c7d2 <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800c7ce:	2301      	movs	r3, #1
 800c7d0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	f000 809f 	beq.w	800c91a <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	0b9b      	lsrs	r3, r3, #14
 800c7e0:	f003 0301 	and.w	r3, r3, #1
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	f000 8098 	beq.w	800c91a <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	4a33      	ldr	r2, [pc, #204]	; (800c8c0 <I2C_Slave_ISR_DMA+0x274>)
 800c7f2:	4293      	cmp	r3, r2
 800c7f4:	d059      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	4a31      	ldr	r2, [pc, #196]	; (800c8c4 <I2C_Slave_ISR_DMA+0x278>)
 800c7fe:	4293      	cmp	r3, r2
 800c800:	d053      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	4a2f      	ldr	r2, [pc, #188]	; (800c8c8 <I2C_Slave_ISR_DMA+0x27c>)
 800c80a:	4293      	cmp	r3, r2
 800c80c:	d04d      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	4a2d      	ldr	r2, [pc, #180]	; (800c8cc <I2C_Slave_ISR_DMA+0x280>)
 800c816:	4293      	cmp	r3, r2
 800c818:	d047      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	4a2b      	ldr	r2, [pc, #172]	; (800c8d0 <I2C_Slave_ISR_DMA+0x284>)
 800c822:	4293      	cmp	r3, r2
 800c824:	d041      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	4a29      	ldr	r2, [pc, #164]	; (800c8d4 <I2C_Slave_ISR_DMA+0x288>)
 800c82e:	4293      	cmp	r3, r2
 800c830:	d03b      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	4a27      	ldr	r2, [pc, #156]	; (800c8d8 <I2C_Slave_ISR_DMA+0x28c>)
 800c83a:	4293      	cmp	r3, r2
 800c83c:	d035      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	4a25      	ldr	r2, [pc, #148]	; (800c8dc <I2C_Slave_ISR_DMA+0x290>)
 800c846:	4293      	cmp	r3, r2
 800c848:	d02f      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	4a23      	ldr	r2, [pc, #140]	; (800c8e0 <I2C_Slave_ISR_DMA+0x294>)
 800c852:	4293      	cmp	r3, r2
 800c854:	d029      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	4a21      	ldr	r2, [pc, #132]	; (800c8e4 <I2C_Slave_ISR_DMA+0x298>)
 800c85e:	4293      	cmp	r3, r2
 800c860:	d023      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	4a1f      	ldr	r2, [pc, #124]	; (800c8e8 <I2C_Slave_ISR_DMA+0x29c>)
 800c86a:	4293      	cmp	r3, r2
 800c86c:	d01d      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	4a1d      	ldr	r2, [pc, #116]	; (800c8ec <I2C_Slave_ISR_DMA+0x2a0>)
 800c876:	4293      	cmp	r3, r2
 800c878:	d017      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	4a1b      	ldr	r2, [pc, #108]	; (800c8f0 <I2C_Slave_ISR_DMA+0x2a4>)
 800c882:	4293      	cmp	r3, r2
 800c884:	d011      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	4a19      	ldr	r2, [pc, #100]	; (800c8f4 <I2C_Slave_ISR_DMA+0x2a8>)
 800c88e:	4293      	cmp	r3, r2
 800c890:	d00b      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	4a17      	ldr	r2, [pc, #92]	; (800c8f8 <I2C_Slave_ISR_DMA+0x2ac>)
 800c89a:	4293      	cmp	r3, r2
 800c89c:	d005      	beq.n	800c8aa <I2C_Slave_ISR_DMA+0x25e>
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	4a15      	ldr	r2, [pc, #84]	; (800c8fc <I2C_Slave_ISR_DMA+0x2b0>)
 800c8a6:	4293      	cmp	r3, r2
 800c8a8:	d12a      	bne.n	800c900 <I2C_Slave_ISR_DMA+0x2b4>
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	685b      	ldr	r3, [r3, #4]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	bf0c      	ite	eq
 800c8b6:	2301      	moveq	r3, #1
 800c8b8:	2300      	movne	r3, #0
 800c8ba:	b2db      	uxtb	r3, r3
 800c8bc:	e029      	b.n	800c912 <I2C_Slave_ISR_DMA+0x2c6>
 800c8be:	bf00      	nop
 800c8c0:	40020010 	.word	0x40020010
 800c8c4:	40020028 	.word	0x40020028
 800c8c8:	40020040 	.word	0x40020040
 800c8cc:	40020058 	.word	0x40020058
 800c8d0:	40020070 	.word	0x40020070
 800c8d4:	40020088 	.word	0x40020088
 800c8d8:	400200a0 	.word	0x400200a0
 800c8dc:	400200b8 	.word	0x400200b8
 800c8e0:	40020410 	.word	0x40020410
 800c8e4:	40020428 	.word	0x40020428
 800c8e8:	40020440 	.word	0x40020440
 800c8ec:	40020458 	.word	0x40020458
 800c8f0:	40020470 	.word	0x40020470
 800c8f4:	40020488 	.word	0x40020488
 800c8f8:	400204a0 	.word	0x400204a0
 800c8fc:	400204b8 	.word	0x400204b8
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	685b      	ldr	r3, [r3, #4]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	bf0c      	ite	eq
 800c90c:	2301      	moveq	r3, #1
 800c90e:	2300      	movne	r3, #0
 800c910:	b2db      	uxtb	r3, r3
 800c912:	2b00      	cmp	r3, #0
 800c914:	d001      	beq.n	800c91a <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800c916:	2301      	movs	r3, #1
 800c918:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800c91a:	69fb      	ldr	r3, [r7, #28]
 800c91c:	2b01      	cmp	r3, #1
 800c91e:	d128      	bne.n	800c972 <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c926:	b2db      	uxtb	r3, r3
 800c928:	2b28      	cmp	r3, #40	; 0x28
 800c92a:	d108      	bne.n	800c93e <I2C_Slave_ISR_DMA+0x2f2>
 800c92c:	69bb      	ldr	r3, [r7, #24]
 800c92e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c932:	d104      	bne.n	800c93e <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800c934:	68b9      	ldr	r1, [r7, #8]
 800c936:	68f8      	ldr	r0, [r7, #12]
 800c938:	f000 fcb0 	bl	800d29c <I2C_ITListenCplt>
 800c93c:	e048      	b.n	800c9d0 <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c944:	b2db      	uxtb	r3, r3
 800c946:	2b29      	cmp	r3, #41	; 0x29
 800c948:	d10e      	bne.n	800c968 <I2C_Slave_ISR_DMA+0x31c>
 800c94a:	69bb      	ldr	r3, [r7, #24]
 800c94c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c950:	d00a      	beq.n	800c968 <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	2210      	movs	r2, #16
 800c958:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800c95a:	68f8      	ldr	r0, [r7, #12]
 800c95c:	f000 fe0b 	bl	800d576 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800c960:	68f8      	ldr	r0, [r7, #12]
 800c962:	f000 f918 	bl	800cb96 <I2C_ITSlaveSeqCplt>
 800c966:	e033      	b.n	800c9d0 <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	2210      	movs	r2, #16
 800c96e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800c970:	e034      	b.n	800c9dc <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	2210      	movs	r2, #16
 800c978:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c97e:	f043 0204 	orr.w	r2, r3, #4
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c98c:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800c98e:	69bb      	ldr	r3, [r7, #24]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d003      	beq.n	800c99c <I2C_Slave_ISR_DMA+0x350>
 800c994:	69bb      	ldr	r3, [r7, #24]
 800c996:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c99a:	d11f      	bne.n	800c9dc <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800c99c:	7dfb      	ldrb	r3, [r7, #23]
 800c99e:	2b21      	cmp	r3, #33	; 0x21
 800c9a0:	d002      	beq.n	800c9a8 <I2C_Slave_ISR_DMA+0x35c>
 800c9a2:	7dfb      	ldrb	r3, [r7, #23]
 800c9a4:	2b29      	cmp	r3, #41	; 0x29
 800c9a6:	d103      	bne.n	800c9b0 <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	2221      	movs	r2, #33	; 0x21
 800c9ac:	631a      	str	r2, [r3, #48]	; 0x30
 800c9ae:	e008      	b.n	800c9c2 <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800c9b0:	7dfb      	ldrb	r3, [r7, #23]
 800c9b2:	2b22      	cmp	r3, #34	; 0x22
 800c9b4:	d002      	beq.n	800c9bc <I2C_Slave_ISR_DMA+0x370>
 800c9b6:	7dfb      	ldrb	r3, [r7, #23]
 800c9b8:	2b2a      	cmp	r3, #42	; 0x2a
 800c9ba:	d102      	bne.n	800c9c2 <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	2222      	movs	r2, #34	; 0x22
 800c9c0:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c9c6:	4619      	mov	r1, r3
 800c9c8:	68f8      	ldr	r0, [r7, #12]
 800c9ca:	f000 fcbd 	bl	800d348 <I2C_ITError>
      if (treatdmanack == 1U)
 800c9ce:	e005      	b.n	800c9dc <I2C_Slave_ISR_DMA+0x390>
 800c9d0:	e004      	b.n	800c9dc <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	2210      	movs	r2, #16
 800c9d8:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800c9da:	e011      	b.n	800ca00 <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800c9dc:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800c9de:	e00f      	b.n	800ca00 <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800c9e0:	68bb      	ldr	r3, [r7, #8]
 800c9e2:	08db      	lsrs	r3, r3, #3
 800c9e4:	f003 0301 	and.w	r3, r3, #1
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d009      	beq.n	800ca00 <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	08db      	lsrs	r3, r3, #3
 800c9f0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d003      	beq.n	800ca00 <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800c9f8:	68b9      	ldr	r1, [r7, #8]
 800c9fa:	68f8      	ldr	r0, [r7, #12]
 800c9fc:	f000 f80a 	bl	800ca14 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	2200      	movs	r2, #0
 800ca04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800ca08:	2300      	movs	r3, #0
}
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	3720      	adds	r7, #32
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	bd80      	pop	{r7, pc}
 800ca12:	bf00      	nop

0800ca14 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b084      	sub	sp, #16
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	6078      	str	r0, [r7, #4]
 800ca1c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ca24:	b2db      	uxtb	r3, r3
 800ca26:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800ca2a:	2b28      	cmp	r3, #40	; 0x28
 800ca2c:	d16a      	bne.n	800cb04 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	699b      	ldr	r3, [r3, #24]
 800ca34:	0c1b      	lsrs	r3, r3, #16
 800ca36:	b2db      	uxtb	r3, r3
 800ca38:	f003 0301 	and.w	r3, r3, #1
 800ca3c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	699b      	ldr	r3, [r3, #24]
 800ca44:	0c1b      	lsrs	r3, r3, #16
 800ca46:	b29b      	uxth	r3, r3
 800ca48:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800ca4c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	689b      	ldr	r3, [r3, #8]
 800ca54:	b29b      	uxth	r3, r3
 800ca56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ca5a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	68db      	ldr	r3, [r3, #12]
 800ca62:	b29b      	uxth	r3, r3
 800ca64:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800ca68:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	68db      	ldr	r3, [r3, #12]
 800ca6e:	2b02      	cmp	r3, #2
 800ca70:	d138      	bne.n	800cae4 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800ca72:	897b      	ldrh	r3, [r7, #10]
 800ca74:	09db      	lsrs	r3, r3, #7
 800ca76:	b29a      	uxth	r2, r3
 800ca78:	89bb      	ldrh	r3, [r7, #12]
 800ca7a:	4053      	eors	r3, r2
 800ca7c:	b29b      	uxth	r3, r3
 800ca7e:	f003 0306 	and.w	r3, r3, #6
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d11c      	bne.n	800cac0 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800ca86:	897b      	ldrh	r3, [r7, #10]
 800ca88:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ca8e:	1c5a      	adds	r2, r3, #1
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ca98:	2b02      	cmp	r3, #2
 800ca9a:	d13b      	bne.n	800cb14 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2200      	movs	r2, #0
 800caa0:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	2208      	movs	r2, #8
 800caa8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	2200      	movs	r2, #0
 800caae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800cab2:	89ba      	ldrh	r2, [r7, #12]
 800cab4:	7bfb      	ldrb	r3, [r7, #15]
 800cab6:	4619      	mov	r1, r3
 800cab8:	6878      	ldr	r0, [r7, #4]
 800caba:	f7ff f91e 	bl	800bcfa <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800cabe:	e029      	b.n	800cb14 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800cac0:	893b      	ldrh	r3, [r7, #8]
 800cac2:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800cac4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800cac8:	6878      	ldr	r0, [r7, #4]
 800caca:	f001 f81d 	bl	800db08 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2200      	movs	r2, #0
 800cad2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800cad6:	89ba      	ldrh	r2, [r7, #12]
 800cad8:	7bfb      	ldrb	r3, [r7, #15]
 800cada:	4619      	mov	r1, r3
 800cadc:	6878      	ldr	r0, [r7, #4]
 800cade:	f7ff f90c 	bl	800bcfa <HAL_I2C_AddrCallback>
}
 800cae2:	e017      	b.n	800cb14 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800cae4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800cae8:	6878      	ldr	r0, [r7, #4]
 800caea:	f001 f80d 	bl	800db08 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	2200      	movs	r2, #0
 800caf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800caf6:	89ba      	ldrh	r2, [r7, #12]
 800caf8:	7bfb      	ldrb	r3, [r7, #15]
 800cafa:	4619      	mov	r1, r3
 800cafc:	6878      	ldr	r0, [r7, #4]
 800cafe:	f7ff f8fc 	bl	800bcfa <HAL_I2C_AddrCallback>
}
 800cb02:	e007      	b.n	800cb14 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	2208      	movs	r2, #8
 800cb0a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	2200      	movs	r2, #0
 800cb10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800cb14:	bf00      	nop
 800cb16:	3710      	adds	r7, #16
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	bd80      	pop	{r7, pc}

0800cb1c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800cb1c:	b580      	push	{r7, lr}
 800cb1e:	b082      	sub	sp, #8
 800cb20:	af00      	add	r7, sp, #0
 800cb22:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	2200      	movs	r2, #0
 800cb28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cb32:	b2db      	uxtb	r3, r3
 800cb34:	2b21      	cmp	r3, #33	; 0x21
 800cb36:	d115      	bne.n	800cb64 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	2220      	movs	r2, #32
 800cb3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	2211      	movs	r2, #17
 800cb44:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	2200      	movs	r2, #0
 800cb4a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800cb4c:	2101      	movs	r1, #1
 800cb4e:	6878      	ldr	r0, [r7, #4]
 800cb50:	f000 ffda 	bl	800db08 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	2200      	movs	r2, #0
 800cb58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800cb5c:	6878      	ldr	r0, [r7, #4]
 800cb5e:	f7ff f8a4 	bl	800bcaa <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800cb62:	e014      	b.n	800cb8e <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2220      	movs	r2, #32
 800cb68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2212      	movs	r2, #18
 800cb70:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2200      	movs	r2, #0
 800cb76:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800cb78:	2102      	movs	r1, #2
 800cb7a:	6878      	ldr	r0, [r7, #4]
 800cb7c:	f000 ffc4 	bl	800db08 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	2200      	movs	r2, #0
 800cb84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800cb88:	6878      	ldr	r0, [r7, #4]
 800cb8a:	f7ff f898 	bl	800bcbe <HAL_I2C_MasterRxCpltCallback>
}
 800cb8e:	bf00      	nop
 800cb90:	3708      	adds	r7, #8
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}

0800cb96 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800cb96:	b580      	push	{r7, lr}
 800cb98:	b084      	sub	sp, #16
 800cb9a:	af00      	add	r7, sp, #0
 800cb9c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	2200      	movs	r2, #0
 800cbaa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	0b9b      	lsrs	r3, r3, #14
 800cbb2:	f003 0301 	and.w	r3, r3, #1
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d008      	beq.n	800cbcc <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	681a      	ldr	r2, [r3, #0]
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800cbc8:	601a      	str	r2, [r3, #0]
 800cbca:	e00d      	b.n	800cbe8 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	0bdb      	lsrs	r3, r3, #15
 800cbd0:	f003 0301 	and.w	r3, r3, #1
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d007      	beq.n	800cbe8 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	681a      	ldr	r2, [r3, #0]
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800cbe6:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cbee:	b2db      	uxtb	r3, r3
 800cbf0:	2b29      	cmp	r3, #41	; 0x29
 800cbf2:	d112      	bne.n	800cc1a <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2228      	movs	r2, #40	; 0x28
 800cbf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2221      	movs	r2, #33	; 0x21
 800cc00:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800cc02:	2101      	movs	r1, #1
 800cc04:	6878      	ldr	r0, [r7, #4]
 800cc06:	f000 ff7f 	bl	800db08 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800cc12:	6878      	ldr	r0, [r7, #4]
 800cc14:	f7ff f85d 	bl	800bcd2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800cc18:	e017      	b.n	800cc4a <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cc20:	b2db      	uxtb	r3, r3
 800cc22:	2b2a      	cmp	r3, #42	; 0x2a
 800cc24:	d111      	bne.n	800cc4a <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	2228      	movs	r2, #40	; 0x28
 800cc2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	2222      	movs	r2, #34	; 0x22
 800cc32:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800cc34:	2102      	movs	r1, #2
 800cc36:	6878      	ldr	r0, [r7, #4]
 800cc38:	f000 ff66 	bl	800db08 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	2200      	movs	r2, #0
 800cc40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800cc44:	6878      	ldr	r0, [r7, #4]
 800cc46:	f7ff f84e 	bl	800bce6 <HAL_I2C_SlaveRxCpltCallback>
}
 800cc4a:	bf00      	nop
 800cc4c:	3710      	adds	r7, #16
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	bd80      	pop	{r7, pc}
	...

0800cc54 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b086      	sub	sp, #24
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
 800cc5c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	2220      	movs	r2, #32
 800cc68:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cc70:	b2db      	uxtb	r3, r3
 800cc72:	2b21      	cmp	r3, #33	; 0x21
 800cc74:	d107      	bne.n	800cc86 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800cc76:	2101      	movs	r1, #1
 800cc78:	6878      	ldr	r0, [r7, #4]
 800cc7a:	f000 ff45 	bl	800db08 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	2211      	movs	r2, #17
 800cc82:	631a      	str	r2, [r3, #48]	; 0x30
 800cc84:	e00c      	b.n	800cca0 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cc8c:	b2db      	uxtb	r3, r3
 800cc8e:	2b22      	cmp	r3, #34	; 0x22
 800cc90:	d106      	bne.n	800cca0 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800cc92:	2102      	movs	r1, #2
 800cc94:	6878      	ldr	r0, [r7, #4]
 800cc96:	f000 ff37 	bl	800db08 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	2212      	movs	r2, #18
 800cc9e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	6859      	ldr	r1, [r3, #4]
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681a      	ldr	r2, [r3, #0]
 800ccaa:	4b4d      	ldr	r3, [pc, #308]	; (800cde0 <I2C_ITMasterCplt+0x18c>)
 800ccac:	400b      	ands	r3, r1
 800ccae:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	4a4a      	ldr	r2, [pc, #296]	; (800cde4 <I2C_ITMasterCplt+0x190>)
 800ccba:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800ccbc:	697b      	ldr	r3, [r7, #20]
 800ccbe:	091b      	lsrs	r3, r3, #4
 800ccc0:	f003 0301 	and.w	r3, r3, #1
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d009      	beq.n	800ccdc <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	2210      	movs	r2, #16
 800ccce:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccd4:	f043 0204 	orr.w	r2, r3, #4
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cce2:	b2db      	uxtb	r3, r3
 800cce4:	2b60      	cmp	r3, #96	; 0x60
 800cce6:	d10b      	bne.n	800cd00 <I2C_ITMasterCplt+0xac>
 800cce8:	697b      	ldr	r3, [r7, #20]
 800ccea:	089b      	lsrs	r3, r3, #2
 800ccec:	f003 0301 	and.w	r3, r3, #1
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d005      	beq.n	800cd00 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ccfa:	b2db      	uxtb	r3, r3
 800ccfc:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800ccfe:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800cd00:	6878      	ldr	r0, [r7, #4]
 800cd02:	f000 fc38 	bl	800d576 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd0a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cd12:	b2db      	uxtb	r3, r3
 800cd14:	2b60      	cmp	r3, #96	; 0x60
 800cd16:	d002      	beq.n	800cd1e <I2C_ITMasterCplt+0xca>
 800cd18:	693b      	ldr	r3, [r7, #16]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d006      	beq.n	800cd2c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd22:	4619      	mov	r1, r3
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f000 fb0f 	bl	800d348 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800cd2a:	e054      	b.n	800cdd6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cd32:	b2db      	uxtb	r3, r3
 800cd34:	2b21      	cmp	r3, #33	; 0x21
 800cd36:	d124      	bne.n	800cd82 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	2220      	movs	r2, #32
 800cd3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	2200      	movs	r2, #0
 800cd44:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800cd4c:	b2db      	uxtb	r3, r3
 800cd4e:	2b40      	cmp	r3, #64	; 0x40
 800cd50:	d10b      	bne.n	800cd6a <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	2200      	movs	r2, #0
 800cd56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2200      	movs	r2, #0
 800cd5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800cd62:	6878      	ldr	r0, [r7, #4]
 800cd64:	f7fe ffe1 	bl	800bd2a <HAL_I2C_MemTxCpltCallback>
}
 800cd68:	e035      	b.n	800cdd6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	2200      	movs	r2, #0
 800cd76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800cd7a:	6878      	ldr	r0, [r7, #4]
 800cd7c:	f7fe ff95 	bl	800bcaa <HAL_I2C_MasterTxCpltCallback>
}
 800cd80:	e029      	b.n	800cdd6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cd88:	b2db      	uxtb	r3, r3
 800cd8a:	2b22      	cmp	r3, #34	; 0x22
 800cd8c:	d123      	bne.n	800cdd6 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	2220      	movs	r2, #32
 800cd92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2200      	movs	r2, #0
 800cd9a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800cda2:	b2db      	uxtb	r3, r3
 800cda4:	2b40      	cmp	r3, #64	; 0x40
 800cda6:	d10b      	bne.n	800cdc0 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	2200      	movs	r2, #0
 800cdac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800cdb8:	6878      	ldr	r0, [r7, #4]
 800cdba:	f7fe ffc0 	bl	800bd3e <HAL_I2C_MemRxCpltCallback>
}
 800cdbe:	e00a      	b.n	800cdd6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	2200      	movs	r2, #0
 800cdcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800cdd0:	6878      	ldr	r0, [r7, #4]
 800cdd2:	f7fe ff74 	bl	800bcbe <HAL_I2C_MasterRxCpltCallback>
}
 800cdd6:	bf00      	nop
 800cdd8:	3718      	adds	r7, #24
 800cdda:	46bd      	mov	sp, r7
 800cddc:	bd80      	pop	{r7, pc}
 800cdde:	bf00      	nop
 800cde0:	fe00e800 	.word	0xfe00e800
 800cde4:	ffff0000 	.word	0xffff0000

0800cde8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b086      	sub	sp, #24
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
 800cdf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800cdfa:	683b      	ldr	r3, [r7, #0]
 800cdfc:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce02:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ce0a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	2220      	movs	r2, #32
 800ce12:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800ce14:	7afb      	ldrb	r3, [r7, #11]
 800ce16:	2b21      	cmp	r3, #33	; 0x21
 800ce18:	d002      	beq.n	800ce20 <I2C_ITSlaveCplt+0x38>
 800ce1a:	7afb      	ldrb	r3, [r7, #11]
 800ce1c:	2b29      	cmp	r3, #41	; 0x29
 800ce1e:	d108      	bne.n	800ce32 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800ce20:	f248 0101 	movw	r1, #32769	; 0x8001
 800ce24:	6878      	ldr	r0, [r7, #4]
 800ce26:	f000 fe6f 	bl	800db08 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	2221      	movs	r2, #33	; 0x21
 800ce2e:	631a      	str	r2, [r3, #48]	; 0x30
 800ce30:	e019      	b.n	800ce66 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800ce32:	7afb      	ldrb	r3, [r7, #11]
 800ce34:	2b22      	cmp	r3, #34	; 0x22
 800ce36:	d002      	beq.n	800ce3e <I2C_ITSlaveCplt+0x56>
 800ce38:	7afb      	ldrb	r3, [r7, #11]
 800ce3a:	2b2a      	cmp	r3, #42	; 0x2a
 800ce3c:	d108      	bne.n	800ce50 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800ce3e:	f248 0102 	movw	r1, #32770	; 0x8002
 800ce42:	6878      	ldr	r0, [r7, #4]
 800ce44:	f000 fe60 	bl	800db08 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	2222      	movs	r2, #34	; 0x22
 800ce4c:	631a      	str	r2, [r3, #48]	; 0x30
 800ce4e:	e00a      	b.n	800ce66 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800ce50:	7afb      	ldrb	r3, [r7, #11]
 800ce52:	2b28      	cmp	r3, #40	; 0x28
 800ce54:	d107      	bne.n	800ce66 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800ce56:	f248 0103 	movw	r1, #32771	; 0x8003
 800ce5a:	6878      	ldr	r0, [r7, #4]
 800ce5c:	f000 fe54 	bl	800db08 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	2200      	movs	r2, #0
 800ce64:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	685a      	ldr	r2, [r3, #4]
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ce74:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	6859      	ldr	r1, [r3, #4]
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681a      	ldr	r2, [r3, #0]
 800ce80:	4b80      	ldr	r3, [pc, #512]	; (800d084 <I2C_ITSlaveCplt+0x29c>)
 800ce82:	400b      	ands	r3, r1
 800ce84:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800ce86:	6878      	ldr	r0, [r7, #4]
 800ce88:	f000 fb75 	bl	800d576 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800ce8c:	693b      	ldr	r3, [r7, #16]
 800ce8e:	0b9b      	lsrs	r3, r3, #14
 800ce90:	f003 0301 	and.w	r3, r3, #1
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d07a      	beq.n	800cf8e <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	681a      	ldr	r2, [r3, #0]
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800cea6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	f000 8112 	beq.w	800d0d6 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	4a73      	ldr	r2, [pc, #460]	; (800d088 <I2C_ITSlaveCplt+0x2a0>)
 800ceba:	4293      	cmp	r3, r2
 800cebc:	d059      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4a71      	ldr	r2, [pc, #452]	; (800d08c <I2C_ITSlaveCplt+0x2a4>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d053      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	4a6f      	ldr	r2, [pc, #444]	; (800d090 <I2C_ITSlaveCplt+0x2a8>)
 800ced2:	4293      	cmp	r3, r2
 800ced4:	d04d      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	4a6d      	ldr	r2, [pc, #436]	; (800d094 <I2C_ITSlaveCplt+0x2ac>)
 800cede:	4293      	cmp	r3, r2
 800cee0:	d047      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	4a6b      	ldr	r2, [pc, #428]	; (800d098 <I2C_ITSlaveCplt+0x2b0>)
 800ceea:	4293      	cmp	r3, r2
 800ceec:	d041      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	4a69      	ldr	r2, [pc, #420]	; (800d09c <I2C_ITSlaveCplt+0x2b4>)
 800cef6:	4293      	cmp	r3, r2
 800cef8:	d03b      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	4a67      	ldr	r2, [pc, #412]	; (800d0a0 <I2C_ITSlaveCplt+0x2b8>)
 800cf02:	4293      	cmp	r3, r2
 800cf04:	d035      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	4a65      	ldr	r2, [pc, #404]	; (800d0a4 <I2C_ITSlaveCplt+0x2bc>)
 800cf0e:	4293      	cmp	r3, r2
 800cf10:	d02f      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	4a63      	ldr	r2, [pc, #396]	; (800d0a8 <I2C_ITSlaveCplt+0x2c0>)
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d029      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	4a61      	ldr	r2, [pc, #388]	; (800d0ac <I2C_ITSlaveCplt+0x2c4>)
 800cf26:	4293      	cmp	r3, r2
 800cf28:	d023      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	4a5f      	ldr	r2, [pc, #380]	; (800d0b0 <I2C_ITSlaveCplt+0x2c8>)
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d01d      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	4a5d      	ldr	r2, [pc, #372]	; (800d0b4 <I2C_ITSlaveCplt+0x2cc>)
 800cf3e:	4293      	cmp	r3, r2
 800cf40:	d017      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	4a5b      	ldr	r2, [pc, #364]	; (800d0b8 <I2C_ITSlaveCplt+0x2d0>)
 800cf4a:	4293      	cmp	r3, r2
 800cf4c:	d011      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	4a59      	ldr	r2, [pc, #356]	; (800d0bc <I2C_ITSlaveCplt+0x2d4>)
 800cf56:	4293      	cmp	r3, r2
 800cf58:	d00b      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	4a57      	ldr	r2, [pc, #348]	; (800d0c0 <I2C_ITSlaveCplt+0x2d8>)
 800cf62:	4293      	cmp	r3, r2
 800cf64:	d005      	beq.n	800cf72 <I2C_ITSlaveCplt+0x18a>
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	4a55      	ldr	r2, [pc, #340]	; (800d0c4 <I2C_ITSlaveCplt+0x2dc>)
 800cf6e:	4293      	cmp	r3, r2
 800cf70:	d105      	bne.n	800cf7e <I2C_ITSlaveCplt+0x196>
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	685b      	ldr	r3, [r3, #4]
 800cf7a:	b29b      	uxth	r3, r3
 800cf7c:	e004      	b.n	800cf88 <I2C_ITSlaveCplt+0x1a0>
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	685b      	ldr	r3, [r3, #4]
 800cf86:	b29b      	uxth	r3, r3
 800cf88:	687a      	ldr	r2, [r7, #4]
 800cf8a:	8553      	strh	r3, [r2, #42]	; 0x2a
 800cf8c:	e0a3      	b.n	800d0d6 <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800cf8e:	693b      	ldr	r3, [r7, #16]
 800cf90:	0bdb      	lsrs	r3, r3, #15
 800cf92:	f003 0301 	and.w	r3, r3, #1
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	f000 809d 	beq.w	800d0d6 <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	681a      	ldr	r2, [r3, #0]
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800cfaa:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	f000 8090 	beq.w	800d0d6 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	4a32      	ldr	r2, [pc, #200]	; (800d088 <I2C_ITSlaveCplt+0x2a0>)
 800cfbe:	4293      	cmp	r3, r2
 800cfc0:	d059      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	4a30      	ldr	r2, [pc, #192]	; (800d08c <I2C_ITSlaveCplt+0x2a4>)
 800cfca:	4293      	cmp	r3, r2
 800cfcc:	d053      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	4a2e      	ldr	r2, [pc, #184]	; (800d090 <I2C_ITSlaveCplt+0x2a8>)
 800cfd6:	4293      	cmp	r3, r2
 800cfd8:	d04d      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	4a2c      	ldr	r2, [pc, #176]	; (800d094 <I2C_ITSlaveCplt+0x2ac>)
 800cfe2:	4293      	cmp	r3, r2
 800cfe4:	d047      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	4a2a      	ldr	r2, [pc, #168]	; (800d098 <I2C_ITSlaveCplt+0x2b0>)
 800cfee:	4293      	cmp	r3, r2
 800cff0:	d041      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	4a28      	ldr	r2, [pc, #160]	; (800d09c <I2C_ITSlaveCplt+0x2b4>)
 800cffa:	4293      	cmp	r3, r2
 800cffc:	d03b      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	4a26      	ldr	r2, [pc, #152]	; (800d0a0 <I2C_ITSlaveCplt+0x2b8>)
 800d006:	4293      	cmp	r3, r2
 800d008:	d035      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	4a24      	ldr	r2, [pc, #144]	; (800d0a4 <I2C_ITSlaveCplt+0x2bc>)
 800d012:	4293      	cmp	r3, r2
 800d014:	d02f      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	4a22      	ldr	r2, [pc, #136]	; (800d0a8 <I2C_ITSlaveCplt+0x2c0>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d029      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	4a20      	ldr	r2, [pc, #128]	; (800d0ac <I2C_ITSlaveCplt+0x2c4>)
 800d02a:	4293      	cmp	r3, r2
 800d02c:	d023      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	4a1e      	ldr	r2, [pc, #120]	; (800d0b0 <I2C_ITSlaveCplt+0x2c8>)
 800d036:	4293      	cmp	r3, r2
 800d038:	d01d      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	4a1c      	ldr	r2, [pc, #112]	; (800d0b4 <I2C_ITSlaveCplt+0x2cc>)
 800d042:	4293      	cmp	r3, r2
 800d044:	d017      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	4a1a      	ldr	r2, [pc, #104]	; (800d0b8 <I2C_ITSlaveCplt+0x2d0>)
 800d04e:	4293      	cmp	r3, r2
 800d050:	d011      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	4a18      	ldr	r2, [pc, #96]	; (800d0bc <I2C_ITSlaveCplt+0x2d4>)
 800d05a:	4293      	cmp	r3, r2
 800d05c:	d00b      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	4a16      	ldr	r2, [pc, #88]	; (800d0c0 <I2C_ITSlaveCplt+0x2d8>)
 800d066:	4293      	cmp	r3, r2
 800d068:	d005      	beq.n	800d076 <I2C_ITSlaveCplt+0x28e>
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	4a14      	ldr	r2, [pc, #80]	; (800d0c4 <I2C_ITSlaveCplt+0x2dc>)
 800d072:	4293      	cmp	r3, r2
 800d074:	d128      	bne.n	800d0c8 <I2C_ITSlaveCplt+0x2e0>
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	685b      	ldr	r3, [r3, #4]
 800d07e:	b29b      	uxth	r3, r3
 800d080:	e027      	b.n	800d0d2 <I2C_ITSlaveCplt+0x2ea>
 800d082:	bf00      	nop
 800d084:	fe00e800 	.word	0xfe00e800
 800d088:	40020010 	.word	0x40020010
 800d08c:	40020028 	.word	0x40020028
 800d090:	40020040 	.word	0x40020040
 800d094:	40020058 	.word	0x40020058
 800d098:	40020070 	.word	0x40020070
 800d09c:	40020088 	.word	0x40020088
 800d0a0:	400200a0 	.word	0x400200a0
 800d0a4:	400200b8 	.word	0x400200b8
 800d0a8:	40020410 	.word	0x40020410
 800d0ac:	40020428 	.word	0x40020428
 800d0b0:	40020440 	.word	0x40020440
 800d0b4:	40020458 	.word	0x40020458
 800d0b8:	40020470 	.word	0x40020470
 800d0bc:	40020488 	.word	0x40020488
 800d0c0:	400204a0 	.word	0x400204a0
 800d0c4:	400204b8 	.word	0x400204b8
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	685b      	ldr	r3, [r3, #4]
 800d0d0:	b29b      	uxth	r3, r3
 800d0d2:	687a      	ldr	r2, [r7, #4]
 800d0d4:	8553      	strh	r3, [r2, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800d0d6:	697b      	ldr	r3, [r7, #20]
 800d0d8:	089b      	lsrs	r3, r3, #2
 800d0da:	f003 0301 	and.w	r3, r3, #1
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d020      	beq.n	800d124 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800d0e2:	697b      	ldr	r3, [r7, #20]
 800d0e4:	f023 0304 	bic.w	r3, r3, #4
 800d0e8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0f4:	b2d2      	uxtb	r2, r2
 800d0f6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0fc:	1c5a      	adds	r2, r3, #1
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d106:	2b00      	cmp	r3, #0
 800d108:	d00c      	beq.n	800d124 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d10e:	3b01      	subs	r3, #1
 800d110:	b29a      	uxth	r2, r3
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d11a:	b29b      	uxth	r3, r3
 800d11c:	3b01      	subs	r3, #1
 800d11e:	b29a      	uxth	r2, r3
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d128:	b29b      	uxth	r3, r3
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d005      	beq.n	800d13a <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d132:	f043 0204 	orr.w	r2, r3, #4
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	645a      	str	r2, [r3, #68]	; 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	091b      	lsrs	r3, r3, #4
 800d13e:	f003 0301 	and.w	r3, r3, #1
 800d142:	2b00      	cmp	r3, #0
 800d144:	d04a      	beq.n	800d1dc <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800d146:	693b      	ldr	r3, [r7, #16]
 800d148:	091b      	lsrs	r3, r3, #4
 800d14a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d044      	beq.n	800d1dc <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d156:	b29b      	uxth	r3, r3
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d128      	bne.n	800d1ae <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d162:	b2db      	uxtb	r3, r3
 800d164:	2b28      	cmp	r3, #40	; 0x28
 800d166:	d108      	bne.n	800d17a <I2C_ITSlaveCplt+0x392>
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d16e:	d104      	bne.n	800d17a <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800d170:	6979      	ldr	r1, [r7, #20]
 800d172:	6878      	ldr	r0, [r7, #4]
 800d174:	f000 f892 	bl	800d29c <I2C_ITListenCplt>
 800d178:	e030      	b.n	800d1dc <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d180:	b2db      	uxtb	r3, r3
 800d182:	2b29      	cmp	r3, #41	; 0x29
 800d184:	d10e      	bne.n	800d1a4 <I2C_ITSlaveCplt+0x3bc>
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800d18c:	d00a      	beq.n	800d1a4 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	2210      	movs	r2, #16
 800d194:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800d196:	6878      	ldr	r0, [r7, #4]
 800d198:	f000 f9ed 	bl	800d576 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800d19c:	6878      	ldr	r0, [r7, #4]
 800d19e:	f7ff fcfa 	bl	800cb96 <I2C_ITSlaveSeqCplt>
 800d1a2:	e01b      	b.n	800d1dc <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	2210      	movs	r2, #16
 800d1aa:	61da      	str	r2, [r3, #28]
 800d1ac:	e016      	b.n	800d1dc <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	2210      	movs	r2, #16
 800d1b4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d1ba:	f043 0204 	orr.w	r2, r3, #4
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d003      	beq.n	800d1d0 <I2C_ITSlaveCplt+0x3e8>
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d1ce:	d105      	bne.n	800d1dc <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d1d4:	4619      	mov	r1, r3
 800d1d6:	6878      	ldr	r0, [r7, #4]
 800d1d8:	f000 f8b6 	bl	800d348 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	2200      	movs	r2, #0
 800d1e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	2200      	movs	r2, #0
 800d1e8:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d010      	beq.n	800d214 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d1f6:	4619      	mov	r1, r3
 800d1f8:	6878      	ldr	r0, [r7, #4]
 800d1fa:	f000 f8a5 	bl	800d348 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d204:	b2db      	uxtb	r3, r3
 800d206:	2b28      	cmp	r3, #40	; 0x28
 800d208:	d141      	bne.n	800d28e <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800d20a:	6979      	ldr	r1, [r7, #20]
 800d20c:	6878      	ldr	r0, [r7, #4]
 800d20e:	f000 f845 	bl	800d29c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800d212:	e03c      	b.n	800d28e <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d218:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800d21c:	d014      	beq.n	800d248 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800d21e:	6878      	ldr	r0, [r7, #4]
 800d220:	f7ff fcb9 	bl	800cb96 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	4a1c      	ldr	r2, [pc, #112]	; (800d298 <I2C_ITSlaveCplt+0x4b0>)
 800d228:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	2220      	movs	r2, #32
 800d22e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	2200      	movs	r2, #0
 800d236:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2200      	movs	r2, #0
 800d23c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800d240:	6878      	ldr	r0, [r7, #4]
 800d242:	f7fe fd68 	bl	800bd16 <HAL_I2C_ListenCpltCallback>
}
 800d246:	e022      	b.n	800d28e <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d24e:	b2db      	uxtb	r3, r3
 800d250:	2b22      	cmp	r3, #34	; 0x22
 800d252:	d10e      	bne.n	800d272 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	2220      	movs	r2, #32
 800d258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	2200      	movs	r2, #0
 800d260:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	2200      	movs	r2, #0
 800d266:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800d26a:	6878      	ldr	r0, [r7, #4]
 800d26c:	f7fe fd3b 	bl	800bce6 <HAL_I2C_SlaveRxCpltCallback>
}
 800d270:	e00d      	b.n	800d28e <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	2220      	movs	r2, #32
 800d276:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	2200      	movs	r2, #0
 800d27e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	2200      	movs	r2, #0
 800d284:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800d288:	6878      	ldr	r0, [r7, #4]
 800d28a:	f7fe fd22 	bl	800bcd2 <HAL_I2C_SlaveTxCpltCallback>
}
 800d28e:	bf00      	nop
 800d290:	3718      	adds	r7, #24
 800d292:	46bd      	mov	sp, r7
 800d294:	bd80      	pop	{r7, pc}
 800d296:	bf00      	nop
 800d298:	ffff0000 	.word	0xffff0000

0800d29c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b082      	sub	sp, #8
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
 800d2a4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	4a26      	ldr	r2, [pc, #152]	; (800d344 <I2C_ITListenCplt+0xa8>)
 800d2aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	2220      	movs	r2, #32
 800d2b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	2200      	movs	r2, #0
 800d2be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800d2c8:	683b      	ldr	r3, [r7, #0]
 800d2ca:	089b      	lsrs	r3, r3, #2
 800d2cc:	f003 0301 	and.w	r3, r3, #1
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d022      	beq.n	800d31a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2de:	b2d2      	uxtb	r2, r2
 800d2e0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2e6:	1c5a      	adds	r2, r3, #1
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d012      	beq.n	800d31a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d2f8:	3b01      	subs	r3, #1
 800d2fa:	b29a      	uxth	r2, r3
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d304:	b29b      	uxth	r3, r3
 800d306:	3b01      	subs	r3, #1
 800d308:	b29a      	uxth	r2, r3
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d312:	f043 0204 	orr.w	r2, r3, #4
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800d31a:	f248 0103 	movw	r1, #32771	; 0x8003
 800d31e:	6878      	ldr	r0, [r7, #4]
 800d320:	f000 fbf2 	bl	800db08 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	2210      	movs	r2, #16
 800d32a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	2200      	movs	r2, #0
 800d330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800d334:	6878      	ldr	r0, [r7, #4]
 800d336:	f7fe fcee 	bl	800bd16 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800d33a:	bf00      	nop
 800d33c:	3708      	adds	r7, #8
 800d33e:	46bd      	mov	sp, r7
 800d340:	bd80      	pop	{r7, pc}
 800d342:	bf00      	nop
 800d344:	ffff0000 	.word	0xffff0000

0800d348 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b084      	sub	sp, #16
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
 800d350:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d358:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	2200      	movs	r2, #0
 800d35e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	4a6d      	ldr	r2, [pc, #436]	; (800d51c <I2C_ITError+0x1d4>)
 800d366:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	2200      	movs	r2, #0
 800d36c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	431a      	orrs	r2, r3
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800d37a:	7bfb      	ldrb	r3, [r7, #15]
 800d37c:	2b28      	cmp	r3, #40	; 0x28
 800d37e:	d005      	beq.n	800d38c <I2C_ITError+0x44>
 800d380:	7bfb      	ldrb	r3, [r7, #15]
 800d382:	2b29      	cmp	r3, #41	; 0x29
 800d384:	d002      	beq.n	800d38c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800d386:	7bfb      	ldrb	r3, [r7, #15]
 800d388:	2b2a      	cmp	r3, #42	; 0x2a
 800d38a:	d10b      	bne.n	800d3a4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800d38c:	2103      	movs	r1, #3
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f000 fbba 	bl	800db08 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2228      	movs	r2, #40	; 0x28
 800d398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	4a60      	ldr	r2, [pc, #384]	; (800d520 <I2C_ITError+0x1d8>)
 800d3a0:	635a      	str	r2, [r3, #52]	; 0x34
 800d3a2:	e030      	b.n	800d406 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800d3a4:	f248 0103 	movw	r1, #32771	; 0x8003
 800d3a8:	6878      	ldr	r0, [r7, #4]
 800d3aa:	f000 fbad 	bl	800db08 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800d3ae:	6878      	ldr	r0, [r7, #4]
 800d3b0:	f000 f8e1 	bl	800d576 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d3ba:	b2db      	uxtb	r3, r3
 800d3bc:	2b60      	cmp	r3, #96	; 0x60
 800d3be:	d01f      	beq.n	800d400 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2220      	movs	r2, #32
 800d3c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	699b      	ldr	r3, [r3, #24]
 800d3ce:	f003 0320 	and.w	r3, r3, #32
 800d3d2:	2b20      	cmp	r3, #32
 800d3d4:	d114      	bne.n	800d400 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	699b      	ldr	r3, [r3, #24]
 800d3dc:	f003 0310 	and.w	r3, r3, #16
 800d3e0:	2b10      	cmp	r3, #16
 800d3e2:	d109      	bne.n	800d3f8 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	2210      	movs	r2, #16
 800d3ea:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d3f0:	f043 0204 	orr.w	r2, r3, #4
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	2220      	movs	r2, #32
 800d3fe:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	2200      	movs	r2, #0
 800d404:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d40a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d410:	2b00      	cmp	r3, #0
 800d412:	d039      	beq.n	800d488 <I2C_ITError+0x140>
 800d414:	68bb      	ldr	r3, [r7, #8]
 800d416:	2b11      	cmp	r3, #17
 800d418:	d002      	beq.n	800d420 <I2C_ITError+0xd8>
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	2b21      	cmp	r3, #33	; 0x21
 800d41e:	d133      	bne.n	800d488 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d42a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d42e:	d107      	bne.n	800d440 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	681a      	ldr	r2, [r3, #0]
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d43e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d444:	4618      	mov	r0, r3
 800d446:	f7fd f857 	bl	800a4f8 <HAL_DMA_GetState>
 800d44a:	4603      	mov	r3, r0
 800d44c:	2b01      	cmp	r3, #1
 800d44e:	d017      	beq.n	800d480 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d454:	4a33      	ldr	r2, [pc, #204]	; (800d524 <I2C_ITError+0x1dc>)
 800d456:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2200      	movs	r2, #0
 800d45c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d464:	4618      	mov	r0, r3
 800d466:	f7fb fed7 	bl	8009218 <HAL_DMA_Abort_IT>
 800d46a:	4603      	mov	r3, r0
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d04d      	beq.n	800d50c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d474:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d476:	687a      	ldr	r2, [r7, #4]
 800d478:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800d47a:	4610      	mov	r0, r2
 800d47c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800d47e:	e045      	b.n	800d50c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800d480:	6878      	ldr	r0, [r7, #4]
 800d482:	f000 f851 	bl	800d528 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800d486:	e041      	b.n	800d50c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d039      	beq.n	800d504 <I2C_ITError+0x1bc>
 800d490:	68bb      	ldr	r3, [r7, #8]
 800d492:	2b12      	cmp	r3, #18
 800d494:	d002      	beq.n	800d49c <I2C_ITError+0x154>
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	2b22      	cmp	r3, #34	; 0x22
 800d49a:	d133      	bne.n	800d504 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d4a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d4aa:	d107      	bne.n	800d4bc <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	681a      	ldr	r2, [r3, #0]
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d4ba:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4c0:	4618      	mov	r0, r3
 800d4c2:	f7fd f819 	bl	800a4f8 <HAL_DMA_GetState>
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	2b01      	cmp	r3, #1
 800d4ca:	d017      	beq.n	800d4fc <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4d0:	4a14      	ldr	r2, [pc, #80]	; (800d524 <I2C_ITError+0x1dc>)
 800d4d2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	f7fb fe99 	bl	8009218 <HAL_DMA_Abort_IT>
 800d4e6:	4603      	mov	r3, r0
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d011      	beq.n	800d510 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d4f2:	687a      	ldr	r2, [r7, #4]
 800d4f4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800d4f6:	4610      	mov	r0, r2
 800d4f8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800d4fa:	e009      	b.n	800d510 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800d4fc:	6878      	ldr	r0, [r7, #4]
 800d4fe:	f000 f813 	bl	800d528 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800d502:	e005      	b.n	800d510 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800d504:	6878      	ldr	r0, [r7, #4]
 800d506:	f000 f80f 	bl	800d528 <I2C_TreatErrorCallback>
  }
}
 800d50a:	e002      	b.n	800d512 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800d50c:	bf00      	nop
 800d50e:	e000      	b.n	800d512 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800d510:	bf00      	nop
}
 800d512:	bf00      	nop
 800d514:	3710      	adds	r7, #16
 800d516:	46bd      	mov	sp, r7
 800d518:	bd80      	pop	{r7, pc}
 800d51a:	bf00      	nop
 800d51c:	ffff0000 	.word	0xffff0000
 800d520:	0800bfff 	.word	0x0800bfff
 800d524:	0800d961 	.word	0x0800d961

0800d528 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b082      	sub	sp, #8
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d536:	b2db      	uxtb	r3, r3
 800d538:	2b60      	cmp	r3, #96	; 0x60
 800d53a:	d10e      	bne.n	800d55a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2220      	movs	r2, #32
 800d540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	2200      	movs	r2, #0
 800d548:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	2200      	movs	r2, #0
 800d54e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800d552:	6878      	ldr	r0, [r7, #4]
 800d554:	f7fe fc07 	bl	800bd66 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800d558:	e009      	b.n	800d56e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	2200      	movs	r2, #0
 800d55e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	2200      	movs	r2, #0
 800d564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800d568:	6878      	ldr	r0, [r7, #4]
 800d56a:	f7fe fbf2 	bl	800bd52 <HAL_I2C_ErrorCallback>
}
 800d56e:	bf00      	nop
 800d570:	3708      	adds	r7, #8
 800d572:	46bd      	mov	sp, r7
 800d574:	bd80      	pop	{r7, pc}

0800d576 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800d576:	b480      	push	{r7}
 800d578:	b083      	sub	sp, #12
 800d57a:	af00      	add	r7, sp, #0
 800d57c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	699b      	ldr	r3, [r3, #24]
 800d584:	f003 0302 	and.w	r3, r3, #2
 800d588:	2b02      	cmp	r3, #2
 800d58a:	d103      	bne.n	800d594 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	2200      	movs	r2, #0
 800d592:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	699b      	ldr	r3, [r3, #24]
 800d59a:	f003 0301 	and.w	r3, r3, #1
 800d59e:	2b01      	cmp	r3, #1
 800d5a0:	d007      	beq.n	800d5b2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	699a      	ldr	r2, [r3, #24]
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	f042 0201 	orr.w	r2, r2, #1
 800d5b0:	619a      	str	r2, [r3, #24]
  }
}
 800d5b2:	bf00      	nop
 800d5b4:	370c      	adds	r7, #12
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5bc:	4770      	bx	lr

0800d5be <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d5be:	b580      	push	{r7, lr}
 800d5c0:	b084      	sub	sp, #16
 800d5c2:	af00      	add	r7, sp, #0
 800d5c4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5ca:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	681a      	ldr	r2, [r3, #0]
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d5da:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d5e0:	b29b      	uxth	r3, r3
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d104      	bne.n	800d5f0 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800d5e6:	2120      	movs	r1, #32
 800d5e8:	68f8      	ldr	r0, [r7, #12]
 800d5ea:	f000 fa09 	bl	800da00 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800d5ee:	e02d      	b.n	800d64c <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5f4:	68fa      	ldr	r2, [r7, #12]
 800d5f6:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800d5f8:	441a      	add	r2, r3
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d602:	b29b      	uxth	r3, r3
 800d604:	2bff      	cmp	r3, #255	; 0xff
 800d606:	d903      	bls.n	800d610 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	22ff      	movs	r2, #255	; 0xff
 800d60c:	851a      	strh	r2, [r3, #40]	; 0x28
 800d60e:	e004      	b.n	800d61a <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d614:	b29a      	uxth	r2, r3
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d622:	4619      	mov	r1, r3
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	3328      	adds	r3, #40	; 0x28
 800d62a:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800d630:	f7fb f86a 	bl	8008708 <HAL_DMA_Start_IT>
 800d634:	4603      	mov	r3, r0
 800d636:	2b00      	cmp	r3, #0
 800d638:	d004      	beq.n	800d644 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800d63a:	2110      	movs	r1, #16
 800d63c:	68f8      	ldr	r0, [r7, #12]
 800d63e:	f7ff fe83 	bl	800d348 <I2C_ITError>
}
 800d642:	e003      	b.n	800d64c <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800d644:	2140      	movs	r1, #64	; 0x40
 800d646:	68f8      	ldr	r0, [r7, #12]
 800d648:	f000 f9da 	bl	800da00 <I2C_Enable_IRQ>
}
 800d64c:	bf00      	nop
 800d64e:	3710      	adds	r7, #16
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}

0800d654 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b084      	sub	sp, #16
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d660:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	681a      	ldr	r2, [r3, #0]
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d670:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d676:	b29b      	uxth	r3, r3
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d104      	bne.n	800d686 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800d67c:	2120      	movs	r1, #32
 800d67e:	68f8      	ldr	r0, [r7, #12]
 800d680:	f000 f9be 	bl	800da00 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800d684:	e02d      	b.n	800d6e2 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d68a:	68fa      	ldr	r2, [r7, #12]
 800d68c:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800d68e:	441a      	add	r2, r3
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d698:	b29b      	uxth	r3, r3
 800d69a:	2bff      	cmp	r3, #255	; 0xff
 800d69c:	d903      	bls.n	800d6a6 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	22ff      	movs	r2, #255	; 0xff
 800d6a2:	851a      	strh	r2, [r3, #40]	; 0x28
 800d6a4:	e004      	b.n	800d6b0 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d6aa:	b29a      	uxth	r2, r3
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	3324      	adds	r3, #36	; 0x24
 800d6ba:	4619      	mov	r1, r3
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6c0:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800d6c6:	f7fb f81f 	bl	8008708 <HAL_DMA_Start_IT>
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d004      	beq.n	800d6da <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800d6d0:	2110      	movs	r1, #16
 800d6d2:	68f8      	ldr	r0, [r7, #12]
 800d6d4:	f7ff fe38 	bl	800d348 <I2C_ITError>
}
 800d6d8:	e003      	b.n	800d6e2 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800d6da:	2140      	movs	r1, #64	; 0x40
 800d6dc:	68f8      	ldr	r0, [r7, #12]
 800d6de:	f000 f98f 	bl	800da00 <I2C_Enable_IRQ>
}
 800d6e2:	bf00      	nop
 800d6e4:	3710      	adds	r7, #16
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}
	...

0800d6ec <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b084      	sub	sp, #16
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 800d6f4:	2300      	movs	r3, #0
 800d6f6:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6fc:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 800d6fe:	68bb      	ldr	r3, [r7, #8]
 800d700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d702:	2b00      	cmp	r3, #0
 800d704:	d076      	beq.n	800d7f4 <I2C_DMAError+0x108>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800d706:	68bb      	ldr	r3, [r7, #8]
 800d708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	4a71      	ldr	r2, [pc, #452]	; (800d8d4 <I2C_DMAError+0x1e8>)
 800d70e:	4293      	cmp	r3, r2
 800d710:	d059      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d712:	68bb      	ldr	r3, [r7, #8]
 800d714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	4a6f      	ldr	r2, [pc, #444]	; (800d8d8 <I2C_DMAError+0x1ec>)
 800d71a:	4293      	cmp	r3, r2
 800d71c:	d053      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d71e:	68bb      	ldr	r3, [r7, #8]
 800d720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	4a6d      	ldr	r2, [pc, #436]	; (800d8dc <I2C_DMAError+0x1f0>)
 800d726:	4293      	cmp	r3, r2
 800d728:	d04d      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d72a:	68bb      	ldr	r3, [r7, #8]
 800d72c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	4a6b      	ldr	r2, [pc, #428]	; (800d8e0 <I2C_DMAError+0x1f4>)
 800d732:	4293      	cmp	r3, r2
 800d734:	d047      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d736:	68bb      	ldr	r3, [r7, #8]
 800d738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	4a69      	ldr	r2, [pc, #420]	; (800d8e4 <I2C_DMAError+0x1f8>)
 800d73e:	4293      	cmp	r3, r2
 800d740:	d041      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d742:	68bb      	ldr	r3, [r7, #8]
 800d744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	4a67      	ldr	r2, [pc, #412]	; (800d8e8 <I2C_DMAError+0x1fc>)
 800d74a:	4293      	cmp	r3, r2
 800d74c:	d03b      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d74e:	68bb      	ldr	r3, [r7, #8]
 800d750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	4a65      	ldr	r2, [pc, #404]	; (800d8ec <I2C_DMAError+0x200>)
 800d756:	4293      	cmp	r3, r2
 800d758:	d035      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d75a:	68bb      	ldr	r3, [r7, #8]
 800d75c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	4a63      	ldr	r2, [pc, #396]	; (800d8f0 <I2C_DMAError+0x204>)
 800d762:	4293      	cmp	r3, r2
 800d764:	d02f      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d766:	68bb      	ldr	r3, [r7, #8]
 800d768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	4a61      	ldr	r2, [pc, #388]	; (800d8f4 <I2C_DMAError+0x208>)
 800d76e:	4293      	cmp	r3, r2
 800d770:	d029      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d772:	68bb      	ldr	r3, [r7, #8]
 800d774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	4a5f      	ldr	r2, [pc, #380]	; (800d8f8 <I2C_DMAError+0x20c>)
 800d77a:	4293      	cmp	r3, r2
 800d77c:	d023      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d77e:	68bb      	ldr	r3, [r7, #8]
 800d780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	4a5d      	ldr	r2, [pc, #372]	; (800d8fc <I2C_DMAError+0x210>)
 800d786:	4293      	cmp	r3, r2
 800d788:	d01d      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d78a:	68bb      	ldr	r3, [r7, #8]
 800d78c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	4a5b      	ldr	r2, [pc, #364]	; (800d900 <I2C_DMAError+0x214>)
 800d792:	4293      	cmp	r3, r2
 800d794:	d017      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d796:	68bb      	ldr	r3, [r7, #8]
 800d798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	4a59      	ldr	r2, [pc, #356]	; (800d904 <I2C_DMAError+0x218>)
 800d79e:	4293      	cmp	r3, r2
 800d7a0:	d011      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d7a2:	68bb      	ldr	r3, [r7, #8]
 800d7a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	4a57      	ldr	r2, [pc, #348]	; (800d908 <I2C_DMAError+0x21c>)
 800d7aa:	4293      	cmp	r3, r2
 800d7ac:	d00b      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d7ae:	68bb      	ldr	r3, [r7, #8]
 800d7b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	4a55      	ldr	r2, [pc, #340]	; (800d90c <I2C_DMAError+0x220>)
 800d7b6:	4293      	cmp	r3, r2
 800d7b8:	d005      	beq.n	800d7c6 <I2C_DMAError+0xda>
 800d7ba:	68bb      	ldr	r3, [r7, #8]
 800d7bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	4a53      	ldr	r2, [pc, #332]	; (800d910 <I2C_DMAError+0x224>)
 800d7c2:	4293      	cmp	r3, r2
 800d7c4:	d109      	bne.n	800d7da <I2C_DMAError+0xee>
 800d7c6:	68bb      	ldr	r3, [r7, #8]
 800d7c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	685b      	ldr	r3, [r3, #4]
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	bf0c      	ite	eq
 800d7d2:	2301      	moveq	r3, #1
 800d7d4:	2300      	movne	r3, #0
 800d7d6:	b2db      	uxtb	r3, r3
 800d7d8:	e008      	b.n	800d7ec <I2C_DMAError+0x100>
 800d7da:	68bb      	ldr	r3, [r7, #8]
 800d7dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	685b      	ldr	r3, [r3, #4]
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	bf0c      	ite	eq
 800d7e6:	2301      	moveq	r3, #1
 800d7e8:	2300      	movne	r3, #0
 800d7ea:	b2db      	uxtb	r3, r3
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d001      	beq.n	800d7f4 <I2C_DMAError+0x108>
    {
      treatdmaerror = 1U;
 800d7f0:	2301      	movs	r3, #1
 800d7f2:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 800d7f4:	68bb      	ldr	r3, [r7, #8]
 800d7f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	f000 8098 	beq.w	800d92e <I2C_DMAError+0x242>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800d7fe:	68bb      	ldr	r3, [r7, #8]
 800d800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	4a33      	ldr	r2, [pc, #204]	; (800d8d4 <I2C_DMAError+0x1e8>)
 800d806:	4293      	cmp	r3, r2
 800d808:	d059      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d80a:	68bb      	ldr	r3, [r7, #8]
 800d80c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	4a31      	ldr	r2, [pc, #196]	; (800d8d8 <I2C_DMAError+0x1ec>)
 800d812:	4293      	cmp	r3, r2
 800d814:	d053      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d816:	68bb      	ldr	r3, [r7, #8]
 800d818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	4a2f      	ldr	r2, [pc, #188]	; (800d8dc <I2C_DMAError+0x1f0>)
 800d81e:	4293      	cmp	r3, r2
 800d820:	d04d      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d822:	68bb      	ldr	r3, [r7, #8]
 800d824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	4a2d      	ldr	r2, [pc, #180]	; (800d8e0 <I2C_DMAError+0x1f4>)
 800d82a:	4293      	cmp	r3, r2
 800d82c:	d047      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d82e:	68bb      	ldr	r3, [r7, #8]
 800d830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	4a2b      	ldr	r2, [pc, #172]	; (800d8e4 <I2C_DMAError+0x1f8>)
 800d836:	4293      	cmp	r3, r2
 800d838:	d041      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d83a:	68bb      	ldr	r3, [r7, #8]
 800d83c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	4a29      	ldr	r2, [pc, #164]	; (800d8e8 <I2C_DMAError+0x1fc>)
 800d842:	4293      	cmp	r3, r2
 800d844:	d03b      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d846:	68bb      	ldr	r3, [r7, #8]
 800d848:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	4a27      	ldr	r2, [pc, #156]	; (800d8ec <I2C_DMAError+0x200>)
 800d84e:	4293      	cmp	r3, r2
 800d850:	d035      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d852:	68bb      	ldr	r3, [r7, #8]
 800d854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	4a25      	ldr	r2, [pc, #148]	; (800d8f0 <I2C_DMAError+0x204>)
 800d85a:	4293      	cmp	r3, r2
 800d85c:	d02f      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d85e:	68bb      	ldr	r3, [r7, #8]
 800d860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	4a23      	ldr	r2, [pc, #140]	; (800d8f4 <I2C_DMAError+0x208>)
 800d866:	4293      	cmp	r3, r2
 800d868:	d029      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d86a:	68bb      	ldr	r3, [r7, #8]
 800d86c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	4a21      	ldr	r2, [pc, #132]	; (800d8f8 <I2C_DMAError+0x20c>)
 800d872:	4293      	cmp	r3, r2
 800d874:	d023      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d876:	68bb      	ldr	r3, [r7, #8]
 800d878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	4a1f      	ldr	r2, [pc, #124]	; (800d8fc <I2C_DMAError+0x210>)
 800d87e:	4293      	cmp	r3, r2
 800d880:	d01d      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d882:	68bb      	ldr	r3, [r7, #8]
 800d884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	4a1d      	ldr	r2, [pc, #116]	; (800d900 <I2C_DMAError+0x214>)
 800d88a:	4293      	cmp	r3, r2
 800d88c:	d017      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d88e:	68bb      	ldr	r3, [r7, #8]
 800d890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	4a1b      	ldr	r2, [pc, #108]	; (800d904 <I2C_DMAError+0x218>)
 800d896:	4293      	cmp	r3, r2
 800d898:	d011      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d89a:	68bb      	ldr	r3, [r7, #8]
 800d89c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	4a19      	ldr	r2, [pc, #100]	; (800d908 <I2C_DMAError+0x21c>)
 800d8a2:	4293      	cmp	r3, r2
 800d8a4:	d00b      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d8a6:	68bb      	ldr	r3, [r7, #8]
 800d8a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	4a17      	ldr	r2, [pc, #92]	; (800d90c <I2C_DMAError+0x220>)
 800d8ae:	4293      	cmp	r3, r2
 800d8b0:	d005      	beq.n	800d8be <I2C_DMAError+0x1d2>
 800d8b2:	68bb      	ldr	r3, [r7, #8]
 800d8b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	4a15      	ldr	r2, [pc, #84]	; (800d910 <I2C_DMAError+0x224>)
 800d8ba:	4293      	cmp	r3, r2
 800d8bc:	d12a      	bne.n	800d914 <I2C_DMAError+0x228>
 800d8be:	68bb      	ldr	r3, [r7, #8]
 800d8c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	685b      	ldr	r3, [r3, #4]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	bf0c      	ite	eq
 800d8ca:	2301      	moveq	r3, #1
 800d8cc:	2300      	movne	r3, #0
 800d8ce:	b2db      	uxtb	r3, r3
 800d8d0:	e029      	b.n	800d926 <I2C_DMAError+0x23a>
 800d8d2:	bf00      	nop
 800d8d4:	40020010 	.word	0x40020010
 800d8d8:	40020028 	.word	0x40020028
 800d8dc:	40020040 	.word	0x40020040
 800d8e0:	40020058 	.word	0x40020058
 800d8e4:	40020070 	.word	0x40020070
 800d8e8:	40020088 	.word	0x40020088
 800d8ec:	400200a0 	.word	0x400200a0
 800d8f0:	400200b8 	.word	0x400200b8
 800d8f4:	40020410 	.word	0x40020410
 800d8f8:	40020428 	.word	0x40020428
 800d8fc:	40020440 	.word	0x40020440
 800d900:	40020458 	.word	0x40020458
 800d904:	40020470 	.word	0x40020470
 800d908:	40020488 	.word	0x40020488
 800d90c:	400204a0 	.word	0x400204a0
 800d910:	400204b8 	.word	0x400204b8
 800d914:	68bb      	ldr	r3, [r7, #8]
 800d916:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	685b      	ldr	r3, [r3, #4]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	bf0c      	ite	eq
 800d920:	2301      	moveq	r3, #1
 800d922:	2300      	movne	r3, #0
 800d924:	b2db      	uxtb	r3, r3
 800d926:	2b00      	cmp	r3, #0
 800d928:	d001      	beq.n	800d92e <I2C_DMAError+0x242>
    {
      treatdmaerror = 1U;
 800d92a:	2301      	movs	r3, #1
 800d92c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 800d92e:	6878      	ldr	r0, [r7, #4]
 800d930:	f7fc fdf0 	bl	800a514 <HAL_DMA_GetError>
 800d934:	4603      	mov	r3, r0
 800d936:	2b02      	cmp	r3, #2
 800d938:	d00e      	beq.n	800d958 <I2C_DMAError+0x26c>
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d00b      	beq.n	800d958 <I2C_DMAError+0x26c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800d940:	68bb      	ldr	r3, [r7, #8]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	685a      	ldr	r2, [r3, #4]
 800d946:	68bb      	ldr	r3, [r7, #8]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d94e:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800d950:	2110      	movs	r1, #16
 800d952:	68b8      	ldr	r0, [r7, #8]
 800d954:	f7ff fcf8 	bl	800d348 <I2C_ITError>
  }
}
 800d958:	bf00      	nop
 800d95a:	3710      	adds	r7, #16
 800d95c:	46bd      	mov	sp, r7
 800d95e:	bd80      	pop	{r7, pc}

0800d960 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b084      	sub	sp, #16
 800d964:	af00      	add	r7, sp, #0
 800d966:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d96c:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d972:	2b00      	cmp	r3, #0
 800d974:	d003      	beq.n	800d97e <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d97a:	2200      	movs	r2, #0
 800d97c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d982:	2b00      	cmp	r3, #0
 800d984:	d003      	beq.n	800d98e <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d98a:	2200      	movs	r2, #0
 800d98c:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800d98e:	68f8      	ldr	r0, [r7, #12]
 800d990:	f7ff fdca 	bl	800d528 <I2C_TreatErrorCallback>
}
 800d994:	bf00      	nop
 800d996:	3710      	adds	r7, #16
 800d998:	46bd      	mov	sp, r7
 800d99a:	bd80      	pop	{r7, pc}

0800d99c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800d99c:	b480      	push	{r7}
 800d99e:	b087      	sub	sp, #28
 800d9a0:	af00      	add	r7, sp, #0
 800d9a2:	60f8      	str	r0, [r7, #12]
 800d9a4:	607b      	str	r3, [r7, #4]
 800d9a6:	460b      	mov	r3, r1
 800d9a8:	817b      	strh	r3, [r7, #10]
 800d9aa:	4613      	mov	r3, r2
 800d9ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d9ae:	897b      	ldrh	r3, [r7, #10]
 800d9b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800d9b4:	7a7b      	ldrb	r3, [r7, #9]
 800d9b6:	041b      	lsls	r3, r3, #16
 800d9b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d9bc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d9c2:	6a3b      	ldr	r3, [r7, #32]
 800d9c4:	4313      	orrs	r3, r2
 800d9c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d9ca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	685a      	ldr	r2, [r3, #4]
 800d9d2:	6a3b      	ldr	r3, [r7, #32]
 800d9d4:	0d5b      	lsrs	r3, r3, #21
 800d9d6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800d9da:	4b08      	ldr	r3, [pc, #32]	; (800d9fc <I2C_TransferConfig+0x60>)
 800d9dc:	430b      	orrs	r3, r1
 800d9de:	43db      	mvns	r3, r3
 800d9e0:	ea02 0103 	and.w	r1, r2, r3
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	697a      	ldr	r2, [r7, #20]
 800d9ea:	430a      	orrs	r2, r1
 800d9ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800d9ee:	bf00      	nop
 800d9f0:	371c      	adds	r7, #28
 800d9f2:	46bd      	mov	sp, r7
 800d9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f8:	4770      	bx	lr
 800d9fa:	bf00      	nop
 800d9fc:	03ff63ff 	.word	0x03ff63ff

0800da00 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800da00:	b480      	push	{r7}
 800da02:	b085      	sub	sp, #20
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
 800da08:	460b      	mov	r3, r1
 800da0a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800da0c:	2300      	movs	r3, #0
 800da0e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da14:	4a39      	ldr	r2, [pc, #228]	; (800dafc <I2C_Enable_IRQ+0xfc>)
 800da16:	4293      	cmp	r3, r2
 800da18:	d032      	beq.n	800da80 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800da1e:	4a38      	ldr	r2, [pc, #224]	; (800db00 <I2C_Enable_IRQ+0x100>)
 800da20:	4293      	cmp	r3, r2
 800da22:	d02d      	beq.n	800da80 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800da28:	4a36      	ldr	r2, [pc, #216]	; (800db04 <I2C_Enable_IRQ+0x104>)
 800da2a:	4293      	cmp	r3, r2
 800da2c:	d028      	beq.n	800da80 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800da2e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800da32:	2b00      	cmp	r3, #0
 800da34:	da03      	bge.n	800da3e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800da3c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800da3e:	887b      	ldrh	r3, [r7, #2]
 800da40:	f003 0301 	and.w	r3, r3, #1
 800da44:	2b00      	cmp	r3, #0
 800da46:	d003      	beq.n	800da50 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800da4e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800da50:	887b      	ldrh	r3, [r7, #2]
 800da52:	f003 0302 	and.w	r3, r3, #2
 800da56:	2b00      	cmp	r3, #0
 800da58:	d003      	beq.n	800da62 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800da60:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800da62:	887b      	ldrh	r3, [r7, #2]
 800da64:	2b10      	cmp	r3, #16
 800da66:	d103      	bne.n	800da70 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800da6e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800da70:	887b      	ldrh	r3, [r7, #2]
 800da72:	2b20      	cmp	r3, #32
 800da74:	d133      	bne.n	800dade <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	f043 0320 	orr.w	r3, r3, #32
 800da7c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800da7e:	e02e      	b.n	800dade <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800da80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800da84:	2b00      	cmp	r3, #0
 800da86:	da03      	bge.n	800da90 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800da8e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800da90:	887b      	ldrh	r3, [r7, #2]
 800da92:	f003 0301 	and.w	r3, r3, #1
 800da96:	2b00      	cmp	r3, #0
 800da98:	d003      	beq.n	800daa2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800daa0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800daa2:	887b      	ldrh	r3, [r7, #2]
 800daa4:	f003 0302 	and.w	r3, r3, #2
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d003      	beq.n	800dab4 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800dab2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800dab4:	887b      	ldrh	r3, [r7, #2]
 800dab6:	2b10      	cmp	r3, #16
 800dab8:	d103      	bne.n	800dac2 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800dac0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800dac2:	887b      	ldrh	r3, [r7, #2]
 800dac4:	2b20      	cmp	r3, #32
 800dac6:	d103      	bne.n	800dad0 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800dace:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800dad0:	887b      	ldrh	r3, [r7, #2]
 800dad2:	2b40      	cmp	r3, #64	; 0x40
 800dad4:	d103      	bne.n	800dade <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dadc:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	6819      	ldr	r1, [r3, #0]
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	68fa      	ldr	r2, [r7, #12]
 800daea:	430a      	orrs	r2, r1
 800daec:	601a      	str	r2, [r3, #0]
}
 800daee:	bf00      	nop
 800daf0:	3714      	adds	r7, #20
 800daf2:	46bd      	mov	sp, r7
 800daf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf8:	4770      	bx	lr
 800dafa:	bf00      	nop
 800dafc:	0800c207 	.word	0x0800c207
 800db00:	0800c64d 	.word	0x0800c64d
 800db04:	0800c3ed 	.word	0x0800c3ed

0800db08 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800db08:	b480      	push	{r7}
 800db0a:	b085      	sub	sp, #20
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	6078      	str	r0, [r7, #4]
 800db10:	460b      	mov	r3, r1
 800db12:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800db14:	2300      	movs	r3, #0
 800db16:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800db18:	887b      	ldrh	r3, [r7, #2]
 800db1a:	f003 0301 	and.w	r3, r3, #1
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d00f      	beq.n	800db42 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800db28:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800db30:	b2db      	uxtb	r3, r3
 800db32:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800db36:	2b28      	cmp	r3, #40	; 0x28
 800db38:	d003      	beq.n	800db42 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800db40:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800db42:	887b      	ldrh	r3, [r7, #2]
 800db44:	f003 0302 	and.w	r3, r3, #2
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d00f      	beq.n	800db6c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800db52:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800db5a:	b2db      	uxtb	r3, r3
 800db5c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800db60:	2b28      	cmp	r3, #40	; 0x28
 800db62:	d003      	beq.n	800db6c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800db6a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800db6c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800db70:	2b00      	cmp	r3, #0
 800db72:	da03      	bge.n	800db7c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800db7a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800db7c:	887b      	ldrh	r3, [r7, #2]
 800db7e:	2b10      	cmp	r3, #16
 800db80:	d103      	bne.n	800db8a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800db88:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800db8a:	887b      	ldrh	r3, [r7, #2]
 800db8c:	2b20      	cmp	r3, #32
 800db8e:	d103      	bne.n	800db98 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	f043 0320 	orr.w	r3, r3, #32
 800db96:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800db98:	887b      	ldrh	r3, [r7, #2]
 800db9a:	2b40      	cmp	r3, #64	; 0x40
 800db9c:	d103      	bne.n	800dba6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dba4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	6819      	ldr	r1, [r3, #0]
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	43da      	mvns	r2, r3
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	400a      	ands	r2, r1
 800dbb6:	601a      	str	r2, [r3, #0]
}
 800dbb8:	bf00      	nop
 800dbba:	3714      	adds	r7, #20
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc2:	4770      	bx	lr

0800dbc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800dbc4:	b480      	push	{r7}
 800dbc6:	b083      	sub	sp, #12
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	6078      	str	r0, [r7, #4]
 800dbcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dbd4:	b2db      	uxtb	r3, r3
 800dbd6:	2b20      	cmp	r3, #32
 800dbd8:	d138      	bne.n	800dc4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800dbe0:	2b01      	cmp	r3, #1
 800dbe2:	d101      	bne.n	800dbe8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800dbe4:	2302      	movs	r3, #2
 800dbe6:	e032      	b.n	800dc4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	2201      	movs	r2, #1
 800dbec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2224      	movs	r2, #36	; 0x24
 800dbf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	681a      	ldr	r2, [r3, #0]
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	f022 0201 	bic.w	r2, r2, #1
 800dc06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	681a      	ldr	r2, [r3, #0]
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800dc16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	6819      	ldr	r1, [r3, #0]
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	683a      	ldr	r2, [r7, #0]
 800dc24:	430a      	orrs	r2, r1
 800dc26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	681a      	ldr	r2, [r3, #0]
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	f042 0201 	orr.w	r2, r2, #1
 800dc36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	2220      	movs	r2, #32
 800dc3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	2200      	movs	r2, #0
 800dc44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800dc48:	2300      	movs	r3, #0
 800dc4a:	e000      	b.n	800dc4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800dc4c:	2302      	movs	r3, #2
  }
}
 800dc4e:	4618      	mov	r0, r3
 800dc50:	370c      	adds	r7, #12
 800dc52:	46bd      	mov	sp, r7
 800dc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc58:	4770      	bx	lr

0800dc5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800dc5a:	b480      	push	{r7}
 800dc5c:	b085      	sub	sp, #20
 800dc5e:	af00      	add	r7, sp, #0
 800dc60:	6078      	str	r0, [r7, #4]
 800dc62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dc6a:	b2db      	uxtb	r3, r3
 800dc6c:	2b20      	cmp	r3, #32
 800dc6e:	d139      	bne.n	800dce4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800dc76:	2b01      	cmp	r3, #1
 800dc78:	d101      	bne.n	800dc7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800dc7a:	2302      	movs	r3, #2
 800dc7c:	e033      	b.n	800dce6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	2201      	movs	r2, #1
 800dc82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	2224      	movs	r2, #36	; 0x24
 800dc8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	681a      	ldr	r2, [r3, #0]
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	f022 0201 	bic.w	r2, r2, #1
 800dc9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800dcac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800dcae:	683b      	ldr	r3, [r7, #0]
 800dcb0:	021b      	lsls	r3, r3, #8
 800dcb2:	68fa      	ldr	r2, [r7, #12]
 800dcb4:	4313      	orrs	r3, r2
 800dcb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	68fa      	ldr	r2, [r7, #12]
 800dcbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	681a      	ldr	r2, [r3, #0]
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f042 0201 	orr.w	r2, r2, #1
 800dcce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	2220      	movs	r2, #32
 800dcd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	2200      	movs	r2, #0
 800dcdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800dce0:	2300      	movs	r3, #0
 800dce2:	e000      	b.n	800dce6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800dce4:	2302      	movs	r3, #2
  }
}
 800dce6:	4618      	mov	r0, r3
 800dce8:	3714      	adds	r7, #20
 800dcea:	46bd      	mov	sp, r7
 800dcec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf0:	4770      	bx	lr
	...

0800dcf4 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 800dcf4:	b480      	push	{r7}
 800dcf6:	b085      	sub	sp, #20
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800dcfc:	4b0d      	ldr	r3, [pc, #52]	; (800dd34 <HAL_I2CEx_EnableFastModePlus+0x40>)
 800dcfe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800dd02:	4a0c      	ldr	r2, [pc, #48]	; (800dd34 <HAL_I2CEx_EnableFastModePlus+0x40>)
 800dd04:	f043 0302 	orr.w	r3, r3, #2
 800dd08:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800dd0c:	4b09      	ldr	r3, [pc, #36]	; (800dd34 <HAL_I2CEx_EnableFastModePlus+0x40>)
 800dd0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800dd12:	f003 0302 	and.w	r3, r3, #2
 800dd16:	60fb      	str	r3, [r7, #12]
 800dd18:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 800dd1a:	4b07      	ldr	r3, [pc, #28]	; (800dd38 <HAL_I2CEx_EnableFastModePlus+0x44>)
 800dd1c:	685a      	ldr	r2, [r3, #4]
 800dd1e:	4906      	ldr	r1, [pc, #24]	; (800dd38 <HAL_I2CEx_EnableFastModePlus+0x44>)
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	4313      	orrs	r3, r2
 800dd24:	604b      	str	r3, [r1, #4]
}
 800dd26:	bf00      	nop
 800dd28:	3714      	adds	r7, #20
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd30:	4770      	bx	lr
 800dd32:	bf00      	nop
 800dd34:	58024400 	.word	0x58024400
 800dd38:	58000400 	.word	0x58000400

0800dd3c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800dd3c:	b480      	push	{r7}
 800dd3e:	b083      	sub	sp, #12
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800dd4c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800dd4e:	2300      	movs	r3, #0
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	370c      	adds	r7, #12
 800dd54:	46bd      	mov	sp, r7
 800dd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5a:	4770      	bx	lr

0800dd5c <HAL_PWR_EnterSTOPMode>:
  *         is waking up. By keeping the internal regulator ON during STOP mode,
  *         the consumption is higher although the startup time is reduced.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry)
{
 800dd5c:	b480      	push	{r7}
 800dd5e:	b083      	sub	sp, #12
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	6078      	str	r0, [r7, #4]
 800dd64:	460b      	mov	r3, r1
 800dd66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));

  /* Select the regulator state in STOP mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 800dd68:	4b18      	ldr	r3, [pc, #96]	; (800ddcc <HAL_PWR_EnterSTOPMode+0x70>)
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	f023 0201 	bic.w	r2, r3, #1
 800dd70:	4916      	ldr	r1, [pc, #88]	; (800ddcc <HAL_PWR_EnterSTOPMode+0x70>)
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	4313      	orrs	r3, r2
 800dd76:	600b      	str	r3, [r1, #0]
    /* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */
    CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
  }
#else /* Single core devices */
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 800dd78:	4b14      	ldr	r3, [pc, #80]	; (800ddcc <HAL_PWR_EnterSTOPMode+0x70>)
 800dd7a:	691b      	ldr	r3, [r3, #16]
 800dd7c:	4a13      	ldr	r2, [pc, #76]	; (800ddcc <HAL_PWR_EnterSTOPMode+0x70>)
 800dd7e:	f023 0305 	bic.w	r3, r3, #5
 800dd82:	6113      	str	r3, [r2, #16]

#if defined (PWR_CPUCR_PDDS_D2)
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
 800dd84:	4b11      	ldr	r3, [pc, #68]	; (800ddcc <HAL_PWR_EnterSTOPMode+0x70>)
 800dd86:	691b      	ldr	r3, [r3, #16]
 800dd88:	4a10      	ldr	r2, [pc, #64]	; (800ddcc <HAL_PWR_EnterSTOPMode+0x70>)
 800dd8a:	f023 0302 	bic.w	r3, r3, #2
 800dd8e:	6113      	str	r3, [r2, #16]
#endif /* PWR_CPUCR_PDDS_D2 */
#endif /* defined (DUAL_CORE) */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800dd90:	4b0f      	ldr	r3, [pc, #60]	; (800ddd0 <HAL_PWR_EnterSTOPMode+0x74>)
 800dd92:	691b      	ldr	r3, [r3, #16]
 800dd94:	4a0e      	ldr	r2, [pc, #56]	; (800ddd0 <HAL_PWR_EnterSTOPMode+0x74>)
 800dd96:	f043 0304 	orr.w	r3, r3, #4
 800dd9a:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 800dd9c:	f3bf 8f4f 	dsb	sy
}
 800dda0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800dda2:	f3bf 8f6f 	isb	sy
}
 800dda6:	bf00      	nop
  /* Ensure that all instructions are done before entering STOP mode */
  __DSB ();
  __ISB ();

  /* Select STOP mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800dda8:	78fb      	ldrb	r3, [r7, #3]
 800ddaa:	2b01      	cmp	r3, #1
 800ddac:	d101      	bne.n	800ddb2 <HAL_PWR_EnterSTOPMode+0x56>
  {
    /* Request Wait For Interrupt */
    __WFI ();
 800ddae:	bf30      	wfi
 800ddb0:	e000      	b.n	800ddb4 <HAL_PWR_EnterSTOPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __WFE ();
 800ddb2:	bf20      	wfe
  }

  /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800ddb4:	4b06      	ldr	r3, [pc, #24]	; (800ddd0 <HAL_PWR_EnterSTOPMode+0x74>)
 800ddb6:	691b      	ldr	r3, [r3, #16]
 800ddb8:	4a05      	ldr	r2, [pc, #20]	; (800ddd0 <HAL_PWR_EnterSTOPMode+0x74>)
 800ddba:	f023 0304 	bic.w	r3, r3, #4
 800ddbe:	6113      	str	r3, [r2, #16]
}
 800ddc0:	bf00      	nop
 800ddc2:	370c      	adds	r7, #12
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddca:	4770      	bx	lr
 800ddcc:	58024800 	.word	0x58024800
 800ddd0:	e000ed00 	.word	0xe000ed00

0800ddd4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b084      	sub	sp, #16
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800dddc:	4b19      	ldr	r3, [pc, #100]	; (800de44 <HAL_PWREx_ConfigSupply+0x70>)
 800ddde:	68db      	ldr	r3, [r3, #12]
 800dde0:	f003 0304 	and.w	r3, r3, #4
 800dde4:	2b04      	cmp	r3, #4
 800dde6:	d00a      	beq.n	800ddfe <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800dde8:	4b16      	ldr	r3, [pc, #88]	; (800de44 <HAL_PWREx_ConfigSupply+0x70>)
 800ddea:	68db      	ldr	r3, [r3, #12]
 800ddec:	f003 0307 	and.w	r3, r3, #7
 800ddf0:	687a      	ldr	r2, [r7, #4]
 800ddf2:	429a      	cmp	r2, r3
 800ddf4:	d001      	beq.n	800ddfa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800ddf6:	2301      	movs	r3, #1
 800ddf8:	e01f      	b.n	800de3a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	e01d      	b.n	800de3a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800ddfe:	4b11      	ldr	r3, [pc, #68]	; (800de44 <HAL_PWREx_ConfigSupply+0x70>)
 800de00:	68db      	ldr	r3, [r3, #12]
 800de02:	f023 0207 	bic.w	r2, r3, #7
 800de06:	490f      	ldr	r1, [pc, #60]	; (800de44 <HAL_PWREx_ConfigSupply+0x70>)
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	4313      	orrs	r3, r2
 800de0c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800de0e:	f7f7 fff7 	bl	8005e00 <HAL_GetTick>
 800de12:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800de14:	e009      	b.n	800de2a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800de16:	f7f7 fff3 	bl	8005e00 <HAL_GetTick>
 800de1a:	4602      	mov	r2, r0
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	1ad3      	subs	r3, r2, r3
 800de20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800de24:	d901      	bls.n	800de2a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800de26:	2301      	movs	r3, #1
 800de28:	e007      	b.n	800de3a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800de2a:	4b06      	ldr	r3, [pc, #24]	; (800de44 <HAL_PWREx_ConfigSupply+0x70>)
 800de2c:	685b      	ldr	r3, [r3, #4]
 800de2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800de32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800de36:	d1ee      	bne.n	800de16 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800de38:	2300      	movs	r3, #0
}
 800de3a:	4618      	mov	r0, r3
 800de3c:	3710      	adds	r7, #16
 800de3e:	46bd      	mov	sp, r7
 800de40:	bd80      	pop	{r7, pc}
 800de42:	bf00      	nop
 800de44:	58024800 	.word	0x58024800

0800de48 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b08c      	sub	sp, #48	; 0x30
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d102      	bne.n	800de5c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800de56:	2301      	movs	r3, #1
 800de58:	f000 bc48 	b.w	800e6ec <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	f003 0301 	and.w	r3, r3, #1
 800de64:	2b00      	cmp	r3, #0
 800de66:	f000 8088 	beq.w	800df7a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800de6a:	4b99      	ldr	r3, [pc, #612]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800de6c:	691b      	ldr	r3, [r3, #16]
 800de6e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800de72:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800de74:	4b96      	ldr	r3, [pc, #600]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800de76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de78:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800de7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de7c:	2b10      	cmp	r3, #16
 800de7e:	d007      	beq.n	800de90 <HAL_RCC_OscConfig+0x48>
 800de80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de82:	2b18      	cmp	r3, #24
 800de84:	d111      	bne.n	800deaa <HAL_RCC_OscConfig+0x62>
 800de86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de88:	f003 0303 	and.w	r3, r3, #3
 800de8c:	2b02      	cmp	r3, #2
 800de8e:	d10c      	bne.n	800deaa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800de90:	4b8f      	ldr	r3, [pc, #572]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d06d      	beq.n	800df78 <HAL_RCC_OscConfig+0x130>
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	685b      	ldr	r3, [r3, #4]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d169      	bne.n	800df78 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800dea4:	2301      	movs	r3, #1
 800dea6:	f000 bc21 	b.w	800e6ec <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800deb2:	d106      	bne.n	800dec2 <HAL_RCC_OscConfig+0x7a>
 800deb4:	4b86      	ldr	r3, [pc, #536]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	4a85      	ldr	r2, [pc, #532]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800deba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800debe:	6013      	str	r3, [r2, #0]
 800dec0:	e02e      	b.n	800df20 <HAL_RCC_OscConfig+0xd8>
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	685b      	ldr	r3, [r3, #4]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d10c      	bne.n	800dee4 <HAL_RCC_OscConfig+0x9c>
 800deca:	4b81      	ldr	r3, [pc, #516]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	4a80      	ldr	r2, [pc, #512]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800ded0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ded4:	6013      	str	r3, [r2, #0]
 800ded6:	4b7e      	ldr	r3, [pc, #504]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	4a7d      	ldr	r2, [pc, #500]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800dedc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dee0:	6013      	str	r3, [r2, #0]
 800dee2:	e01d      	b.n	800df20 <HAL_RCC_OscConfig+0xd8>
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	685b      	ldr	r3, [r3, #4]
 800dee8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800deec:	d10c      	bne.n	800df08 <HAL_RCC_OscConfig+0xc0>
 800deee:	4b78      	ldr	r3, [pc, #480]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	4a77      	ldr	r2, [pc, #476]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800def4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800def8:	6013      	str	r3, [r2, #0]
 800defa:	4b75      	ldr	r3, [pc, #468]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	4a74      	ldr	r2, [pc, #464]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800df00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800df04:	6013      	str	r3, [r2, #0]
 800df06:	e00b      	b.n	800df20 <HAL_RCC_OscConfig+0xd8>
 800df08:	4b71      	ldr	r3, [pc, #452]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	4a70      	ldr	r2, [pc, #448]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800df0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800df12:	6013      	str	r3, [r2, #0]
 800df14:	4b6e      	ldr	r3, [pc, #440]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	4a6d      	ldr	r2, [pc, #436]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800df1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800df1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	685b      	ldr	r3, [r3, #4]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d013      	beq.n	800df50 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800df28:	f7f7 ff6a 	bl	8005e00 <HAL_GetTick>
 800df2c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800df2e:	e008      	b.n	800df42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800df30:	f7f7 ff66 	bl	8005e00 <HAL_GetTick>
 800df34:	4602      	mov	r2, r0
 800df36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df38:	1ad3      	subs	r3, r2, r3
 800df3a:	2b64      	cmp	r3, #100	; 0x64
 800df3c:	d901      	bls.n	800df42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800df3e:	2303      	movs	r3, #3
 800df40:	e3d4      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800df42:	4b63      	ldr	r3, [pc, #396]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d0f0      	beq.n	800df30 <HAL_RCC_OscConfig+0xe8>
 800df4e:	e014      	b.n	800df7a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800df50:	f7f7 ff56 	bl	8005e00 <HAL_GetTick>
 800df54:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800df56:	e008      	b.n	800df6a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800df58:	f7f7 ff52 	bl	8005e00 <HAL_GetTick>
 800df5c:	4602      	mov	r2, r0
 800df5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df60:	1ad3      	subs	r3, r2, r3
 800df62:	2b64      	cmp	r3, #100	; 0x64
 800df64:	d901      	bls.n	800df6a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800df66:	2303      	movs	r3, #3
 800df68:	e3c0      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800df6a:	4b59      	ldr	r3, [pc, #356]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800df72:	2b00      	cmp	r3, #0
 800df74:	d1f0      	bne.n	800df58 <HAL_RCC_OscConfig+0x110>
 800df76:	e000      	b.n	800df7a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800df78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	f003 0302 	and.w	r3, r3, #2
 800df82:	2b00      	cmp	r3, #0
 800df84:	f000 80ca 	beq.w	800e11c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800df88:	4b51      	ldr	r3, [pc, #324]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800df8a:	691b      	ldr	r3, [r3, #16]
 800df8c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800df90:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800df92:	4b4f      	ldr	r3, [pc, #316]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800df94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df96:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800df98:	6a3b      	ldr	r3, [r7, #32]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d007      	beq.n	800dfae <HAL_RCC_OscConfig+0x166>
 800df9e:	6a3b      	ldr	r3, [r7, #32]
 800dfa0:	2b18      	cmp	r3, #24
 800dfa2:	d156      	bne.n	800e052 <HAL_RCC_OscConfig+0x20a>
 800dfa4:	69fb      	ldr	r3, [r7, #28]
 800dfa6:	f003 0303 	and.w	r3, r3, #3
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d151      	bne.n	800e052 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800dfae:	4b48      	ldr	r3, [pc, #288]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	f003 0304 	and.w	r3, r3, #4
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d005      	beq.n	800dfc6 <HAL_RCC_OscConfig+0x17e>
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	68db      	ldr	r3, [r3, #12]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d101      	bne.n	800dfc6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800dfc2:	2301      	movs	r3, #1
 800dfc4:	e392      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800dfc6:	4b42      	ldr	r3, [pc, #264]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	f023 0219 	bic.w	r2, r3, #25
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	68db      	ldr	r3, [r3, #12]
 800dfd2:	493f      	ldr	r1, [pc, #252]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800dfd4:	4313      	orrs	r3, r2
 800dfd6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dfd8:	f7f7 ff12 	bl	8005e00 <HAL_GetTick>
 800dfdc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800dfde:	e008      	b.n	800dff2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dfe0:	f7f7 ff0e 	bl	8005e00 <HAL_GetTick>
 800dfe4:	4602      	mov	r2, r0
 800dfe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfe8:	1ad3      	subs	r3, r2, r3
 800dfea:	2b02      	cmp	r3, #2
 800dfec:	d901      	bls.n	800dff2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800dfee:	2303      	movs	r3, #3
 800dff0:	e37c      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800dff2:	4b37      	ldr	r3, [pc, #220]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	f003 0304 	and.w	r3, r3, #4
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d0f0      	beq.n	800dfe0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dffe:	f7f7 ff0b 	bl	8005e18 <HAL_GetREVID>
 800e002:	4603      	mov	r3, r0
 800e004:	f241 0203 	movw	r2, #4099	; 0x1003
 800e008:	4293      	cmp	r3, r2
 800e00a:	d817      	bhi.n	800e03c <HAL_RCC_OscConfig+0x1f4>
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	691b      	ldr	r3, [r3, #16]
 800e010:	2b40      	cmp	r3, #64	; 0x40
 800e012:	d108      	bne.n	800e026 <HAL_RCC_OscConfig+0x1de>
 800e014:	4b2e      	ldr	r3, [pc, #184]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e016:	685b      	ldr	r3, [r3, #4]
 800e018:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800e01c:	4a2c      	ldr	r2, [pc, #176]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e01e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e022:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e024:	e07a      	b.n	800e11c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e026:	4b2a      	ldr	r3, [pc, #168]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e028:	685b      	ldr	r3, [r3, #4]
 800e02a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	691b      	ldr	r3, [r3, #16]
 800e032:	031b      	lsls	r3, r3, #12
 800e034:	4926      	ldr	r1, [pc, #152]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e036:	4313      	orrs	r3, r2
 800e038:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e03a:	e06f      	b.n	800e11c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e03c:	4b24      	ldr	r3, [pc, #144]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e03e:	685b      	ldr	r3, [r3, #4]
 800e040:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	691b      	ldr	r3, [r3, #16]
 800e048:	061b      	lsls	r3, r3, #24
 800e04a:	4921      	ldr	r1, [pc, #132]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e04c:	4313      	orrs	r3, r2
 800e04e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e050:	e064      	b.n	800e11c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	68db      	ldr	r3, [r3, #12]
 800e056:	2b00      	cmp	r3, #0
 800e058:	d047      	beq.n	800e0ea <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e05a:	4b1d      	ldr	r3, [pc, #116]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	f023 0219 	bic.w	r2, r3, #25
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	68db      	ldr	r3, [r3, #12]
 800e066:	491a      	ldr	r1, [pc, #104]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e068:	4313      	orrs	r3, r2
 800e06a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e06c:	f7f7 fec8 	bl	8005e00 <HAL_GetTick>
 800e070:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e072:	e008      	b.n	800e086 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e074:	f7f7 fec4 	bl	8005e00 <HAL_GetTick>
 800e078:	4602      	mov	r2, r0
 800e07a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e07c:	1ad3      	subs	r3, r2, r3
 800e07e:	2b02      	cmp	r3, #2
 800e080:	d901      	bls.n	800e086 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800e082:	2303      	movs	r3, #3
 800e084:	e332      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e086:	4b12      	ldr	r3, [pc, #72]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	f003 0304 	and.w	r3, r3, #4
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d0f0      	beq.n	800e074 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e092:	f7f7 fec1 	bl	8005e18 <HAL_GetREVID>
 800e096:	4603      	mov	r3, r0
 800e098:	f241 0203 	movw	r2, #4099	; 0x1003
 800e09c:	4293      	cmp	r3, r2
 800e09e:	d819      	bhi.n	800e0d4 <HAL_RCC_OscConfig+0x28c>
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	691b      	ldr	r3, [r3, #16]
 800e0a4:	2b40      	cmp	r3, #64	; 0x40
 800e0a6:	d108      	bne.n	800e0ba <HAL_RCC_OscConfig+0x272>
 800e0a8:	4b09      	ldr	r3, [pc, #36]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e0aa:	685b      	ldr	r3, [r3, #4]
 800e0ac:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800e0b0:	4a07      	ldr	r2, [pc, #28]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e0b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e0b6:	6053      	str	r3, [r2, #4]
 800e0b8:	e030      	b.n	800e11c <HAL_RCC_OscConfig+0x2d4>
 800e0ba:	4b05      	ldr	r3, [pc, #20]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e0bc:	685b      	ldr	r3, [r3, #4]
 800e0be:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	691b      	ldr	r3, [r3, #16]
 800e0c6:	031b      	lsls	r3, r3, #12
 800e0c8:	4901      	ldr	r1, [pc, #4]	; (800e0d0 <HAL_RCC_OscConfig+0x288>)
 800e0ca:	4313      	orrs	r3, r2
 800e0cc:	604b      	str	r3, [r1, #4]
 800e0ce:	e025      	b.n	800e11c <HAL_RCC_OscConfig+0x2d4>
 800e0d0:	58024400 	.word	0x58024400
 800e0d4:	4b9a      	ldr	r3, [pc, #616]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e0d6:	685b      	ldr	r3, [r3, #4]
 800e0d8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	691b      	ldr	r3, [r3, #16]
 800e0e0:	061b      	lsls	r3, r3, #24
 800e0e2:	4997      	ldr	r1, [pc, #604]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e0e4:	4313      	orrs	r3, r2
 800e0e6:	604b      	str	r3, [r1, #4]
 800e0e8:	e018      	b.n	800e11c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e0ea:	4b95      	ldr	r3, [pc, #596]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	4a94      	ldr	r2, [pc, #592]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e0f0:	f023 0301 	bic.w	r3, r3, #1
 800e0f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e0f6:	f7f7 fe83 	bl	8005e00 <HAL_GetTick>
 800e0fa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e0fc:	e008      	b.n	800e110 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e0fe:	f7f7 fe7f 	bl	8005e00 <HAL_GetTick>
 800e102:	4602      	mov	r2, r0
 800e104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e106:	1ad3      	subs	r3, r2, r3
 800e108:	2b02      	cmp	r3, #2
 800e10a:	d901      	bls.n	800e110 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800e10c:	2303      	movs	r3, #3
 800e10e:	e2ed      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e110:	4b8b      	ldr	r3, [pc, #556]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	f003 0304 	and.w	r3, r3, #4
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d1f0      	bne.n	800e0fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	f003 0310 	and.w	r3, r3, #16
 800e124:	2b00      	cmp	r3, #0
 800e126:	f000 80a9 	beq.w	800e27c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e12a:	4b85      	ldr	r3, [pc, #532]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e12c:	691b      	ldr	r3, [r3, #16]
 800e12e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e132:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e134:	4b82      	ldr	r3, [pc, #520]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e138:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800e13a:	69bb      	ldr	r3, [r7, #24]
 800e13c:	2b08      	cmp	r3, #8
 800e13e:	d007      	beq.n	800e150 <HAL_RCC_OscConfig+0x308>
 800e140:	69bb      	ldr	r3, [r7, #24]
 800e142:	2b18      	cmp	r3, #24
 800e144:	d13a      	bne.n	800e1bc <HAL_RCC_OscConfig+0x374>
 800e146:	697b      	ldr	r3, [r7, #20]
 800e148:	f003 0303 	and.w	r3, r3, #3
 800e14c:	2b01      	cmp	r3, #1
 800e14e:	d135      	bne.n	800e1bc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e150:	4b7b      	ldr	r3, [pc, #492]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d005      	beq.n	800e168 <HAL_RCC_OscConfig+0x320>
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	69db      	ldr	r3, [r3, #28]
 800e160:	2b80      	cmp	r3, #128	; 0x80
 800e162:	d001      	beq.n	800e168 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800e164:	2301      	movs	r3, #1
 800e166:	e2c1      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e168:	f7f7 fe56 	bl	8005e18 <HAL_GetREVID>
 800e16c:	4603      	mov	r3, r0
 800e16e:	f241 0203 	movw	r2, #4099	; 0x1003
 800e172:	4293      	cmp	r3, r2
 800e174:	d817      	bhi.n	800e1a6 <HAL_RCC_OscConfig+0x35e>
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	6a1b      	ldr	r3, [r3, #32]
 800e17a:	2b20      	cmp	r3, #32
 800e17c:	d108      	bne.n	800e190 <HAL_RCC_OscConfig+0x348>
 800e17e:	4b70      	ldr	r3, [pc, #448]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e180:	685b      	ldr	r3, [r3, #4]
 800e182:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800e186:	4a6e      	ldr	r2, [pc, #440]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e188:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e18c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e18e:	e075      	b.n	800e27c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e190:	4b6b      	ldr	r3, [pc, #428]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e192:	685b      	ldr	r3, [r3, #4]
 800e194:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	6a1b      	ldr	r3, [r3, #32]
 800e19c:	069b      	lsls	r3, r3, #26
 800e19e:	4968      	ldr	r1, [pc, #416]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e1a0:	4313      	orrs	r3, r2
 800e1a2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e1a4:	e06a      	b.n	800e27c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e1a6:	4b66      	ldr	r3, [pc, #408]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e1a8:	68db      	ldr	r3, [r3, #12]
 800e1aa:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	6a1b      	ldr	r3, [r3, #32]
 800e1b2:	061b      	lsls	r3, r3, #24
 800e1b4:	4962      	ldr	r1, [pc, #392]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e1b6:	4313      	orrs	r3, r2
 800e1b8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e1ba:	e05f      	b.n	800e27c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	69db      	ldr	r3, [r3, #28]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d042      	beq.n	800e24a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800e1c4:	4b5e      	ldr	r3, [pc, #376]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	4a5d      	ldr	r2, [pc, #372]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e1ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e1ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e1d0:	f7f7 fe16 	bl	8005e00 <HAL_GetTick>
 800e1d4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e1d6:	e008      	b.n	800e1ea <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e1d8:	f7f7 fe12 	bl	8005e00 <HAL_GetTick>
 800e1dc:	4602      	mov	r2, r0
 800e1de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1e0:	1ad3      	subs	r3, r2, r3
 800e1e2:	2b02      	cmp	r3, #2
 800e1e4:	d901      	bls.n	800e1ea <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800e1e6:	2303      	movs	r3, #3
 800e1e8:	e280      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e1ea:	4b55      	ldr	r3, [pc, #340]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d0f0      	beq.n	800e1d8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e1f6:	f7f7 fe0f 	bl	8005e18 <HAL_GetREVID>
 800e1fa:	4603      	mov	r3, r0
 800e1fc:	f241 0203 	movw	r2, #4099	; 0x1003
 800e200:	4293      	cmp	r3, r2
 800e202:	d817      	bhi.n	800e234 <HAL_RCC_OscConfig+0x3ec>
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	6a1b      	ldr	r3, [r3, #32]
 800e208:	2b20      	cmp	r3, #32
 800e20a:	d108      	bne.n	800e21e <HAL_RCC_OscConfig+0x3d6>
 800e20c:	4b4c      	ldr	r3, [pc, #304]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e20e:	685b      	ldr	r3, [r3, #4]
 800e210:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800e214:	4a4a      	ldr	r2, [pc, #296]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e216:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e21a:	6053      	str	r3, [r2, #4]
 800e21c:	e02e      	b.n	800e27c <HAL_RCC_OscConfig+0x434>
 800e21e:	4b48      	ldr	r3, [pc, #288]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e220:	685b      	ldr	r3, [r3, #4]
 800e222:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	6a1b      	ldr	r3, [r3, #32]
 800e22a:	069b      	lsls	r3, r3, #26
 800e22c:	4944      	ldr	r1, [pc, #272]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e22e:	4313      	orrs	r3, r2
 800e230:	604b      	str	r3, [r1, #4]
 800e232:	e023      	b.n	800e27c <HAL_RCC_OscConfig+0x434>
 800e234:	4b42      	ldr	r3, [pc, #264]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e236:	68db      	ldr	r3, [r3, #12]
 800e238:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	6a1b      	ldr	r3, [r3, #32]
 800e240:	061b      	lsls	r3, r3, #24
 800e242:	493f      	ldr	r1, [pc, #252]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e244:	4313      	orrs	r3, r2
 800e246:	60cb      	str	r3, [r1, #12]
 800e248:	e018      	b.n	800e27c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800e24a:	4b3d      	ldr	r3, [pc, #244]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	4a3c      	ldr	r2, [pc, #240]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e250:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e254:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e256:	f7f7 fdd3 	bl	8005e00 <HAL_GetTick>
 800e25a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e25c:	e008      	b.n	800e270 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e25e:	f7f7 fdcf 	bl	8005e00 <HAL_GetTick>
 800e262:	4602      	mov	r2, r0
 800e264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e266:	1ad3      	subs	r3, r2, r3
 800e268:	2b02      	cmp	r3, #2
 800e26a:	d901      	bls.n	800e270 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800e26c:	2303      	movs	r3, #3
 800e26e:	e23d      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e270:	4b33      	ldr	r3, [pc, #204]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d1f0      	bne.n	800e25e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	f003 0308 	and.w	r3, r3, #8
 800e284:	2b00      	cmp	r3, #0
 800e286:	d036      	beq.n	800e2f6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	695b      	ldr	r3, [r3, #20]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d019      	beq.n	800e2c4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e290:	4b2b      	ldr	r3, [pc, #172]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e292:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e294:	4a2a      	ldr	r2, [pc, #168]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e296:	f043 0301 	orr.w	r3, r3, #1
 800e29a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e29c:	f7f7 fdb0 	bl	8005e00 <HAL_GetTick>
 800e2a0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e2a2:	e008      	b.n	800e2b6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e2a4:	f7f7 fdac 	bl	8005e00 <HAL_GetTick>
 800e2a8:	4602      	mov	r2, r0
 800e2aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2ac:	1ad3      	subs	r3, r2, r3
 800e2ae:	2b02      	cmp	r3, #2
 800e2b0:	d901      	bls.n	800e2b6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800e2b2:	2303      	movs	r3, #3
 800e2b4:	e21a      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e2b6:	4b22      	ldr	r3, [pc, #136]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e2b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e2ba:	f003 0302 	and.w	r3, r3, #2
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d0f0      	beq.n	800e2a4 <HAL_RCC_OscConfig+0x45c>
 800e2c2:	e018      	b.n	800e2f6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e2c4:	4b1e      	ldr	r3, [pc, #120]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e2c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e2c8:	4a1d      	ldr	r2, [pc, #116]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e2ca:	f023 0301 	bic.w	r3, r3, #1
 800e2ce:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e2d0:	f7f7 fd96 	bl	8005e00 <HAL_GetTick>
 800e2d4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e2d6:	e008      	b.n	800e2ea <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e2d8:	f7f7 fd92 	bl	8005e00 <HAL_GetTick>
 800e2dc:	4602      	mov	r2, r0
 800e2de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2e0:	1ad3      	subs	r3, r2, r3
 800e2e2:	2b02      	cmp	r3, #2
 800e2e4:	d901      	bls.n	800e2ea <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800e2e6:	2303      	movs	r3, #3
 800e2e8:	e200      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e2ea:	4b15      	ldr	r3, [pc, #84]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e2ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e2ee:	f003 0302 	and.w	r3, r3, #2
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d1f0      	bne.n	800e2d8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	f003 0320 	and.w	r3, r3, #32
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d039      	beq.n	800e376 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	699b      	ldr	r3, [r3, #24]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d01c      	beq.n	800e344 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e30a:	4b0d      	ldr	r3, [pc, #52]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	4a0c      	ldr	r2, [pc, #48]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e310:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800e314:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e316:	f7f7 fd73 	bl	8005e00 <HAL_GetTick>
 800e31a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e31c:	e008      	b.n	800e330 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e31e:	f7f7 fd6f 	bl	8005e00 <HAL_GetTick>
 800e322:	4602      	mov	r2, r0
 800e324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e326:	1ad3      	subs	r3, r2, r3
 800e328:	2b02      	cmp	r3, #2
 800e32a:	d901      	bls.n	800e330 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800e32c:	2303      	movs	r3, #3
 800e32e:	e1dd      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e330:	4b03      	ldr	r3, [pc, #12]	; (800e340 <HAL_RCC_OscConfig+0x4f8>)
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d0f0      	beq.n	800e31e <HAL_RCC_OscConfig+0x4d6>
 800e33c:	e01b      	b.n	800e376 <HAL_RCC_OscConfig+0x52e>
 800e33e:	bf00      	nop
 800e340:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e344:	4b9b      	ldr	r3, [pc, #620]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	4a9a      	ldr	r2, [pc, #616]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e34a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e34e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e350:	f7f7 fd56 	bl	8005e00 <HAL_GetTick>
 800e354:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e356:	e008      	b.n	800e36a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e358:	f7f7 fd52 	bl	8005e00 <HAL_GetTick>
 800e35c:	4602      	mov	r2, r0
 800e35e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e360:	1ad3      	subs	r3, r2, r3
 800e362:	2b02      	cmp	r3, #2
 800e364:	d901      	bls.n	800e36a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800e366:	2303      	movs	r3, #3
 800e368:	e1c0      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e36a:	4b92      	ldr	r3, [pc, #584]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e372:	2b00      	cmp	r3, #0
 800e374:	d1f0      	bne.n	800e358 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	f003 0304 	and.w	r3, r3, #4
 800e37e:	2b00      	cmp	r3, #0
 800e380:	f000 8081 	beq.w	800e486 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800e384:	4b8c      	ldr	r3, [pc, #560]	; (800e5b8 <HAL_RCC_OscConfig+0x770>)
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	4a8b      	ldr	r2, [pc, #556]	; (800e5b8 <HAL_RCC_OscConfig+0x770>)
 800e38a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e38e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e390:	f7f7 fd36 	bl	8005e00 <HAL_GetTick>
 800e394:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e396:	e008      	b.n	800e3aa <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e398:	f7f7 fd32 	bl	8005e00 <HAL_GetTick>
 800e39c:	4602      	mov	r2, r0
 800e39e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3a0:	1ad3      	subs	r3, r2, r3
 800e3a2:	2b64      	cmp	r3, #100	; 0x64
 800e3a4:	d901      	bls.n	800e3aa <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800e3a6:	2303      	movs	r3, #3
 800e3a8:	e1a0      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e3aa:	4b83      	ldr	r3, [pc, #524]	; (800e5b8 <HAL_RCC_OscConfig+0x770>)
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d0f0      	beq.n	800e398 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	689b      	ldr	r3, [r3, #8]
 800e3ba:	2b01      	cmp	r3, #1
 800e3bc:	d106      	bne.n	800e3cc <HAL_RCC_OscConfig+0x584>
 800e3be:	4b7d      	ldr	r3, [pc, #500]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e3c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e3c2:	4a7c      	ldr	r2, [pc, #496]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e3c4:	f043 0301 	orr.w	r3, r3, #1
 800e3c8:	6713      	str	r3, [r2, #112]	; 0x70
 800e3ca:	e02d      	b.n	800e428 <HAL_RCC_OscConfig+0x5e0>
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	689b      	ldr	r3, [r3, #8]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d10c      	bne.n	800e3ee <HAL_RCC_OscConfig+0x5a6>
 800e3d4:	4b77      	ldr	r3, [pc, #476]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e3d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e3d8:	4a76      	ldr	r2, [pc, #472]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e3da:	f023 0301 	bic.w	r3, r3, #1
 800e3de:	6713      	str	r3, [r2, #112]	; 0x70
 800e3e0:	4b74      	ldr	r3, [pc, #464]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e3e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e3e4:	4a73      	ldr	r2, [pc, #460]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e3e6:	f023 0304 	bic.w	r3, r3, #4
 800e3ea:	6713      	str	r3, [r2, #112]	; 0x70
 800e3ec:	e01c      	b.n	800e428 <HAL_RCC_OscConfig+0x5e0>
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	689b      	ldr	r3, [r3, #8]
 800e3f2:	2b05      	cmp	r3, #5
 800e3f4:	d10c      	bne.n	800e410 <HAL_RCC_OscConfig+0x5c8>
 800e3f6:	4b6f      	ldr	r3, [pc, #444]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e3f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e3fa:	4a6e      	ldr	r2, [pc, #440]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e3fc:	f043 0304 	orr.w	r3, r3, #4
 800e400:	6713      	str	r3, [r2, #112]	; 0x70
 800e402:	4b6c      	ldr	r3, [pc, #432]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e406:	4a6b      	ldr	r2, [pc, #428]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e408:	f043 0301 	orr.w	r3, r3, #1
 800e40c:	6713      	str	r3, [r2, #112]	; 0x70
 800e40e:	e00b      	b.n	800e428 <HAL_RCC_OscConfig+0x5e0>
 800e410:	4b68      	ldr	r3, [pc, #416]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e414:	4a67      	ldr	r2, [pc, #412]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e416:	f023 0301 	bic.w	r3, r3, #1
 800e41a:	6713      	str	r3, [r2, #112]	; 0x70
 800e41c:	4b65      	ldr	r3, [pc, #404]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e41e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e420:	4a64      	ldr	r2, [pc, #400]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e422:	f023 0304 	bic.w	r3, r3, #4
 800e426:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	689b      	ldr	r3, [r3, #8]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d015      	beq.n	800e45c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e430:	f7f7 fce6 	bl	8005e00 <HAL_GetTick>
 800e434:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e436:	e00a      	b.n	800e44e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e438:	f7f7 fce2 	bl	8005e00 <HAL_GetTick>
 800e43c:	4602      	mov	r2, r0
 800e43e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e440:	1ad3      	subs	r3, r2, r3
 800e442:	f241 3288 	movw	r2, #5000	; 0x1388
 800e446:	4293      	cmp	r3, r2
 800e448:	d901      	bls.n	800e44e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800e44a:	2303      	movs	r3, #3
 800e44c:	e14e      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e44e:	4b59      	ldr	r3, [pc, #356]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e452:	f003 0302 	and.w	r3, r3, #2
 800e456:	2b00      	cmp	r3, #0
 800e458:	d0ee      	beq.n	800e438 <HAL_RCC_OscConfig+0x5f0>
 800e45a:	e014      	b.n	800e486 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e45c:	f7f7 fcd0 	bl	8005e00 <HAL_GetTick>
 800e460:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800e462:	e00a      	b.n	800e47a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e464:	f7f7 fccc 	bl	8005e00 <HAL_GetTick>
 800e468:	4602      	mov	r2, r0
 800e46a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e46c:	1ad3      	subs	r3, r2, r3
 800e46e:	f241 3288 	movw	r2, #5000	; 0x1388
 800e472:	4293      	cmp	r3, r2
 800e474:	d901      	bls.n	800e47a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800e476:	2303      	movs	r3, #3
 800e478:	e138      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800e47a:	4b4e      	ldr	r3, [pc, #312]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e47c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e47e:	f003 0302 	and.w	r3, r3, #2
 800e482:	2b00      	cmp	r3, #0
 800e484:	d1ee      	bne.n	800e464 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	f000 812d 	beq.w	800e6ea <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800e490:	4b48      	ldr	r3, [pc, #288]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e492:	691b      	ldr	r3, [r3, #16]
 800e494:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e498:	2b18      	cmp	r3, #24
 800e49a:	f000 80bd 	beq.w	800e618 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4a2:	2b02      	cmp	r3, #2
 800e4a4:	f040 809e 	bne.w	800e5e4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e4a8:	4b42      	ldr	r3, [pc, #264]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	4a41      	ldr	r2, [pc, #260]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e4ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e4b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e4b4:	f7f7 fca4 	bl	8005e00 <HAL_GetTick>
 800e4b8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e4ba:	e008      	b.n	800e4ce <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e4bc:	f7f7 fca0 	bl	8005e00 <HAL_GetTick>
 800e4c0:	4602      	mov	r2, r0
 800e4c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4c4:	1ad3      	subs	r3, r2, r3
 800e4c6:	2b02      	cmp	r3, #2
 800e4c8:	d901      	bls.n	800e4ce <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800e4ca:	2303      	movs	r3, #3
 800e4cc:	e10e      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e4ce:	4b39      	ldr	r3, [pc, #228]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d1f0      	bne.n	800e4bc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e4da:	4b36      	ldr	r3, [pc, #216]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e4dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e4de:	4b37      	ldr	r3, [pc, #220]	; (800e5bc <HAL_RCC_OscConfig+0x774>)
 800e4e0:	4013      	ands	r3, r2
 800e4e2:	687a      	ldr	r2, [r7, #4]
 800e4e4:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800e4e6:	687a      	ldr	r2, [r7, #4]
 800e4e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800e4ea:	0112      	lsls	r2, r2, #4
 800e4ec:	430a      	orrs	r2, r1
 800e4ee:	4931      	ldr	r1, [pc, #196]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e4f0:	4313      	orrs	r3, r2
 800e4f2:	628b      	str	r3, [r1, #40]	; 0x28
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4f8:	3b01      	subs	r3, #1
 800e4fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e502:	3b01      	subs	r3, #1
 800e504:	025b      	lsls	r3, r3, #9
 800e506:	b29b      	uxth	r3, r3
 800e508:	431a      	orrs	r2, r3
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e50e:	3b01      	subs	r3, #1
 800e510:	041b      	lsls	r3, r3, #16
 800e512:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800e516:	431a      	orrs	r2, r3
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e51c:	3b01      	subs	r3, #1
 800e51e:	061b      	lsls	r3, r3, #24
 800e520:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800e524:	4923      	ldr	r1, [pc, #140]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e526:	4313      	orrs	r3, r2
 800e528:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800e52a:	4b22      	ldr	r3, [pc, #136]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e52c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e52e:	4a21      	ldr	r2, [pc, #132]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e530:	f023 0301 	bic.w	r3, r3, #1
 800e534:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800e536:	4b1f      	ldr	r3, [pc, #124]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e538:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e53a:	4b21      	ldr	r3, [pc, #132]	; (800e5c0 <HAL_RCC_OscConfig+0x778>)
 800e53c:	4013      	ands	r3, r2
 800e53e:	687a      	ldr	r2, [r7, #4]
 800e540:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800e542:	00d2      	lsls	r2, r2, #3
 800e544:	491b      	ldr	r1, [pc, #108]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e546:	4313      	orrs	r3, r2
 800e548:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800e54a:	4b1a      	ldr	r3, [pc, #104]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e54c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e54e:	f023 020c 	bic.w	r2, r3, #12
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e556:	4917      	ldr	r1, [pc, #92]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e558:	4313      	orrs	r3, r2
 800e55a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800e55c:	4b15      	ldr	r3, [pc, #84]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e55e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e560:	f023 0202 	bic.w	r2, r3, #2
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e568:	4912      	ldr	r1, [pc, #72]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e56a:	4313      	orrs	r3, r2
 800e56c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800e56e:	4b11      	ldr	r3, [pc, #68]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e572:	4a10      	ldr	r2, [pc, #64]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e574:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e578:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e57a:	4b0e      	ldr	r3, [pc, #56]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e57c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e57e:	4a0d      	ldr	r2, [pc, #52]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e580:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e584:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800e586:	4b0b      	ldr	r3, [pc, #44]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e58a:	4a0a      	ldr	r2, [pc, #40]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e58c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800e590:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800e592:	4b08      	ldr	r3, [pc, #32]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e596:	4a07      	ldr	r2, [pc, #28]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e598:	f043 0301 	orr.w	r3, r3, #1
 800e59c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e59e:	4b05      	ldr	r3, [pc, #20]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	4a04      	ldr	r2, [pc, #16]	; (800e5b4 <HAL_RCC_OscConfig+0x76c>)
 800e5a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800e5a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e5aa:	f7f7 fc29 	bl	8005e00 <HAL_GetTick>
 800e5ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e5b0:	e011      	b.n	800e5d6 <HAL_RCC_OscConfig+0x78e>
 800e5b2:	bf00      	nop
 800e5b4:	58024400 	.word	0x58024400
 800e5b8:	58024800 	.word	0x58024800
 800e5bc:	fffffc0c 	.word	0xfffffc0c
 800e5c0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e5c4:	f7f7 fc1c 	bl	8005e00 <HAL_GetTick>
 800e5c8:	4602      	mov	r2, r0
 800e5ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5cc:	1ad3      	subs	r3, r2, r3
 800e5ce:	2b02      	cmp	r3, #2
 800e5d0:	d901      	bls.n	800e5d6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800e5d2:	2303      	movs	r3, #3
 800e5d4:	e08a      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e5d6:	4b47      	ldr	r3, [pc, #284]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d0f0      	beq.n	800e5c4 <HAL_RCC_OscConfig+0x77c>
 800e5e2:	e082      	b.n	800e6ea <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e5e4:	4b43      	ldr	r3, [pc, #268]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	4a42      	ldr	r2, [pc, #264]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e5ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e5ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e5f0:	f7f7 fc06 	bl	8005e00 <HAL_GetTick>
 800e5f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e5f6:	e008      	b.n	800e60a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e5f8:	f7f7 fc02 	bl	8005e00 <HAL_GetTick>
 800e5fc:	4602      	mov	r2, r0
 800e5fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e600:	1ad3      	subs	r3, r2, r3
 800e602:	2b02      	cmp	r3, #2
 800e604:	d901      	bls.n	800e60a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800e606:	2303      	movs	r3, #3
 800e608:	e070      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e60a:	4b3a      	ldr	r3, [pc, #232]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e612:	2b00      	cmp	r3, #0
 800e614:	d1f0      	bne.n	800e5f8 <HAL_RCC_OscConfig+0x7b0>
 800e616:	e068      	b.n	800e6ea <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800e618:	4b36      	ldr	r3, [pc, #216]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e61a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e61c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800e61e:	4b35      	ldr	r3, [pc, #212]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e622:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e628:	2b01      	cmp	r3, #1
 800e62a:	d031      	beq.n	800e690 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e62c:	693b      	ldr	r3, [r7, #16]
 800e62e:	f003 0203 	and.w	r2, r3, #3
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e636:	429a      	cmp	r2, r3
 800e638:	d12a      	bne.n	800e690 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e63a:	693b      	ldr	r3, [r7, #16]
 800e63c:	091b      	lsrs	r3, r3, #4
 800e63e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e646:	429a      	cmp	r2, r3
 800e648:	d122      	bne.n	800e690 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e654:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e656:	429a      	cmp	r2, r3
 800e658:	d11a      	bne.n	800e690 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	0a5b      	lsrs	r3, r3, #9
 800e65e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e666:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e668:	429a      	cmp	r2, r3
 800e66a:	d111      	bne.n	800e690 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	0c1b      	lsrs	r3, r3, #16
 800e670:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e678:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e67a:	429a      	cmp	r2, r3
 800e67c:	d108      	bne.n	800e690 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	0e1b      	lsrs	r3, r3, #24
 800e682:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e68a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e68c:	429a      	cmp	r2, r3
 800e68e:	d001      	beq.n	800e694 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800e690:	2301      	movs	r3, #1
 800e692:	e02b      	b.n	800e6ec <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800e694:	4b17      	ldr	r3, [pc, #92]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e696:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e698:	08db      	lsrs	r3, r3, #3
 800e69a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e69e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e6a4:	693a      	ldr	r2, [r7, #16]
 800e6a6:	429a      	cmp	r2, r3
 800e6a8:	d01f      	beq.n	800e6ea <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800e6aa:	4b12      	ldr	r3, [pc, #72]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e6ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e6ae:	4a11      	ldr	r2, [pc, #68]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e6b0:	f023 0301 	bic.w	r3, r3, #1
 800e6b4:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800e6b6:	f7f7 fba3 	bl	8005e00 <HAL_GetTick>
 800e6ba:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800e6bc:	bf00      	nop
 800e6be:	f7f7 fb9f 	bl	8005e00 <HAL_GetTick>
 800e6c2:	4602      	mov	r2, r0
 800e6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6c6:	4293      	cmp	r3, r2
 800e6c8:	d0f9      	beq.n	800e6be <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800e6ca:	4b0a      	ldr	r3, [pc, #40]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e6cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e6ce:	4b0a      	ldr	r3, [pc, #40]	; (800e6f8 <HAL_RCC_OscConfig+0x8b0>)
 800e6d0:	4013      	ands	r3, r2
 800e6d2:	687a      	ldr	r2, [r7, #4]
 800e6d4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800e6d6:	00d2      	lsls	r2, r2, #3
 800e6d8:	4906      	ldr	r1, [pc, #24]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e6da:	4313      	orrs	r3, r2
 800e6dc:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800e6de:	4b05      	ldr	r3, [pc, #20]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e6e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e6e2:	4a04      	ldr	r2, [pc, #16]	; (800e6f4 <HAL_RCC_OscConfig+0x8ac>)
 800e6e4:	f043 0301 	orr.w	r3, r3, #1
 800e6e8:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800e6ea:	2300      	movs	r3, #0
}
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	3730      	adds	r7, #48	; 0x30
 800e6f0:	46bd      	mov	sp, r7
 800e6f2:	bd80      	pop	{r7, pc}
 800e6f4:	58024400 	.word	0x58024400
 800e6f8:	ffff0007 	.word	0xffff0007

0800e6fc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b086      	sub	sp, #24
 800e700:	af00      	add	r7, sp, #0
 800e702:	6078      	str	r0, [r7, #4]
 800e704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d101      	bne.n	800e710 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e70c:	2301      	movs	r3, #1
 800e70e:	e19c      	b.n	800ea4a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e710:	4b8a      	ldr	r3, [pc, #552]	; (800e93c <HAL_RCC_ClockConfig+0x240>)
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	f003 030f 	and.w	r3, r3, #15
 800e718:	683a      	ldr	r2, [r7, #0]
 800e71a:	429a      	cmp	r2, r3
 800e71c:	d910      	bls.n	800e740 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e71e:	4b87      	ldr	r3, [pc, #540]	; (800e93c <HAL_RCC_ClockConfig+0x240>)
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	f023 020f 	bic.w	r2, r3, #15
 800e726:	4985      	ldr	r1, [pc, #532]	; (800e93c <HAL_RCC_ClockConfig+0x240>)
 800e728:	683b      	ldr	r3, [r7, #0]
 800e72a:	4313      	orrs	r3, r2
 800e72c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e72e:	4b83      	ldr	r3, [pc, #524]	; (800e93c <HAL_RCC_ClockConfig+0x240>)
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	f003 030f 	and.w	r3, r3, #15
 800e736:	683a      	ldr	r2, [r7, #0]
 800e738:	429a      	cmp	r2, r3
 800e73a:	d001      	beq.n	800e740 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800e73c:	2301      	movs	r3, #1
 800e73e:	e184      	b.n	800ea4a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	f003 0304 	and.w	r3, r3, #4
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d010      	beq.n	800e76e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	691a      	ldr	r2, [r3, #16]
 800e750:	4b7b      	ldr	r3, [pc, #492]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e752:	699b      	ldr	r3, [r3, #24]
 800e754:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e758:	429a      	cmp	r2, r3
 800e75a:	d908      	bls.n	800e76e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e75c:	4b78      	ldr	r3, [pc, #480]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e75e:	699b      	ldr	r3, [r3, #24]
 800e760:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	691b      	ldr	r3, [r3, #16]
 800e768:	4975      	ldr	r1, [pc, #468]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e76a:	4313      	orrs	r3, r2
 800e76c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	f003 0308 	and.w	r3, r3, #8
 800e776:	2b00      	cmp	r3, #0
 800e778:	d010      	beq.n	800e79c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	695a      	ldr	r2, [r3, #20]
 800e77e:	4b70      	ldr	r3, [pc, #448]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e780:	69db      	ldr	r3, [r3, #28]
 800e782:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e786:	429a      	cmp	r2, r3
 800e788:	d908      	bls.n	800e79c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e78a:	4b6d      	ldr	r3, [pc, #436]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e78c:	69db      	ldr	r3, [r3, #28]
 800e78e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	695b      	ldr	r3, [r3, #20]
 800e796:	496a      	ldr	r1, [pc, #424]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e798:	4313      	orrs	r3, r2
 800e79a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	f003 0310 	and.w	r3, r3, #16
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d010      	beq.n	800e7ca <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	699a      	ldr	r2, [r3, #24]
 800e7ac:	4b64      	ldr	r3, [pc, #400]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e7ae:	69db      	ldr	r3, [r3, #28]
 800e7b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e7b4:	429a      	cmp	r2, r3
 800e7b6:	d908      	bls.n	800e7ca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e7b8:	4b61      	ldr	r3, [pc, #388]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e7ba:	69db      	ldr	r3, [r3, #28]
 800e7bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	699b      	ldr	r3, [r3, #24]
 800e7c4:	495e      	ldr	r1, [pc, #376]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e7c6:	4313      	orrs	r3, r2
 800e7c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	f003 0320 	and.w	r3, r3, #32
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d010      	beq.n	800e7f8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	69da      	ldr	r2, [r3, #28]
 800e7da:	4b59      	ldr	r3, [pc, #356]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e7dc:	6a1b      	ldr	r3, [r3, #32]
 800e7de:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e7e2:	429a      	cmp	r2, r3
 800e7e4:	d908      	bls.n	800e7f8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e7e6:	4b56      	ldr	r3, [pc, #344]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e7e8:	6a1b      	ldr	r3, [r3, #32]
 800e7ea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	69db      	ldr	r3, [r3, #28]
 800e7f2:	4953      	ldr	r1, [pc, #332]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e7f4:	4313      	orrs	r3, r2
 800e7f6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	f003 0302 	and.w	r3, r3, #2
 800e800:	2b00      	cmp	r3, #0
 800e802:	d010      	beq.n	800e826 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	68da      	ldr	r2, [r3, #12]
 800e808:	4b4d      	ldr	r3, [pc, #308]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e80a:	699b      	ldr	r3, [r3, #24]
 800e80c:	f003 030f 	and.w	r3, r3, #15
 800e810:	429a      	cmp	r2, r3
 800e812:	d908      	bls.n	800e826 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e814:	4b4a      	ldr	r3, [pc, #296]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e816:	699b      	ldr	r3, [r3, #24]
 800e818:	f023 020f 	bic.w	r2, r3, #15
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	68db      	ldr	r3, [r3, #12]
 800e820:	4947      	ldr	r1, [pc, #284]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e822:	4313      	orrs	r3, r2
 800e824:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	f003 0301 	and.w	r3, r3, #1
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d055      	beq.n	800e8de <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800e832:	4b43      	ldr	r3, [pc, #268]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e834:	699b      	ldr	r3, [r3, #24]
 800e836:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	689b      	ldr	r3, [r3, #8]
 800e83e:	4940      	ldr	r1, [pc, #256]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e840:	4313      	orrs	r3, r2
 800e842:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	685b      	ldr	r3, [r3, #4]
 800e848:	2b02      	cmp	r3, #2
 800e84a:	d107      	bne.n	800e85c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e84c:	4b3c      	ldr	r3, [pc, #240]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e854:	2b00      	cmp	r3, #0
 800e856:	d121      	bne.n	800e89c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e858:	2301      	movs	r3, #1
 800e85a:	e0f6      	b.n	800ea4a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	685b      	ldr	r3, [r3, #4]
 800e860:	2b03      	cmp	r3, #3
 800e862:	d107      	bne.n	800e874 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e864:	4b36      	ldr	r3, [pc, #216]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d115      	bne.n	800e89c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e870:	2301      	movs	r3, #1
 800e872:	e0ea      	b.n	800ea4a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	685b      	ldr	r3, [r3, #4]
 800e878:	2b01      	cmp	r3, #1
 800e87a:	d107      	bne.n	800e88c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e87c:	4b30      	ldr	r3, [pc, #192]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e884:	2b00      	cmp	r3, #0
 800e886:	d109      	bne.n	800e89c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e888:	2301      	movs	r3, #1
 800e88a:	e0de      	b.n	800ea4a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e88c:	4b2c      	ldr	r3, [pc, #176]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	f003 0304 	and.w	r3, r3, #4
 800e894:	2b00      	cmp	r3, #0
 800e896:	d101      	bne.n	800e89c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e898:	2301      	movs	r3, #1
 800e89a:	e0d6      	b.n	800ea4a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e89c:	4b28      	ldr	r3, [pc, #160]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e89e:	691b      	ldr	r3, [r3, #16]
 800e8a0:	f023 0207 	bic.w	r2, r3, #7
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	685b      	ldr	r3, [r3, #4]
 800e8a8:	4925      	ldr	r1, [pc, #148]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e8aa:	4313      	orrs	r3, r2
 800e8ac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e8ae:	f7f7 faa7 	bl	8005e00 <HAL_GetTick>
 800e8b2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e8b4:	e00a      	b.n	800e8cc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e8b6:	f7f7 faa3 	bl	8005e00 <HAL_GetTick>
 800e8ba:	4602      	mov	r2, r0
 800e8bc:	697b      	ldr	r3, [r7, #20]
 800e8be:	1ad3      	subs	r3, r2, r3
 800e8c0:	f241 3288 	movw	r2, #5000	; 0x1388
 800e8c4:	4293      	cmp	r3, r2
 800e8c6:	d901      	bls.n	800e8cc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800e8c8:	2303      	movs	r3, #3
 800e8ca:	e0be      	b.n	800ea4a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e8cc:	4b1c      	ldr	r3, [pc, #112]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e8ce:	691b      	ldr	r3, [r3, #16]
 800e8d0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	685b      	ldr	r3, [r3, #4]
 800e8d8:	00db      	lsls	r3, r3, #3
 800e8da:	429a      	cmp	r2, r3
 800e8dc:	d1eb      	bne.n	800e8b6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	f003 0302 	and.w	r3, r3, #2
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d010      	beq.n	800e90c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	68da      	ldr	r2, [r3, #12]
 800e8ee:	4b14      	ldr	r3, [pc, #80]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e8f0:	699b      	ldr	r3, [r3, #24]
 800e8f2:	f003 030f 	and.w	r3, r3, #15
 800e8f6:	429a      	cmp	r2, r3
 800e8f8:	d208      	bcs.n	800e90c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e8fa:	4b11      	ldr	r3, [pc, #68]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e8fc:	699b      	ldr	r3, [r3, #24]
 800e8fe:	f023 020f 	bic.w	r2, r3, #15
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	68db      	ldr	r3, [r3, #12]
 800e906:	490e      	ldr	r1, [pc, #56]	; (800e940 <HAL_RCC_ClockConfig+0x244>)
 800e908:	4313      	orrs	r3, r2
 800e90a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e90c:	4b0b      	ldr	r3, [pc, #44]	; (800e93c <HAL_RCC_ClockConfig+0x240>)
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	f003 030f 	and.w	r3, r3, #15
 800e914:	683a      	ldr	r2, [r7, #0]
 800e916:	429a      	cmp	r2, r3
 800e918:	d214      	bcs.n	800e944 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e91a:	4b08      	ldr	r3, [pc, #32]	; (800e93c <HAL_RCC_ClockConfig+0x240>)
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	f023 020f 	bic.w	r2, r3, #15
 800e922:	4906      	ldr	r1, [pc, #24]	; (800e93c <HAL_RCC_ClockConfig+0x240>)
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	4313      	orrs	r3, r2
 800e928:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e92a:	4b04      	ldr	r3, [pc, #16]	; (800e93c <HAL_RCC_ClockConfig+0x240>)
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	f003 030f 	and.w	r3, r3, #15
 800e932:	683a      	ldr	r2, [r7, #0]
 800e934:	429a      	cmp	r2, r3
 800e936:	d005      	beq.n	800e944 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800e938:	2301      	movs	r3, #1
 800e93a:	e086      	b.n	800ea4a <HAL_RCC_ClockConfig+0x34e>
 800e93c:	52002000 	.word	0x52002000
 800e940:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	f003 0304 	and.w	r3, r3, #4
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d010      	beq.n	800e972 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	691a      	ldr	r2, [r3, #16]
 800e954:	4b3f      	ldr	r3, [pc, #252]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800e956:	699b      	ldr	r3, [r3, #24]
 800e958:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e95c:	429a      	cmp	r2, r3
 800e95e:	d208      	bcs.n	800e972 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e960:	4b3c      	ldr	r3, [pc, #240]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800e962:	699b      	ldr	r3, [r3, #24]
 800e964:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	691b      	ldr	r3, [r3, #16]
 800e96c:	4939      	ldr	r1, [pc, #228]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800e96e:	4313      	orrs	r3, r2
 800e970:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	f003 0308 	and.w	r3, r3, #8
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d010      	beq.n	800e9a0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	695a      	ldr	r2, [r3, #20]
 800e982:	4b34      	ldr	r3, [pc, #208]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800e984:	69db      	ldr	r3, [r3, #28]
 800e986:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e98a:	429a      	cmp	r2, r3
 800e98c:	d208      	bcs.n	800e9a0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e98e:	4b31      	ldr	r3, [pc, #196]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800e990:	69db      	ldr	r3, [r3, #28]
 800e992:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	695b      	ldr	r3, [r3, #20]
 800e99a:	492e      	ldr	r1, [pc, #184]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800e99c:	4313      	orrs	r3, r2
 800e99e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	f003 0310 	and.w	r3, r3, #16
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d010      	beq.n	800e9ce <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	699a      	ldr	r2, [r3, #24]
 800e9b0:	4b28      	ldr	r3, [pc, #160]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800e9b2:	69db      	ldr	r3, [r3, #28]
 800e9b4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e9b8:	429a      	cmp	r2, r3
 800e9ba:	d208      	bcs.n	800e9ce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e9bc:	4b25      	ldr	r3, [pc, #148]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800e9be:	69db      	ldr	r3, [r3, #28]
 800e9c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	699b      	ldr	r3, [r3, #24]
 800e9c8:	4922      	ldr	r1, [pc, #136]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800e9ca:	4313      	orrs	r3, r2
 800e9cc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	f003 0320 	and.w	r3, r3, #32
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d010      	beq.n	800e9fc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	69da      	ldr	r2, [r3, #28]
 800e9de:	4b1d      	ldr	r3, [pc, #116]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800e9e0:	6a1b      	ldr	r3, [r3, #32]
 800e9e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e9e6:	429a      	cmp	r2, r3
 800e9e8:	d208      	bcs.n	800e9fc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e9ea:	4b1a      	ldr	r3, [pc, #104]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800e9ec:	6a1b      	ldr	r3, [r3, #32]
 800e9ee:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	69db      	ldr	r3, [r3, #28]
 800e9f6:	4917      	ldr	r1, [pc, #92]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800e9f8:	4313      	orrs	r3, r2
 800e9fa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800e9fc:	f000 f834 	bl	800ea68 <HAL_RCC_GetSysClockFreq>
 800ea00:	4602      	mov	r2, r0
 800ea02:	4b14      	ldr	r3, [pc, #80]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800ea04:	699b      	ldr	r3, [r3, #24]
 800ea06:	0a1b      	lsrs	r3, r3, #8
 800ea08:	f003 030f 	and.w	r3, r3, #15
 800ea0c:	4912      	ldr	r1, [pc, #72]	; (800ea58 <HAL_RCC_ClockConfig+0x35c>)
 800ea0e:	5ccb      	ldrb	r3, [r1, r3]
 800ea10:	f003 031f 	and.w	r3, r3, #31
 800ea14:	fa22 f303 	lsr.w	r3, r2, r3
 800ea18:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ea1a:	4b0e      	ldr	r3, [pc, #56]	; (800ea54 <HAL_RCC_ClockConfig+0x358>)
 800ea1c:	699b      	ldr	r3, [r3, #24]
 800ea1e:	f003 030f 	and.w	r3, r3, #15
 800ea22:	4a0d      	ldr	r2, [pc, #52]	; (800ea58 <HAL_RCC_ClockConfig+0x35c>)
 800ea24:	5cd3      	ldrb	r3, [r2, r3]
 800ea26:	f003 031f 	and.w	r3, r3, #31
 800ea2a:	693a      	ldr	r2, [r7, #16]
 800ea2c:	fa22 f303 	lsr.w	r3, r2, r3
 800ea30:	4a0a      	ldr	r2, [pc, #40]	; (800ea5c <HAL_RCC_ClockConfig+0x360>)
 800ea32:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ea34:	4a0a      	ldr	r2, [pc, #40]	; (800ea60 <HAL_RCC_ClockConfig+0x364>)
 800ea36:	693b      	ldr	r3, [r7, #16]
 800ea38:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800ea3a:	4b0a      	ldr	r3, [pc, #40]	; (800ea64 <HAL_RCC_ClockConfig+0x368>)
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	4618      	mov	r0, r3
 800ea40:	f7f5 fe08 	bl	8004654 <HAL_InitTick>
 800ea44:	4603      	mov	r3, r0
 800ea46:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800ea48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	3718      	adds	r7, #24
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	bd80      	pop	{r7, pc}
 800ea52:	bf00      	nop
 800ea54:	58024400 	.word	0x58024400
 800ea58:	0801b134 	.word	0x0801b134
 800ea5c:	240000c4 	.word	0x240000c4
 800ea60:	240000c0 	.word	0x240000c0
 800ea64:	240000c8 	.word	0x240000c8

0800ea68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ea68:	b480      	push	{r7}
 800ea6a:	b089      	sub	sp, #36	; 0x24
 800ea6c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ea6e:	4bb3      	ldr	r3, [pc, #716]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ea70:	691b      	ldr	r3, [r3, #16]
 800ea72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ea76:	2b18      	cmp	r3, #24
 800ea78:	f200 8155 	bhi.w	800ed26 <HAL_RCC_GetSysClockFreq+0x2be>
 800ea7c:	a201      	add	r2, pc, #4	; (adr r2, 800ea84 <HAL_RCC_GetSysClockFreq+0x1c>)
 800ea7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea82:	bf00      	nop
 800ea84:	0800eae9 	.word	0x0800eae9
 800ea88:	0800ed27 	.word	0x0800ed27
 800ea8c:	0800ed27 	.word	0x0800ed27
 800ea90:	0800ed27 	.word	0x0800ed27
 800ea94:	0800ed27 	.word	0x0800ed27
 800ea98:	0800ed27 	.word	0x0800ed27
 800ea9c:	0800ed27 	.word	0x0800ed27
 800eaa0:	0800ed27 	.word	0x0800ed27
 800eaa4:	0800eb0f 	.word	0x0800eb0f
 800eaa8:	0800ed27 	.word	0x0800ed27
 800eaac:	0800ed27 	.word	0x0800ed27
 800eab0:	0800ed27 	.word	0x0800ed27
 800eab4:	0800ed27 	.word	0x0800ed27
 800eab8:	0800ed27 	.word	0x0800ed27
 800eabc:	0800ed27 	.word	0x0800ed27
 800eac0:	0800ed27 	.word	0x0800ed27
 800eac4:	0800eb15 	.word	0x0800eb15
 800eac8:	0800ed27 	.word	0x0800ed27
 800eacc:	0800ed27 	.word	0x0800ed27
 800ead0:	0800ed27 	.word	0x0800ed27
 800ead4:	0800ed27 	.word	0x0800ed27
 800ead8:	0800ed27 	.word	0x0800ed27
 800eadc:	0800ed27 	.word	0x0800ed27
 800eae0:	0800ed27 	.word	0x0800ed27
 800eae4:	0800eb1b 	.word	0x0800eb1b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eae8:	4b94      	ldr	r3, [pc, #592]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	f003 0320 	and.w	r3, r3, #32
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d009      	beq.n	800eb08 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800eaf4:	4b91      	ldr	r3, [pc, #580]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	08db      	lsrs	r3, r3, #3
 800eafa:	f003 0303 	and.w	r3, r3, #3
 800eafe:	4a90      	ldr	r2, [pc, #576]	; (800ed40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800eb00:	fa22 f303 	lsr.w	r3, r2, r3
 800eb04:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800eb06:	e111      	b.n	800ed2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800eb08:	4b8d      	ldr	r3, [pc, #564]	; (800ed40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800eb0a:	61bb      	str	r3, [r7, #24]
      break;
 800eb0c:	e10e      	b.n	800ed2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800eb0e:	4b8d      	ldr	r3, [pc, #564]	; (800ed44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800eb10:	61bb      	str	r3, [r7, #24]
      break;
 800eb12:	e10b      	b.n	800ed2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800eb14:	4b8c      	ldr	r3, [pc, #560]	; (800ed48 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800eb16:	61bb      	str	r3, [r7, #24]
      break;
 800eb18:	e108      	b.n	800ed2c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800eb1a:	4b88      	ldr	r3, [pc, #544]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eb1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb1e:	f003 0303 	and.w	r3, r3, #3
 800eb22:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800eb24:	4b85      	ldr	r3, [pc, #532]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eb26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb28:	091b      	lsrs	r3, r3, #4
 800eb2a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800eb2e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800eb30:	4b82      	ldr	r3, [pc, #520]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eb32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb34:	f003 0301 	and.w	r3, r3, #1
 800eb38:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800eb3a:	4b80      	ldr	r3, [pc, #512]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eb3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb3e:	08db      	lsrs	r3, r3, #3
 800eb40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800eb44:	68fa      	ldr	r2, [r7, #12]
 800eb46:	fb02 f303 	mul.w	r3, r2, r3
 800eb4a:	ee07 3a90 	vmov	s15, r3
 800eb4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb52:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800eb56:	693b      	ldr	r3, [r7, #16]
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	f000 80e1 	beq.w	800ed20 <HAL_RCC_GetSysClockFreq+0x2b8>
 800eb5e:	697b      	ldr	r3, [r7, #20]
 800eb60:	2b02      	cmp	r3, #2
 800eb62:	f000 8083 	beq.w	800ec6c <HAL_RCC_GetSysClockFreq+0x204>
 800eb66:	697b      	ldr	r3, [r7, #20]
 800eb68:	2b02      	cmp	r3, #2
 800eb6a:	f200 80a1 	bhi.w	800ecb0 <HAL_RCC_GetSysClockFreq+0x248>
 800eb6e:	697b      	ldr	r3, [r7, #20]
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d003      	beq.n	800eb7c <HAL_RCC_GetSysClockFreq+0x114>
 800eb74:	697b      	ldr	r3, [r7, #20]
 800eb76:	2b01      	cmp	r3, #1
 800eb78:	d056      	beq.n	800ec28 <HAL_RCC_GetSysClockFreq+0x1c0>
 800eb7a:	e099      	b.n	800ecb0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eb7c:	4b6f      	ldr	r3, [pc, #444]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	f003 0320 	and.w	r3, r3, #32
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d02d      	beq.n	800ebe4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800eb88:	4b6c      	ldr	r3, [pc, #432]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	08db      	lsrs	r3, r3, #3
 800eb8e:	f003 0303 	and.w	r3, r3, #3
 800eb92:	4a6b      	ldr	r2, [pc, #428]	; (800ed40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800eb94:	fa22 f303 	lsr.w	r3, r2, r3
 800eb98:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	ee07 3a90 	vmov	s15, r3
 800eba0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eba4:	693b      	ldr	r3, [r7, #16]
 800eba6:	ee07 3a90 	vmov	s15, r3
 800ebaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ebae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ebb2:	4b62      	ldr	r3, [pc, #392]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ebb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebba:	ee07 3a90 	vmov	s15, r3
 800ebbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ebc2:	ed97 6a02 	vldr	s12, [r7, #8]
 800ebc6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800ed4c <HAL_RCC_GetSysClockFreq+0x2e4>
 800ebca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ebce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ebd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ebd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ebda:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ebde:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800ebe2:	e087      	b.n	800ecf4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ebe4:	693b      	ldr	r3, [r7, #16]
 800ebe6:	ee07 3a90 	vmov	s15, r3
 800ebea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ebee:	eddf 6a58 	vldr	s13, [pc, #352]	; 800ed50 <HAL_RCC_GetSysClockFreq+0x2e8>
 800ebf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ebf6:	4b51      	ldr	r3, [pc, #324]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ebf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebfe:	ee07 3a90 	vmov	s15, r3
 800ec02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec06:	ed97 6a02 	vldr	s12, [r7, #8]
 800ec0a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800ed4c <HAL_RCC_GetSysClockFreq+0x2e4>
 800ec0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ec12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ec16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ec1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ec1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec22:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ec26:	e065      	b.n	800ecf4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ec28:	693b      	ldr	r3, [r7, #16]
 800ec2a:	ee07 3a90 	vmov	s15, r3
 800ec2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec32:	eddf 6a48 	vldr	s13, [pc, #288]	; 800ed54 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ec36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ec3a:	4b40      	ldr	r3, [pc, #256]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ec3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec42:	ee07 3a90 	vmov	s15, r3
 800ec46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec4a:	ed97 6a02 	vldr	s12, [r7, #8]
 800ec4e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800ed4c <HAL_RCC_GetSysClockFreq+0x2e4>
 800ec52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ec56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ec5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ec5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ec62:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec66:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ec6a:	e043      	b.n	800ecf4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ec6c:	693b      	ldr	r3, [r7, #16]
 800ec6e:	ee07 3a90 	vmov	s15, r3
 800ec72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec76:	eddf 6a38 	vldr	s13, [pc, #224]	; 800ed58 <HAL_RCC_GetSysClockFreq+0x2f0>
 800ec7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ec7e:	4b2f      	ldr	r3, [pc, #188]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ec80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec86:	ee07 3a90 	vmov	s15, r3
 800ec8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec8e:	ed97 6a02 	vldr	s12, [r7, #8]
 800ec92:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800ed4c <HAL_RCC_GetSysClockFreq+0x2e4>
 800ec96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ec9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ec9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800eca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ecaa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ecae:	e021      	b.n	800ecf4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ecb0:	693b      	ldr	r3, [r7, #16]
 800ecb2:	ee07 3a90 	vmov	s15, r3
 800ecb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ecba:	eddf 6a26 	vldr	s13, [pc, #152]	; 800ed54 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ecbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ecc2:	4b1e      	ldr	r3, [pc, #120]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ecc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ecc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecca:	ee07 3a90 	vmov	s15, r3
 800ecce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ecd2:	ed97 6a02 	vldr	s12, [r7, #8]
 800ecd6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800ed4c <HAL_RCC_GetSysClockFreq+0x2e4>
 800ecda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ecde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ece2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ece6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ecea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ecee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ecf2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800ecf4:	4b11      	ldr	r3, [pc, #68]	; (800ed3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ecf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ecf8:	0a5b      	lsrs	r3, r3, #9
 800ecfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ecfe:	3301      	adds	r3, #1
 800ed00:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800ed02:	683b      	ldr	r3, [r7, #0]
 800ed04:	ee07 3a90 	vmov	s15, r3
 800ed08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ed0c:	edd7 6a07 	vldr	s13, [r7, #28]
 800ed10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ed14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ed18:	ee17 3a90 	vmov	r3, s15
 800ed1c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800ed1e:	e005      	b.n	800ed2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800ed20:	2300      	movs	r3, #0
 800ed22:	61bb      	str	r3, [r7, #24]
      break;
 800ed24:	e002      	b.n	800ed2c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800ed26:	4b07      	ldr	r3, [pc, #28]	; (800ed44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ed28:	61bb      	str	r3, [r7, #24]
      break;
 800ed2a:	bf00      	nop
  }

  return sysclockfreq;
 800ed2c:	69bb      	ldr	r3, [r7, #24]
}
 800ed2e:	4618      	mov	r0, r3
 800ed30:	3724      	adds	r7, #36	; 0x24
 800ed32:	46bd      	mov	sp, r7
 800ed34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed38:	4770      	bx	lr
 800ed3a:	bf00      	nop
 800ed3c:	58024400 	.word	0x58024400
 800ed40:	03d09000 	.word	0x03d09000
 800ed44:	003d0900 	.word	0x003d0900
 800ed48:	017d7840 	.word	0x017d7840
 800ed4c:	46000000 	.word	0x46000000
 800ed50:	4c742400 	.word	0x4c742400
 800ed54:	4a742400 	.word	0x4a742400
 800ed58:	4bbebc20 	.word	0x4bbebc20

0800ed5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b082      	sub	sp, #8
 800ed60:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800ed62:	f7ff fe81 	bl	800ea68 <HAL_RCC_GetSysClockFreq>
 800ed66:	4602      	mov	r2, r0
 800ed68:	4b10      	ldr	r3, [pc, #64]	; (800edac <HAL_RCC_GetHCLKFreq+0x50>)
 800ed6a:	699b      	ldr	r3, [r3, #24]
 800ed6c:	0a1b      	lsrs	r3, r3, #8
 800ed6e:	f003 030f 	and.w	r3, r3, #15
 800ed72:	490f      	ldr	r1, [pc, #60]	; (800edb0 <HAL_RCC_GetHCLKFreq+0x54>)
 800ed74:	5ccb      	ldrb	r3, [r1, r3]
 800ed76:	f003 031f 	and.w	r3, r3, #31
 800ed7a:	fa22 f303 	lsr.w	r3, r2, r3
 800ed7e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ed80:	4b0a      	ldr	r3, [pc, #40]	; (800edac <HAL_RCC_GetHCLKFreq+0x50>)
 800ed82:	699b      	ldr	r3, [r3, #24]
 800ed84:	f003 030f 	and.w	r3, r3, #15
 800ed88:	4a09      	ldr	r2, [pc, #36]	; (800edb0 <HAL_RCC_GetHCLKFreq+0x54>)
 800ed8a:	5cd3      	ldrb	r3, [r2, r3]
 800ed8c:	f003 031f 	and.w	r3, r3, #31
 800ed90:	687a      	ldr	r2, [r7, #4]
 800ed92:	fa22 f303 	lsr.w	r3, r2, r3
 800ed96:	4a07      	ldr	r2, [pc, #28]	; (800edb4 <HAL_RCC_GetHCLKFreq+0x58>)
 800ed98:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ed9a:	4a07      	ldr	r2, [pc, #28]	; (800edb8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800eda0:	4b04      	ldr	r3, [pc, #16]	; (800edb4 <HAL_RCC_GetHCLKFreq+0x58>)
 800eda2:	681b      	ldr	r3, [r3, #0]
}
 800eda4:	4618      	mov	r0, r3
 800eda6:	3708      	adds	r7, #8
 800eda8:	46bd      	mov	sp, r7
 800edaa:	bd80      	pop	{r7, pc}
 800edac:	58024400 	.word	0x58024400
 800edb0:	0801b134 	.word	0x0801b134
 800edb4:	240000c4 	.word	0x240000c4
 800edb8:	240000c0 	.word	0x240000c0

0800edbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800edc0:	f7ff ffcc 	bl	800ed5c <HAL_RCC_GetHCLKFreq>
 800edc4:	4602      	mov	r2, r0
 800edc6:	4b06      	ldr	r3, [pc, #24]	; (800ede0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800edc8:	69db      	ldr	r3, [r3, #28]
 800edca:	091b      	lsrs	r3, r3, #4
 800edcc:	f003 0307 	and.w	r3, r3, #7
 800edd0:	4904      	ldr	r1, [pc, #16]	; (800ede4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800edd2:	5ccb      	ldrb	r3, [r1, r3]
 800edd4:	f003 031f 	and.w	r3, r3, #31
 800edd8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800eddc:	4618      	mov	r0, r3
 800edde:	bd80      	pop	{r7, pc}
 800ede0:	58024400 	.word	0x58024400
 800ede4:	0801b134 	.word	0x0801b134

0800ede8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ede8:	b580      	push	{r7, lr}
 800edea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800edec:	f7ff ffb6 	bl	800ed5c <HAL_RCC_GetHCLKFreq>
 800edf0:	4602      	mov	r2, r0
 800edf2:	4b06      	ldr	r3, [pc, #24]	; (800ee0c <HAL_RCC_GetPCLK2Freq+0x24>)
 800edf4:	69db      	ldr	r3, [r3, #28]
 800edf6:	0a1b      	lsrs	r3, r3, #8
 800edf8:	f003 0307 	and.w	r3, r3, #7
 800edfc:	4904      	ldr	r1, [pc, #16]	; (800ee10 <HAL_RCC_GetPCLK2Freq+0x28>)
 800edfe:	5ccb      	ldrb	r3, [r1, r3]
 800ee00:	f003 031f 	and.w	r3, r3, #31
 800ee04:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800ee08:	4618      	mov	r0, r3
 800ee0a:	bd80      	pop	{r7, pc}
 800ee0c:	58024400 	.word	0x58024400
 800ee10:	0801b134 	.word	0x0801b134

0800ee14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ee14:	b480      	push	{r7}
 800ee16:	b083      	sub	sp, #12
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]
 800ee1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	223f      	movs	r2, #63	; 0x3f
 800ee22:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800ee24:	4b1a      	ldr	r3, [pc, #104]	; (800ee90 <HAL_RCC_GetClockConfig+0x7c>)
 800ee26:	691b      	ldr	r3, [r3, #16]
 800ee28:	f003 0207 	and.w	r2, r3, #7
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800ee30:	4b17      	ldr	r3, [pc, #92]	; (800ee90 <HAL_RCC_GetClockConfig+0x7c>)
 800ee32:	699b      	ldr	r3, [r3, #24]
 800ee34:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800ee3c:	4b14      	ldr	r3, [pc, #80]	; (800ee90 <HAL_RCC_GetClockConfig+0x7c>)
 800ee3e:	699b      	ldr	r3, [r3, #24]
 800ee40:	f003 020f 	and.w	r2, r3, #15
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800ee48:	4b11      	ldr	r3, [pc, #68]	; (800ee90 <HAL_RCC_GetClockConfig+0x7c>)
 800ee4a:	699b      	ldr	r3, [r3, #24]
 800ee4c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800ee54:	4b0e      	ldr	r3, [pc, #56]	; (800ee90 <HAL_RCC_GetClockConfig+0x7c>)
 800ee56:	69db      	ldr	r3, [r3, #28]
 800ee58:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800ee60:	4b0b      	ldr	r3, [pc, #44]	; (800ee90 <HAL_RCC_GetClockConfig+0x7c>)
 800ee62:	69db      	ldr	r3, [r3, #28]
 800ee64:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800ee6c:	4b08      	ldr	r3, [pc, #32]	; (800ee90 <HAL_RCC_GetClockConfig+0x7c>)
 800ee6e:	6a1b      	ldr	r3, [r3, #32]
 800ee70:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ee78:	4b06      	ldr	r3, [pc, #24]	; (800ee94 <HAL_RCC_GetClockConfig+0x80>)
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	f003 020f 	and.w	r2, r3, #15
 800ee80:	683b      	ldr	r3, [r7, #0]
 800ee82:	601a      	str	r2, [r3, #0]
}
 800ee84:	bf00      	nop
 800ee86:	370c      	adds	r7, #12
 800ee88:	46bd      	mov	sp, r7
 800ee8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee8e:	4770      	bx	lr
 800ee90:	58024400 	.word	0x58024400
 800ee94:	52002000 	.word	0x52002000

0800ee98 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ee98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ee9c:	b0ca      	sub	sp, #296	; 0x128
 800ee9e:	af00      	add	r7, sp, #0
 800eea0:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800eea4:	2300      	movs	r3, #0
 800eea6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800eeaa:	2300      	movs	r3, #0
 800eeac:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800eeb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800eeb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeb8:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800eebc:	2500      	movs	r5, #0
 800eebe:	ea54 0305 	orrs.w	r3, r4, r5
 800eec2:	d049      	beq.n	800ef58 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800eec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800eec8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eeca:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800eece:	d02f      	beq.n	800ef30 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800eed0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800eed4:	d828      	bhi.n	800ef28 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800eed6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800eeda:	d01a      	beq.n	800ef12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800eedc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800eee0:	d822      	bhi.n	800ef28 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d003      	beq.n	800eeee <HAL_RCCEx_PeriphCLKConfig+0x56>
 800eee6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800eeea:	d007      	beq.n	800eefc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800eeec:	e01c      	b.n	800ef28 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800eeee:	4bb8      	ldr	r3, [pc, #736]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800eef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eef2:	4ab7      	ldr	r2, [pc, #732]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800eef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800eef8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800eefa:	e01a      	b.n	800ef32 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800eefc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ef00:	3308      	adds	r3, #8
 800ef02:	2102      	movs	r1, #2
 800ef04:	4618      	mov	r0, r3
 800ef06:	f002 fb61 	bl	80115cc <RCCEx_PLL2_Config>
 800ef0a:	4603      	mov	r3, r0
 800ef0c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ef10:	e00f      	b.n	800ef32 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ef12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ef16:	3328      	adds	r3, #40	; 0x28
 800ef18:	2102      	movs	r1, #2
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	f002 fc08 	bl	8011730 <RCCEx_PLL3_Config>
 800ef20:	4603      	mov	r3, r0
 800ef22:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ef26:	e004      	b.n	800ef32 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ef28:	2301      	movs	r3, #1
 800ef2a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ef2e:	e000      	b.n	800ef32 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800ef30:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ef32:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d10a      	bne.n	800ef50 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800ef3a:	4ba5      	ldr	r3, [pc, #660]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ef3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ef3e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800ef42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ef46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ef48:	4aa1      	ldr	r2, [pc, #644]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ef4a:	430b      	orrs	r3, r1
 800ef4c:	6513      	str	r3, [r2, #80]	; 0x50
 800ef4e:	e003      	b.n	800ef58 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef50:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ef54:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ef58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ef5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef60:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800ef64:	f04f 0900 	mov.w	r9, #0
 800ef68:	ea58 0309 	orrs.w	r3, r8, r9
 800ef6c:	d047      	beq.n	800effe <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800ef6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ef72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ef74:	2b04      	cmp	r3, #4
 800ef76:	d82a      	bhi.n	800efce <HAL_RCCEx_PeriphCLKConfig+0x136>
 800ef78:	a201      	add	r2, pc, #4	; (adr r2, 800ef80 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800ef7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef7e:	bf00      	nop
 800ef80:	0800ef95 	.word	0x0800ef95
 800ef84:	0800efa3 	.word	0x0800efa3
 800ef88:	0800efb9 	.word	0x0800efb9
 800ef8c:	0800efd7 	.word	0x0800efd7
 800ef90:	0800efd7 	.word	0x0800efd7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ef94:	4b8e      	ldr	r3, [pc, #568]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ef96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef98:	4a8d      	ldr	r2, [pc, #564]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ef9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ef9e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800efa0:	e01a      	b.n	800efd8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800efa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800efa6:	3308      	adds	r3, #8
 800efa8:	2100      	movs	r1, #0
 800efaa:	4618      	mov	r0, r3
 800efac:	f002 fb0e 	bl	80115cc <RCCEx_PLL2_Config>
 800efb0:	4603      	mov	r3, r0
 800efb2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800efb6:	e00f      	b.n	800efd8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800efb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800efbc:	3328      	adds	r3, #40	; 0x28
 800efbe:	2100      	movs	r1, #0
 800efc0:	4618      	mov	r0, r3
 800efc2:	f002 fbb5 	bl	8011730 <RCCEx_PLL3_Config>
 800efc6:	4603      	mov	r3, r0
 800efc8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800efcc:	e004      	b.n	800efd8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800efce:	2301      	movs	r3, #1
 800efd0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800efd4:	e000      	b.n	800efd8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800efd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800efd8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d10a      	bne.n	800eff6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800efe0:	4b7b      	ldr	r3, [pc, #492]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800efe2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800efe4:	f023 0107 	bic.w	r1, r3, #7
 800efe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800efec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800efee:	4a78      	ldr	r2, [pc, #480]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800eff0:	430b      	orrs	r3, r1
 800eff2:	6513      	str	r3, [r2, #80]	; 0x50
 800eff4:	e003      	b.n	800effe <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eff6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800effa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800effe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f006:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800f00a:	f04f 0b00 	mov.w	fp, #0
 800f00e:	ea5a 030b 	orrs.w	r3, sl, fp
 800f012:	d04c      	beq.n	800f0ae <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800f014:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f018:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f01a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f01e:	d030      	beq.n	800f082 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800f020:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f024:	d829      	bhi.n	800f07a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f026:	2bc0      	cmp	r3, #192	; 0xc0
 800f028:	d02d      	beq.n	800f086 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800f02a:	2bc0      	cmp	r3, #192	; 0xc0
 800f02c:	d825      	bhi.n	800f07a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f02e:	2b80      	cmp	r3, #128	; 0x80
 800f030:	d018      	beq.n	800f064 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800f032:	2b80      	cmp	r3, #128	; 0x80
 800f034:	d821      	bhi.n	800f07a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f036:	2b00      	cmp	r3, #0
 800f038:	d002      	beq.n	800f040 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800f03a:	2b40      	cmp	r3, #64	; 0x40
 800f03c:	d007      	beq.n	800f04e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800f03e:	e01c      	b.n	800f07a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f040:	4b63      	ldr	r3, [pc, #396]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f044:	4a62      	ldr	r2, [pc, #392]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f046:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f04a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f04c:	e01c      	b.n	800f088 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f04e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f052:	3308      	adds	r3, #8
 800f054:	2100      	movs	r1, #0
 800f056:	4618      	mov	r0, r3
 800f058:	f002 fab8 	bl	80115cc <RCCEx_PLL2_Config>
 800f05c:	4603      	mov	r3, r0
 800f05e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f062:	e011      	b.n	800f088 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f064:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f068:	3328      	adds	r3, #40	; 0x28
 800f06a:	2100      	movs	r1, #0
 800f06c:	4618      	mov	r0, r3
 800f06e:	f002 fb5f 	bl	8011730 <RCCEx_PLL3_Config>
 800f072:	4603      	mov	r3, r0
 800f074:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f078:	e006      	b.n	800f088 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f07a:	2301      	movs	r3, #1
 800f07c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f080:	e002      	b.n	800f088 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800f082:	bf00      	nop
 800f084:	e000      	b.n	800f088 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800f086:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f088:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d10a      	bne.n	800f0a6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800f090:	4b4f      	ldr	r3, [pc, #316]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f094:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800f098:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f09c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f09e:	4a4c      	ldr	r2, [pc, #304]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f0a0:	430b      	orrs	r3, r1
 800f0a2:	6513      	str	r3, [r2, #80]	; 0x50
 800f0a4:	e003      	b.n	800f0ae <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f0a6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f0aa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800f0ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0b6:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800f0ba:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800f0be:	2300      	movs	r3, #0
 800f0c0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800f0c4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 800f0c8:	460b      	mov	r3, r1
 800f0ca:	4313      	orrs	r3, r2
 800f0cc:	d053      	beq.n	800f176 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800f0ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f0d2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800f0d6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f0da:	d035      	beq.n	800f148 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800f0dc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f0e0:	d82e      	bhi.n	800f140 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f0e2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800f0e6:	d031      	beq.n	800f14c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800f0e8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800f0ec:	d828      	bhi.n	800f140 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f0ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f0f2:	d01a      	beq.n	800f12a <HAL_RCCEx_PeriphCLKConfig+0x292>
 800f0f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f0f8:	d822      	bhi.n	800f140 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d003      	beq.n	800f106 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800f0fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f102:	d007      	beq.n	800f114 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800f104:	e01c      	b.n	800f140 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f106:	4b32      	ldr	r3, [pc, #200]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f10a:	4a31      	ldr	r2, [pc, #196]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f10c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f110:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f112:	e01c      	b.n	800f14e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f114:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f118:	3308      	adds	r3, #8
 800f11a:	2100      	movs	r1, #0
 800f11c:	4618      	mov	r0, r3
 800f11e:	f002 fa55 	bl	80115cc <RCCEx_PLL2_Config>
 800f122:	4603      	mov	r3, r0
 800f124:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f128:	e011      	b.n	800f14e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f12a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f12e:	3328      	adds	r3, #40	; 0x28
 800f130:	2100      	movs	r1, #0
 800f132:	4618      	mov	r0, r3
 800f134:	f002 fafc 	bl	8011730 <RCCEx_PLL3_Config>
 800f138:	4603      	mov	r3, r0
 800f13a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f13e:	e006      	b.n	800f14e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f140:	2301      	movs	r3, #1
 800f142:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f146:	e002      	b.n	800f14e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f148:	bf00      	nop
 800f14a:	e000      	b.n	800f14e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f14c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f14e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f152:	2b00      	cmp	r3, #0
 800f154:	d10b      	bne.n	800f16e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800f156:	4b1e      	ldr	r3, [pc, #120]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f15a:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800f15e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f162:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800f166:	4a1a      	ldr	r2, [pc, #104]	; (800f1d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f168:	430b      	orrs	r3, r1
 800f16a:	6593      	str	r3, [r2, #88]	; 0x58
 800f16c:	e003      	b.n	800f176 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f16e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f172:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800f176:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f17e:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800f182:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800f186:	2300      	movs	r3, #0
 800f188:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800f18c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800f190:	460b      	mov	r3, r1
 800f192:	4313      	orrs	r3, r2
 800f194:	d056      	beq.n	800f244 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800f196:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f19a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800f19e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800f1a2:	d038      	beq.n	800f216 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800f1a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800f1a8:	d831      	bhi.n	800f20e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f1aa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800f1ae:	d034      	beq.n	800f21a <HAL_RCCEx_PeriphCLKConfig+0x382>
 800f1b0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800f1b4:	d82b      	bhi.n	800f20e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f1b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f1ba:	d01d      	beq.n	800f1f8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800f1bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f1c0:	d825      	bhi.n	800f20e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d006      	beq.n	800f1d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800f1c6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800f1ca:	d00a      	beq.n	800f1e2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800f1cc:	e01f      	b.n	800f20e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f1ce:	bf00      	nop
 800f1d0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f1d4:	4ba2      	ldr	r3, [pc, #648]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f1d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1d8:	4aa1      	ldr	r2, [pc, #644]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f1da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f1de:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f1e0:	e01c      	b.n	800f21c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f1e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f1e6:	3308      	adds	r3, #8
 800f1e8:	2100      	movs	r1, #0
 800f1ea:	4618      	mov	r0, r3
 800f1ec:	f002 f9ee 	bl	80115cc <RCCEx_PLL2_Config>
 800f1f0:	4603      	mov	r3, r0
 800f1f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f1f6:	e011      	b.n	800f21c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f1f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f1fc:	3328      	adds	r3, #40	; 0x28
 800f1fe:	2100      	movs	r1, #0
 800f200:	4618      	mov	r0, r3
 800f202:	f002 fa95 	bl	8011730 <RCCEx_PLL3_Config>
 800f206:	4603      	mov	r3, r0
 800f208:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f20c:	e006      	b.n	800f21c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f20e:	2301      	movs	r3, #1
 800f210:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f214:	e002      	b.n	800f21c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800f216:	bf00      	nop
 800f218:	e000      	b.n	800f21c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800f21a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f21c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f220:	2b00      	cmp	r3, #0
 800f222:	d10b      	bne.n	800f23c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800f224:	4b8e      	ldr	r3, [pc, #568]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f226:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f228:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800f22c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f230:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800f234:	4a8a      	ldr	r2, [pc, #552]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f236:	430b      	orrs	r3, r1
 800f238:	6593      	str	r3, [r2, #88]	; 0x58
 800f23a:	e003      	b.n	800f244 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f23c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f240:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800f244:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f24c:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800f250:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800f254:	2300      	movs	r3, #0
 800f256:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800f25a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800f25e:	460b      	mov	r3, r1
 800f260:	4313      	orrs	r3, r2
 800f262:	d03a      	beq.n	800f2da <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800f264:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f26a:	2b30      	cmp	r3, #48	; 0x30
 800f26c:	d01f      	beq.n	800f2ae <HAL_RCCEx_PeriphCLKConfig+0x416>
 800f26e:	2b30      	cmp	r3, #48	; 0x30
 800f270:	d819      	bhi.n	800f2a6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800f272:	2b20      	cmp	r3, #32
 800f274:	d00c      	beq.n	800f290 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800f276:	2b20      	cmp	r3, #32
 800f278:	d815      	bhi.n	800f2a6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d019      	beq.n	800f2b2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800f27e:	2b10      	cmp	r3, #16
 800f280:	d111      	bne.n	800f2a6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f282:	4b77      	ldr	r3, [pc, #476]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f286:	4a76      	ldr	r2, [pc, #472]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f288:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f28c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800f28e:	e011      	b.n	800f2b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f290:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f294:	3308      	adds	r3, #8
 800f296:	2102      	movs	r1, #2
 800f298:	4618      	mov	r0, r3
 800f29a:	f002 f997 	bl	80115cc <RCCEx_PLL2_Config>
 800f29e:	4603      	mov	r3, r0
 800f2a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800f2a4:	e006      	b.n	800f2b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f2a6:	2301      	movs	r3, #1
 800f2a8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f2ac:	e002      	b.n	800f2b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800f2ae:	bf00      	nop
 800f2b0:	e000      	b.n	800f2b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800f2b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f2b4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d10a      	bne.n	800f2d2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800f2bc:	4b68      	ldr	r3, [pc, #416]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f2be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f2c0:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800f2c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f2c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f2ca:	4a65      	ldr	r2, [pc, #404]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f2cc:	430b      	orrs	r3, r1
 800f2ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f2d0:	e003      	b.n	800f2da <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f2d2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f2d6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800f2da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f2de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2e2:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800f2e6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800f2f0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800f2f4:	460b      	mov	r3, r1
 800f2f6:	4313      	orrs	r3, r2
 800f2f8:	d051      	beq.n	800f39e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800f2fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f2fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f300:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f304:	d035      	beq.n	800f372 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800f306:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f30a:	d82e      	bhi.n	800f36a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f30c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800f310:	d031      	beq.n	800f376 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800f312:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800f316:	d828      	bhi.n	800f36a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f318:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f31c:	d01a      	beq.n	800f354 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800f31e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f322:	d822      	bhi.n	800f36a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f324:	2b00      	cmp	r3, #0
 800f326:	d003      	beq.n	800f330 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800f328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f32c:	d007      	beq.n	800f33e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800f32e:	e01c      	b.n	800f36a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f330:	4b4b      	ldr	r3, [pc, #300]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f334:	4a4a      	ldr	r2, [pc, #296]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f336:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f33a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f33c:	e01c      	b.n	800f378 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f33e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f342:	3308      	adds	r3, #8
 800f344:	2100      	movs	r1, #0
 800f346:	4618      	mov	r0, r3
 800f348:	f002 f940 	bl	80115cc <RCCEx_PLL2_Config>
 800f34c:	4603      	mov	r3, r0
 800f34e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f352:	e011      	b.n	800f378 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f354:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f358:	3328      	adds	r3, #40	; 0x28
 800f35a:	2100      	movs	r1, #0
 800f35c:	4618      	mov	r0, r3
 800f35e:	f002 f9e7 	bl	8011730 <RCCEx_PLL3_Config>
 800f362:	4603      	mov	r3, r0
 800f364:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f368:	e006      	b.n	800f378 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f36a:	2301      	movs	r3, #1
 800f36c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f370:	e002      	b.n	800f378 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800f372:	bf00      	nop
 800f374:	e000      	b.n	800f378 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800f376:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f378:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d10a      	bne.n	800f396 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800f380:	4b37      	ldr	r3, [pc, #220]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f382:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f384:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800f388:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f38c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f38e:	4a34      	ldr	r2, [pc, #208]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f390:	430b      	orrs	r3, r1
 800f392:	6513      	str	r3, [r2, #80]	; 0x50
 800f394:	e003      	b.n	800f39e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f396:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f39a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800f39e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3a6:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800f3aa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800f3b4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800f3b8:	460b      	mov	r3, r1
 800f3ba:	4313      	orrs	r3, r2
 800f3bc:	d056      	beq.n	800f46c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800f3be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f3c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f3c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800f3c8:	d033      	beq.n	800f432 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800f3ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800f3ce:	d82c      	bhi.n	800f42a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f3d0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800f3d4:	d02f      	beq.n	800f436 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800f3d6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800f3da:	d826      	bhi.n	800f42a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f3dc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800f3e0:	d02b      	beq.n	800f43a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800f3e2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800f3e6:	d820      	bhi.n	800f42a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f3e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f3ec:	d012      	beq.n	800f414 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800f3ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f3f2:	d81a      	bhi.n	800f42a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d022      	beq.n	800f43e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800f3f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f3fc:	d115      	bne.n	800f42a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f3fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f402:	3308      	adds	r3, #8
 800f404:	2101      	movs	r1, #1
 800f406:	4618      	mov	r0, r3
 800f408:	f002 f8e0 	bl	80115cc <RCCEx_PLL2_Config>
 800f40c:	4603      	mov	r3, r0
 800f40e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f412:	e015      	b.n	800f440 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f414:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f418:	3328      	adds	r3, #40	; 0x28
 800f41a:	2101      	movs	r1, #1
 800f41c:	4618      	mov	r0, r3
 800f41e:	f002 f987 	bl	8011730 <RCCEx_PLL3_Config>
 800f422:	4603      	mov	r3, r0
 800f424:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f428:	e00a      	b.n	800f440 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f42a:	2301      	movs	r3, #1
 800f42c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f430:	e006      	b.n	800f440 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f432:	bf00      	nop
 800f434:	e004      	b.n	800f440 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f436:	bf00      	nop
 800f438:	e002      	b.n	800f440 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f43a:	bf00      	nop
 800f43c:	e000      	b.n	800f440 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f43e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f440:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f444:	2b00      	cmp	r3, #0
 800f446:	d10d      	bne.n	800f464 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800f448:	4b05      	ldr	r3, [pc, #20]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f44a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f44c:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800f450:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f454:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f456:	4a02      	ldr	r2, [pc, #8]	; (800f460 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f458:	430b      	orrs	r3, r1
 800f45a:	6513      	str	r3, [r2, #80]	; 0x50
 800f45c:	e006      	b.n	800f46c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800f45e:	bf00      	nop
 800f460:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f464:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f468:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800f46c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f474:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800f478:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800f47c:	2300      	movs	r3, #0
 800f47e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800f482:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800f486:	460b      	mov	r3, r1
 800f488:	4313      	orrs	r3, r2
 800f48a:	d055      	beq.n	800f538 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800f48c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f490:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f494:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f498:	d033      	beq.n	800f502 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800f49a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f49e:	d82c      	bhi.n	800f4fa <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f4a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f4a4:	d02f      	beq.n	800f506 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800f4a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f4aa:	d826      	bhi.n	800f4fa <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f4ac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800f4b0:	d02b      	beq.n	800f50a <HAL_RCCEx_PeriphCLKConfig+0x672>
 800f4b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800f4b6:	d820      	bhi.n	800f4fa <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f4b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f4bc:	d012      	beq.n	800f4e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800f4be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f4c2:	d81a      	bhi.n	800f4fa <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d022      	beq.n	800f50e <HAL_RCCEx_PeriphCLKConfig+0x676>
 800f4c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f4cc:	d115      	bne.n	800f4fa <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f4ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f4d2:	3308      	adds	r3, #8
 800f4d4:	2101      	movs	r1, #1
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	f002 f878 	bl	80115cc <RCCEx_PLL2_Config>
 800f4dc:	4603      	mov	r3, r0
 800f4de:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800f4e2:	e015      	b.n	800f510 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f4e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f4e8:	3328      	adds	r3, #40	; 0x28
 800f4ea:	2101      	movs	r1, #1
 800f4ec:	4618      	mov	r0, r3
 800f4ee:	f002 f91f 	bl	8011730 <RCCEx_PLL3_Config>
 800f4f2:	4603      	mov	r3, r0
 800f4f4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800f4f8:	e00a      	b.n	800f510 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800f4fa:	2301      	movs	r3, #1
 800f4fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f500:	e006      	b.n	800f510 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f502:	bf00      	nop
 800f504:	e004      	b.n	800f510 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f506:	bf00      	nop
 800f508:	e002      	b.n	800f510 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f50a:	bf00      	nop
 800f50c:	e000      	b.n	800f510 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f50e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f510:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f514:	2b00      	cmp	r3, #0
 800f516:	d10b      	bne.n	800f530 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800f518:	4ba3      	ldr	r3, [pc, #652]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f51a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f51c:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800f520:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f524:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f528:	4a9f      	ldr	r2, [pc, #636]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f52a:	430b      	orrs	r3, r1
 800f52c:	6593      	str	r3, [r2, #88]	; 0x58
 800f52e:	e003      	b.n	800f538 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f530:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f534:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800f538:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f540:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800f544:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800f548:	2300      	movs	r3, #0
 800f54a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800f54e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800f552:	460b      	mov	r3, r1
 800f554:	4313      	orrs	r3, r2
 800f556:	d037      	beq.n	800f5c8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800f558:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f55c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f55e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f562:	d00e      	beq.n	800f582 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800f564:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f568:	d816      	bhi.n	800f598 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d018      	beq.n	800f5a0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800f56e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f572:	d111      	bne.n	800f598 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f574:	4b8c      	ldr	r3, [pc, #560]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f578:	4a8b      	ldr	r2, [pc, #556]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f57a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f57e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800f580:	e00f      	b.n	800f5a2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f582:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f586:	3308      	adds	r3, #8
 800f588:	2101      	movs	r1, #1
 800f58a:	4618      	mov	r0, r3
 800f58c:	f002 f81e 	bl	80115cc <RCCEx_PLL2_Config>
 800f590:	4603      	mov	r3, r0
 800f592:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800f596:	e004      	b.n	800f5a2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f598:	2301      	movs	r3, #1
 800f59a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f59e:	e000      	b.n	800f5a2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800f5a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f5a2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d10a      	bne.n	800f5c0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800f5aa:	4b7f      	ldr	r3, [pc, #508]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f5ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f5ae:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800f5b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f5b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f5b8:	4a7b      	ldr	r2, [pc, #492]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f5ba:	430b      	orrs	r3, r1
 800f5bc:	6513      	str	r3, [r2, #80]	; 0x50
 800f5be:	e003      	b.n	800f5c8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f5c0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f5c4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800f5c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5d0:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800f5d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f5d8:	2300      	movs	r3, #0
 800f5da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800f5de:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800f5e2:	460b      	mov	r3, r1
 800f5e4:	4313      	orrs	r3, r2
 800f5e6:	d039      	beq.n	800f65c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800f5e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f5ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f5ee:	2b03      	cmp	r3, #3
 800f5f0:	d81c      	bhi.n	800f62c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800f5f2:	a201      	add	r2, pc, #4	; (adr r2, 800f5f8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800f5f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5f8:	0800f635 	.word	0x0800f635
 800f5fc:	0800f609 	.word	0x0800f609
 800f600:	0800f617 	.word	0x0800f617
 800f604:	0800f635 	.word	0x0800f635
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f608:	4b67      	ldr	r3, [pc, #412]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f60a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f60c:	4a66      	ldr	r2, [pc, #408]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f60e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f612:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800f614:	e00f      	b.n	800f636 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f616:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f61a:	3308      	adds	r3, #8
 800f61c:	2102      	movs	r1, #2
 800f61e:	4618      	mov	r0, r3
 800f620:	f001 ffd4 	bl	80115cc <RCCEx_PLL2_Config>
 800f624:	4603      	mov	r3, r0
 800f626:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800f62a:	e004      	b.n	800f636 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f62c:	2301      	movs	r3, #1
 800f62e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f632:	e000      	b.n	800f636 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800f634:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f636:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d10a      	bne.n	800f654 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800f63e:	4b5a      	ldr	r3, [pc, #360]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f642:	f023 0103 	bic.w	r1, r3, #3
 800f646:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f64a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f64c:	4a56      	ldr	r2, [pc, #344]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f64e:	430b      	orrs	r3, r1
 800f650:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f652:	e003      	b.n	800f65c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f654:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f658:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800f65c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f664:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800f668:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800f66c:	2300      	movs	r3, #0
 800f66e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800f672:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800f676:	460b      	mov	r3, r1
 800f678:	4313      	orrs	r3, r2
 800f67a:	f000 809f 	beq.w	800f7bc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800f67e:	4b4b      	ldr	r3, [pc, #300]	; (800f7ac <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	4a4a      	ldr	r2, [pc, #296]	; (800f7ac <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f684:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f688:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800f68a:	f7f6 fbb9 	bl	8005e00 <HAL_GetTick>
 800f68e:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f692:	e00b      	b.n	800f6ac <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f694:	f7f6 fbb4 	bl	8005e00 <HAL_GetTick>
 800f698:	4602      	mov	r2, r0
 800f69a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800f69e:	1ad3      	subs	r3, r2, r3
 800f6a0:	2b64      	cmp	r3, #100	; 0x64
 800f6a2:	d903      	bls.n	800f6ac <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800f6a4:	2303      	movs	r3, #3
 800f6a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f6aa:	e005      	b.n	800f6b8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f6ac:	4b3f      	ldr	r3, [pc, #252]	; (800f7ac <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d0ed      	beq.n	800f694 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800f6b8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d179      	bne.n	800f7b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800f6c0:	4b39      	ldr	r3, [pc, #228]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f6c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800f6c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f6c8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f6cc:	4053      	eors	r3, r2
 800f6ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d015      	beq.n	800f702 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800f6d6:	4b34      	ldr	r3, [pc, #208]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f6d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f6da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f6de:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800f6e2:	4b31      	ldr	r3, [pc, #196]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f6e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f6e6:	4a30      	ldr	r2, [pc, #192]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f6e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f6ec:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800f6ee:	4b2e      	ldr	r3, [pc, #184]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f6f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f6f2:	4a2d      	ldr	r2, [pc, #180]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f6f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f6f8:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800f6fa:	4a2b      	ldr	r2, [pc, #172]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f6fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800f700:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800f702:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f706:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f70a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f70e:	d118      	bne.n	800f742 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f710:	f7f6 fb76 	bl	8005e00 <HAL_GetTick>
 800f714:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f718:	e00d      	b.n	800f736 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f71a:	f7f6 fb71 	bl	8005e00 <HAL_GetTick>
 800f71e:	4602      	mov	r2, r0
 800f720:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800f724:	1ad2      	subs	r2, r2, r3
 800f726:	f241 3388 	movw	r3, #5000	; 0x1388
 800f72a:	429a      	cmp	r2, r3
 800f72c:	d903      	bls.n	800f736 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800f72e:	2303      	movs	r3, #3
 800f730:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800f734:	e005      	b.n	800f742 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f736:	4b1c      	ldr	r3, [pc, #112]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f73a:	f003 0302 	and.w	r3, r3, #2
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d0eb      	beq.n	800f71a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800f742:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f746:	2b00      	cmp	r3, #0
 800f748:	d129      	bne.n	800f79e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800f74a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f74e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f752:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f756:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f75a:	d10e      	bne.n	800f77a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800f75c:	4b12      	ldr	r3, [pc, #72]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f75e:	691b      	ldr	r3, [r3, #16]
 800f760:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800f764:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f768:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f76c:	091a      	lsrs	r2, r3, #4
 800f76e:	4b10      	ldr	r3, [pc, #64]	; (800f7b0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800f770:	4013      	ands	r3, r2
 800f772:	4a0d      	ldr	r2, [pc, #52]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f774:	430b      	orrs	r3, r1
 800f776:	6113      	str	r3, [r2, #16]
 800f778:	e005      	b.n	800f786 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800f77a:	4b0b      	ldr	r3, [pc, #44]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f77c:	691b      	ldr	r3, [r3, #16]
 800f77e:	4a0a      	ldr	r2, [pc, #40]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f780:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800f784:	6113      	str	r3, [r2, #16]
 800f786:	4b08      	ldr	r3, [pc, #32]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f788:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800f78a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f78e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f792:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f796:	4a04      	ldr	r2, [pc, #16]	; (800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f798:	430b      	orrs	r3, r1
 800f79a:	6713      	str	r3, [r2, #112]	; 0x70
 800f79c:	e00e      	b.n	800f7bc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800f79e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f7a2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800f7a6:	e009      	b.n	800f7bc <HAL_RCCEx_PeriphCLKConfig+0x924>
 800f7a8:	58024400 	.word	0x58024400
 800f7ac:	58024800 	.word	0x58024800
 800f7b0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f7b4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f7b8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800f7bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c4:	f002 0301 	and.w	r3, r2, #1
 800f7c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800f7cc:	2300      	movs	r3, #0
 800f7ce:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f7d2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800f7d6:	460b      	mov	r3, r1
 800f7d8:	4313      	orrs	r3, r2
 800f7da:	f000 8089 	beq.w	800f8f0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800f7de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f7e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f7e4:	2b28      	cmp	r3, #40	; 0x28
 800f7e6:	d86b      	bhi.n	800f8c0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800f7e8:	a201      	add	r2, pc, #4	; (adr r2, 800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800f7ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7ee:	bf00      	nop
 800f7f0:	0800f8c9 	.word	0x0800f8c9
 800f7f4:	0800f8c1 	.word	0x0800f8c1
 800f7f8:	0800f8c1 	.word	0x0800f8c1
 800f7fc:	0800f8c1 	.word	0x0800f8c1
 800f800:	0800f8c1 	.word	0x0800f8c1
 800f804:	0800f8c1 	.word	0x0800f8c1
 800f808:	0800f8c1 	.word	0x0800f8c1
 800f80c:	0800f8c1 	.word	0x0800f8c1
 800f810:	0800f895 	.word	0x0800f895
 800f814:	0800f8c1 	.word	0x0800f8c1
 800f818:	0800f8c1 	.word	0x0800f8c1
 800f81c:	0800f8c1 	.word	0x0800f8c1
 800f820:	0800f8c1 	.word	0x0800f8c1
 800f824:	0800f8c1 	.word	0x0800f8c1
 800f828:	0800f8c1 	.word	0x0800f8c1
 800f82c:	0800f8c1 	.word	0x0800f8c1
 800f830:	0800f8ab 	.word	0x0800f8ab
 800f834:	0800f8c1 	.word	0x0800f8c1
 800f838:	0800f8c1 	.word	0x0800f8c1
 800f83c:	0800f8c1 	.word	0x0800f8c1
 800f840:	0800f8c1 	.word	0x0800f8c1
 800f844:	0800f8c1 	.word	0x0800f8c1
 800f848:	0800f8c1 	.word	0x0800f8c1
 800f84c:	0800f8c1 	.word	0x0800f8c1
 800f850:	0800f8c9 	.word	0x0800f8c9
 800f854:	0800f8c1 	.word	0x0800f8c1
 800f858:	0800f8c1 	.word	0x0800f8c1
 800f85c:	0800f8c1 	.word	0x0800f8c1
 800f860:	0800f8c1 	.word	0x0800f8c1
 800f864:	0800f8c1 	.word	0x0800f8c1
 800f868:	0800f8c1 	.word	0x0800f8c1
 800f86c:	0800f8c1 	.word	0x0800f8c1
 800f870:	0800f8c9 	.word	0x0800f8c9
 800f874:	0800f8c1 	.word	0x0800f8c1
 800f878:	0800f8c1 	.word	0x0800f8c1
 800f87c:	0800f8c1 	.word	0x0800f8c1
 800f880:	0800f8c1 	.word	0x0800f8c1
 800f884:	0800f8c1 	.word	0x0800f8c1
 800f888:	0800f8c1 	.word	0x0800f8c1
 800f88c:	0800f8c1 	.word	0x0800f8c1
 800f890:	0800f8c9 	.word	0x0800f8c9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f894:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f898:	3308      	adds	r3, #8
 800f89a:	2101      	movs	r1, #1
 800f89c:	4618      	mov	r0, r3
 800f89e:	f001 fe95 	bl	80115cc <RCCEx_PLL2_Config>
 800f8a2:	4603      	mov	r3, r0
 800f8a4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800f8a8:	e00f      	b.n	800f8ca <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f8aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f8ae:	3328      	adds	r3, #40	; 0x28
 800f8b0:	2101      	movs	r1, #1
 800f8b2:	4618      	mov	r0, r3
 800f8b4:	f001 ff3c 	bl	8011730 <RCCEx_PLL3_Config>
 800f8b8:	4603      	mov	r3, r0
 800f8ba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800f8be:	e004      	b.n	800f8ca <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f8c0:	2301      	movs	r3, #1
 800f8c2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f8c6:	e000      	b.n	800f8ca <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800f8c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f8ca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d10a      	bne.n	800f8e8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800f8d2:	4bbf      	ldr	r3, [pc, #764]	; (800fbd0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f8d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f8d6:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800f8da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f8de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f8e0:	4abb      	ldr	r2, [pc, #748]	; (800fbd0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f8e2:	430b      	orrs	r3, r1
 800f8e4:	6553      	str	r3, [r2, #84]	; 0x54
 800f8e6:	e003      	b.n	800f8f0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f8e8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f8ec:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800f8f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8f8:	f002 0302 	and.w	r3, r2, #2
 800f8fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800f900:	2300      	movs	r3, #0
 800f902:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800f906:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800f90a:	460b      	mov	r3, r1
 800f90c:	4313      	orrs	r3, r2
 800f90e:	d041      	beq.n	800f994 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800f910:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f914:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f916:	2b05      	cmp	r3, #5
 800f918:	d824      	bhi.n	800f964 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800f91a:	a201      	add	r2, pc, #4	; (adr r2, 800f920 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800f91c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f920:	0800f96d 	.word	0x0800f96d
 800f924:	0800f939 	.word	0x0800f939
 800f928:	0800f94f 	.word	0x0800f94f
 800f92c:	0800f96d 	.word	0x0800f96d
 800f930:	0800f96d 	.word	0x0800f96d
 800f934:	0800f96d 	.word	0x0800f96d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f938:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f93c:	3308      	adds	r3, #8
 800f93e:	2101      	movs	r1, #1
 800f940:	4618      	mov	r0, r3
 800f942:	f001 fe43 	bl	80115cc <RCCEx_PLL2_Config>
 800f946:	4603      	mov	r3, r0
 800f948:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800f94c:	e00f      	b.n	800f96e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f94e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f952:	3328      	adds	r3, #40	; 0x28
 800f954:	2101      	movs	r1, #1
 800f956:	4618      	mov	r0, r3
 800f958:	f001 feea 	bl	8011730 <RCCEx_PLL3_Config>
 800f95c:	4603      	mov	r3, r0
 800f95e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800f962:	e004      	b.n	800f96e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f964:	2301      	movs	r3, #1
 800f966:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f96a:	e000      	b.n	800f96e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800f96c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f96e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f972:	2b00      	cmp	r3, #0
 800f974:	d10a      	bne.n	800f98c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800f976:	4b96      	ldr	r3, [pc, #600]	; (800fbd0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f97a:	f023 0107 	bic.w	r1, r3, #7
 800f97e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f982:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f984:	4a92      	ldr	r2, [pc, #584]	; (800fbd0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f986:	430b      	orrs	r3, r1
 800f988:	6553      	str	r3, [r2, #84]	; 0x54
 800f98a:	e003      	b.n	800f994 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f98c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f990:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800f994:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f99c:	f002 0304 	and.w	r3, r2, #4
 800f9a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800f9a4:	2300      	movs	r3, #0
 800f9a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f9aa:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800f9ae:	460b      	mov	r3, r1
 800f9b0:	4313      	orrs	r3, r2
 800f9b2:	d044      	beq.n	800fa3e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800f9b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f9b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800f9bc:	2b05      	cmp	r3, #5
 800f9be:	d825      	bhi.n	800fa0c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800f9c0:	a201      	add	r2, pc, #4	; (adr r2, 800f9c8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800f9c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9c6:	bf00      	nop
 800f9c8:	0800fa15 	.word	0x0800fa15
 800f9cc:	0800f9e1 	.word	0x0800f9e1
 800f9d0:	0800f9f7 	.word	0x0800f9f7
 800f9d4:	0800fa15 	.word	0x0800fa15
 800f9d8:	0800fa15 	.word	0x0800fa15
 800f9dc:	0800fa15 	.word	0x0800fa15
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f9e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f9e4:	3308      	adds	r3, #8
 800f9e6:	2101      	movs	r1, #1
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	f001 fdef 	bl	80115cc <RCCEx_PLL2_Config>
 800f9ee:	4603      	mov	r3, r0
 800f9f0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800f9f4:	e00f      	b.n	800fa16 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f9f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f9fa:	3328      	adds	r3, #40	; 0x28
 800f9fc:	2101      	movs	r1, #1
 800f9fe:	4618      	mov	r0, r3
 800fa00:	f001 fe96 	bl	8011730 <RCCEx_PLL3_Config>
 800fa04:	4603      	mov	r3, r0
 800fa06:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800fa0a:	e004      	b.n	800fa16 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fa0c:	2301      	movs	r3, #1
 800fa0e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800fa12:	e000      	b.n	800fa16 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800fa14:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fa16:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d10b      	bne.n	800fa36 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800fa1e:	4b6c      	ldr	r3, [pc, #432]	; (800fbd0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fa20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fa22:	f023 0107 	bic.w	r1, r3, #7
 800fa26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fa2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800fa2e:	4a68      	ldr	r2, [pc, #416]	; (800fbd0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fa30:	430b      	orrs	r3, r1
 800fa32:	6593      	str	r3, [r2, #88]	; 0x58
 800fa34:	e003      	b.n	800fa3e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fa36:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fa3a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800fa3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fa42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa46:	f002 0320 	and.w	r3, r2, #32
 800fa4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800fa4e:	2300      	movs	r3, #0
 800fa50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800fa54:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800fa58:	460b      	mov	r3, r1
 800fa5a:	4313      	orrs	r3, r2
 800fa5c:	d055      	beq.n	800fb0a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800fa5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fa62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fa66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800fa6a:	d033      	beq.n	800fad4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800fa6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800fa70:	d82c      	bhi.n	800facc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fa72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fa76:	d02f      	beq.n	800fad8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800fa78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fa7c:	d826      	bhi.n	800facc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fa7e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800fa82:	d02b      	beq.n	800fadc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800fa84:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800fa88:	d820      	bhi.n	800facc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fa8a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800fa8e:	d012      	beq.n	800fab6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800fa90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800fa94:	d81a      	bhi.n	800facc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d022      	beq.n	800fae0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800fa9a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800fa9e:	d115      	bne.n	800facc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800faa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800faa4:	3308      	adds	r3, #8
 800faa6:	2100      	movs	r1, #0
 800faa8:	4618      	mov	r0, r3
 800faaa:	f001 fd8f 	bl	80115cc <RCCEx_PLL2_Config>
 800faae:	4603      	mov	r3, r0
 800fab0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800fab4:	e015      	b.n	800fae2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800faba:	3328      	adds	r3, #40	; 0x28
 800fabc:	2102      	movs	r1, #2
 800fabe:	4618      	mov	r0, r3
 800fac0:	f001 fe36 	bl	8011730 <RCCEx_PLL3_Config>
 800fac4:	4603      	mov	r3, r0
 800fac6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800faca:	e00a      	b.n	800fae2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800facc:	2301      	movs	r3, #1
 800face:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800fad2:	e006      	b.n	800fae2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800fad4:	bf00      	nop
 800fad6:	e004      	b.n	800fae2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800fad8:	bf00      	nop
 800fada:	e002      	b.n	800fae2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800fadc:	bf00      	nop
 800fade:	e000      	b.n	800fae2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800fae0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fae2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d10b      	bne.n	800fb02 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800faea:	4b39      	ldr	r3, [pc, #228]	; (800fbd0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800faec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800faee:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800faf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800faf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fafa:	4a35      	ldr	r2, [pc, #212]	; (800fbd0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fafc:	430b      	orrs	r3, r1
 800fafe:	6553      	str	r3, [r2, #84]	; 0x54
 800fb00:	e003      	b.n	800fb0a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb02:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fb06:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800fb0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb12:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800fb16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800fb1a:	2300      	movs	r3, #0
 800fb1c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800fb20:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800fb24:	460b      	mov	r3, r1
 800fb26:	4313      	orrs	r3, r2
 800fb28:	d058      	beq.n	800fbdc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800fb2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fb2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800fb32:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800fb36:	d033      	beq.n	800fba0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800fb38:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800fb3c:	d82c      	bhi.n	800fb98 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800fb3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fb42:	d02f      	beq.n	800fba4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800fb44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fb48:	d826      	bhi.n	800fb98 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800fb4a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800fb4e:	d02b      	beq.n	800fba8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800fb50:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800fb54:	d820      	bhi.n	800fb98 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800fb56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fb5a:	d012      	beq.n	800fb82 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800fb5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fb60:	d81a      	bhi.n	800fb98 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d022      	beq.n	800fbac <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800fb66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fb6a:	d115      	bne.n	800fb98 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fb6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fb70:	3308      	adds	r3, #8
 800fb72:	2100      	movs	r1, #0
 800fb74:	4618      	mov	r0, r3
 800fb76:	f001 fd29 	bl	80115cc <RCCEx_PLL2_Config>
 800fb7a:	4603      	mov	r3, r0
 800fb7c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800fb80:	e015      	b.n	800fbae <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fb82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fb86:	3328      	adds	r3, #40	; 0x28
 800fb88:	2102      	movs	r1, #2
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	f001 fdd0 	bl	8011730 <RCCEx_PLL3_Config>
 800fb90:	4603      	mov	r3, r0
 800fb92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800fb96:	e00a      	b.n	800fbae <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fb98:	2301      	movs	r3, #1
 800fb9a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800fb9e:	e006      	b.n	800fbae <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800fba0:	bf00      	nop
 800fba2:	e004      	b.n	800fbae <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800fba4:	bf00      	nop
 800fba6:	e002      	b.n	800fbae <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800fba8:	bf00      	nop
 800fbaa:	e000      	b.n	800fbae <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800fbac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fbae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d10e      	bne.n	800fbd4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800fbb6:	4b06      	ldr	r3, [pc, #24]	; (800fbd0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fbb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fbba:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800fbbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fbc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800fbc6:	4a02      	ldr	r2, [pc, #8]	; (800fbd0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fbc8:	430b      	orrs	r3, r1
 800fbca:	6593      	str	r3, [r2, #88]	; 0x58
 800fbcc:	e006      	b.n	800fbdc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800fbce:	bf00      	nop
 800fbd0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fbd4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fbd8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800fbdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe4:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800fbe8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800fbec:	2300      	movs	r3, #0
 800fbee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800fbf2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800fbf6:	460b      	mov	r3, r1
 800fbf8:	4313      	orrs	r3, r2
 800fbfa:	d055      	beq.n	800fca8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800fbfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fc00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800fc04:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800fc08:	d033      	beq.n	800fc72 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800fc0a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800fc0e:	d82c      	bhi.n	800fc6a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800fc10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fc14:	d02f      	beq.n	800fc76 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800fc16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fc1a:	d826      	bhi.n	800fc6a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800fc1c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800fc20:	d02b      	beq.n	800fc7a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800fc22:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800fc26:	d820      	bhi.n	800fc6a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800fc28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800fc2c:	d012      	beq.n	800fc54 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800fc2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800fc32:	d81a      	bhi.n	800fc6a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d022      	beq.n	800fc7e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800fc38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800fc3c:	d115      	bne.n	800fc6a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fc3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fc42:	3308      	adds	r3, #8
 800fc44:	2100      	movs	r1, #0
 800fc46:	4618      	mov	r0, r3
 800fc48:	f001 fcc0 	bl	80115cc <RCCEx_PLL2_Config>
 800fc4c:	4603      	mov	r3, r0
 800fc4e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800fc52:	e015      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fc54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fc58:	3328      	adds	r3, #40	; 0x28
 800fc5a:	2102      	movs	r1, #2
 800fc5c:	4618      	mov	r0, r3
 800fc5e:	f001 fd67 	bl	8011730 <RCCEx_PLL3_Config>
 800fc62:	4603      	mov	r3, r0
 800fc64:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800fc68:	e00a      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fc6a:	2301      	movs	r3, #1
 800fc6c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800fc70:	e006      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800fc72:	bf00      	nop
 800fc74:	e004      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800fc76:	bf00      	nop
 800fc78:	e002      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800fc7a:	bf00      	nop
 800fc7c:	e000      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800fc7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fc80:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d10b      	bne.n	800fca0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800fc88:	4ba1      	ldr	r3, [pc, #644]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fc8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fc8c:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800fc90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fc94:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800fc98:	4a9d      	ldr	r2, [pc, #628]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fc9a:	430b      	orrs	r3, r1
 800fc9c:	6593      	str	r3, [r2, #88]	; 0x58
 800fc9e:	e003      	b.n	800fca8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fca0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fca4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800fca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fcac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcb0:	f002 0308 	and.w	r3, r2, #8
 800fcb4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800fcb8:	2300      	movs	r3, #0
 800fcba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800fcbe:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800fcc2:	460b      	mov	r3, r1
 800fcc4:	4313      	orrs	r3, r2
 800fcc6:	d01e      	beq.n	800fd06 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800fcc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fccc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fcd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fcd4:	d10c      	bne.n	800fcf0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800fcd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fcda:	3328      	adds	r3, #40	; 0x28
 800fcdc:	2102      	movs	r1, #2
 800fcde:	4618      	mov	r0, r3
 800fce0:	f001 fd26 	bl	8011730 <RCCEx_PLL3_Config>
 800fce4:	4603      	mov	r3, r0
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d002      	beq.n	800fcf0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800fcea:	2301      	movs	r3, #1
 800fcec:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800fcf0:	4b87      	ldr	r3, [pc, #540]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fcf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fcf4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800fcf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fcfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fd00:	4a83      	ldr	r2, [pc, #524]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fd02:	430b      	orrs	r3, r1
 800fd04:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800fd06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fd0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd0e:	f002 0310 	and.w	r3, r2, #16
 800fd12:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800fd16:	2300      	movs	r3, #0
 800fd18:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800fd1c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800fd20:	460b      	mov	r3, r1
 800fd22:	4313      	orrs	r3, r2
 800fd24:	d01e      	beq.n	800fd64 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800fd26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fd2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800fd2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fd32:	d10c      	bne.n	800fd4e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800fd34:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fd38:	3328      	adds	r3, #40	; 0x28
 800fd3a:	2102      	movs	r1, #2
 800fd3c:	4618      	mov	r0, r3
 800fd3e:	f001 fcf7 	bl	8011730 <RCCEx_PLL3_Config>
 800fd42:	4603      	mov	r3, r0
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d002      	beq.n	800fd4e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800fd48:	2301      	movs	r3, #1
 800fd4a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800fd4e:	4b70      	ldr	r3, [pc, #448]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fd50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fd52:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800fd56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fd5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800fd5e:	4a6c      	ldr	r2, [pc, #432]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fd60:	430b      	orrs	r3, r1
 800fd62:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800fd64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fd68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd6c:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800fd70:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800fd74:	2300      	movs	r3, #0
 800fd76:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800fd7a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800fd7e:	460b      	mov	r3, r1
 800fd80:	4313      	orrs	r3, r2
 800fd82:	d03e      	beq.n	800fe02 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800fd84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fd88:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800fd8c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800fd90:	d022      	beq.n	800fdd8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800fd92:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800fd96:	d81b      	bhi.n	800fdd0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d003      	beq.n	800fda4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800fd9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fda0:	d00b      	beq.n	800fdba <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800fda2:	e015      	b.n	800fdd0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fda4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fda8:	3308      	adds	r3, #8
 800fdaa:	2100      	movs	r1, #0
 800fdac:	4618      	mov	r0, r3
 800fdae:	f001 fc0d 	bl	80115cc <RCCEx_PLL2_Config>
 800fdb2:	4603      	mov	r3, r0
 800fdb4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800fdb8:	e00f      	b.n	800fdda <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fdba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fdbe:	3328      	adds	r3, #40	; 0x28
 800fdc0:	2102      	movs	r1, #2
 800fdc2:	4618      	mov	r0, r3
 800fdc4:	f001 fcb4 	bl	8011730 <RCCEx_PLL3_Config>
 800fdc8:	4603      	mov	r3, r0
 800fdca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800fdce:	e004      	b.n	800fdda <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fdd0:	2301      	movs	r3, #1
 800fdd2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800fdd6:	e000      	b.n	800fdda <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800fdd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fdda:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d10b      	bne.n	800fdfa <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800fde2:	4b4b      	ldr	r3, [pc, #300]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fde4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fde6:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800fdea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fdee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800fdf2:	4a47      	ldr	r2, [pc, #284]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fdf4:	430b      	orrs	r3, r1
 800fdf6:	6593      	str	r3, [r2, #88]	; 0x58
 800fdf8:	e003      	b.n	800fe02 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fdfa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fdfe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800fe02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fe06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe0a:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800fe0e:	67bb      	str	r3, [r7, #120]	; 0x78
 800fe10:	2300      	movs	r3, #0
 800fe12:	67fb      	str	r3, [r7, #124]	; 0x7c
 800fe14:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800fe18:	460b      	mov	r3, r1
 800fe1a:	4313      	orrs	r3, r2
 800fe1c:	d03b      	beq.n	800fe96 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800fe1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fe22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fe26:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800fe2a:	d01f      	beq.n	800fe6c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800fe2c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800fe30:	d818      	bhi.n	800fe64 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800fe32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fe36:	d003      	beq.n	800fe40 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800fe38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800fe3c:	d007      	beq.n	800fe4e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800fe3e:	e011      	b.n	800fe64 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fe40:	4b33      	ldr	r3, [pc, #204]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fe42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe44:	4a32      	ldr	r2, [pc, #200]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fe46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800fe4a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800fe4c:	e00f      	b.n	800fe6e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fe4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fe52:	3328      	adds	r3, #40	; 0x28
 800fe54:	2101      	movs	r1, #1
 800fe56:	4618      	mov	r0, r3
 800fe58:	f001 fc6a 	bl	8011730 <RCCEx_PLL3_Config>
 800fe5c:	4603      	mov	r3, r0
 800fe5e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800fe62:	e004      	b.n	800fe6e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fe64:	2301      	movs	r3, #1
 800fe66:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800fe6a:	e000      	b.n	800fe6e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800fe6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fe6e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d10b      	bne.n	800fe8e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800fe76:	4b26      	ldr	r3, [pc, #152]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fe78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fe7a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800fe7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fe82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fe86:	4a22      	ldr	r2, [pc, #136]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fe88:	430b      	orrs	r3, r1
 800fe8a:	6553      	str	r3, [r2, #84]	; 0x54
 800fe8c:	e003      	b.n	800fe96 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fe8e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fe92:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800fe96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fe9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe9e:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800fea2:	673b      	str	r3, [r7, #112]	; 0x70
 800fea4:	2300      	movs	r3, #0
 800fea6:	677b      	str	r3, [r7, #116]	; 0x74
 800fea8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800feac:	460b      	mov	r3, r1
 800feae:	4313      	orrs	r3, r2
 800feb0:	d034      	beq.n	800ff1c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800feb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800feb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d003      	beq.n	800fec4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800febc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fec0:	d007      	beq.n	800fed2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800fec2:	e011      	b.n	800fee8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fec4:	4b12      	ldr	r3, [pc, #72]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fec8:	4a11      	ldr	r2, [pc, #68]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800feca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800fece:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800fed0:	e00e      	b.n	800fef0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fed6:	3308      	adds	r3, #8
 800fed8:	2102      	movs	r1, #2
 800feda:	4618      	mov	r0, r3
 800fedc:	f001 fb76 	bl	80115cc <RCCEx_PLL2_Config>
 800fee0:	4603      	mov	r3, r0
 800fee2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800fee6:	e003      	b.n	800fef0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800fee8:	2301      	movs	r3, #1
 800feea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800feee:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fef0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d10d      	bne.n	800ff14 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800fef8:	4b05      	ldr	r3, [pc, #20]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fefa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fefc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ff00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ff04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ff06:	4a02      	ldr	r2, [pc, #8]	; (800ff10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ff08:	430b      	orrs	r3, r1
 800ff0a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ff0c:	e006      	b.n	800ff1c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800ff0e:	bf00      	nop
 800ff10:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ff14:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ff18:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ff1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ff20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff24:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800ff28:	66bb      	str	r3, [r7, #104]	; 0x68
 800ff2a:	2300      	movs	r3, #0
 800ff2c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ff2e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800ff32:	460b      	mov	r3, r1
 800ff34:	4313      	orrs	r3, r2
 800ff36:	d00c      	beq.n	800ff52 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ff38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ff3c:	3328      	adds	r3, #40	; 0x28
 800ff3e:	2102      	movs	r1, #2
 800ff40:	4618      	mov	r0, r3
 800ff42:	f001 fbf5 	bl	8011730 <RCCEx_PLL3_Config>
 800ff46:	4603      	mov	r3, r0
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d002      	beq.n	800ff52 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800ff4c:	2301      	movs	r3, #1
 800ff4e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ff52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ff56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff5a:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800ff5e:	663b      	str	r3, [r7, #96]	; 0x60
 800ff60:	2300      	movs	r3, #0
 800ff62:	667b      	str	r3, [r7, #100]	; 0x64
 800ff64:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800ff68:	460b      	mov	r3, r1
 800ff6a:	4313      	orrs	r3, r2
 800ff6c:	d038      	beq.n	800ffe0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800ff6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ff72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ff76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ff7a:	d018      	beq.n	800ffae <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800ff7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ff80:	d811      	bhi.n	800ffa6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ff82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ff86:	d014      	beq.n	800ffb2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800ff88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ff8c:	d80b      	bhi.n	800ffa6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d011      	beq.n	800ffb6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800ff92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ff96:	d106      	bne.n	800ffa6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ff98:	4bc3      	ldr	r3, [pc, #780]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ff9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff9c:	4ac2      	ldr	r2, [pc, #776]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ff9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ffa2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800ffa4:	e008      	b.n	800ffb8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ffa6:	2301      	movs	r3, #1
 800ffa8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ffac:	e004      	b.n	800ffb8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ffae:	bf00      	nop
 800ffb0:	e002      	b.n	800ffb8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ffb2:	bf00      	nop
 800ffb4:	e000      	b.n	800ffb8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ffb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ffb8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d10b      	bne.n	800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ffc0:	4bb9      	ldr	r3, [pc, #740]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ffc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ffc4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ffc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ffcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ffd0:	4ab5      	ldr	r2, [pc, #724]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ffd2:	430b      	orrs	r3, r1
 800ffd4:	6553      	str	r3, [r2, #84]	; 0x54
 800ffd6:	e003      	b.n	800ffe0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ffd8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ffdc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ffe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ffe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffe8:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800ffec:	65bb      	str	r3, [r7, #88]	; 0x58
 800ffee:	2300      	movs	r3, #0
 800fff0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fff2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800fff6:	460b      	mov	r3, r1
 800fff8:	4313      	orrs	r3, r2
 800fffa:	d009      	beq.n	8010010 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800fffc:	4baa      	ldr	r3, [pc, #680]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fffe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010000:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8010004:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010008:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801000a:	4aa7      	ldr	r2, [pc, #668]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801000c:	430b      	orrs	r3, r1
 801000e:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8010010:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010018:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 801001c:	653b      	str	r3, [r7, #80]	; 0x50
 801001e:	2300      	movs	r3, #0
 8010020:	657b      	str	r3, [r7, #84]	; 0x54
 8010022:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8010026:	460b      	mov	r3, r1
 8010028:	4313      	orrs	r3, r2
 801002a:	d00a      	beq.n	8010042 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 801002c:	4b9e      	ldr	r3, [pc, #632]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801002e:	691b      	ldr	r3, [r3, #16]
 8010030:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8010034:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010038:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 801003c:	4a9a      	ldr	r2, [pc, #616]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801003e:	430b      	orrs	r3, r1
 8010040:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8010042:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010046:	e9d3 2300 	ldrd	r2, r3, [r3]
 801004a:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 801004e:	64bb      	str	r3, [r7, #72]	; 0x48
 8010050:	2300      	movs	r3, #0
 8010052:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010054:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8010058:	460b      	mov	r3, r1
 801005a:	4313      	orrs	r3, r2
 801005c:	d009      	beq.n	8010072 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 801005e:	4b92      	ldr	r3, [pc, #584]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010060:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010062:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8010066:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801006a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801006c:	4a8e      	ldr	r2, [pc, #568]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801006e:	430b      	orrs	r3, r1
 8010070:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8010072:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010076:	e9d3 2300 	ldrd	r2, r3, [r3]
 801007a:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 801007e:	643b      	str	r3, [r7, #64]	; 0x40
 8010080:	2300      	movs	r3, #0
 8010082:	647b      	str	r3, [r7, #68]	; 0x44
 8010084:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8010088:	460b      	mov	r3, r1
 801008a:	4313      	orrs	r3, r2
 801008c:	d00e      	beq.n	80100ac <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 801008e:	4b86      	ldr	r3, [pc, #536]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010090:	691b      	ldr	r3, [r3, #16]
 8010092:	4a85      	ldr	r2, [pc, #532]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010094:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8010098:	6113      	str	r3, [r2, #16]
 801009a:	4b83      	ldr	r3, [pc, #524]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801009c:	6919      	ldr	r1, [r3, #16]
 801009e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80100a2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80100a6:	4a80      	ldr	r2, [pc, #512]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80100a8:	430b      	orrs	r3, r1
 80100aa:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80100ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80100b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100b4:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 80100b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80100ba:	2300      	movs	r3, #0
 80100bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80100be:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 80100c2:	460b      	mov	r3, r1
 80100c4:	4313      	orrs	r3, r2
 80100c6:	d009      	beq.n	80100dc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80100c8:	4b77      	ldr	r3, [pc, #476]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80100ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80100cc:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80100d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80100d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80100d6:	4a74      	ldr	r2, [pc, #464]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80100d8:	430b      	orrs	r3, r1
 80100da:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80100dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80100e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100e4:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80100e8:	633b      	str	r3, [r7, #48]	; 0x30
 80100ea:	2300      	movs	r3, #0
 80100ec:	637b      	str	r3, [r7, #52]	; 0x34
 80100ee:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80100f2:	460b      	mov	r3, r1
 80100f4:	4313      	orrs	r3, r2
 80100f6:	d00a      	beq.n	801010e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80100f8:	4b6b      	ldr	r3, [pc, #428]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80100fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80100fc:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8010100:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010104:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010108:	4a67      	ldr	r2, [pc, #412]	; (80102a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801010a:	430b      	orrs	r3, r1
 801010c:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 801010e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010116:	2100      	movs	r1, #0
 8010118:	62b9      	str	r1, [r7, #40]	; 0x28
 801011a:	f003 0301 	and.w	r3, r3, #1
 801011e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010120:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8010124:	460b      	mov	r3, r1
 8010126:	4313      	orrs	r3, r2
 8010128:	d011      	beq.n	801014e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801012a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801012e:	3308      	adds	r3, #8
 8010130:	2100      	movs	r1, #0
 8010132:	4618      	mov	r0, r3
 8010134:	f001 fa4a 	bl	80115cc <RCCEx_PLL2_Config>
 8010138:	4603      	mov	r3, r0
 801013a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 801013e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8010142:	2b00      	cmp	r3, #0
 8010144:	d003      	beq.n	801014e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010146:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 801014a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 801014e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010156:	2100      	movs	r1, #0
 8010158:	6239      	str	r1, [r7, #32]
 801015a:	f003 0302 	and.w	r3, r3, #2
 801015e:	627b      	str	r3, [r7, #36]	; 0x24
 8010160:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8010164:	460b      	mov	r3, r1
 8010166:	4313      	orrs	r3, r2
 8010168:	d011      	beq.n	801018e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801016a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801016e:	3308      	adds	r3, #8
 8010170:	2101      	movs	r1, #1
 8010172:	4618      	mov	r0, r3
 8010174:	f001 fa2a 	bl	80115cc <RCCEx_PLL2_Config>
 8010178:	4603      	mov	r3, r0
 801017a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 801017e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8010182:	2b00      	cmp	r3, #0
 8010184:	d003      	beq.n	801018e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010186:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 801018a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 801018e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010196:	2100      	movs	r1, #0
 8010198:	61b9      	str	r1, [r7, #24]
 801019a:	f003 0304 	and.w	r3, r3, #4
 801019e:	61fb      	str	r3, [r7, #28]
 80101a0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80101a4:	460b      	mov	r3, r1
 80101a6:	4313      	orrs	r3, r2
 80101a8:	d011      	beq.n	80101ce <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80101aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80101ae:	3308      	adds	r3, #8
 80101b0:	2102      	movs	r1, #2
 80101b2:	4618      	mov	r0, r3
 80101b4:	f001 fa0a 	bl	80115cc <RCCEx_PLL2_Config>
 80101b8:	4603      	mov	r3, r0
 80101ba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80101be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d003      	beq.n	80101ce <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80101c6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80101ca:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80101ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80101d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101d6:	2100      	movs	r1, #0
 80101d8:	6139      	str	r1, [r7, #16]
 80101da:	f003 0308 	and.w	r3, r3, #8
 80101de:	617b      	str	r3, [r7, #20]
 80101e0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80101e4:	460b      	mov	r3, r1
 80101e6:	4313      	orrs	r3, r2
 80101e8:	d011      	beq.n	801020e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80101ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80101ee:	3328      	adds	r3, #40	; 0x28
 80101f0:	2100      	movs	r1, #0
 80101f2:	4618      	mov	r0, r3
 80101f4:	f001 fa9c 	bl	8011730 <RCCEx_PLL3_Config>
 80101f8:	4603      	mov	r3, r0
 80101fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 80101fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8010202:	2b00      	cmp	r3, #0
 8010204:	d003      	beq.n	801020e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010206:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 801020a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 801020e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010216:	2100      	movs	r1, #0
 8010218:	60b9      	str	r1, [r7, #8]
 801021a:	f003 0310 	and.w	r3, r3, #16
 801021e:	60fb      	str	r3, [r7, #12]
 8010220:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8010224:	460b      	mov	r3, r1
 8010226:	4313      	orrs	r3, r2
 8010228:	d011      	beq.n	801024e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801022a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801022e:	3328      	adds	r3, #40	; 0x28
 8010230:	2101      	movs	r1, #1
 8010232:	4618      	mov	r0, r3
 8010234:	f001 fa7c 	bl	8011730 <RCCEx_PLL3_Config>
 8010238:	4603      	mov	r3, r0
 801023a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 801023e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8010242:	2b00      	cmp	r3, #0
 8010244:	d003      	beq.n	801024e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010246:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 801024a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 801024e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010256:	2100      	movs	r1, #0
 8010258:	6039      	str	r1, [r7, #0]
 801025a:	f003 0320 	and.w	r3, r3, #32
 801025e:	607b      	str	r3, [r7, #4]
 8010260:	e9d7 1200 	ldrd	r1, r2, [r7]
 8010264:	460b      	mov	r3, r1
 8010266:	4313      	orrs	r3, r2
 8010268:	d011      	beq.n	801028e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801026a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801026e:	3328      	adds	r3, #40	; 0x28
 8010270:	2102      	movs	r1, #2
 8010272:	4618      	mov	r0, r3
 8010274:	f001 fa5c 	bl	8011730 <RCCEx_PLL3_Config>
 8010278:	4603      	mov	r3, r0
 801027a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 801027e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8010282:	2b00      	cmp	r3, #0
 8010284:	d003      	beq.n	801028e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010286:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 801028a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 801028e:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8010292:	2b00      	cmp	r3, #0
 8010294:	d101      	bne.n	801029a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8010296:	2300      	movs	r3, #0
 8010298:	e000      	b.n	801029c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 801029a:	2301      	movs	r3, #1
}
 801029c:	4618      	mov	r0, r3
 801029e:	f507 7794 	add.w	r7, r7, #296	; 0x128
 80102a2:	46bd      	mov	sp, r7
 80102a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80102a8:	58024400 	.word	0x58024400

080102ac <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80102ac:	b580      	push	{r7, lr}
 80102ae:	b090      	sub	sp, #64	; 0x40
 80102b0:	af00      	add	r7, sp, #0
 80102b2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80102b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80102ba:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 80102be:	430b      	orrs	r3, r1
 80102c0:	f040 8094 	bne.w	80103ec <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80102c4:	4b9e      	ldr	r3, [pc, #632]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80102c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80102c8:	f003 0307 	and.w	r3, r3, #7
 80102cc:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80102ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102d0:	2b04      	cmp	r3, #4
 80102d2:	f200 8087 	bhi.w	80103e4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80102d6:	a201      	add	r2, pc, #4	; (adr r2, 80102dc <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80102d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102dc:	080102f1 	.word	0x080102f1
 80102e0:	08010319 	.word	0x08010319
 80102e4:	08010341 	.word	0x08010341
 80102e8:	080103dd 	.word	0x080103dd
 80102ec:	08010369 	.word	0x08010369
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80102f0:	4b93      	ldr	r3, [pc, #588]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80102f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80102fc:	d108      	bne.n	8010310 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80102fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010302:	4618      	mov	r0, r3
 8010304:	f001 f810 	bl	8011328 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801030a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801030c:	f000 bd45 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010310:	2300      	movs	r3, #0
 8010312:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010314:	f000 bd41 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010318:	4b89      	ldr	r3, [pc, #548]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010320:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010324:	d108      	bne.n	8010338 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010326:	f107 0318 	add.w	r3, r7, #24
 801032a:	4618      	mov	r0, r3
 801032c:	f000 fd54 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010330:	69bb      	ldr	r3, [r7, #24]
 8010332:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010334:	f000 bd31 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010338:	2300      	movs	r3, #0
 801033a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801033c:	f000 bd2d 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010340:	4b7f      	ldr	r3, [pc, #508]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010348:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801034c:	d108      	bne.n	8010360 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801034e:	f107 030c 	add.w	r3, r7, #12
 8010352:	4618      	mov	r0, r3
 8010354:	f000 fe94 	bl	8011080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801035c:	f000 bd1d 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010360:	2300      	movs	r3, #0
 8010362:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010364:	f000 bd19 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010368:	4b75      	ldr	r3, [pc, #468]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801036a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801036c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010370:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010372:	4b73      	ldr	r3, [pc, #460]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	f003 0304 	and.w	r3, r3, #4
 801037a:	2b04      	cmp	r3, #4
 801037c:	d10c      	bne.n	8010398 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 801037e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010380:	2b00      	cmp	r3, #0
 8010382:	d109      	bne.n	8010398 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010384:	4b6e      	ldr	r3, [pc, #440]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	08db      	lsrs	r3, r3, #3
 801038a:	f003 0303 	and.w	r3, r3, #3
 801038e:	4a6d      	ldr	r2, [pc, #436]	; (8010544 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010390:	fa22 f303 	lsr.w	r3, r2, r3
 8010394:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010396:	e01f      	b.n	80103d8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010398:	4b69      	ldr	r3, [pc, #420]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80103a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80103a4:	d106      	bne.n	80103b4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80103a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80103a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80103ac:	d102      	bne.n	80103b4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80103ae:	4b66      	ldr	r3, [pc, #408]	; (8010548 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80103b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80103b2:	e011      	b.n	80103d8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80103b4:	4b62      	ldr	r3, [pc, #392]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80103bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80103c0:	d106      	bne.n	80103d0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80103c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80103c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80103c8:	d102      	bne.n	80103d0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80103ca:	4b60      	ldr	r3, [pc, #384]	; (801054c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80103cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80103ce:	e003      	b.n	80103d8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80103d0:	2300      	movs	r3, #0
 80103d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80103d4:	f000 bce1 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80103d8:	f000 bcdf 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80103dc:	4b5c      	ldr	r3, [pc, #368]	; (8010550 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80103de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80103e0:	f000 bcdb 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80103e4:	2300      	movs	r3, #0
 80103e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80103e8:	f000 bcd7 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80103ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80103f0:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 80103f4:	430b      	orrs	r3, r1
 80103f6:	f040 80ad 	bne.w	8010554 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80103fa:	4b51      	ldr	r3, [pc, #324]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80103fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80103fe:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8010402:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8010404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010406:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801040a:	d056      	beq.n	80104ba <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 801040c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801040e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010412:	f200 8090 	bhi.w	8010536 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8010416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010418:	2bc0      	cmp	r3, #192	; 0xc0
 801041a:	f000 8088 	beq.w	801052e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 801041e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010420:	2bc0      	cmp	r3, #192	; 0xc0
 8010422:	f200 8088 	bhi.w	8010536 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8010426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010428:	2b80      	cmp	r3, #128	; 0x80
 801042a:	d032      	beq.n	8010492 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 801042c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801042e:	2b80      	cmp	r3, #128	; 0x80
 8010430:	f200 8081 	bhi.w	8010536 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8010434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010436:	2b00      	cmp	r3, #0
 8010438:	d003      	beq.n	8010442 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 801043a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801043c:	2b40      	cmp	r3, #64	; 0x40
 801043e:	d014      	beq.n	801046a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8010440:	e079      	b.n	8010536 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010442:	4b3f      	ldr	r3, [pc, #252]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801044a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 801044e:	d108      	bne.n	8010462 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010450:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010454:	4618      	mov	r0, r3
 8010456:	f000 ff67 	bl	8011328 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801045a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801045c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801045e:	f000 bc9c 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010462:	2300      	movs	r3, #0
 8010464:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010466:	f000 bc98 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801046a:	4b35      	ldr	r3, [pc, #212]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010472:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010476:	d108      	bne.n	801048a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010478:	f107 0318 	add.w	r3, r7, #24
 801047c:	4618      	mov	r0, r3
 801047e:	f000 fcab 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010482:	69bb      	ldr	r3, [r7, #24]
 8010484:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010486:	f000 bc88 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801048a:	2300      	movs	r3, #0
 801048c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801048e:	f000 bc84 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010492:	4b2b      	ldr	r3, [pc, #172]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801049a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801049e:	d108      	bne.n	80104b2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80104a0:	f107 030c 	add.w	r3, r7, #12
 80104a4:	4618      	mov	r0, r3
 80104a6:	f000 fdeb 	bl	8011080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80104ae:	f000 bc74 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80104b2:	2300      	movs	r3, #0
 80104b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80104b6:	f000 bc70 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80104ba:	4b21      	ldr	r3, [pc, #132]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80104bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80104be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80104c2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80104c4:	4b1e      	ldr	r3, [pc, #120]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	f003 0304 	and.w	r3, r3, #4
 80104cc:	2b04      	cmp	r3, #4
 80104ce:	d10c      	bne.n	80104ea <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80104d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d109      	bne.n	80104ea <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80104d6:	4b1a      	ldr	r3, [pc, #104]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	08db      	lsrs	r3, r3, #3
 80104dc:	f003 0303 	and.w	r3, r3, #3
 80104e0:	4a18      	ldr	r2, [pc, #96]	; (8010544 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80104e2:	fa22 f303 	lsr.w	r3, r2, r3
 80104e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80104e8:	e01f      	b.n	801052a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80104ea:	4b15      	ldr	r3, [pc, #84]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80104f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80104f6:	d106      	bne.n	8010506 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80104f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80104fe:	d102      	bne.n	8010506 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010500:	4b11      	ldr	r3, [pc, #68]	; (8010548 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8010502:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010504:	e011      	b.n	801052a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010506:	4b0e      	ldr	r3, [pc, #56]	; (8010540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801050e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010512:	d106      	bne.n	8010522 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8010514:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010516:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801051a:	d102      	bne.n	8010522 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801051c:	4b0b      	ldr	r3, [pc, #44]	; (801054c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 801051e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010520:	e003      	b.n	801052a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010522:	2300      	movs	r3, #0
 8010524:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8010526:	f000 bc38 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801052a:	f000 bc36 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801052e:	4b08      	ldr	r3, [pc, #32]	; (8010550 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8010530:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010532:	f000 bc32 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010536:	2300      	movs	r3, #0
 8010538:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801053a:	f000 bc2e 	b.w	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801053e:	bf00      	nop
 8010540:	58024400 	.word	0x58024400
 8010544:	03d09000 	.word	0x03d09000
 8010548:	003d0900 	.word	0x003d0900
 801054c:	017d7840 	.word	0x017d7840
 8010550:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8010554:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010558:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 801055c:	430b      	orrs	r3, r1
 801055e:	f040 809c 	bne.w	801069a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8010562:	4b9e      	ldr	r3, [pc, #632]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010566:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 801056a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 801056c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801056e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8010572:	d054      	beq.n	801061e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8010574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010576:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801057a:	f200 808b 	bhi.w	8010694 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 801057e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010580:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8010584:	f000 8083 	beq.w	801068e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8010588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801058a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 801058e:	f200 8081 	bhi.w	8010694 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8010592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010594:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010598:	d02f      	beq.n	80105fa <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 801059a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801059c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80105a0:	d878      	bhi.n	8010694 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80105a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d004      	beq.n	80105b2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80105a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80105ae:	d012      	beq.n	80105d6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80105b0:	e070      	b.n	8010694 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80105b2:	4b8a      	ldr	r3, [pc, #552]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80105ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80105be:	d107      	bne.n	80105d0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80105c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80105c4:	4618      	mov	r0, r3
 80105c6:	f000 feaf 	bl	8011328 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80105ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80105ce:	e3e4      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80105d0:	2300      	movs	r3, #0
 80105d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80105d4:	e3e1      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80105d6:	4b81      	ldr	r3, [pc, #516]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80105de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80105e2:	d107      	bne.n	80105f4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80105e4:	f107 0318 	add.w	r3, r7, #24
 80105e8:	4618      	mov	r0, r3
 80105ea:	f000 fbf5 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80105ee:	69bb      	ldr	r3, [r7, #24]
 80105f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80105f2:	e3d2      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80105f4:	2300      	movs	r3, #0
 80105f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80105f8:	e3cf      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80105fa:	4b78      	ldr	r3, [pc, #480]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010602:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010606:	d107      	bne.n	8010618 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010608:	f107 030c 	add.w	r3, r7, #12
 801060c:	4618      	mov	r0, r3
 801060e:	f000 fd37 	bl	8011080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010616:	e3c0      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010618:	2300      	movs	r3, #0
 801061a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801061c:	e3bd      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801061e:	4b6f      	ldr	r3, [pc, #444]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010622:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010626:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010628:	4b6c      	ldr	r3, [pc, #432]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	f003 0304 	and.w	r3, r3, #4
 8010630:	2b04      	cmp	r3, #4
 8010632:	d10c      	bne.n	801064e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8010634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010636:	2b00      	cmp	r3, #0
 8010638:	d109      	bne.n	801064e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801063a:	4b68      	ldr	r3, [pc, #416]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	08db      	lsrs	r3, r3, #3
 8010640:	f003 0303 	and.w	r3, r3, #3
 8010644:	4a66      	ldr	r2, [pc, #408]	; (80107e0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010646:	fa22 f303 	lsr.w	r3, r2, r3
 801064a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801064c:	e01e      	b.n	801068c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801064e:	4b63      	ldr	r3, [pc, #396]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010656:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801065a:	d106      	bne.n	801066a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 801065c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801065e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010662:	d102      	bne.n	801066a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010664:	4b5f      	ldr	r3, [pc, #380]	; (80107e4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8010666:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010668:	e010      	b.n	801068c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801066a:	4b5c      	ldr	r3, [pc, #368]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010672:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010676:	d106      	bne.n	8010686 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8010678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801067a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801067e:	d102      	bne.n	8010686 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010680:	4b59      	ldr	r3, [pc, #356]	; (80107e8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8010682:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010684:	e002      	b.n	801068c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010686:	2300      	movs	r3, #0
 8010688:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 801068a:	e386      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801068c:	e385      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801068e:	4b57      	ldr	r3, [pc, #348]	; (80107ec <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8010690:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010692:	e382      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8010694:	2300      	movs	r3, #0
 8010696:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010698:	e37f      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 801069a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801069e:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 80106a2:	430b      	orrs	r3, r1
 80106a4:	f040 80a7 	bne.w	80107f6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80106a8:	4b4c      	ldr	r3, [pc, #304]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80106aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80106ac:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80106b0:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80106b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80106b8:	d055      	beq.n	8010766 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80106ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80106c0:	f200 8096 	bhi.w	80107f0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80106c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106c6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80106ca:	f000 8084 	beq.w	80107d6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80106ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106d0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80106d4:	f200 808c 	bhi.w	80107f0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80106d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80106de:	d030      	beq.n	8010742 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80106e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80106e6:	f200 8083 	bhi.w	80107f0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80106ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d004      	beq.n	80106fa <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80106f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106f2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80106f6:	d012      	beq.n	801071e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80106f8:	e07a      	b.n	80107f0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80106fa:	4b38      	ldr	r3, [pc, #224]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010702:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8010706:	d107      	bne.n	8010718 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010708:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801070c:	4618      	mov	r0, r3
 801070e:	f000 fe0b 	bl	8011328 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010714:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010716:	e340      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010718:	2300      	movs	r3, #0
 801071a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801071c:	e33d      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801071e:	4b2f      	ldr	r3, [pc, #188]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010726:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801072a:	d107      	bne.n	801073c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801072c:	f107 0318 	add.w	r3, r7, #24
 8010730:	4618      	mov	r0, r3
 8010732:	f000 fb51 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010736:	69bb      	ldr	r3, [r7, #24]
 8010738:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801073a:	e32e      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801073c:	2300      	movs	r3, #0
 801073e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010740:	e32b      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010742:	4b26      	ldr	r3, [pc, #152]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801074a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801074e:	d107      	bne.n	8010760 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010750:	f107 030c 	add.w	r3, r7, #12
 8010754:	4618      	mov	r0, r3
 8010756:	f000 fc93 	bl	8011080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801075a:	68fb      	ldr	r3, [r7, #12]
 801075c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801075e:	e31c      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010760:	2300      	movs	r3, #0
 8010762:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010764:	e319      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010766:	4b1d      	ldr	r3, [pc, #116]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801076a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801076e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010770:	4b1a      	ldr	r3, [pc, #104]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	f003 0304 	and.w	r3, r3, #4
 8010778:	2b04      	cmp	r3, #4
 801077a:	d10c      	bne.n	8010796 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 801077c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801077e:	2b00      	cmp	r3, #0
 8010780:	d109      	bne.n	8010796 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010782:	4b16      	ldr	r3, [pc, #88]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	08db      	lsrs	r3, r3, #3
 8010788:	f003 0303 	and.w	r3, r3, #3
 801078c:	4a14      	ldr	r2, [pc, #80]	; (80107e0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 801078e:	fa22 f303 	lsr.w	r3, r2, r3
 8010792:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010794:	e01e      	b.n	80107d4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010796:	4b11      	ldr	r3, [pc, #68]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801079e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80107a2:	d106      	bne.n	80107b2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80107a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80107a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80107aa:	d102      	bne.n	80107b2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80107ac:	4b0d      	ldr	r3, [pc, #52]	; (80107e4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80107ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80107b0:	e010      	b.n	80107d4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80107b2:	4b0a      	ldr	r3, [pc, #40]	; (80107dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80107ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80107be:	d106      	bne.n	80107ce <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80107c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80107c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80107c6:	d102      	bne.n	80107ce <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80107c8:	4b07      	ldr	r3, [pc, #28]	; (80107e8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80107ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80107cc:	e002      	b.n	80107d4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80107ce:	2300      	movs	r3, #0
 80107d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80107d2:	e2e2      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80107d4:	e2e1      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80107d6:	4b05      	ldr	r3, [pc, #20]	; (80107ec <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80107d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80107da:	e2de      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80107dc:	58024400 	.word	0x58024400
 80107e0:	03d09000 	.word	0x03d09000
 80107e4:	003d0900 	.word	0x003d0900
 80107e8:	017d7840 	.word	0x017d7840
 80107ec:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80107f0:	2300      	movs	r3, #0
 80107f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80107f4:	e2d1      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80107f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80107fa:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 80107fe:	430b      	orrs	r3, r1
 8010800:	f040 809c 	bne.w	801093c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8010804:	4b93      	ldr	r3, [pc, #588]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010806:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010808:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 801080c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 801080e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010810:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8010814:	d054      	beq.n	80108c0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8010816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010818:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801081c:	f200 808b 	bhi.w	8010936 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8010820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010822:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8010826:	f000 8083 	beq.w	8010930 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 801082a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801082c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8010830:	f200 8081 	bhi.w	8010936 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8010834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010836:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801083a:	d02f      	beq.n	801089c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 801083c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801083e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8010842:	d878      	bhi.n	8010936 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8010844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010846:	2b00      	cmp	r3, #0
 8010848:	d004      	beq.n	8010854 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 801084a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801084c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010850:	d012      	beq.n	8010878 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8010852:	e070      	b.n	8010936 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010854:	4b7f      	ldr	r3, [pc, #508]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801085c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8010860:	d107      	bne.n	8010872 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010862:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010866:	4618      	mov	r0, r3
 8010868:	f000 fd5e 	bl	8011328 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801086c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801086e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010870:	e293      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010872:	2300      	movs	r3, #0
 8010874:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010876:	e290      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010878:	4b76      	ldr	r3, [pc, #472]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010880:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010884:	d107      	bne.n	8010896 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010886:	f107 0318 	add.w	r3, r7, #24
 801088a:	4618      	mov	r0, r3
 801088c:	f000 faa4 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010890:	69bb      	ldr	r3, [r7, #24]
 8010892:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010894:	e281      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010896:	2300      	movs	r3, #0
 8010898:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801089a:	e27e      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801089c:	4b6d      	ldr	r3, [pc, #436]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80108a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80108a8:	d107      	bne.n	80108ba <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80108aa:	f107 030c 	add.w	r3, r7, #12
 80108ae:	4618      	mov	r0, r3
 80108b0:	f000 fbe6 	bl	8011080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80108b8:	e26f      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80108ba:	2300      	movs	r3, #0
 80108bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80108be:	e26c      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80108c0:	4b64      	ldr	r3, [pc, #400]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80108c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80108c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80108c8:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80108ca:	4b62      	ldr	r3, [pc, #392]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	f003 0304 	and.w	r3, r3, #4
 80108d2:	2b04      	cmp	r3, #4
 80108d4:	d10c      	bne.n	80108f0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80108d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d109      	bne.n	80108f0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80108dc:	4b5d      	ldr	r3, [pc, #372]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	08db      	lsrs	r3, r3, #3
 80108e2:	f003 0303 	and.w	r3, r3, #3
 80108e6:	4a5c      	ldr	r2, [pc, #368]	; (8010a58 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80108e8:	fa22 f303 	lsr.w	r3, r2, r3
 80108ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80108ee:	e01e      	b.n	801092e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80108f0:	4b58      	ldr	r3, [pc, #352]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80108f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80108fc:	d106      	bne.n	801090c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80108fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010900:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010904:	d102      	bne.n	801090c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010906:	4b55      	ldr	r3, [pc, #340]	; (8010a5c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8010908:	63fb      	str	r3, [r7, #60]	; 0x3c
 801090a:	e010      	b.n	801092e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801090c:	4b51      	ldr	r3, [pc, #324]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010914:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010918:	d106      	bne.n	8010928 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 801091a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801091c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010920:	d102      	bne.n	8010928 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010922:	4b4f      	ldr	r3, [pc, #316]	; (8010a60 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8010924:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010926:	e002      	b.n	801092e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010928:	2300      	movs	r3, #0
 801092a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 801092c:	e235      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801092e:	e234      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010930:	4b4c      	ldr	r3, [pc, #304]	; (8010a64 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8010932:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010934:	e231      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010936:	2300      	movs	r3, #0
 8010938:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801093a:	e22e      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 801093c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010940:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 8010944:	430b      	orrs	r3, r1
 8010946:	f040 808f 	bne.w	8010a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 801094a:	4b42      	ldr	r3, [pc, #264]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801094c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801094e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8010952:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 8010954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010956:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 801095a:	d06b      	beq.n	8010a34 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 801095c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801095e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8010962:	d874      	bhi.n	8010a4e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010966:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 801096a:	d056      	beq.n	8010a1a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 801096c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801096e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8010972:	d86c      	bhi.n	8010a4e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010976:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 801097a:	d03b      	beq.n	80109f4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 801097c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801097e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8010982:	d864      	bhi.n	8010a4e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010986:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 801098a:	d021      	beq.n	80109d0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 801098c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801098e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010992:	d85c      	bhi.n	8010a4e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010996:	2b00      	cmp	r3, #0
 8010998:	d004      	beq.n	80109a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 801099a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801099c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80109a0:	d004      	beq.n	80109ac <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80109a2:	e054      	b.n	8010a4e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80109a4:	f7fe fa0a 	bl	800edbc <HAL_RCC_GetPCLK1Freq>
 80109a8:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80109aa:	e1f6      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80109ac:	4b29      	ldr	r3, [pc, #164]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80109b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80109b8:	d107      	bne.n	80109ca <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80109ba:	f107 0318 	add.w	r3, r7, #24
 80109be:	4618      	mov	r0, r3
 80109c0:	f000 fa0a 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80109c4:	69fb      	ldr	r3, [r7, #28]
 80109c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80109c8:	e1e7      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80109ca:	2300      	movs	r3, #0
 80109cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80109ce:	e1e4      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80109d0:	4b20      	ldr	r3, [pc, #128]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80109d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80109dc:	d107      	bne.n	80109ee <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80109de:	f107 030c 	add.w	r3, r7, #12
 80109e2:	4618      	mov	r0, r3
 80109e4:	f000 fb4c 	bl	8011080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80109e8:	693b      	ldr	r3, [r7, #16]
 80109ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80109ec:	e1d5      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80109ee:	2300      	movs	r3, #0
 80109f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80109f2:	e1d2      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80109f4:	4b17      	ldr	r3, [pc, #92]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	f003 0304 	and.w	r3, r3, #4
 80109fc:	2b04      	cmp	r3, #4
 80109fe:	d109      	bne.n	8010a14 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010a00:	4b14      	ldr	r3, [pc, #80]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	08db      	lsrs	r3, r3, #3
 8010a06:	f003 0303 	and.w	r3, r3, #3
 8010a0a:	4a13      	ldr	r2, [pc, #76]	; (8010a58 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8010a0c:	fa22 f303 	lsr.w	r3, r2, r3
 8010a10:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a12:	e1c2      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010a14:	2300      	movs	r3, #0
 8010a16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010a18:	e1bf      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8010a1a:	4b0e      	ldr	r3, [pc, #56]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010a22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010a26:	d102      	bne.n	8010a2e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8010a28:	4b0c      	ldr	r3, [pc, #48]	; (8010a5c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8010a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a2c:	e1b5      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010a2e:	2300      	movs	r3, #0
 8010a30:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010a32:	e1b2      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010a34:	4b07      	ldr	r3, [pc, #28]	; (8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010a3c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010a40:	d102      	bne.n	8010a48 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8010a42:	4b07      	ldr	r3, [pc, #28]	; (8010a60 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8010a44:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a46:	e1a8      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010a48:	2300      	movs	r3, #0
 8010a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010a4c:	e1a5      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010a4e:	2300      	movs	r3, #0
 8010a50:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010a52:	e1a2      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010a54:	58024400 	.word	0x58024400
 8010a58:	03d09000 	.word	0x03d09000
 8010a5c:	003d0900 	.word	0x003d0900
 8010a60:	017d7840 	.word	0x017d7840
 8010a64:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8010a68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a6c:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 8010a70:	430b      	orrs	r3, r1
 8010a72:	d173      	bne.n	8010b5c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8010a74:	4b9c      	ldr	r3, [pc, #624]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010a78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8010a7c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8010a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010a84:	d02f      	beq.n	8010ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8010a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010a8c:	d863      	bhi.n	8010b56 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8010a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d004      	beq.n	8010a9e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8010a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010a9a:	d012      	beq.n	8010ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8010a9c:	e05b      	b.n	8010b56 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010a9e:	4b92      	ldr	r3, [pc, #584]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010aa0:	681b      	ldr	r3, [r3, #0]
 8010aa2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010aa6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010aaa:	d107      	bne.n	8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010aac:	f107 0318 	add.w	r3, r7, #24
 8010ab0:	4618      	mov	r0, r3
 8010ab2:	f000 f991 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010ab6:	69bb      	ldr	r3, [r7, #24]
 8010ab8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010aba:	e16e      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010abc:	2300      	movs	r3, #0
 8010abe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010ac0:	e16b      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010ac2:	4b89      	ldr	r3, [pc, #548]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010aca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010ace:	d107      	bne.n	8010ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010ad0:	f107 030c 	add.w	r3, r7, #12
 8010ad4:	4618      	mov	r0, r3
 8010ad6:	f000 fad3 	bl	8011080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8010ada:	697b      	ldr	r3, [r7, #20]
 8010adc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ade:	e15c      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010ae4:	e159      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010ae6:	4b80      	ldr	r3, [pc, #512]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010aea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010aee:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010af0:	4b7d      	ldr	r3, [pc, #500]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	f003 0304 	and.w	r3, r3, #4
 8010af8:	2b04      	cmp	r3, #4
 8010afa:	d10c      	bne.n	8010b16 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8010afc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d109      	bne.n	8010b16 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010b02:	4b79      	ldr	r3, [pc, #484]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	08db      	lsrs	r3, r3, #3
 8010b08:	f003 0303 	and.w	r3, r3, #3
 8010b0c:	4a77      	ldr	r2, [pc, #476]	; (8010cec <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8010b0e:	fa22 f303 	lsr.w	r3, r2, r3
 8010b12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010b14:	e01e      	b.n	8010b54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010b16:	4b74      	ldr	r3, [pc, #464]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010b1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010b22:	d106      	bne.n	8010b32 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8010b24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010b2a:	d102      	bne.n	8010b32 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010b2c:	4b70      	ldr	r3, [pc, #448]	; (8010cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8010b2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010b30:	e010      	b.n	8010b54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010b32:	4b6d      	ldr	r3, [pc, #436]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010b34:	681b      	ldr	r3, [r3, #0]
 8010b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010b3a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010b3e:	d106      	bne.n	8010b4e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8010b40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b42:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010b46:	d102      	bne.n	8010b4e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010b48:	4b6a      	ldr	r3, [pc, #424]	; (8010cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8010b4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010b4c:	e002      	b.n	8010b54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010b4e:	2300      	movs	r3, #0
 8010b50:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8010b52:	e122      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010b54:	e121      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8010b56:	2300      	movs	r3, #0
 8010b58:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010b5a:	e11e      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8010b5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010b60:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 8010b64:	430b      	orrs	r3, r1
 8010b66:	d133      	bne.n	8010bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8010b68:	4b5f      	ldr	r3, [pc, #380]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010b6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010b70:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8010b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d004      	beq.n	8010b82 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8010b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010b7e:	d012      	beq.n	8010ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8010b80:	e023      	b.n	8010bca <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010b82:	4b59      	ldr	r3, [pc, #356]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010b8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8010b8e:	d107      	bne.n	8010ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010b90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010b94:	4618      	mov	r0, r3
 8010b96:	f000 fbc7 	bl	8011328 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b9c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b9e:	e0fc      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010ba0:	2300      	movs	r3, #0
 8010ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010ba4:	e0f9      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010ba6:	4b50      	ldr	r3, [pc, #320]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010bae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010bb2:	d107      	bne.n	8010bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010bb4:	f107 0318 	add.w	r3, r7, #24
 8010bb8:	4618      	mov	r0, r3
 8010bba:	f000 f90d 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8010bbe:	6a3b      	ldr	r3, [r7, #32]
 8010bc0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010bc2:	e0ea      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010bc4:	2300      	movs	r3, #0
 8010bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010bc8:	e0e7      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8010bca:	2300      	movs	r3, #0
 8010bcc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010bce:	e0e4      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8010bd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010bd4:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 8010bd8:	430b      	orrs	r3, r1
 8010bda:	f040 808d 	bne.w	8010cf8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8010bde:	4b42      	ldr	r3, [pc, #264]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010be2:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8010be6:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8010be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010bee:	d06b      	beq.n	8010cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8010bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bf2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010bf6:	d874      	bhi.n	8010ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8010bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010bfe:	d056      	beq.n	8010cae <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8010c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010c06:	d86c      	bhi.n	8010ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8010c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c0a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8010c0e:	d03b      	beq.n	8010c88 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8010c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c12:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8010c16:	d864      	bhi.n	8010ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8010c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010c1e:	d021      	beq.n	8010c64 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8010c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010c26:	d85c      	bhi.n	8010ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8010c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d004      	beq.n	8010c38 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8010c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c30:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010c34:	d004      	beq.n	8010c40 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8010c36:	e054      	b.n	8010ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8010c38:	f000 f8b8 	bl	8010dac <HAL_RCCEx_GetD3PCLK1Freq>
 8010c3c:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010c3e:	e0ac      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010c40:	4b29      	ldr	r3, [pc, #164]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010c48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010c4c:	d107      	bne.n	8010c5e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010c4e:	f107 0318 	add.w	r3, r7, #24
 8010c52:	4618      	mov	r0, r3
 8010c54:	f000 f8c0 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010c58:	69fb      	ldr	r3, [r7, #28]
 8010c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c5c:	e09d      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010c5e:	2300      	movs	r3, #0
 8010c60:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010c62:	e09a      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010c64:	4b20      	ldr	r3, [pc, #128]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010c6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010c70:	d107      	bne.n	8010c82 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010c72:	f107 030c 	add.w	r3, r7, #12
 8010c76:	4618      	mov	r0, r3
 8010c78:	f000 fa02 	bl	8011080 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8010c7c:	693b      	ldr	r3, [r7, #16]
 8010c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c80:	e08b      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010c82:	2300      	movs	r3, #0
 8010c84:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010c86:	e088      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010c88:	4b17      	ldr	r3, [pc, #92]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	f003 0304 	and.w	r3, r3, #4
 8010c90:	2b04      	cmp	r3, #4
 8010c92:	d109      	bne.n	8010ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010c94:	4b14      	ldr	r3, [pc, #80]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	08db      	lsrs	r3, r3, #3
 8010c9a:	f003 0303 	and.w	r3, r3, #3
 8010c9e:	4a13      	ldr	r2, [pc, #76]	; (8010cec <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8010ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8010ca4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ca6:	e078      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010ca8:	2300      	movs	r3, #0
 8010caa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010cac:	e075      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8010cae:	4b0e      	ldr	r3, [pc, #56]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010cb0:	681b      	ldr	r3, [r3, #0]
 8010cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010cb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010cba:	d102      	bne.n	8010cc2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8010cbc:	4b0c      	ldr	r3, [pc, #48]	; (8010cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8010cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010cc0:	e06b      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010cc6:	e068      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010cc8:	4b07      	ldr	r3, [pc, #28]	; (8010ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010cd0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010cd4:	d102      	bne.n	8010cdc <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8010cd6:	4b07      	ldr	r3, [pc, #28]	; (8010cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8010cd8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010cda:	e05e      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010cdc:	2300      	movs	r3, #0
 8010cde:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010ce0:	e05b      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8010ce2:	2300      	movs	r3, #0
 8010ce4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010ce6:	e058      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010ce8:	58024400 	.word	0x58024400
 8010cec:	03d09000 	.word	0x03d09000
 8010cf0:	003d0900 	.word	0x003d0900
 8010cf4:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8010cf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010cfc:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 8010d00:	430b      	orrs	r3, r1
 8010d02:	d148      	bne.n	8010d96 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8010d04:	4b27      	ldr	r3, [pc, #156]	; (8010da4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8010d06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010d08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010d0c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8010d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010d14:	d02a      	beq.n	8010d6c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8010d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010d1c:	d838      	bhi.n	8010d90 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8010d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d004      	beq.n	8010d2e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8010d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010d2a:	d00d      	beq.n	8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8010d2c:	e030      	b.n	8010d90 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010d2e:	4b1d      	ldr	r3, [pc, #116]	; (8010da4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010d36:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010d3a:	d102      	bne.n	8010d42 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8010d3c:	4b1a      	ldr	r3, [pc, #104]	; (8010da8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8010d3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d40:	e02b      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010d42:	2300      	movs	r3, #0
 8010d44:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010d46:	e028      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010d48:	4b16      	ldr	r3, [pc, #88]	; (8010da4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010d50:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8010d54:	d107      	bne.n	8010d66 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010d56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010d5a:	4618      	mov	r0, r3
 8010d5c:	f000 fae4 	bl	8011328 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d62:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d64:	e019      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010d66:	2300      	movs	r3, #0
 8010d68:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010d6a:	e016      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010d6c:	4b0d      	ldr	r3, [pc, #52]	; (8010da4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010d74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010d78:	d107      	bne.n	8010d8a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010d7a:	f107 0318 	add.w	r3, r7, #24
 8010d7e:	4618      	mov	r0, r3
 8010d80:	f000 f82a 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010d84:	69fb      	ldr	r3, [r7, #28]
 8010d86:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d88:	e007      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010d8a:	2300      	movs	r3, #0
 8010d8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010d8e:	e004      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010d90:	2300      	movs	r3, #0
 8010d92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010d94:	e001      	b.n	8010d9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8010d96:	2300      	movs	r3, #0
 8010d98:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 8010d9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8010d9c:	4618      	mov	r0, r3
 8010d9e:	3740      	adds	r7, #64	; 0x40
 8010da0:	46bd      	mov	sp, r7
 8010da2:	bd80      	pop	{r7, pc}
 8010da4:	58024400 	.word	0x58024400
 8010da8:	017d7840 	.word	0x017d7840

08010dac <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8010dac:	b580      	push	{r7, lr}
 8010dae:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8010db0:	f7fd ffd4 	bl	800ed5c <HAL_RCC_GetHCLKFreq>
 8010db4:	4602      	mov	r2, r0
 8010db6:	4b06      	ldr	r3, [pc, #24]	; (8010dd0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8010db8:	6a1b      	ldr	r3, [r3, #32]
 8010dba:	091b      	lsrs	r3, r3, #4
 8010dbc:	f003 0307 	and.w	r3, r3, #7
 8010dc0:	4904      	ldr	r1, [pc, #16]	; (8010dd4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8010dc2:	5ccb      	ldrb	r3, [r1, r3]
 8010dc4:	f003 031f 	and.w	r3, r3, #31
 8010dc8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8010dcc:	4618      	mov	r0, r3
 8010dce:	bd80      	pop	{r7, pc}
 8010dd0:	58024400 	.word	0x58024400
 8010dd4:	0801b134 	.word	0x0801b134

08010dd8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8010dd8:	b480      	push	{r7}
 8010dda:	b089      	sub	sp, #36	; 0x24
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8010de0:	4ba1      	ldr	r3, [pc, #644]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010de4:	f003 0303 	and.w	r3, r3, #3
 8010de8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8010dea:	4b9f      	ldr	r3, [pc, #636]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010dee:	0b1b      	lsrs	r3, r3, #12
 8010df0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010df4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8010df6:	4b9c      	ldr	r3, [pc, #624]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dfa:	091b      	lsrs	r3, r3, #4
 8010dfc:	f003 0301 	and.w	r3, r3, #1
 8010e00:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8010e02:	4b99      	ldr	r3, [pc, #612]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e06:	08db      	lsrs	r3, r3, #3
 8010e08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010e0c:	693a      	ldr	r2, [r7, #16]
 8010e0e:	fb02 f303 	mul.w	r3, r2, r3
 8010e12:	ee07 3a90 	vmov	s15, r3
 8010e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010e1a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8010e1e:	697b      	ldr	r3, [r7, #20]
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	f000 8111 	beq.w	8011048 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8010e26:	69bb      	ldr	r3, [r7, #24]
 8010e28:	2b02      	cmp	r3, #2
 8010e2a:	f000 8083 	beq.w	8010f34 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8010e2e:	69bb      	ldr	r3, [r7, #24]
 8010e30:	2b02      	cmp	r3, #2
 8010e32:	f200 80a1 	bhi.w	8010f78 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8010e36:	69bb      	ldr	r3, [r7, #24]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d003      	beq.n	8010e44 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8010e3c:	69bb      	ldr	r3, [r7, #24]
 8010e3e:	2b01      	cmp	r3, #1
 8010e40:	d056      	beq.n	8010ef0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8010e42:	e099      	b.n	8010f78 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010e44:	4b88      	ldr	r3, [pc, #544]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	f003 0320 	and.w	r3, r3, #32
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d02d      	beq.n	8010eac <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010e50:	4b85      	ldr	r3, [pc, #532]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	08db      	lsrs	r3, r3, #3
 8010e56:	f003 0303 	and.w	r3, r3, #3
 8010e5a:	4a84      	ldr	r2, [pc, #528]	; (801106c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8010e5c:	fa22 f303 	lsr.w	r3, r2, r3
 8010e60:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010e62:	68bb      	ldr	r3, [r7, #8]
 8010e64:	ee07 3a90 	vmov	s15, r3
 8010e68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010e6c:	697b      	ldr	r3, [r7, #20]
 8010e6e:	ee07 3a90 	vmov	s15, r3
 8010e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010e76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010e7a:	4b7b      	ldr	r3, [pc, #492]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010e7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e82:	ee07 3a90 	vmov	s15, r3
 8010e86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010e8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8010e8e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8011070 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010e92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010e96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010e9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010e9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010ea6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8010eaa:	e087      	b.n	8010fbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010eac:	697b      	ldr	r3, [r7, #20]
 8010eae:	ee07 3a90 	vmov	s15, r3
 8010eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010eb6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8011074 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8010eba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010ebe:	4b6a      	ldr	r3, [pc, #424]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010ec6:	ee07 3a90 	vmov	s15, r3
 8010eca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010ece:	ed97 6a03 	vldr	s12, [r7, #12]
 8010ed2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8011070 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010ed6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010eda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010ede:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010ee2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010eea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010eee:	e065      	b.n	8010fbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010ef0:	697b      	ldr	r3, [r7, #20]
 8010ef2:	ee07 3a90 	vmov	s15, r3
 8010ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010efa:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8011078 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8010efe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010f02:	4b59      	ldr	r3, [pc, #356]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f0a:	ee07 3a90 	vmov	s15, r3
 8010f0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010f12:	ed97 6a03 	vldr	s12, [r7, #12]
 8010f16:	eddf 5a56 	vldr	s11, [pc, #344]	; 8011070 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010f1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010f1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010f22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010f26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010f2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010f2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010f32:	e043      	b.n	8010fbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010f34:	697b      	ldr	r3, [r7, #20]
 8010f36:	ee07 3a90 	vmov	s15, r3
 8010f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010f3e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 801107c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8010f42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010f46:	4b48      	ldr	r3, [pc, #288]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f4e:	ee07 3a90 	vmov	s15, r3
 8010f52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010f56:	ed97 6a03 	vldr	s12, [r7, #12]
 8010f5a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8011070 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010f5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010f62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010f66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010f6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010f72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010f76:	e021      	b.n	8010fbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010f78:	697b      	ldr	r3, [r7, #20]
 8010f7a:	ee07 3a90 	vmov	s15, r3
 8010f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010f82:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8011078 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8010f86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010f8a:	4b37      	ldr	r3, [pc, #220]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f92:	ee07 3a90 	vmov	s15, r3
 8010f96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010f9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8010f9e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8011070 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010fa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010fa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010faa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010fae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010fb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010fba:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8010fbc:	4b2a      	ldr	r3, [pc, #168]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010fc0:	0a5b      	lsrs	r3, r3, #9
 8010fc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010fc6:	ee07 3a90 	vmov	s15, r3
 8010fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010fce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010fd2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010fd6:	edd7 6a07 	vldr	s13, [r7, #28]
 8010fda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010fde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010fe2:	ee17 2a90 	vmov	r2, s15
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8010fea:	4b1f      	ldr	r3, [pc, #124]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010fee:	0c1b      	lsrs	r3, r3, #16
 8010ff0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010ff4:	ee07 3a90 	vmov	s15, r3
 8010ff8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010ffc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011000:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011004:	edd7 6a07 	vldr	s13, [r7, #28]
 8011008:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801100c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011010:	ee17 2a90 	vmov	r2, s15
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8011018:	4b13      	ldr	r3, [pc, #76]	; (8011068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801101a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801101c:	0e1b      	lsrs	r3, r3, #24
 801101e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011022:	ee07 3a90 	vmov	s15, r3
 8011026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801102a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801102e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011032:	edd7 6a07 	vldr	s13, [r7, #28]
 8011036:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801103a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801103e:	ee17 2a90 	vmov	r2, s15
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8011046:	e008      	b.n	801105a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	2200      	movs	r2, #0
 801104c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	2200      	movs	r2, #0
 8011052:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	2200      	movs	r2, #0
 8011058:	609a      	str	r2, [r3, #8]
}
 801105a:	bf00      	nop
 801105c:	3724      	adds	r7, #36	; 0x24
 801105e:	46bd      	mov	sp, r7
 8011060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011064:	4770      	bx	lr
 8011066:	bf00      	nop
 8011068:	58024400 	.word	0x58024400
 801106c:	03d09000 	.word	0x03d09000
 8011070:	46000000 	.word	0x46000000
 8011074:	4c742400 	.word	0x4c742400
 8011078:	4a742400 	.word	0x4a742400
 801107c:	4bbebc20 	.word	0x4bbebc20

08011080 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8011080:	b480      	push	{r7}
 8011082:	b089      	sub	sp, #36	; 0x24
 8011084:	af00      	add	r7, sp, #0
 8011086:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011088:	4ba1      	ldr	r3, [pc, #644]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801108a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801108c:	f003 0303 	and.w	r3, r3, #3
 8011090:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8011092:	4b9f      	ldr	r3, [pc, #636]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011096:	0d1b      	lsrs	r3, r3, #20
 8011098:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801109c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 801109e:	4b9c      	ldr	r3, [pc, #624]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80110a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110a2:	0a1b      	lsrs	r3, r3, #8
 80110a4:	f003 0301 	and.w	r3, r3, #1
 80110a8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80110aa:	4b99      	ldr	r3, [pc, #612]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80110ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80110ae:	08db      	lsrs	r3, r3, #3
 80110b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80110b4:	693a      	ldr	r2, [r7, #16]
 80110b6:	fb02 f303 	mul.w	r3, r2, r3
 80110ba:	ee07 3a90 	vmov	s15, r3
 80110be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80110c2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80110c6:	697b      	ldr	r3, [r7, #20]
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	f000 8111 	beq.w	80112f0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80110ce:	69bb      	ldr	r3, [r7, #24]
 80110d0:	2b02      	cmp	r3, #2
 80110d2:	f000 8083 	beq.w	80111dc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80110d6:	69bb      	ldr	r3, [r7, #24]
 80110d8:	2b02      	cmp	r3, #2
 80110da:	f200 80a1 	bhi.w	8011220 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80110de:	69bb      	ldr	r3, [r7, #24]
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d003      	beq.n	80110ec <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80110e4:	69bb      	ldr	r3, [r7, #24]
 80110e6:	2b01      	cmp	r3, #1
 80110e8:	d056      	beq.n	8011198 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80110ea:	e099      	b.n	8011220 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80110ec:	4b88      	ldr	r3, [pc, #544]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80110ee:	681b      	ldr	r3, [r3, #0]
 80110f0:	f003 0320 	and.w	r3, r3, #32
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d02d      	beq.n	8011154 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80110f8:	4b85      	ldr	r3, [pc, #532]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80110fa:	681b      	ldr	r3, [r3, #0]
 80110fc:	08db      	lsrs	r3, r3, #3
 80110fe:	f003 0303 	and.w	r3, r3, #3
 8011102:	4a84      	ldr	r2, [pc, #528]	; (8011314 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8011104:	fa22 f303 	lsr.w	r3, r2, r3
 8011108:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801110a:	68bb      	ldr	r3, [r7, #8]
 801110c:	ee07 3a90 	vmov	s15, r3
 8011110:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011114:	697b      	ldr	r3, [r7, #20]
 8011116:	ee07 3a90 	vmov	s15, r3
 801111a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801111e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011122:	4b7b      	ldr	r3, [pc, #492]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011126:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801112a:	ee07 3a90 	vmov	s15, r3
 801112e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011132:	ed97 6a03 	vldr	s12, [r7, #12]
 8011136:	eddf 5a78 	vldr	s11, [pc, #480]	; 8011318 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801113a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801113e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011142:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011146:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801114a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801114e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011152:	e087      	b.n	8011264 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011154:	697b      	ldr	r3, [r7, #20]
 8011156:	ee07 3a90 	vmov	s15, r3
 801115a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801115e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 801131c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8011162:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011166:	4b6a      	ldr	r3, [pc, #424]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801116a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801116e:	ee07 3a90 	vmov	s15, r3
 8011172:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011176:	ed97 6a03 	vldr	s12, [r7, #12]
 801117a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8011318 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801117e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011182:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011186:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801118a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801118e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011192:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011196:	e065      	b.n	8011264 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011198:	697b      	ldr	r3, [r7, #20]
 801119a:	ee07 3a90 	vmov	s15, r3
 801119e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80111a2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8011320 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80111a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80111aa:	4b59      	ldr	r3, [pc, #356]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80111ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80111ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80111b2:	ee07 3a90 	vmov	s15, r3
 80111b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80111ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80111be:	eddf 5a56 	vldr	s11, [pc, #344]	; 8011318 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80111c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80111c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80111ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80111ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80111d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80111d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80111da:	e043      	b.n	8011264 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80111dc:	697b      	ldr	r3, [r7, #20]
 80111de:	ee07 3a90 	vmov	s15, r3
 80111e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80111e6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8011324 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80111ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80111ee:	4b48      	ldr	r3, [pc, #288]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80111f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80111f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80111f6:	ee07 3a90 	vmov	s15, r3
 80111fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80111fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8011202:	eddf 5a45 	vldr	s11, [pc, #276]	; 8011318 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801120a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801120e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011216:	ee67 7a27 	vmul.f32	s15, s14, s15
 801121a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801121e:	e021      	b.n	8011264 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011220:	697b      	ldr	r3, [r7, #20]
 8011222:	ee07 3a90 	vmov	s15, r3
 8011226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801122a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8011320 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801122e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011232:	4b37      	ldr	r3, [pc, #220]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801123a:	ee07 3a90 	vmov	s15, r3
 801123e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011242:	ed97 6a03 	vldr	s12, [r7, #12]
 8011246:	eddf 5a34 	vldr	s11, [pc, #208]	; 8011318 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801124a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801124e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011252:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801125a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801125e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011262:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8011264:	4b2a      	ldr	r3, [pc, #168]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011268:	0a5b      	lsrs	r3, r3, #9
 801126a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801126e:	ee07 3a90 	vmov	s15, r3
 8011272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011276:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801127a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801127e:	edd7 6a07 	vldr	s13, [r7, #28]
 8011282:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011286:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801128a:	ee17 2a90 	vmov	r2, s15
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8011292:	4b1f      	ldr	r3, [pc, #124]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011296:	0c1b      	lsrs	r3, r3, #16
 8011298:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801129c:	ee07 3a90 	vmov	s15, r3
 80112a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80112a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80112a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80112ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80112b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80112b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80112b8:	ee17 2a90 	vmov	r2, s15
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80112c0:	4b13      	ldr	r3, [pc, #76]	; (8011310 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80112c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80112c4:	0e1b      	lsrs	r3, r3, #24
 80112c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80112ca:	ee07 3a90 	vmov	s15, r3
 80112ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80112d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80112d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80112da:	edd7 6a07 	vldr	s13, [r7, #28]
 80112de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80112e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80112e6:	ee17 2a90 	vmov	r2, s15
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80112ee:	e008      	b.n	8011302 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	2200      	movs	r2, #0
 80112f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	2200      	movs	r2, #0
 80112fa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	2200      	movs	r2, #0
 8011300:	609a      	str	r2, [r3, #8]
}
 8011302:	bf00      	nop
 8011304:	3724      	adds	r7, #36	; 0x24
 8011306:	46bd      	mov	sp, r7
 8011308:	f85d 7b04 	ldr.w	r7, [sp], #4
 801130c:	4770      	bx	lr
 801130e:	bf00      	nop
 8011310:	58024400 	.word	0x58024400
 8011314:	03d09000 	.word	0x03d09000
 8011318:	46000000 	.word	0x46000000
 801131c:	4c742400 	.word	0x4c742400
 8011320:	4a742400 	.word	0x4a742400
 8011324:	4bbebc20 	.word	0x4bbebc20

08011328 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8011328:	b480      	push	{r7}
 801132a:	b089      	sub	sp, #36	; 0x24
 801132c:	af00      	add	r7, sp, #0
 801132e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011330:	4ba0      	ldr	r3, [pc, #640]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011334:	f003 0303 	and.w	r3, r3, #3
 8011338:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 801133a:	4b9e      	ldr	r3, [pc, #632]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801133c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801133e:	091b      	lsrs	r3, r3, #4
 8011340:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011344:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8011346:	4b9b      	ldr	r3, [pc, #620]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801134a:	f003 0301 	and.w	r3, r3, #1
 801134e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8011350:	4b98      	ldr	r3, [pc, #608]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011354:	08db      	lsrs	r3, r3, #3
 8011356:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801135a:	693a      	ldr	r2, [r7, #16]
 801135c:	fb02 f303 	mul.w	r3, r2, r3
 8011360:	ee07 3a90 	vmov	s15, r3
 8011364:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011368:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 801136c:	697b      	ldr	r3, [r7, #20]
 801136e:	2b00      	cmp	r3, #0
 8011370:	f000 8111 	beq.w	8011596 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8011374:	69bb      	ldr	r3, [r7, #24]
 8011376:	2b02      	cmp	r3, #2
 8011378:	f000 8083 	beq.w	8011482 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 801137c:	69bb      	ldr	r3, [r7, #24]
 801137e:	2b02      	cmp	r3, #2
 8011380:	f200 80a1 	bhi.w	80114c6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8011384:	69bb      	ldr	r3, [r7, #24]
 8011386:	2b00      	cmp	r3, #0
 8011388:	d003      	beq.n	8011392 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 801138a:	69bb      	ldr	r3, [r7, #24]
 801138c:	2b01      	cmp	r3, #1
 801138e:	d056      	beq.n	801143e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8011390:	e099      	b.n	80114c6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011392:	4b88      	ldr	r3, [pc, #544]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	f003 0320 	and.w	r3, r3, #32
 801139a:	2b00      	cmp	r3, #0
 801139c:	d02d      	beq.n	80113fa <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801139e:	4b85      	ldr	r3, [pc, #532]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	08db      	lsrs	r3, r3, #3
 80113a4:	f003 0303 	and.w	r3, r3, #3
 80113a8:	4a83      	ldr	r2, [pc, #524]	; (80115b8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80113aa:	fa22 f303 	lsr.w	r3, r2, r3
 80113ae:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80113b0:	68bb      	ldr	r3, [r7, #8]
 80113b2:	ee07 3a90 	vmov	s15, r3
 80113b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80113ba:	697b      	ldr	r3, [r7, #20]
 80113bc:	ee07 3a90 	vmov	s15, r3
 80113c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80113c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80113c8:	4b7a      	ldr	r3, [pc, #488]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80113ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80113cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80113d0:	ee07 3a90 	vmov	s15, r3
 80113d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80113d8:	ed97 6a03 	vldr	s12, [r7, #12]
 80113dc:	eddf 5a77 	vldr	s11, [pc, #476]	; 80115bc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80113e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80113e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80113e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80113ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80113f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80113f4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80113f8:	e087      	b.n	801150a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80113fa:	697b      	ldr	r3, [r7, #20]
 80113fc:	ee07 3a90 	vmov	s15, r3
 8011400:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011404:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80115c0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011408:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801140c:	4b69      	ldr	r3, [pc, #420]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801140e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011410:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011414:	ee07 3a90 	vmov	s15, r3
 8011418:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801141c:	ed97 6a03 	vldr	s12, [r7, #12]
 8011420:	eddf 5a66 	vldr	s11, [pc, #408]	; 80115bc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011424:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011428:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801142c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011430:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011434:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011438:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801143c:	e065      	b.n	801150a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801143e:	697b      	ldr	r3, [r7, #20]
 8011440:	ee07 3a90 	vmov	s15, r3
 8011444:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011448:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80115c4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 801144c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011450:	4b58      	ldr	r3, [pc, #352]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011454:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011458:	ee07 3a90 	vmov	s15, r3
 801145c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011460:	ed97 6a03 	vldr	s12, [r7, #12]
 8011464:	eddf 5a55 	vldr	s11, [pc, #340]	; 80115bc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011468:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801146c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011470:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011474:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011478:	ee67 7a27 	vmul.f32	s15, s14, s15
 801147c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011480:	e043      	b.n	801150a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011482:	697b      	ldr	r3, [r7, #20]
 8011484:	ee07 3a90 	vmov	s15, r3
 8011488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801148c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80115c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8011490:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011494:	4b47      	ldr	r3, [pc, #284]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011498:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801149c:	ee07 3a90 	vmov	s15, r3
 80114a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80114a4:	ed97 6a03 	vldr	s12, [r7, #12]
 80114a8:	eddf 5a44 	vldr	s11, [pc, #272]	; 80115bc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80114ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80114b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80114b4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80114b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80114bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80114c0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80114c4:	e021      	b.n	801150a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80114c6:	697b      	ldr	r3, [r7, #20]
 80114c8:	ee07 3a90 	vmov	s15, r3
 80114cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114d0:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80115c0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80114d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80114d8:	4b36      	ldr	r3, [pc, #216]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80114da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80114e0:	ee07 3a90 	vmov	s15, r3
 80114e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80114e8:	ed97 6a03 	vldr	s12, [r7, #12]
 80114ec:	eddf 5a33 	vldr	s11, [pc, #204]	; 80115bc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80114f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80114f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80114f8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80114fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011504:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011508:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 801150a:	4b2a      	ldr	r3, [pc, #168]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801150e:	0a5b      	lsrs	r3, r3, #9
 8011510:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011514:	ee07 3a90 	vmov	s15, r3
 8011518:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801151c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011520:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011524:	edd7 6a07 	vldr	s13, [r7, #28]
 8011528:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801152c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011530:	ee17 2a90 	vmov	r2, s15
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8011538:	4b1e      	ldr	r3, [pc, #120]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801153a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801153c:	0c1b      	lsrs	r3, r3, #16
 801153e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011542:	ee07 3a90 	vmov	s15, r3
 8011546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801154a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801154e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011552:	edd7 6a07 	vldr	s13, [r7, #28]
 8011556:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801155a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801155e:	ee17 2a90 	vmov	r2, s15
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8011566:	4b13      	ldr	r3, [pc, #76]	; (80115b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801156a:	0e1b      	lsrs	r3, r3, #24
 801156c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011570:	ee07 3a90 	vmov	s15, r3
 8011574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011578:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801157c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011580:	edd7 6a07 	vldr	s13, [r7, #28]
 8011584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011588:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801158c:	ee17 2a90 	vmov	r2, s15
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8011594:	e008      	b.n	80115a8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	2200      	movs	r2, #0
 801159a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	2200      	movs	r2, #0
 80115a0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	2200      	movs	r2, #0
 80115a6:	609a      	str	r2, [r3, #8]
}
 80115a8:	bf00      	nop
 80115aa:	3724      	adds	r7, #36	; 0x24
 80115ac:	46bd      	mov	sp, r7
 80115ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b2:	4770      	bx	lr
 80115b4:	58024400 	.word	0x58024400
 80115b8:	03d09000 	.word	0x03d09000
 80115bc:	46000000 	.word	0x46000000
 80115c0:	4c742400 	.word	0x4c742400
 80115c4:	4a742400 	.word	0x4a742400
 80115c8:	4bbebc20 	.word	0x4bbebc20

080115cc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80115cc:	b580      	push	{r7, lr}
 80115ce:	b084      	sub	sp, #16
 80115d0:	af00      	add	r7, sp, #0
 80115d2:	6078      	str	r0, [r7, #4]
 80115d4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80115d6:	2300      	movs	r3, #0
 80115d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80115da:	4b53      	ldr	r3, [pc, #332]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80115dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80115de:	f003 0303 	and.w	r3, r3, #3
 80115e2:	2b03      	cmp	r3, #3
 80115e4:	d101      	bne.n	80115ea <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80115e6:	2301      	movs	r3, #1
 80115e8:	e099      	b.n	801171e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80115ea:	4b4f      	ldr	r3, [pc, #316]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	4a4e      	ldr	r2, [pc, #312]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80115f0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80115f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80115f6:	f7f4 fc03 	bl	8005e00 <HAL_GetTick>
 80115fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80115fc:	e008      	b.n	8011610 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80115fe:	f7f4 fbff 	bl	8005e00 <HAL_GetTick>
 8011602:	4602      	mov	r2, r0
 8011604:	68bb      	ldr	r3, [r7, #8]
 8011606:	1ad3      	subs	r3, r2, r3
 8011608:	2b02      	cmp	r3, #2
 801160a:	d901      	bls.n	8011610 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 801160c:	2303      	movs	r3, #3
 801160e:	e086      	b.n	801171e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011610:	4b45      	ldr	r3, [pc, #276]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 8011612:	681b      	ldr	r3, [r3, #0]
 8011614:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011618:	2b00      	cmp	r3, #0
 801161a:	d1f0      	bne.n	80115fe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 801161c:	4b42      	ldr	r3, [pc, #264]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 801161e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011620:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	681b      	ldr	r3, [r3, #0]
 8011628:	031b      	lsls	r3, r3, #12
 801162a:	493f      	ldr	r1, [pc, #252]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 801162c:	4313      	orrs	r3, r2
 801162e:	628b      	str	r3, [r1, #40]	; 0x28
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	685b      	ldr	r3, [r3, #4]
 8011634:	3b01      	subs	r3, #1
 8011636:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	689b      	ldr	r3, [r3, #8]
 801163e:	3b01      	subs	r3, #1
 8011640:	025b      	lsls	r3, r3, #9
 8011642:	b29b      	uxth	r3, r3
 8011644:	431a      	orrs	r2, r3
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	68db      	ldr	r3, [r3, #12]
 801164a:	3b01      	subs	r3, #1
 801164c:	041b      	lsls	r3, r3, #16
 801164e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8011652:	431a      	orrs	r2, r3
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	691b      	ldr	r3, [r3, #16]
 8011658:	3b01      	subs	r3, #1
 801165a:	061b      	lsls	r3, r3, #24
 801165c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8011660:	4931      	ldr	r1, [pc, #196]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 8011662:	4313      	orrs	r3, r2
 8011664:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8011666:	4b30      	ldr	r3, [pc, #192]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 8011668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801166a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	695b      	ldr	r3, [r3, #20]
 8011672:	492d      	ldr	r1, [pc, #180]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 8011674:	4313      	orrs	r3, r2
 8011676:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011678:	4b2b      	ldr	r3, [pc, #172]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 801167a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801167c:	f023 0220 	bic.w	r2, r3, #32
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	699b      	ldr	r3, [r3, #24]
 8011684:	4928      	ldr	r1, [pc, #160]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 8011686:	4313      	orrs	r3, r2
 8011688:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 801168a:	4b27      	ldr	r3, [pc, #156]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 801168c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801168e:	4a26      	ldr	r2, [pc, #152]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 8011690:	f023 0310 	bic.w	r3, r3, #16
 8011694:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8011696:	4b24      	ldr	r3, [pc, #144]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 8011698:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801169a:	4b24      	ldr	r3, [pc, #144]	; (801172c <RCCEx_PLL2_Config+0x160>)
 801169c:	4013      	ands	r3, r2
 801169e:	687a      	ldr	r2, [r7, #4]
 80116a0:	69d2      	ldr	r2, [r2, #28]
 80116a2:	00d2      	lsls	r2, r2, #3
 80116a4:	4920      	ldr	r1, [pc, #128]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80116a6:	4313      	orrs	r3, r2
 80116a8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80116aa:	4b1f      	ldr	r3, [pc, #124]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80116ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116ae:	4a1e      	ldr	r2, [pc, #120]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80116b0:	f043 0310 	orr.w	r3, r3, #16
 80116b4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d106      	bne.n	80116ca <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80116bc:	4b1a      	ldr	r3, [pc, #104]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80116be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116c0:	4a19      	ldr	r2, [pc, #100]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80116c2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80116c6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80116c8:	e00f      	b.n	80116ea <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80116ca:	683b      	ldr	r3, [r7, #0]
 80116cc:	2b01      	cmp	r3, #1
 80116ce:	d106      	bne.n	80116de <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80116d0:	4b15      	ldr	r3, [pc, #84]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80116d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116d4:	4a14      	ldr	r2, [pc, #80]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80116d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80116da:	62d3      	str	r3, [r2, #44]	; 0x2c
 80116dc:	e005      	b.n	80116ea <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80116de:	4b12      	ldr	r3, [pc, #72]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80116e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116e2:	4a11      	ldr	r2, [pc, #68]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80116e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80116e8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80116ea:	4b0f      	ldr	r3, [pc, #60]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	4a0e      	ldr	r2, [pc, #56]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 80116f0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80116f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80116f6:	f7f4 fb83 	bl	8005e00 <HAL_GetTick>
 80116fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80116fc:	e008      	b.n	8011710 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80116fe:	f7f4 fb7f 	bl	8005e00 <HAL_GetTick>
 8011702:	4602      	mov	r2, r0
 8011704:	68bb      	ldr	r3, [r7, #8]
 8011706:	1ad3      	subs	r3, r2, r3
 8011708:	2b02      	cmp	r3, #2
 801170a:	d901      	bls.n	8011710 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 801170c:	2303      	movs	r3, #3
 801170e:	e006      	b.n	801171e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011710:	4b05      	ldr	r3, [pc, #20]	; (8011728 <RCCEx_PLL2_Config+0x15c>)
 8011712:	681b      	ldr	r3, [r3, #0]
 8011714:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011718:	2b00      	cmp	r3, #0
 801171a:	d0f0      	beq.n	80116fe <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 801171c:	7bfb      	ldrb	r3, [r7, #15]
}
 801171e:	4618      	mov	r0, r3
 8011720:	3710      	adds	r7, #16
 8011722:	46bd      	mov	sp, r7
 8011724:	bd80      	pop	{r7, pc}
 8011726:	bf00      	nop
 8011728:	58024400 	.word	0x58024400
 801172c:	ffff0007 	.word	0xffff0007

08011730 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8011730:	b580      	push	{r7, lr}
 8011732:	b084      	sub	sp, #16
 8011734:	af00      	add	r7, sp, #0
 8011736:	6078      	str	r0, [r7, #4]
 8011738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801173a:	2300      	movs	r3, #0
 801173c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 801173e:	4b53      	ldr	r3, [pc, #332]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011742:	f003 0303 	and.w	r3, r3, #3
 8011746:	2b03      	cmp	r3, #3
 8011748:	d101      	bne.n	801174e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 801174a:	2301      	movs	r3, #1
 801174c:	e099      	b.n	8011882 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 801174e:	4b4f      	ldr	r3, [pc, #316]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	4a4e      	ldr	r2, [pc, #312]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011754:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011758:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801175a:	f7f4 fb51 	bl	8005e00 <HAL_GetTick>
 801175e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011760:	e008      	b.n	8011774 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011762:	f7f4 fb4d 	bl	8005e00 <HAL_GetTick>
 8011766:	4602      	mov	r2, r0
 8011768:	68bb      	ldr	r3, [r7, #8]
 801176a:	1ad3      	subs	r3, r2, r3
 801176c:	2b02      	cmp	r3, #2
 801176e:	d901      	bls.n	8011774 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011770:	2303      	movs	r3, #3
 8011772:	e086      	b.n	8011882 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011774:	4b45      	ldr	r3, [pc, #276]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801177c:	2b00      	cmp	r3, #0
 801177e:	d1f0      	bne.n	8011762 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8011780:	4b42      	ldr	r3, [pc, #264]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011784:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	681b      	ldr	r3, [r3, #0]
 801178c:	051b      	lsls	r3, r3, #20
 801178e:	493f      	ldr	r1, [pc, #252]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011790:	4313      	orrs	r3, r2
 8011792:	628b      	str	r3, [r1, #40]	; 0x28
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	685b      	ldr	r3, [r3, #4]
 8011798:	3b01      	subs	r3, #1
 801179a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	689b      	ldr	r3, [r3, #8]
 80117a2:	3b01      	subs	r3, #1
 80117a4:	025b      	lsls	r3, r3, #9
 80117a6:	b29b      	uxth	r3, r3
 80117a8:	431a      	orrs	r2, r3
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	68db      	ldr	r3, [r3, #12]
 80117ae:	3b01      	subs	r3, #1
 80117b0:	041b      	lsls	r3, r3, #16
 80117b2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80117b6:	431a      	orrs	r2, r3
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	691b      	ldr	r3, [r3, #16]
 80117bc:	3b01      	subs	r3, #1
 80117be:	061b      	lsls	r3, r3, #24
 80117c0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80117c4:	4931      	ldr	r1, [pc, #196]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 80117c6:	4313      	orrs	r3, r2
 80117c8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80117ca:	4b30      	ldr	r3, [pc, #192]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 80117cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117ce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	695b      	ldr	r3, [r3, #20]
 80117d6:	492d      	ldr	r1, [pc, #180]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 80117d8:	4313      	orrs	r3, r2
 80117da:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80117dc:	4b2b      	ldr	r3, [pc, #172]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 80117de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117e0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	699b      	ldr	r3, [r3, #24]
 80117e8:	4928      	ldr	r1, [pc, #160]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 80117ea:	4313      	orrs	r3, r2
 80117ec:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80117ee:	4b27      	ldr	r3, [pc, #156]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 80117f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117f2:	4a26      	ldr	r2, [pc, #152]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 80117f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80117f8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80117fa:	4b24      	ldr	r3, [pc, #144]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 80117fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80117fe:	4b24      	ldr	r3, [pc, #144]	; (8011890 <RCCEx_PLL3_Config+0x160>)
 8011800:	4013      	ands	r3, r2
 8011802:	687a      	ldr	r2, [r7, #4]
 8011804:	69d2      	ldr	r2, [r2, #28]
 8011806:	00d2      	lsls	r2, r2, #3
 8011808:	4920      	ldr	r1, [pc, #128]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 801180a:	4313      	orrs	r3, r2
 801180c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 801180e:	4b1f      	ldr	r3, [pc, #124]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011812:	4a1e      	ldr	r2, [pc, #120]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011814:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011818:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 801181a:	683b      	ldr	r3, [r7, #0]
 801181c:	2b00      	cmp	r3, #0
 801181e:	d106      	bne.n	801182e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8011820:	4b1a      	ldr	r3, [pc, #104]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011824:	4a19      	ldr	r2, [pc, #100]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011826:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 801182a:	62d3      	str	r3, [r2, #44]	; 0x2c
 801182c:	e00f      	b.n	801184e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801182e:	683b      	ldr	r3, [r7, #0]
 8011830:	2b01      	cmp	r3, #1
 8011832:	d106      	bne.n	8011842 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8011834:	4b15      	ldr	r3, [pc, #84]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011838:	4a14      	ldr	r2, [pc, #80]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 801183a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 801183e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8011840:	e005      	b.n	801184e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8011842:	4b12      	ldr	r3, [pc, #72]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011846:	4a11      	ldr	r2, [pc, #68]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011848:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801184c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801184e:	4b0f      	ldr	r3, [pc, #60]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011850:	681b      	ldr	r3, [r3, #0]
 8011852:	4a0e      	ldr	r2, [pc, #56]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011858:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801185a:	f7f4 fad1 	bl	8005e00 <HAL_GetTick>
 801185e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011860:	e008      	b.n	8011874 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011862:	f7f4 facd 	bl	8005e00 <HAL_GetTick>
 8011866:	4602      	mov	r2, r0
 8011868:	68bb      	ldr	r3, [r7, #8]
 801186a:	1ad3      	subs	r3, r2, r3
 801186c:	2b02      	cmp	r3, #2
 801186e:	d901      	bls.n	8011874 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011870:	2303      	movs	r3, #3
 8011872:	e006      	b.n	8011882 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011874:	4b05      	ldr	r3, [pc, #20]	; (801188c <RCCEx_PLL3_Config+0x15c>)
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801187c:	2b00      	cmp	r3, #0
 801187e:	d0f0      	beq.n	8011862 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8011880:	7bfb      	ldrb	r3, [r7, #15]
}
 8011882:	4618      	mov	r0, r3
 8011884:	3710      	adds	r7, #16
 8011886:	46bd      	mov	sp, r7
 8011888:	bd80      	pop	{r7, pc}
 801188a:	bf00      	nop
 801188c:	58024400 	.word	0x58024400
 8011890:	ffff0007 	.word	0xffff0007

08011894 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8011894:	b580      	push	{r7, lr}
 8011896:	b084      	sub	sp, #16
 8011898:	af00      	add	r7, sp, #0
 801189a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 801189c:	2301      	movs	r3, #1
 801189e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d071      	beq.n	801198a <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80118ac:	b2db      	uxtb	r3, r3
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d106      	bne.n	80118c0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	2200      	movs	r2, #0
 80118b6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80118ba:	6878      	ldr	r0, [r7, #4]
 80118bc:	f7f2 fafc 	bl	8003eb8 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	2202      	movs	r2, #2
 80118c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	681b      	ldr	r3, [r3, #0]
 80118cc:	68db      	ldr	r3, [r3, #12]
 80118ce:	f003 0310 	and.w	r3, r3, #16
 80118d2:	2b10      	cmp	r3, #16
 80118d4:	d050      	beq.n	8011978 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	22ca      	movs	r2, #202	; 0xca
 80118dc:	625a      	str	r2, [r3, #36]	; 0x24
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	2253      	movs	r2, #83	; 0x53
 80118e4:	625a      	str	r2, [r3, #36]	; 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80118e6:	6878      	ldr	r0, [r7, #4]
 80118e8:	f000 fa4a 	bl	8011d80 <RTC_EnterInitMode>
 80118ec:	4603      	mov	r3, r0
 80118ee:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 80118f0:	7bfb      	ldrb	r3, [r7, #15]
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d124      	bne.n	8011940 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	6899      	ldr	r1, [r3, #8]
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	681a      	ldr	r2, [r3, #0]
 8011900:	4b24      	ldr	r3, [pc, #144]	; (8011994 <HAL_RTC_Init+0x100>)
 8011902:	400b      	ands	r3, r1
 8011904:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	6899      	ldr	r1, [r3, #8]
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	685a      	ldr	r2, [r3, #4]
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	691b      	ldr	r3, [r3, #16]
 8011914:	431a      	orrs	r2, r3
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	699b      	ldr	r3, [r3, #24]
 801191a:	431a      	orrs	r2, r3
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	681b      	ldr	r3, [r3, #0]
 8011920:	430a      	orrs	r2, r1
 8011922:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	689b      	ldr	r3, [r3, #8]
 8011928:	0419      	lsls	r1, r3, #16
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	68da      	ldr	r2, [r3, #12]
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	430a      	orrs	r2, r1
 8011934:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8011936:	6878      	ldr	r0, [r7, #4]
 8011938:	f000 fa56 	bl	8011de8 <RTC_ExitInitMode>
 801193c:	4603      	mov	r3, r0
 801193e:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 8011940:	7bfb      	ldrb	r3, [r7, #15]
 8011942:	2b00      	cmp	r3, #0
 8011944:	d113      	bne.n	801196e <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	f022 0203 	bic.w	r2, r2, #3
 8011954:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	69da      	ldr	r2, [r3, #28]
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	695b      	ldr	r3, [r3, #20]
 8011964:	431a      	orrs	r2, r3
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	681b      	ldr	r3, [r3, #0]
 801196a:	430a      	orrs	r2, r1
 801196c:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	22ff      	movs	r2, #255	; 0xff
 8011974:	625a      	str	r2, [r3, #36]	; 0x24
 8011976:	e001      	b.n	801197c <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8011978:	2300      	movs	r3, #0
 801197a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 801197c:	7bfb      	ldrb	r3, [r7, #15]
 801197e:	2b00      	cmp	r3, #0
 8011980:	d103      	bne.n	801198a <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	2201      	movs	r2, #1
 8011986:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 801198a:	7bfb      	ldrb	r3, [r7, #15]
}
 801198c:	4618      	mov	r0, r3
 801198e:	3710      	adds	r7, #16
 8011990:	46bd      	mov	sp, r7
 8011992:	bd80      	pop	{r7, pc}
 8011994:	ff8fffbf 	.word	0xff8fffbf

08011998 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8011998:	b590      	push	{r4, r7, lr}
 801199a:	b087      	sub	sp, #28
 801199c:	af00      	add	r7, sp, #0
 801199e:	60f8      	str	r0, [r7, #12]
 80119a0:	60b9      	str	r1, [r7, #8]
 80119a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80119aa:	2b01      	cmp	r3, #1
 80119ac:	d101      	bne.n	80119b2 <HAL_RTC_SetTime+0x1a>
 80119ae:	2302      	movs	r3, #2
 80119b0:	e089      	b.n	8011ac6 <HAL_RTC_SetTime+0x12e>
 80119b2:	68fb      	ldr	r3, [r7, #12]
 80119b4:	2201      	movs	r2, #1
 80119b6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	2202      	movs	r2, #2
 80119be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	22ca      	movs	r2, #202	; 0xca
 80119c8:	625a      	str	r2, [r3, #36]	; 0x24
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	2253      	movs	r2, #83	; 0x53
 80119d0:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80119d2:	68f8      	ldr	r0, [r7, #12]
 80119d4:	f000 f9d4 	bl	8011d80 <RTC_EnterInitMode>
 80119d8:	4603      	mov	r3, r0
 80119da:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80119dc:	7cfb      	ldrb	r3, [r7, #19]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d161      	bne.n	8011aa6 <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d126      	bne.n	8011a36 <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80119e8:	68fb      	ldr	r3, [r7, #12]
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	689b      	ldr	r3, [r3, #8]
 80119ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d102      	bne.n	80119fc <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80119f6:	68bb      	ldr	r3, [r7, #8]
 80119f8:	2200      	movs	r2, #0
 80119fa:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80119fc:	68bb      	ldr	r3, [r7, #8]
 80119fe:	781b      	ldrb	r3, [r3, #0]
 8011a00:	4618      	mov	r0, r3
 8011a02:	f000 fa2f 	bl	8011e64 <RTC_ByteToBcd2>
 8011a06:	4603      	mov	r3, r0
 8011a08:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8011a0a:	68bb      	ldr	r3, [r7, #8]
 8011a0c:	785b      	ldrb	r3, [r3, #1]
 8011a0e:	4618      	mov	r0, r3
 8011a10:	f000 fa28 	bl	8011e64 <RTC_ByteToBcd2>
 8011a14:	4603      	mov	r3, r0
 8011a16:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8011a18:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8011a1a:	68bb      	ldr	r3, [r7, #8]
 8011a1c:	789b      	ldrb	r3, [r3, #2]
 8011a1e:	4618      	mov	r0, r3
 8011a20:	f000 fa20 	bl	8011e64 <RTC_ByteToBcd2>
 8011a24:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8011a26:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8011a2a:	68bb      	ldr	r3, [r7, #8]
 8011a2c:	78db      	ldrb	r3, [r3, #3]
 8011a2e:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8011a30:	4313      	orrs	r3, r2
 8011a32:	617b      	str	r3, [r7, #20]
 8011a34:	e018      	b.n	8011a68 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8011a36:	68fb      	ldr	r3, [r7, #12]
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	689b      	ldr	r3, [r3, #8]
 8011a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d102      	bne.n	8011a4a <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8011a44:	68bb      	ldr	r3, [r7, #8]
 8011a46:	2200      	movs	r2, #0
 8011a48:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8011a4a:	68bb      	ldr	r3, [r7, #8]
 8011a4c:	781b      	ldrb	r3, [r3, #0]
 8011a4e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8011a50:	68bb      	ldr	r3, [r7, #8]
 8011a52:	785b      	ldrb	r3, [r3, #1]
 8011a54:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8011a56:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8011a58:	68ba      	ldr	r2, [r7, #8]
 8011a5a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8011a5c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8011a5e:	68bb      	ldr	r3, [r7, #8]
 8011a60:	78db      	ldrb	r3, [r3, #3]
 8011a62:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8011a64:	4313      	orrs	r3, r2
 8011a66:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	681a      	ldr	r2, [r3, #0]
 8011a6c:	6979      	ldr	r1, [r7, #20]
 8011a6e:	4b18      	ldr	r3, [pc, #96]	; (8011ad0 <HAL_RTC_SetTime+0x138>)
 8011a70:	400b      	ands	r3, r1
 8011a72:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8011a74:	68fb      	ldr	r3, [r7, #12]
 8011a76:	681b      	ldr	r3, [r3, #0]
 8011a78:	689a      	ldr	r2, [r3, #8]
 8011a7a:	68fb      	ldr	r3, [r7, #12]
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8011a82:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8011a84:	68fb      	ldr	r3, [r7, #12]
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	6899      	ldr	r1, [r3, #8]
 8011a8a:	68bb      	ldr	r3, [r7, #8]
 8011a8c:	68da      	ldr	r2, [r3, #12]
 8011a8e:	68bb      	ldr	r3, [r7, #8]
 8011a90:	691b      	ldr	r3, [r3, #16]
 8011a92:	431a      	orrs	r2, r3
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	681b      	ldr	r3, [r3, #0]
 8011a98:	430a      	orrs	r2, r1
 8011a9a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8011a9c:	68f8      	ldr	r0, [r7, #12]
 8011a9e:	f000 f9a3 	bl	8011de8 <RTC_ExitInitMode>
 8011aa2:	4603      	mov	r3, r0
 8011aa4:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	22ff      	movs	r2, #255	; 0xff
 8011aac:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8011aae:	7cfb      	ldrb	r3, [r7, #19]
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d103      	bne.n	8011abc <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	2201      	movs	r2, #1
 8011ab8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8011abc:	68fb      	ldr	r3, [r7, #12]
 8011abe:	2200      	movs	r2, #0
 8011ac0:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8011ac4:	7cfb      	ldrb	r3, [r7, #19]
}
 8011ac6:	4618      	mov	r0, r3
 8011ac8:	371c      	adds	r7, #28
 8011aca:	46bd      	mov	sp, r7
 8011acc:	bd90      	pop	{r4, r7, pc}
 8011ace:	bf00      	nop
 8011ad0:	007f7f7f 	.word	0x007f7f7f

08011ad4 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8011ad4:	b580      	push	{r7, lr}
 8011ad6:	b086      	sub	sp, #24
 8011ad8:	af00      	add	r7, sp, #0
 8011ada:	60f8      	str	r0, [r7, #12]
 8011adc:	60b9      	str	r1, [r7, #8]
 8011ade:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011ae6:	68bb      	ldr	r3, [r7, #8]
 8011ae8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8011aea:	68fb      	ldr	r3, [r7, #12]
 8011aec:	681b      	ldr	r3, [r3, #0]
 8011aee:	691b      	ldr	r3, [r3, #16]
 8011af0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8011af4:	68bb      	ldr	r3, [r7, #8]
 8011af6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8011af8:	68fb      	ldr	r3, [r7, #12]
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	681a      	ldr	r2, [r3, #0]
 8011afe:	4b22      	ldr	r3, [pc, #136]	; (8011b88 <HAL_RTC_GetTime+0xb4>)
 8011b00:	4013      	ands	r3, r2
 8011b02:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8011b04:	697b      	ldr	r3, [r7, #20]
 8011b06:	0c1b      	lsrs	r3, r3, #16
 8011b08:	b2db      	uxtb	r3, r3
 8011b0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011b0e:	b2da      	uxtb	r2, r3
 8011b10:	68bb      	ldr	r3, [r7, #8]
 8011b12:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8011b14:	697b      	ldr	r3, [r7, #20]
 8011b16:	0a1b      	lsrs	r3, r3, #8
 8011b18:	b2db      	uxtb	r3, r3
 8011b1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011b1e:	b2da      	uxtb	r2, r3
 8011b20:	68bb      	ldr	r3, [r7, #8]
 8011b22:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 8011b24:	697b      	ldr	r3, [r7, #20]
 8011b26:	b2db      	uxtb	r3, r3
 8011b28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011b2c:	b2da      	uxtb	r2, r3
 8011b2e:	68bb      	ldr	r3, [r7, #8]
 8011b30:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8011b32:	697b      	ldr	r3, [r7, #20]
 8011b34:	0d9b      	lsrs	r3, r3, #22
 8011b36:	b2db      	uxtb	r3, r3
 8011b38:	f003 0301 	and.w	r3, r3, #1
 8011b3c:	b2da      	uxtb	r2, r3
 8011b3e:	68bb      	ldr	r3, [r7, #8]
 8011b40:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d11a      	bne.n	8011b7e <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8011b48:	68bb      	ldr	r3, [r7, #8]
 8011b4a:	781b      	ldrb	r3, [r3, #0]
 8011b4c:	4618      	mov	r0, r3
 8011b4e:	f000 f9a9 	bl	8011ea4 <RTC_Bcd2ToByte>
 8011b52:	4603      	mov	r3, r0
 8011b54:	461a      	mov	r2, r3
 8011b56:	68bb      	ldr	r3, [r7, #8]
 8011b58:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8011b5a:	68bb      	ldr	r3, [r7, #8]
 8011b5c:	785b      	ldrb	r3, [r3, #1]
 8011b5e:	4618      	mov	r0, r3
 8011b60:	f000 f9a0 	bl	8011ea4 <RTC_Bcd2ToByte>
 8011b64:	4603      	mov	r3, r0
 8011b66:	461a      	mov	r2, r3
 8011b68:	68bb      	ldr	r3, [r7, #8]
 8011b6a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8011b6c:	68bb      	ldr	r3, [r7, #8]
 8011b6e:	789b      	ldrb	r3, [r3, #2]
 8011b70:	4618      	mov	r0, r3
 8011b72:	f000 f997 	bl	8011ea4 <RTC_Bcd2ToByte>
 8011b76:	4603      	mov	r3, r0
 8011b78:	461a      	mov	r2, r3
 8011b7a:	68bb      	ldr	r3, [r7, #8]
 8011b7c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8011b7e:	2300      	movs	r3, #0
}
 8011b80:	4618      	mov	r0, r3
 8011b82:	3718      	adds	r7, #24
 8011b84:	46bd      	mov	sp, r7
 8011b86:	bd80      	pop	{r7, pc}
 8011b88:	007f7f7f 	.word	0x007f7f7f

08011b8c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8011b8c:	b590      	push	{r4, r7, lr}
 8011b8e:	b087      	sub	sp, #28
 8011b90:	af00      	add	r7, sp, #0
 8011b92:	60f8      	str	r0, [r7, #12]
 8011b94:	60b9      	str	r1, [r7, #8]
 8011b96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011b9e:	2b01      	cmp	r3, #1
 8011ba0:	d101      	bne.n	8011ba6 <HAL_RTC_SetDate+0x1a>
 8011ba2:	2302      	movs	r3, #2
 8011ba4:	e073      	b.n	8011c8e <HAL_RTC_SetDate+0x102>
 8011ba6:	68fb      	ldr	r3, [r7, #12]
 8011ba8:	2201      	movs	r2, #1
 8011baa:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	2202      	movs	r2, #2
 8011bb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d10e      	bne.n	8011bda <HAL_RTC_SetDate+0x4e>
 8011bbc:	68bb      	ldr	r3, [r7, #8]
 8011bbe:	785b      	ldrb	r3, [r3, #1]
 8011bc0:	f003 0310 	and.w	r3, r3, #16
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d008      	beq.n	8011bda <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8011bc8:	68bb      	ldr	r3, [r7, #8]
 8011bca:	785b      	ldrb	r3, [r3, #1]
 8011bcc:	f023 0310 	bic.w	r3, r3, #16
 8011bd0:	b2db      	uxtb	r3, r3
 8011bd2:	330a      	adds	r3, #10
 8011bd4:	b2da      	uxtb	r2, r3
 8011bd6:	68bb      	ldr	r3, [r7, #8]
 8011bd8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d11c      	bne.n	8011c1a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8011be0:	68bb      	ldr	r3, [r7, #8]
 8011be2:	78db      	ldrb	r3, [r3, #3]
 8011be4:	4618      	mov	r0, r3
 8011be6:	f000 f93d 	bl	8011e64 <RTC_ByteToBcd2>
 8011bea:	4603      	mov	r3, r0
 8011bec:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8011bee:	68bb      	ldr	r3, [r7, #8]
 8011bf0:	785b      	ldrb	r3, [r3, #1]
 8011bf2:	4618      	mov	r0, r3
 8011bf4:	f000 f936 	bl	8011e64 <RTC_ByteToBcd2>
 8011bf8:	4603      	mov	r3, r0
 8011bfa:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8011bfc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8011bfe:	68bb      	ldr	r3, [r7, #8]
 8011c00:	789b      	ldrb	r3, [r3, #2]
 8011c02:	4618      	mov	r0, r3
 8011c04:	f000 f92e 	bl	8011e64 <RTC_ByteToBcd2>
 8011c08:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8011c0a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8011c0e:	68bb      	ldr	r3, [r7, #8]
 8011c10:	781b      	ldrb	r3, [r3, #0]
 8011c12:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8011c14:	4313      	orrs	r3, r2
 8011c16:	617b      	str	r3, [r7, #20]
 8011c18:	e00e      	b.n	8011c38 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8011c1a:	68bb      	ldr	r3, [r7, #8]
 8011c1c:	78db      	ldrb	r3, [r3, #3]
 8011c1e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8011c20:	68bb      	ldr	r3, [r7, #8]
 8011c22:	785b      	ldrb	r3, [r3, #1]
 8011c24:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8011c26:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 8011c28:	68ba      	ldr	r2, [r7, #8]
 8011c2a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8011c2c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8011c2e:	68bb      	ldr	r3, [r7, #8]
 8011c30:	781b      	ldrb	r3, [r3, #0]
 8011c32:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8011c34:	4313      	orrs	r3, r2
 8011c36:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	22ca      	movs	r2, #202	; 0xca
 8011c3e:	625a      	str	r2, [r3, #36]	; 0x24
 8011c40:	68fb      	ldr	r3, [r7, #12]
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	2253      	movs	r2, #83	; 0x53
 8011c46:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8011c48:	68f8      	ldr	r0, [r7, #12]
 8011c4a:	f000 f899 	bl	8011d80 <RTC_EnterInitMode>
 8011c4e:	4603      	mov	r3, r0
 8011c50:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8011c52:	7cfb      	ldrb	r3, [r7, #19]
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	d10a      	bne.n	8011c6e <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	681a      	ldr	r2, [r3, #0]
 8011c5c:	6979      	ldr	r1, [r7, #20]
 8011c5e:	4b0e      	ldr	r3, [pc, #56]	; (8011c98 <HAL_RTC_SetDate+0x10c>)
 8011c60:	400b      	ands	r3, r1
 8011c62:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8011c64:	68f8      	ldr	r0, [r7, #12]
 8011c66:	f000 f8bf 	bl	8011de8 <RTC_ExitInitMode>
 8011c6a:	4603      	mov	r3, r0
 8011c6c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	22ff      	movs	r2, #255	; 0xff
 8011c74:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8011c76:	7cfb      	ldrb	r3, [r7, #19]
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d103      	bne.n	8011c84 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8011c7c:	68fb      	ldr	r3, [r7, #12]
 8011c7e:	2201      	movs	r2, #1
 8011c80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	2200      	movs	r2, #0
 8011c88:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8011c8c:	7cfb      	ldrb	r3, [r7, #19]


}
 8011c8e:	4618      	mov	r0, r3
 8011c90:	371c      	adds	r7, #28
 8011c92:	46bd      	mov	sp, r7
 8011c94:	bd90      	pop	{r4, r7, pc}
 8011c96:	bf00      	nop
 8011c98:	00ffff3f 	.word	0x00ffff3f

08011c9c <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8011c9c:	b580      	push	{r7, lr}
 8011c9e:	b086      	sub	sp, #24
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	60f8      	str	r0, [r7, #12]
 8011ca4:	60b9      	str	r1, [r7, #8]
 8011ca6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	681b      	ldr	r3, [r3, #0]
 8011cac:	685a      	ldr	r2, [r3, #4]
 8011cae:	4b21      	ldr	r3, [pc, #132]	; (8011d34 <HAL_RTC_GetDate+0x98>)
 8011cb0:	4013      	ands	r3, r2
 8011cb2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8011cb4:	697b      	ldr	r3, [r7, #20]
 8011cb6:	0c1b      	lsrs	r3, r3, #16
 8011cb8:	b2da      	uxtb	r2, r3
 8011cba:	68bb      	ldr	r3, [r7, #8]
 8011cbc:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8011cbe:	697b      	ldr	r3, [r7, #20]
 8011cc0:	0a1b      	lsrs	r3, r3, #8
 8011cc2:	b2db      	uxtb	r3, r3
 8011cc4:	f003 031f 	and.w	r3, r3, #31
 8011cc8:	b2da      	uxtb	r2, r3
 8011cca:	68bb      	ldr	r3, [r7, #8]
 8011ccc:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8011cce:	697b      	ldr	r3, [r7, #20]
 8011cd0:	b2db      	uxtb	r3, r3
 8011cd2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011cd6:	b2da      	uxtb	r2, r3
 8011cd8:	68bb      	ldr	r3, [r7, #8]
 8011cda:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8011cdc:	697b      	ldr	r3, [r7, #20]
 8011cde:	0b5b      	lsrs	r3, r3, #13
 8011ce0:	b2db      	uxtb	r3, r3
 8011ce2:	f003 0307 	and.w	r3, r3, #7
 8011ce6:	b2da      	uxtb	r2, r3
 8011ce8:	68bb      	ldr	r3, [r7, #8]
 8011cea:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d11a      	bne.n	8011d28 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8011cf2:	68bb      	ldr	r3, [r7, #8]
 8011cf4:	78db      	ldrb	r3, [r3, #3]
 8011cf6:	4618      	mov	r0, r3
 8011cf8:	f000 f8d4 	bl	8011ea4 <RTC_Bcd2ToByte>
 8011cfc:	4603      	mov	r3, r0
 8011cfe:	461a      	mov	r2, r3
 8011d00:	68bb      	ldr	r3, [r7, #8]
 8011d02:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8011d04:	68bb      	ldr	r3, [r7, #8]
 8011d06:	785b      	ldrb	r3, [r3, #1]
 8011d08:	4618      	mov	r0, r3
 8011d0a:	f000 f8cb 	bl	8011ea4 <RTC_Bcd2ToByte>
 8011d0e:	4603      	mov	r3, r0
 8011d10:	461a      	mov	r2, r3
 8011d12:	68bb      	ldr	r3, [r7, #8]
 8011d14:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8011d16:	68bb      	ldr	r3, [r7, #8]
 8011d18:	789b      	ldrb	r3, [r3, #2]
 8011d1a:	4618      	mov	r0, r3
 8011d1c:	f000 f8c2 	bl	8011ea4 <RTC_Bcd2ToByte>
 8011d20:	4603      	mov	r3, r0
 8011d22:	461a      	mov	r2, r3
 8011d24:	68bb      	ldr	r3, [r7, #8]
 8011d26:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8011d28:	2300      	movs	r3, #0
}
 8011d2a:	4618      	mov	r0, r3
 8011d2c:	3718      	adds	r7, #24
 8011d2e:	46bd      	mov	sp, r7
 8011d30:	bd80      	pop	{r7, pc}
 8011d32:	bf00      	nop
 8011d34:	00ffff3f 	.word	0x00ffff3f

08011d38 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8011d38:	b580      	push	{r7, lr}
 8011d3a:	b084      	sub	sp, #16
 8011d3c:	af00      	add	r7, sp, #0
 8011d3e:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	4a0d      	ldr	r2, [pc, #52]	; (8011d7c <HAL_RTC_WaitForSynchro+0x44>)
 8011d46:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 8011d48:	f7f4 f85a 	bl	8005e00 <HAL_GetTick>
 8011d4c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8011d4e:	e009      	b.n	8011d64 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8011d50:	f7f4 f856 	bl	8005e00 <HAL_GetTick>
 8011d54:	4602      	mov	r2, r0
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	1ad3      	subs	r3, r2, r3
 8011d5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8011d5e:	d901      	bls.n	8011d64 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 8011d60:	2303      	movs	r3, #3
 8011d62:	e007      	b.n	8011d74 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	681b      	ldr	r3, [r3, #0]
 8011d68:	68db      	ldr	r3, [r3, #12]
 8011d6a:	f003 0320 	and.w	r3, r3, #32
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d0ee      	beq.n	8011d50 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 8011d72:	2300      	movs	r3, #0
}
 8011d74:	4618      	mov	r0, r3
 8011d76:	3710      	adds	r7, #16
 8011d78:	46bd      	mov	sp, r7
 8011d7a:	bd80      	pop	{r7, pc}
 8011d7c:	0003ff5f 	.word	0x0003ff5f

08011d80 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8011d80:	b580      	push	{r7, lr}
 8011d82:	b084      	sub	sp, #16
 8011d84:	af00      	add	r7, sp, #0
 8011d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011d88:	2300      	movs	r3, #0
 8011d8a:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	68db      	ldr	r3, [r3, #12]
 8011d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d120      	bne.n	8011ddc <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011da2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8011da4:	f7f4 f82c 	bl	8005e00 <HAL_GetTick>
 8011da8:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8011daa:	e00d      	b.n	8011dc8 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8011dac:	f7f4 f828 	bl	8005e00 <HAL_GetTick>
 8011db0:	4602      	mov	r2, r0
 8011db2:	68bb      	ldr	r3, [r7, #8]
 8011db4:	1ad3      	subs	r3, r2, r3
 8011db6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8011dba:	d905      	bls.n	8011dc8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8011dbc:	2303      	movs	r3, #3
 8011dbe:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	2203      	movs	r2, #3
 8011dc4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	681b      	ldr	r3, [r3, #0]
 8011dcc:	68db      	ldr	r3, [r3, #12]
 8011dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d102      	bne.n	8011ddc <RTC_EnterInitMode+0x5c>
 8011dd6:	7bfb      	ldrb	r3, [r7, #15]
 8011dd8:	2b03      	cmp	r3, #3
 8011dda:	d1e7      	bne.n	8011dac <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8011ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8011dde:	4618      	mov	r0, r3
 8011de0:	3710      	adds	r7, #16
 8011de2:	46bd      	mov	sp, r7
 8011de4:	bd80      	pop	{r7, pc}
	...

08011de8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8011de8:	b580      	push	{r7, lr}
 8011dea:	b084      	sub	sp, #16
 8011dec:	af00      	add	r7, sp, #0
 8011dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011df0:	2300      	movs	r3, #0
 8011df2:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8011df4:	4b1a      	ldr	r3, [pc, #104]	; (8011e60 <RTC_ExitInitMode+0x78>)
 8011df6:	68db      	ldr	r3, [r3, #12]
 8011df8:	4a19      	ldr	r2, [pc, #100]	; (8011e60 <RTC_ExitInitMode+0x78>)
 8011dfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011dfe:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8011e00:	4b17      	ldr	r3, [pc, #92]	; (8011e60 <RTC_ExitInitMode+0x78>)
 8011e02:	689b      	ldr	r3, [r3, #8]
 8011e04:	f003 0320 	and.w	r3, r3, #32
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d10c      	bne.n	8011e26 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8011e0c:	6878      	ldr	r0, [r7, #4]
 8011e0e:	f7ff ff93 	bl	8011d38 <HAL_RTC_WaitForSynchro>
 8011e12:	4603      	mov	r3, r0
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d01e      	beq.n	8011e56 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	2203      	movs	r2, #3
 8011e1c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8011e20:	2303      	movs	r3, #3
 8011e22:	73fb      	strb	r3, [r7, #15]
 8011e24:	e017      	b.n	8011e56 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8011e26:	4b0e      	ldr	r3, [pc, #56]	; (8011e60 <RTC_ExitInitMode+0x78>)
 8011e28:	689b      	ldr	r3, [r3, #8]
 8011e2a:	4a0d      	ldr	r2, [pc, #52]	; (8011e60 <RTC_ExitInitMode+0x78>)
 8011e2c:	f023 0320 	bic.w	r3, r3, #32
 8011e30:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8011e32:	6878      	ldr	r0, [r7, #4]
 8011e34:	f7ff ff80 	bl	8011d38 <HAL_RTC_WaitForSynchro>
 8011e38:	4603      	mov	r3, r0
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d005      	beq.n	8011e4a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	2203      	movs	r2, #3
 8011e42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8011e46:	2303      	movs	r3, #3
 8011e48:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8011e4a:	4b05      	ldr	r3, [pc, #20]	; (8011e60 <RTC_ExitInitMode+0x78>)
 8011e4c:	689b      	ldr	r3, [r3, #8]
 8011e4e:	4a04      	ldr	r2, [pc, #16]	; (8011e60 <RTC_ExitInitMode+0x78>)
 8011e50:	f043 0320 	orr.w	r3, r3, #32
 8011e54:	6093      	str	r3, [r2, #8]
  }

  return status;
 8011e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e58:	4618      	mov	r0, r3
 8011e5a:	3710      	adds	r7, #16
 8011e5c:	46bd      	mov	sp, r7
 8011e5e:	bd80      	pop	{r7, pc}
 8011e60:	58004000 	.word	0x58004000

08011e64 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8011e64:	b480      	push	{r7}
 8011e66:	b085      	sub	sp, #20
 8011e68:	af00      	add	r7, sp, #0
 8011e6a:	4603      	mov	r3, r0
 8011e6c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8011e6e:	2300      	movs	r3, #0
 8011e70:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 8011e72:	79fb      	ldrb	r3, [r7, #7]
 8011e74:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 8011e76:	e005      	b.n	8011e84 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8011e78:	68fb      	ldr	r3, [r7, #12]
 8011e7a:	3301      	adds	r3, #1
 8011e7c:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 8011e7e:	7afb      	ldrb	r3, [r7, #11]
 8011e80:	3b0a      	subs	r3, #10
 8011e82:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 8011e84:	7afb      	ldrb	r3, [r7, #11]
 8011e86:	2b09      	cmp	r3, #9
 8011e88:	d8f6      	bhi.n	8011e78 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	b2db      	uxtb	r3, r3
 8011e8e:	011b      	lsls	r3, r3, #4
 8011e90:	b2da      	uxtb	r2, r3
 8011e92:	7afb      	ldrb	r3, [r7, #11]
 8011e94:	4313      	orrs	r3, r2
 8011e96:	b2db      	uxtb	r3, r3
}
 8011e98:	4618      	mov	r0, r3
 8011e9a:	3714      	adds	r7, #20
 8011e9c:	46bd      	mov	sp, r7
 8011e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea2:	4770      	bx	lr

08011ea4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8011ea4:	b480      	push	{r7}
 8011ea6:	b085      	sub	sp, #20
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	4603      	mov	r3, r0
 8011eac:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8011eae:	79fb      	ldrb	r3, [r7, #7]
 8011eb0:	091b      	lsrs	r3, r3, #4
 8011eb2:	b2db      	uxtb	r3, r3
 8011eb4:	461a      	mov	r2, r3
 8011eb6:	0092      	lsls	r2, r2, #2
 8011eb8:	4413      	add	r3, r2
 8011eba:	005b      	lsls	r3, r3, #1
 8011ebc:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8011ebe:	79fb      	ldrb	r3, [r7, #7]
 8011ec0:	f003 030f 	and.w	r3, r3, #15
 8011ec4:	b2da      	uxtb	r2, r3
 8011ec6:	7bfb      	ldrb	r3, [r7, #15]
 8011ec8:	4413      	add	r3, r2
 8011eca:	b2db      	uxtb	r3, r3
}
 8011ecc:	4618      	mov	r0, r3
 8011ece:	3714      	adds	r7, #20
 8011ed0:	46bd      	mov	sp, r7
 8011ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ed6:	4770      	bx	lr

08011ed8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8011ed8:	b580      	push	{r7, lr}
 8011eda:	b084      	sub	sp, #16
 8011edc:	af00      	add	r7, sp, #0
 8011ede:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d101      	bne.n	8011eea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8011ee6:	2301      	movs	r3, #1
 8011ee8:	e10f      	b.n	801210a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	2200      	movs	r2, #0
 8011eee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8011ef0:	687b      	ldr	r3, [r7, #4]
 8011ef2:	681b      	ldr	r3, [r3, #0]
 8011ef4:	4a87      	ldr	r2, [pc, #540]	; (8012114 <HAL_SPI_Init+0x23c>)
 8011ef6:	4293      	cmp	r3, r2
 8011ef8:	d00f      	beq.n	8011f1a <HAL_SPI_Init+0x42>
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	681b      	ldr	r3, [r3, #0]
 8011efe:	4a86      	ldr	r2, [pc, #536]	; (8012118 <HAL_SPI_Init+0x240>)
 8011f00:	4293      	cmp	r3, r2
 8011f02:	d00a      	beq.n	8011f1a <HAL_SPI_Init+0x42>
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	4a84      	ldr	r2, [pc, #528]	; (801211c <HAL_SPI_Init+0x244>)
 8011f0a:	4293      	cmp	r3, r2
 8011f0c:	d005      	beq.n	8011f1a <HAL_SPI_Init+0x42>
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	68db      	ldr	r3, [r3, #12]
 8011f12:	2b0f      	cmp	r3, #15
 8011f14:	d901      	bls.n	8011f1a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8011f16:	2301      	movs	r3, #1
 8011f18:	e0f7      	b.n	801210a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8011f1a:	6878      	ldr	r0, [r7, #4]
 8011f1c:	f000 fd60 	bl	80129e0 <SPI_GetPacketSize>
 8011f20:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	681b      	ldr	r3, [r3, #0]
 8011f26:	4a7b      	ldr	r2, [pc, #492]	; (8012114 <HAL_SPI_Init+0x23c>)
 8011f28:	4293      	cmp	r3, r2
 8011f2a:	d00c      	beq.n	8011f46 <HAL_SPI_Init+0x6e>
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	4a79      	ldr	r2, [pc, #484]	; (8012118 <HAL_SPI_Init+0x240>)
 8011f32:	4293      	cmp	r3, r2
 8011f34:	d007      	beq.n	8011f46 <HAL_SPI_Init+0x6e>
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	681b      	ldr	r3, [r3, #0]
 8011f3a:	4a78      	ldr	r2, [pc, #480]	; (801211c <HAL_SPI_Init+0x244>)
 8011f3c:	4293      	cmp	r3, r2
 8011f3e:	d002      	beq.n	8011f46 <HAL_SPI_Init+0x6e>
 8011f40:	68fb      	ldr	r3, [r7, #12]
 8011f42:	2b08      	cmp	r3, #8
 8011f44:	d811      	bhi.n	8011f6a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8011f4a:	4a72      	ldr	r2, [pc, #456]	; (8012114 <HAL_SPI_Init+0x23c>)
 8011f4c:	4293      	cmp	r3, r2
 8011f4e:	d009      	beq.n	8011f64 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	681b      	ldr	r3, [r3, #0]
 8011f54:	4a70      	ldr	r2, [pc, #448]	; (8012118 <HAL_SPI_Init+0x240>)
 8011f56:	4293      	cmp	r3, r2
 8011f58:	d004      	beq.n	8011f64 <HAL_SPI_Init+0x8c>
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	681b      	ldr	r3, [r3, #0]
 8011f5e:	4a6f      	ldr	r2, [pc, #444]	; (801211c <HAL_SPI_Init+0x244>)
 8011f60:	4293      	cmp	r3, r2
 8011f62:	d104      	bne.n	8011f6e <HAL_SPI_Init+0x96>
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	2b10      	cmp	r3, #16
 8011f68:	d901      	bls.n	8011f6e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8011f6a:	2301      	movs	r3, #1
 8011f6c:	e0cd      	b.n	801210a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8011f74:	b2db      	uxtb	r3, r3
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	d106      	bne.n	8011f88 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	2200      	movs	r2, #0
 8011f7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8011f82:	6878      	ldr	r0, [r7, #4]
 8011f84:	f7f2 fa1c 	bl	80043c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	2202      	movs	r2, #2
 8011f8c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	681a      	ldr	r2, [r3, #0]
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	681b      	ldr	r3, [r3, #0]
 8011f9a:	f022 0201 	bic.w	r2, r2, #1
 8011f9e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	689b      	ldr	r3, [r3, #8]
 8011fa6:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8011faa:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	699b      	ldr	r3, [r3, #24]
 8011fb0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8011fb4:	d119      	bne.n	8011fea <HAL_SPI_Init+0x112>
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	685b      	ldr	r3, [r3, #4]
 8011fba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011fbe:	d103      	bne.n	8011fc8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d008      	beq.n	8011fda <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	d10c      	bne.n	8011fea <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8011fd4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8011fd8:	d107      	bne.n	8011fea <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	681b      	ldr	r3, [r3, #0]
 8011fde:	681a      	ldr	r2, [r3, #0]
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8011fe8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	685b      	ldr	r3, [r3, #4]
 8011fee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d00f      	beq.n	8012016 <HAL_SPI_Init+0x13e>
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	68db      	ldr	r3, [r3, #12]
 8011ffa:	2b06      	cmp	r3, #6
 8011ffc:	d90b      	bls.n	8012016 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	681b      	ldr	r3, [r3, #0]
 8012010:	430a      	orrs	r2, r1
 8012012:	601a      	str	r2, [r3, #0]
 8012014:	e007      	b.n	8012026 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	681a      	ldr	r2, [r3, #0]
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8012024:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	69da      	ldr	r2, [r3, #28]
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801202e:	431a      	orrs	r2, r3
 8012030:	68bb      	ldr	r3, [r7, #8]
 8012032:	431a      	orrs	r2, r3
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012038:	ea42 0103 	orr.w	r1, r2, r3
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	68da      	ldr	r2, [r3, #12]
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	681b      	ldr	r3, [r3, #0]
 8012044:	430a      	orrs	r2, r1
 8012046:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012050:	431a      	orrs	r2, r3
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012056:	431a      	orrs	r2, r3
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	699b      	ldr	r3, [r3, #24]
 801205c:	431a      	orrs	r2, r3
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	691b      	ldr	r3, [r3, #16]
 8012062:	431a      	orrs	r2, r3
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	695b      	ldr	r3, [r3, #20]
 8012068:	431a      	orrs	r2, r3
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	6a1b      	ldr	r3, [r3, #32]
 801206e:	431a      	orrs	r2, r3
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	685b      	ldr	r3, [r3, #4]
 8012074:	431a      	orrs	r2, r3
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801207a:	431a      	orrs	r2, r3
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	689b      	ldr	r3, [r3, #8]
 8012080:	431a      	orrs	r2, r3
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8012086:	ea42 0103 	orr.w	r1, r2, r3
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	681b      	ldr	r3, [r3, #0]
 8012092:	430a      	orrs	r2, r1
 8012094:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	685b      	ldr	r3, [r3, #4]
 801209a:	2b00      	cmp	r3, #0
 801209c:	d113      	bne.n	80120c6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	689b      	ldr	r3, [r3, #8]
 80120a4:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80120b0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	689b      	ldr	r3, [r3, #8]
 80120b8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80120c4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	f022 0201 	bic.w	r2, r2, #1
 80120d4:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	685b      	ldr	r3, [r3, #4]
 80120da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d00a      	beq.n	80120f8 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	68db      	ldr	r3, [r3, #12]
 80120e8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	681b      	ldr	r3, [r3, #0]
 80120f4:	430a      	orrs	r2, r1
 80120f6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	2200      	movs	r2, #0
 80120fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	2201      	movs	r2, #1
 8012104:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8012108:	2300      	movs	r3, #0
}
 801210a:	4618      	mov	r0, r3
 801210c:	3710      	adds	r7, #16
 801210e:	46bd      	mov	sp, r7
 8012110:	bd80      	pop	{r7, pc}
 8012112:	bf00      	nop
 8012114:	40013000 	.word	0x40013000
 8012118:	40003800 	.word	0x40003800
 801211c:	40003c00 	.word	0x40003c00

08012120 <HAL_SPI_Receive_DMA>:
  * @param  Size : amount of data to be sent
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b084      	sub	sp, #16
 8012124:	af00      	add	r7, sp, #0
 8012126:	60f8      	str	r0, [r7, #12]
 8012128:	60b9      	str	r1, [r7, #8]
 801212a:	4613      	mov	r3, r2
 801212c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));


  if (hspi->State != HAL_SPI_STATE_READY)
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8012134:	b2db      	uxtb	r3, r3
 8012136:	2b01      	cmp	r3, #1
 8012138:	d005      	beq.n	8012146 <HAL_SPI_Receive_DMA+0x26>
  {
    __HAL_UNLOCK(hspi);
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	2200      	movs	r2, #0
 801213e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return HAL_BUSY;
 8012142:	2302      	movs	r3, #2
 8012144:	e127      	b.n	8012396 <HAL_SPI_Receive_DMA+0x276>
  }

  if ((pData == NULL) || (Size == 0UL))
 8012146:	68bb      	ldr	r3, [r7, #8]
 8012148:	2b00      	cmp	r3, #0
 801214a:	d002      	beq.n	8012152 <HAL_SPI_Receive_DMA+0x32>
 801214c:	88fb      	ldrh	r3, [r7, #6]
 801214e:	2b00      	cmp	r3, #0
 8012150:	d105      	bne.n	801215e <HAL_SPI_Receive_DMA+0x3e>
  {
    __HAL_UNLOCK(hspi);
 8012152:	68fb      	ldr	r3, [r7, #12]
 8012154:	2200      	movs	r2, #0
 8012156:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return HAL_ERROR;
 801215a:	2301      	movs	r3, #1
 801215c:	e11b      	b.n	8012396 <HAL_SPI_Receive_DMA+0x276>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 801215e:	68fb      	ldr	r3, [r7, #12]
 8012160:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8012164:	2b01      	cmp	r3, #1
 8012166:	d101      	bne.n	801216c <HAL_SPI_Receive_DMA+0x4c>
 8012168:	2302      	movs	r3, #2
 801216a:	e114      	b.n	8012396 <HAL_SPI_Receive_DMA+0x276>
 801216c:	68fb      	ldr	r3, [r7, #12]
 801216e:	2201      	movs	r2, #1
 8012170:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8012174:	68fb      	ldr	r3, [r7, #12]
 8012176:	2204      	movs	r2, #4
 8012178:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	2200      	movs	r2, #0
 8012180:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8012184:	68fb      	ldr	r3, [r7, #12]
 8012186:	68ba      	ldr	r2, [r7, #8]
 8012188:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 801218a:	68fb      	ldr	r3, [r7, #12]
 801218c:	88fa      	ldrh	r2, [r7, #6]
 801218e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8012192:	68fb      	ldr	r3, [r7, #12]
 8012194:	88fa      	ldrh	r2, [r7, #6]
 8012196:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801219a:	68fb      	ldr	r3, [r7, #12]
 801219c:	2200      	movs	r2, #0
 801219e:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 80121a0:	68fb      	ldr	r3, [r7, #12]
 80121a2:	2200      	movs	r2, #0
 80121a4:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->TxXferSize  = (uint16_t) 0UL;
 80121a6:	68fb      	ldr	r3, [r7, #12]
 80121a8:	2200      	movs	r2, #0
 80121aa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	2200      	movs	r2, #0
 80121b2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80121b6:	68fb      	ldr	r3, [r7, #12]
 80121b8:	689b      	ldr	r3, [r3, #8]
 80121ba:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80121be:	d108      	bne.n	80121d2 <HAL_SPI_Receive_DMA+0xb2>
  {
    SPI_1LINE_RX(hspi);
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	681a      	ldr	r2, [r3, #0]
 80121c6:	68fb      	ldr	r3, [r7, #12]
 80121c8:	681b      	ldr	r3, [r3, #0]
 80121ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80121ce:	601a      	str	r2, [r3, #0]
 80121d0:	e009      	b.n	80121e6 <HAL_SPI_Receive_DMA+0xc6>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	68db      	ldr	r3, [r3, #12]
 80121d8:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	681b      	ldr	r3, [r3, #0]
 80121e0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80121e4:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80121e6:	68fb      	ldr	r3, [r7, #12]
 80121e8:	68db      	ldr	r3, [r3, #12]
 80121ea:	2b0f      	cmp	r3, #15
 80121ec:	d905      	bls.n	80121fa <HAL_SPI_Receive_DMA+0xda>
 80121ee:	68fb      	ldr	r3, [r7, #12]
 80121f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80121f2:	699b      	ldr	r3, [r3, #24]
 80121f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80121f8:	d10f      	bne.n	801221a <HAL_SPI_Receive_DMA+0xfa>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80121fa:	68fb      	ldr	r3, [r7, #12]
 80121fc:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80121fe:	2b07      	cmp	r3, #7
 8012200:	d911      	bls.n	8012226 <HAL_SPI_Receive_DMA+0x106>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012206:	699b      	ldr	r3, [r3, #24]
 8012208:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801220c:	d00b      	beq.n	8012226 <HAL_SPI_Receive_DMA+0x106>
                                                     (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012212:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8012214:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012218:	d005      	beq.n	8012226 <HAL_SPI_Receive_DMA+0x106>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 801221a:	68fb      	ldr	r3, [r7, #12]
 801221c:	2200      	movs	r2, #0
 801221e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return HAL_ERROR;
 8012222:	2301      	movs	r3, #1
 8012224:	e0b7      	b.n	8012396 <HAL_SPI_Receive_DMA+0x276>
  }

  /* Clear RXDMAEN bit */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8012226:	68fb      	ldr	r3, [r7, #12]
 8012228:	681b      	ldr	r3, [r3, #0]
 801222a:	689a      	ldr	r2, [r3, #8]
 801222c:	68fb      	ldr	r3, [r7, #12]
 801222e:	681b      	ldr	r3, [r3, #0]
 8012230:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8012234:	609a      	str	r2, [r3, #8]

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	68db      	ldr	r3, [r3, #12]
 801223a:	2b07      	cmp	r3, #7
 801223c:	d820      	bhi.n	8012280 <HAL_SPI_Receive_DMA+0x160>
  {
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012242:	699b      	ldr	r3, [r3, #24]
 8012244:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012248:	d109      	bne.n	801225e <HAL_SPI_Receive_DMA+0x13e>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8012250:	b29b      	uxth	r3, r3
 8012252:	3301      	adds	r3, #1
 8012254:	105b      	asrs	r3, r3, #1
 8012256:	b29a      	uxth	r2, r3
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 801225e:	68fb      	ldr	r3, [r7, #12]
 8012260:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012262:	699b      	ldr	r3, [r3, #24]
 8012264:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012268:	d11e      	bne.n	80122a8 <HAL_SPI_Receive_DMA+0x188>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 801226a:	68fb      	ldr	r3, [r7, #12]
 801226c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8012270:	b29b      	uxth	r3, r3
 8012272:	3303      	adds	r3, #3
 8012274:	109b      	asrs	r3, r3, #2
 8012276:	b29a      	uxth	r2, r3
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801227e:	e013      	b.n	80122a8 <HAL_SPI_Receive_DMA+0x188>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8012280:	68fb      	ldr	r3, [r7, #12]
 8012282:	68db      	ldr	r3, [r3, #12]
 8012284:	2b0f      	cmp	r3, #15
 8012286:	d80f      	bhi.n	80122a8 <HAL_SPI_Receive_DMA+0x188>
  {
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8012288:	68fb      	ldr	r3, [r7, #12]
 801228a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801228c:	699b      	ldr	r3, [r3, #24]
 801228e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012292:	d109      	bne.n	80122a8 <HAL_SPI_Receive_DMA+0x188>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 8012294:	68fb      	ldr	r3, [r7, #12]
 8012296:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801229a:	b29b      	uxth	r3, r3
 801229c:	3301      	adds	r3, #1
 801229e:	105b      	asrs	r3, r3, #1
 80122a0:	b29a      	uxth	r2, r3
 80122a2:	68fb      	ldr	r3, [r7, #12]
 80122a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  {
    /* Adjustment done */
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80122a8:	68fb      	ldr	r3, [r7, #12]
 80122aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80122ac:	4a3c      	ldr	r2, [pc, #240]	; (80123a0 <HAL_SPI_Receive_DMA+0x280>)
 80122ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80122b4:	4a3b      	ldr	r2, [pc, #236]	; (80123a4 <HAL_SPI_Receive_DMA+0x284>)
 80122b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80122b8:	68fb      	ldr	r3, [r7, #12]
 80122ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80122bc:	4a3a      	ldr	r2, [pc, #232]	; (80123a8 <HAL_SPI_Receive_DMA+0x288>)
 80122be:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80122c0:	68fb      	ldr	r3, [r7, #12]
 80122c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80122c4:	2200      	movs	r2, #0
 80122c6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 80122c8:	68fb      	ldr	r3, [r7, #12]
 80122ca:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 80122cc:	68fb      	ldr	r3, [r7, #12]
 80122ce:	681b      	ldr	r3, [r3, #0]
 80122d0:	3330      	adds	r3, #48	; 0x30
 80122d2:	4619      	mov	r1, r3
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80122d8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80122da:	68fb      	ldr	r3, [r7, #12]
 80122dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80122e0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 80122e2:	f7f6 fa11 	bl	8008708 <HAL_DMA_Start_IT>
 80122e6:	4603      	mov	r3, r0
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d011      	beq.n	8012310 <HAL_SPI_Receive_DMA+0x1f0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80122ec:	68fb      	ldr	r3, [r7, #12]
 80122ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80122f2:	f043 0210 	orr.w	r2, r3, #16
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 80122fc:	68fb      	ldr	r3, [r7, #12]
 80122fe:	2201      	movs	r2, #1
 8012300:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8012304:	68fb      	ldr	r3, [r7, #12]
 8012306:	2200      	movs	r2, #0
 8012308:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    return HAL_ERROR;
 801230c:	2301      	movs	r3, #1
 801230e:	e042      	b.n	8012396 <HAL_SPI_Receive_DMA+0x276>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 8012310:	68fb      	ldr	r3, [r7, #12]
 8012312:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012314:	69db      	ldr	r3, [r3, #28]
 8012316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801231a:	d108      	bne.n	801232e <HAL_SPI_Receive_DMA+0x20e>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	681b      	ldr	r3, [r3, #0]
 8012320:	6859      	ldr	r1, [r3, #4]
 8012322:	68fb      	ldr	r3, [r7, #12]
 8012324:	681a      	ldr	r2, [r3, #0]
 8012326:	4b21      	ldr	r3, [pc, #132]	; (80123ac <HAL_SPI_Receive_DMA+0x28c>)
 8012328:	400b      	ands	r3, r1
 801232a:	6053      	str	r3, [r2, #4]
 801232c:	e009      	b.n	8012342 <HAL_SPI_Receive_DMA+0x222>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 801232e:	68fb      	ldr	r3, [r7, #12]
 8012330:	681b      	ldr	r3, [r3, #0]
 8012332:	685a      	ldr	r2, [r3, #4]
 8012334:	4b1d      	ldr	r3, [pc, #116]	; (80123ac <HAL_SPI_Receive_DMA+0x28c>)
 8012336:	4013      	ands	r3, r2
 8012338:	88f9      	ldrh	r1, [r7, #6]
 801233a:	68fa      	ldr	r2, [r7, #12]
 801233c:	6812      	ldr	r2, [r2, #0]
 801233e:	430b      	orrs	r3, r1
 8012340:	6053      	str	r3, [r2, #4]
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8012342:	68fb      	ldr	r3, [r7, #12]
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	689a      	ldr	r2, [r3, #8]
 8012348:	68fb      	ldr	r3, [r7, #12]
 801234a:	681b      	ldr	r3, [r3, #0]
 801234c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8012350:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8012352:	68fb      	ldr	r3, [r7, #12]
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	691a      	ldr	r2, [r3, #16]
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	681b      	ldr	r3, [r3, #0]
 801235c:	f442 7250 	orr.w	r2, r2, #832	; 0x340
 8012360:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8012362:	68fb      	ldr	r3, [r7, #12]
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	681a      	ldr	r2, [r3, #0]
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	681b      	ldr	r3, [r3, #0]
 801236c:	f042 0201 	orr.w	r2, r2, #1
 8012370:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	685b      	ldr	r3, [r3, #4]
 8012376:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801237a:	d107      	bne.n	801238c <HAL_SPI_Receive_DMA+0x26c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 801237c:	68fb      	ldr	r3, [r7, #12]
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	681a      	ldr	r2, [r3, #0]
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	681b      	ldr	r3, [r3, #0]
 8012386:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801238a:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801238c:	68fb      	ldr	r3, [r7, #12]
 801238e:	2200      	movs	r2, #0
 8012390:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8012394:	2300      	movs	r3, #0
}
 8012396:	4618      	mov	r0, r3
 8012398:	3710      	adds	r7, #16
 801239a:	46bd      	mov	sp, r7
 801239c:	bd80      	pop	{r7, pc}
 801239e:	bf00      	nop
 80123a0:	0801280b 	.word	0x0801280b
 80123a4:	080127c5 	.word	0x080127c5
 80123a8:	08012827 	.word	0x08012827
 80123ac:	ffff0000 	.word	0xffff0000

080123b0 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80123b0:	b580      	push	{r7, lr}
 80123b2:	b08a      	sub	sp, #40	; 0x28
 80123b4:	af00      	add	r7, sp, #0
 80123b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	681b      	ldr	r3, [r3, #0]
 80123bc:	691b      	ldr	r3, [r3, #16]
 80123be:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	681b      	ldr	r3, [r3, #0]
 80123c4:	695b      	ldr	r3, [r3, #20]
 80123c6:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80123c8:	6a3a      	ldr	r2, [r7, #32]
 80123ca:	69fb      	ldr	r3, [r7, #28]
 80123cc:	4013      	ands	r3, r2
 80123ce:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	681b      	ldr	r3, [r3, #0]
 80123d4:	689b      	ldr	r3, [r3, #8]
 80123d6:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80123d8:	2300      	movs	r3, #0
 80123da:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80123e2:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	3330      	adds	r3, #48	; 0x30
 80123ea:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80123ec:	69fb      	ldr	r3, [r7, #28]
 80123ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d010      	beq.n	8012418 <HAL_SPI_IRQHandler+0x68>
 80123f6:	6a3b      	ldr	r3, [r7, #32]
 80123f8:	f003 0308 	and.w	r3, r3, #8
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d00b      	beq.n	8012418 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	699a      	ldr	r2, [r3, #24]
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801240e:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8012410:	6878      	ldr	r0, [r7, #4]
 8012412:	f000 f9cd 	bl	80127b0 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8012416:	e192      	b.n	801273e <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8012418:	69bb      	ldr	r3, [r7, #24]
 801241a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801241e:	2b00      	cmp	r3, #0
 8012420:	d113      	bne.n	801244a <HAL_SPI_IRQHandler+0x9a>
 8012422:	69bb      	ldr	r3, [r7, #24]
 8012424:	f003 0320 	and.w	r3, r3, #32
 8012428:	2b00      	cmp	r3, #0
 801242a:	d10e      	bne.n	801244a <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 801242c:	69bb      	ldr	r3, [r7, #24]
 801242e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8012432:	2b00      	cmp	r3, #0
 8012434:	d009      	beq.n	801244a <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801243a:	6878      	ldr	r0, [r7, #4]
 801243c:	4798      	blx	r3
    hspi->RxISR(hspi);
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012442:	6878      	ldr	r0, [r7, #4]
 8012444:	4798      	blx	r3
    handled = 1UL;
 8012446:	2301      	movs	r3, #1
 8012448:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 801244a:	69bb      	ldr	r3, [r7, #24]
 801244c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012450:	2b00      	cmp	r3, #0
 8012452:	d10f      	bne.n	8012474 <HAL_SPI_IRQHandler+0xc4>
 8012454:	69bb      	ldr	r3, [r7, #24]
 8012456:	f003 0301 	and.w	r3, r3, #1
 801245a:	2b00      	cmp	r3, #0
 801245c:	d00a      	beq.n	8012474 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 801245e:	69bb      	ldr	r3, [r7, #24]
 8012460:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8012464:	2b00      	cmp	r3, #0
 8012466:	d105      	bne.n	8012474 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801246c:	6878      	ldr	r0, [r7, #4]
 801246e:	4798      	blx	r3
    handled = 1UL;
 8012470:	2301      	movs	r3, #1
 8012472:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8012474:	69bb      	ldr	r3, [r7, #24]
 8012476:	f003 0320 	and.w	r3, r3, #32
 801247a:	2b00      	cmp	r3, #0
 801247c:	d10f      	bne.n	801249e <HAL_SPI_IRQHandler+0xee>
 801247e:	69bb      	ldr	r3, [r7, #24]
 8012480:	f003 0302 	and.w	r3, r3, #2
 8012484:	2b00      	cmp	r3, #0
 8012486:	d00a      	beq.n	801249e <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8012488:	69bb      	ldr	r3, [r7, #24]
 801248a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 801248e:	2b00      	cmp	r3, #0
 8012490:	d105      	bne.n	801249e <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012496:	6878      	ldr	r0, [r7, #4]
 8012498:	4798      	blx	r3
    handled = 1UL;
 801249a:	2301      	movs	r3, #1
 801249c:	627b      	str	r3, [r7, #36]	; 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 801249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	f040 8147 	bne.w	8012734 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80124a6:	69bb      	ldr	r3, [r7, #24]
 80124a8:	f003 0308 	and.w	r3, r3, #8
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	f000 808b 	beq.w	80125c8 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	699a      	ldr	r2, [r3, #24]
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	f042 0208 	orr.w	r2, r2, #8
 80124c0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	699a      	ldr	r2, [r3, #24]
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	f042 0210 	orr.w	r2, r2, #16
 80124d0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	681b      	ldr	r3, [r3, #0]
 80124d6:	699a      	ldr	r2, [r3, #24]
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80124e0:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	691a      	ldr	r2, [r3, #16]
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	f022 0208 	bic.w	r2, r2, #8
 80124f0:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	681b      	ldr	r3, [r3, #0]
 80124f6:	689b      	ldr	r3, [r3, #8]
 80124f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d13d      	bne.n	801257c <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8012500:	e036      	b.n	8012570 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	68db      	ldr	r3, [r3, #12]
 8012506:	2b0f      	cmp	r3, #15
 8012508:	d90b      	bls.n	8012522 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	681a      	ldr	r2, [r3, #0]
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012512:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8012514:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801251a:	1d1a      	adds	r2, r3, #4
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	665a      	str	r2, [r3, #100]	; 0x64
 8012520:	e01d      	b.n	801255e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	68db      	ldr	r3, [r3, #12]
 8012526:	2b07      	cmp	r3, #7
 8012528:	d90b      	bls.n	8012542 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801252e:	68fa      	ldr	r2, [r7, #12]
 8012530:	8812      	ldrh	r2, [r2, #0]
 8012532:	b292      	uxth	r2, r2
 8012534:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801253a:	1c9a      	adds	r2, r3, #2
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	665a      	str	r2, [r3, #100]	; 0x64
 8012540:	e00d      	b.n	801255e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801254e:	7812      	ldrb	r2, [r2, #0]
 8012550:	b2d2      	uxtb	r2, r2
 8012552:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012558:	1c5a      	adds	r2, r3, #1
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	665a      	str	r2, [r3, #100]	; 0x64
        }

        hspi->RxXferCount--;
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8012564:	b29b      	uxth	r3, r3
 8012566:	3b01      	subs	r3, #1
 8012568:	b29a      	uxth	r2, r3
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      while (hspi->RxXferCount != 0UL)
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8012576:	b29b      	uxth	r3, r3
 8012578:	2b00      	cmp	r3, #0
 801257a:	d1c2      	bne.n	8012502 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 801257c:	6878      	ldr	r0, [r7, #4]
 801257e:	f000 f98f 	bl	80128a0 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	2201      	movs	r2, #1
 8012586:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012590:	2b00      	cmp	r3, #0
 8012592:	d003      	beq.n	801259c <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8012594:	6878      	ldr	r0, [r7, #4]
 8012596:	f000 f901 	bl	801279c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 801259a:	e0d0      	b.n	801273e <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 801259c:	7cfb      	ldrb	r3, [r7, #19]
 801259e:	2b05      	cmp	r3, #5
 80125a0:	d103      	bne.n	80125aa <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 80125a2:	6878      	ldr	r0, [r7, #4]
 80125a4:	f000 f8e6 	bl	8012774 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 80125a8:	e0c6      	b.n	8012738 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80125aa:	7cfb      	ldrb	r3, [r7, #19]
 80125ac:	2b04      	cmp	r3, #4
 80125ae:	d103      	bne.n	80125b8 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 80125b0:	6878      	ldr	r0, [r7, #4]
 80125b2:	f000 f8d5 	bl	8012760 <HAL_SPI_RxCpltCallback>
    return;
 80125b6:	e0bf      	b.n	8012738 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80125b8:	7cfb      	ldrb	r3, [r7, #19]
 80125ba:	2b03      	cmp	r3, #3
 80125bc:	f040 80bc 	bne.w	8012738 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 80125c0:	6878      	ldr	r0, [r7, #4]
 80125c2:	f000 f8c3 	bl	801274c <HAL_SPI_TxCpltCallback>
    return;
 80125c6:	e0b7      	b.n	8012738 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80125c8:	69bb      	ldr	r3, [r7, #24]
 80125ca:	f403 7358 	and.w	r3, r3, #864	; 0x360
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	f000 80b5 	beq.w	801273e <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80125d4:	69bb      	ldr	r3, [r7, #24]
 80125d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d00f      	beq.n	80125fe <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80125e4:	f043 0204 	orr.w	r2, r3, #4
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	681b      	ldr	r3, [r3, #0]
 80125f2:	699a      	ldr	r2, [r3, #24]
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	681b      	ldr	r3, [r3, #0]
 80125f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80125fc:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80125fe:	69bb      	ldr	r3, [r7, #24]
 8012600:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8012604:	2b00      	cmp	r3, #0
 8012606:	d00f      	beq.n	8012628 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801260e:	f043 0201 	orr.w	r2, r3, #1
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	681b      	ldr	r3, [r3, #0]
 801261c:	699a      	ldr	r2, [r3, #24]
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	681b      	ldr	r3, [r3, #0]
 8012622:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8012626:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8012628:	69bb      	ldr	r3, [r7, #24]
 801262a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801262e:	2b00      	cmp	r3, #0
 8012630:	d00f      	beq.n	8012652 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012638:	f043 0208 	orr.w	r2, r3, #8
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	681b      	ldr	r3, [r3, #0]
 8012646:	699a      	ldr	r2, [r3, #24]
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8012650:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8012652:	69bb      	ldr	r3, [r7, #24]
 8012654:	f003 0320 	and.w	r3, r3, #32
 8012658:	2b00      	cmp	r3, #0
 801265a:	d00f      	beq.n	801267c <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012662:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	699a      	ldr	r2, [r3, #24]
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	f042 0220 	orr.w	r2, r2, #32
 801267a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012682:	2b00      	cmp	r3, #0
 8012684:	d05a      	beq.n	801273c <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	681b      	ldr	r3, [r3, #0]
 801268a:	681a      	ldr	r2, [r3, #0]
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	681b      	ldr	r3, [r3, #0]
 8012690:	f022 0201 	bic.w	r2, r2, #1
 8012694:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	681b      	ldr	r3, [r3, #0]
 801269a:	6919      	ldr	r1, [r3, #16]
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	681a      	ldr	r2, [r3, #0]
 80126a0:	4b28      	ldr	r3, [pc, #160]	; (8012744 <HAL_SPI_IRQHandler+0x394>)
 80126a2:	400b      	ands	r3, r1
 80126a4:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80126a6:	697b      	ldr	r3, [r7, #20]
 80126a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80126ac:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80126b0:	d138      	bne.n	8012724 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	689a      	ldr	r2, [r3, #8]
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80126c0:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d013      	beq.n	80126f2 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80126ce:	4a1e      	ldr	r2, [pc, #120]	; (8012748 <HAL_SPI_IRQHandler+0x398>)
 80126d0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80126d6:	4618      	mov	r0, r3
 80126d8:	f7f6 fd9e 	bl	8009218 <HAL_DMA_Abort_IT>
 80126dc:	4603      	mov	r3, r0
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d007      	beq.n	80126f2 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80126e8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d020      	beq.n	801273c <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80126fe:	4a12      	ldr	r2, [pc, #72]	; (8012748 <HAL_SPI_IRQHandler+0x398>)
 8012700:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012706:	4618      	mov	r0, r3
 8012708:	f7f6 fd86 	bl	8009218 <HAL_DMA_Abort_IT>
 801270c:	4603      	mov	r3, r0
 801270e:	2b00      	cmp	r3, #0
 8012710:	d014      	beq.n	801273c <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012718:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8012722:	e00b      	b.n	801273c <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	2201      	movs	r2, #1
 8012728:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 801272c:	6878      	ldr	r0, [r7, #4]
 801272e:	f000 f835 	bl	801279c <HAL_SPI_ErrorCallback>
    return;
 8012732:	e003      	b.n	801273c <HAL_SPI_IRQHandler+0x38c>
    return;
 8012734:	bf00      	nop
 8012736:	e002      	b.n	801273e <HAL_SPI_IRQHandler+0x38e>
    return;
 8012738:	bf00      	nop
 801273a:	e000      	b.n	801273e <HAL_SPI_IRQHandler+0x38e>
    return;
 801273c:	bf00      	nop
  }
}
 801273e:	3728      	adds	r7, #40	; 0x28
 8012740:	46bd      	mov	sp, r7
 8012742:	bd80      	pop	{r7, pc}
 8012744:	fffffc94 	.word	0xfffffc94
 8012748:	0801286d 	.word	0x0801286d

0801274c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801274c:	b480      	push	{r7}
 801274e:	b083      	sub	sp, #12
 8012750:	af00      	add	r7, sp, #0
 8012752:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8012754:	bf00      	nop
 8012756:	370c      	adds	r7, #12
 8012758:	46bd      	mov	sp, r7
 801275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801275e:	4770      	bx	lr

08012760 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8012760:	b480      	push	{r7}
 8012762:	b083      	sub	sp, #12
 8012764:	af00      	add	r7, sp, #0
 8012766:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8012768:	bf00      	nop
 801276a:	370c      	adds	r7, #12
 801276c:	46bd      	mov	sp, r7
 801276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012772:	4770      	bx	lr

08012774 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8012774:	b480      	push	{r7}
 8012776:	b083      	sub	sp, #12
 8012778:	af00      	add	r7, sp, #0
 801277a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 801277c:	bf00      	nop
 801277e:	370c      	adds	r7, #12
 8012780:	46bd      	mov	sp, r7
 8012782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012786:	4770      	bx	lr

08012788 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8012788:	b480      	push	{r7}
 801278a:	b083      	sub	sp, #12
 801278c:	af00      	add	r7, sp, #0
 801278e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8012790:	bf00      	nop
 8012792:	370c      	adds	r7, #12
 8012794:	46bd      	mov	sp, r7
 8012796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801279a:	4770      	bx	lr

0801279c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801279c:	b480      	push	{r7}
 801279e:	b083      	sub	sp, #12
 80127a0:	af00      	add	r7, sp, #0
 80127a2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80127a4:	bf00      	nop
 80127a6:	370c      	adds	r7, #12
 80127a8:	46bd      	mov	sp, r7
 80127aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ae:	4770      	bx	lr

080127b0 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80127b0:	b480      	push	{r7}
 80127b2:	b083      	sub	sp, #12
 80127b4:	af00      	add	r7, sp, #0
 80127b6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80127b8:	bf00      	nop
 80127ba:	370c      	adds	r7, #12
 80127bc:	46bd      	mov	sp, r7
 80127be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127c2:	4770      	bx	lr

080127c4 <SPI_DMAReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80127c4:	b580      	push	{r7, lr}
 80127c6:	b084      	sub	sp, #16
 80127c8:	af00      	add	r7, sp, #0
 80127ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80127d0:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 80127d2:	68fb      	ldr	r3, [r7, #12]
 80127d4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80127d8:	b2db      	uxtb	r3, r3
 80127da:	2b07      	cmp	r3, #7
 80127dc:	d011      	beq.n	8012802 <SPI_DMAReceiveCplt+0x3e>
  {
    if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80127e2:	69db      	ldr	r3, [r3, #28]
 80127e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80127e8:	d103      	bne.n	80127f2 <SPI_DMAReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 80127ea:	68f8      	ldr	r0, [r7, #12]
 80127ec:	f7ff ffb8 	bl	8012760 <HAL_SPI_RxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 80127f0:	e007      	b.n	8012802 <SPI_DMAReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	681b      	ldr	r3, [r3, #0]
 80127f6:	691a      	ldr	r2, [r3, #16]
 80127f8:	68fb      	ldr	r3, [r7, #12]
 80127fa:	681b      	ldr	r3, [r3, #0]
 80127fc:	f042 0208 	orr.w	r2, r2, #8
 8012800:	611a      	str	r2, [r3, #16]
}
 8012802:	bf00      	nop
 8012804:	3710      	adds	r7, #16
 8012806:	46bd      	mov	sp, r7
 8012808:	bd80      	pop	{r7, pc}

0801280a <SPI_DMAHalfReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 801280a:	b580      	push	{r7, lr}
 801280c:	b084      	sub	sp, #16
 801280e:	af00      	add	r7, sp, #0
 8012810:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012816:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8012818:	68f8      	ldr	r0, [r7, #12]
 801281a:	f7ff ffb5 	bl	8012788 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801281e:	bf00      	nop
 8012820:	3710      	adds	r7, #16
 8012822:	46bd      	mov	sp, r7
 8012824:	bd80      	pop	{r7, pc}

08012826 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8012826:	b580      	push	{r7, lr}
 8012828:	b084      	sub	sp, #16
 801282a:	af00      	add	r7, sp, #0
 801282c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012832:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8012834:	6878      	ldr	r0, [r7, #4]
 8012836:	f7f7 fe6d 	bl	800a514 <HAL_DMA_GetError>
 801283a:	4603      	mov	r3, r0
 801283c:	2b02      	cmp	r3, #2
 801283e:	d011      	beq.n	8012864 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8012840:	68f8      	ldr	r0, [r7, #12]
 8012842:	f000 f82d 	bl	80128a0 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8012846:	68fb      	ldr	r3, [r7, #12]
 8012848:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801284c:	f043 0210 	orr.w	r2, r3, #16
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8012856:	68fb      	ldr	r3, [r7, #12]
 8012858:	2201      	movs	r2, #1
 801285a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 801285e:	68f8      	ldr	r0, [r7, #12]
 8012860:	f7ff ff9c 	bl	801279c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8012864:	bf00      	nop
 8012866:	3710      	adds	r7, #16
 8012868:	46bd      	mov	sp, r7
 801286a:	bd80      	pop	{r7, pc}

0801286c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801286c:	b580      	push	{r7, lr}
 801286e:	b084      	sub	sp, #16
 8012870:	af00      	add	r7, sp, #0
 8012872:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012878:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 801287a:	68fb      	ldr	r3, [r7, #12]
 801287c:	2200      	movs	r2, #0
 801287e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	2200      	movs	r2, #0
 8012886:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	2201      	movs	r2, #1
 801288e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8012892:	68f8      	ldr	r0, [r7, #12]
 8012894:	f7ff ff82 	bl	801279c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8012898:	bf00      	nop
 801289a:	3710      	adds	r7, #16
 801289c:	46bd      	mov	sp, r7
 801289e:	bd80      	pop	{r7, pc}

080128a0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80128a0:	b480      	push	{r7}
 80128a2:	b085      	sub	sp, #20
 80128a4:	af00      	add	r7, sp, #0
 80128a6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	695b      	ldr	r3, [r3, #20]
 80128ae:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	699a      	ldr	r2, [r3, #24]
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	f042 0208 	orr.w	r2, r2, #8
 80128be:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	699a      	ldr	r2, [r3, #24]
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	681b      	ldr	r3, [r3, #0]
 80128ca:	f042 0210 	orr.w	r2, r2, #16
 80128ce:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	681a      	ldr	r2, [r3, #0]
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	f022 0201 	bic.w	r2, r2, #1
 80128de:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	6919      	ldr	r1, [r3, #16]
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	681a      	ldr	r2, [r3, #0]
 80128ea:	4b3c      	ldr	r3, [pc, #240]	; (80129dc <SPI_CloseTransfer+0x13c>)
 80128ec:	400b      	ands	r3, r1
 80128ee:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	681b      	ldr	r3, [r3, #0]
 80128f4:	689a      	ldr	r2, [r3, #8]
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	681b      	ldr	r3, [r3, #0]
 80128fa:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80128fe:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8012906:	b2db      	uxtb	r3, r3
 8012908:	2b04      	cmp	r3, #4
 801290a:	d014      	beq.n	8012936 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 801290c:	68fb      	ldr	r3, [r7, #12]
 801290e:	f003 0320 	and.w	r3, r3, #32
 8012912:	2b00      	cmp	r3, #0
 8012914:	d00f      	beq.n	8012936 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801291c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	681b      	ldr	r3, [r3, #0]
 801292a:	699a      	ldr	r2, [r3, #24]
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	681b      	ldr	r3, [r3, #0]
 8012930:	f042 0220 	orr.w	r2, r2, #32
 8012934:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 801293c:	b2db      	uxtb	r3, r3
 801293e:	2b03      	cmp	r3, #3
 8012940:	d014      	beq.n	801296c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012948:	2b00      	cmp	r3, #0
 801294a:	d00f      	beq.n	801296c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012952:	f043 0204 	orr.w	r2, r3, #4
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	681b      	ldr	r3, [r3, #0]
 8012960:	699a      	ldr	r2, [r3, #24]
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	681b      	ldr	r3, [r3, #0]
 8012966:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801296a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 801296c:	68fb      	ldr	r3, [r7, #12]
 801296e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8012972:	2b00      	cmp	r3, #0
 8012974:	d00f      	beq.n	8012996 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801297c:	f043 0201 	orr.w	r2, r3, #1
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	681b      	ldr	r3, [r3, #0]
 801298a:	699a      	ldr	r2, [r3, #24]
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	681b      	ldr	r3, [r3, #0]
 8012990:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8012994:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8012996:	68fb      	ldr	r3, [r7, #12]
 8012998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801299c:	2b00      	cmp	r3, #0
 801299e:	d00f      	beq.n	80129c0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80129a6:	f043 0208 	orr.w	r2, r3, #8
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	681b      	ldr	r3, [r3, #0]
 80129b4:	699a      	ldr	r2, [r3, #24]
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	681b      	ldr	r3, [r3, #0]
 80129ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80129be:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	2200      	movs	r2, #0
 80129c4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	2200      	movs	r2, #0
 80129cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80129d0:	bf00      	nop
 80129d2:	3714      	adds	r7, #20
 80129d4:	46bd      	mov	sp, r7
 80129d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129da:	4770      	bx	lr
 80129dc:	fffffc90 	.word	0xfffffc90

080129e0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80129e0:	b480      	push	{r7}
 80129e2:	b085      	sub	sp, #20
 80129e4:	af00      	add	r7, sp, #0
 80129e6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80129ec:	095b      	lsrs	r3, r3, #5
 80129ee:	3301      	adds	r3, #1
 80129f0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	68db      	ldr	r3, [r3, #12]
 80129f6:	3301      	adds	r3, #1
 80129f8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80129fa:	68bb      	ldr	r3, [r7, #8]
 80129fc:	3307      	adds	r3, #7
 80129fe:	08db      	lsrs	r3, r3, #3
 8012a00:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8012a02:	68bb      	ldr	r3, [r7, #8]
 8012a04:	68fa      	ldr	r2, [r7, #12]
 8012a06:	fb02 f303 	mul.w	r3, r2, r3
}
 8012a0a:	4618      	mov	r0, r3
 8012a0c:	3714      	adds	r7, #20
 8012a0e:	46bd      	mov	sp, r7
 8012a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a14:	4770      	bx	lr

08012a16 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012a16:	b580      	push	{r7, lr}
 8012a18:	b082      	sub	sp, #8
 8012a1a:	af00      	add	r7, sp, #0
 8012a1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	d101      	bne.n	8012a28 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012a24:	2301      	movs	r3, #1
 8012a26:	e049      	b.n	8012abc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012a2e:	b2db      	uxtb	r3, r3
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d106      	bne.n	8012a42 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	2200      	movs	r2, #0
 8012a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012a3c:	6878      	ldr	r0, [r7, #4]
 8012a3e:	f7f2 f9cb 	bl	8004dd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	2202      	movs	r2, #2
 8012a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	681a      	ldr	r2, [r3, #0]
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	3304      	adds	r3, #4
 8012a52:	4619      	mov	r1, r3
 8012a54:	4610      	mov	r0, r2
 8012a56:	f000 fe7d 	bl	8013754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	2201      	movs	r2, #1
 8012a5e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	2201      	movs	r2, #1
 8012a66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	2201      	movs	r2, #1
 8012a6e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	2201      	movs	r2, #1
 8012a76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	2201      	movs	r2, #1
 8012a7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	2201      	movs	r2, #1
 8012a86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	2201      	movs	r2, #1
 8012a8e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	2201      	movs	r2, #1
 8012a96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	2201      	movs	r2, #1
 8012a9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	2201      	movs	r2, #1
 8012aa6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	2201      	movs	r2, #1
 8012aae:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	2201      	movs	r2, #1
 8012ab6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012aba:	2300      	movs	r3, #0
}
 8012abc:	4618      	mov	r0, r3
 8012abe:	3708      	adds	r7, #8
 8012ac0:	46bd      	mov	sp, r7
 8012ac2:	bd80      	pop	{r7, pc}

08012ac4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8012ac4:	b480      	push	{r7}
 8012ac6:	b085      	sub	sp, #20
 8012ac8:	af00      	add	r7, sp, #0
 8012aca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012ad2:	b2db      	uxtb	r3, r3
 8012ad4:	2b01      	cmp	r3, #1
 8012ad6:	d001      	beq.n	8012adc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8012ad8:	2301      	movs	r3, #1
 8012ada:	e054      	b.n	8012b86 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	2202      	movs	r2, #2
 8012ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	68da      	ldr	r2, [r3, #12]
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	681b      	ldr	r3, [r3, #0]
 8012aee:	f042 0201 	orr.w	r2, r2, #1
 8012af2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	4a26      	ldr	r2, [pc, #152]	; (8012b94 <HAL_TIM_Base_Start_IT+0xd0>)
 8012afa:	4293      	cmp	r3, r2
 8012afc:	d022      	beq.n	8012b44 <HAL_TIM_Base_Start_IT+0x80>
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012b06:	d01d      	beq.n	8012b44 <HAL_TIM_Base_Start_IT+0x80>
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	681b      	ldr	r3, [r3, #0]
 8012b0c:	4a22      	ldr	r2, [pc, #136]	; (8012b98 <HAL_TIM_Base_Start_IT+0xd4>)
 8012b0e:	4293      	cmp	r3, r2
 8012b10:	d018      	beq.n	8012b44 <HAL_TIM_Base_Start_IT+0x80>
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	4a21      	ldr	r2, [pc, #132]	; (8012b9c <HAL_TIM_Base_Start_IT+0xd8>)
 8012b18:	4293      	cmp	r3, r2
 8012b1a:	d013      	beq.n	8012b44 <HAL_TIM_Base_Start_IT+0x80>
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	4a1f      	ldr	r2, [pc, #124]	; (8012ba0 <HAL_TIM_Base_Start_IT+0xdc>)
 8012b22:	4293      	cmp	r3, r2
 8012b24:	d00e      	beq.n	8012b44 <HAL_TIM_Base_Start_IT+0x80>
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	681b      	ldr	r3, [r3, #0]
 8012b2a:	4a1e      	ldr	r2, [pc, #120]	; (8012ba4 <HAL_TIM_Base_Start_IT+0xe0>)
 8012b2c:	4293      	cmp	r3, r2
 8012b2e:	d009      	beq.n	8012b44 <HAL_TIM_Base_Start_IT+0x80>
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	681b      	ldr	r3, [r3, #0]
 8012b34:	4a1c      	ldr	r2, [pc, #112]	; (8012ba8 <HAL_TIM_Base_Start_IT+0xe4>)
 8012b36:	4293      	cmp	r3, r2
 8012b38:	d004      	beq.n	8012b44 <HAL_TIM_Base_Start_IT+0x80>
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	681b      	ldr	r3, [r3, #0]
 8012b3e:	4a1b      	ldr	r2, [pc, #108]	; (8012bac <HAL_TIM_Base_Start_IT+0xe8>)
 8012b40:	4293      	cmp	r3, r2
 8012b42:	d115      	bne.n	8012b70 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	689a      	ldr	r2, [r3, #8]
 8012b4a:	4b19      	ldr	r3, [pc, #100]	; (8012bb0 <HAL_TIM_Base_Start_IT+0xec>)
 8012b4c:	4013      	ands	r3, r2
 8012b4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	2b06      	cmp	r3, #6
 8012b54:	d015      	beq.n	8012b82 <HAL_TIM_Base_Start_IT+0xbe>
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012b5c:	d011      	beq.n	8012b82 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	681b      	ldr	r3, [r3, #0]
 8012b62:	681a      	ldr	r2, [r3, #0]
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	f042 0201 	orr.w	r2, r2, #1
 8012b6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012b6e:	e008      	b.n	8012b82 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	681b      	ldr	r3, [r3, #0]
 8012b74:	681a      	ldr	r2, [r3, #0]
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	681b      	ldr	r3, [r3, #0]
 8012b7a:	f042 0201 	orr.w	r2, r2, #1
 8012b7e:	601a      	str	r2, [r3, #0]
 8012b80:	e000      	b.n	8012b84 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012b82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012b84:	2300      	movs	r3, #0
}
 8012b86:	4618      	mov	r0, r3
 8012b88:	3714      	adds	r7, #20
 8012b8a:	46bd      	mov	sp, r7
 8012b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b90:	4770      	bx	lr
 8012b92:	bf00      	nop
 8012b94:	40010000 	.word	0x40010000
 8012b98:	40000400 	.word	0x40000400
 8012b9c:	40000800 	.word	0x40000800
 8012ba0:	40000c00 	.word	0x40000c00
 8012ba4:	40010400 	.word	0x40010400
 8012ba8:	40001800 	.word	0x40001800
 8012bac:	40014000 	.word	0x40014000
 8012bb0:	00010007 	.word	0x00010007

08012bb4 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012bb4:	b580      	push	{r7, lr}
 8012bb6:	b084      	sub	sp, #16
 8012bb8:	af00      	add	r7, sp, #0
 8012bba:	6078      	str	r0, [r7, #4]
 8012bbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012bbe:	2300      	movs	r3, #0
 8012bc0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8012bc2:	683b      	ldr	r3, [r7, #0]
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	d109      	bne.n	8012bdc <HAL_TIM_OC_Start_IT+0x28>
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8012bce:	b2db      	uxtb	r3, r3
 8012bd0:	2b01      	cmp	r3, #1
 8012bd2:	bf14      	ite	ne
 8012bd4:	2301      	movne	r3, #1
 8012bd6:	2300      	moveq	r3, #0
 8012bd8:	b2db      	uxtb	r3, r3
 8012bda:	e03c      	b.n	8012c56 <HAL_TIM_OC_Start_IT+0xa2>
 8012bdc:	683b      	ldr	r3, [r7, #0]
 8012bde:	2b04      	cmp	r3, #4
 8012be0:	d109      	bne.n	8012bf6 <HAL_TIM_OC_Start_IT+0x42>
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8012be8:	b2db      	uxtb	r3, r3
 8012bea:	2b01      	cmp	r3, #1
 8012bec:	bf14      	ite	ne
 8012bee:	2301      	movne	r3, #1
 8012bf0:	2300      	moveq	r3, #0
 8012bf2:	b2db      	uxtb	r3, r3
 8012bf4:	e02f      	b.n	8012c56 <HAL_TIM_OC_Start_IT+0xa2>
 8012bf6:	683b      	ldr	r3, [r7, #0]
 8012bf8:	2b08      	cmp	r3, #8
 8012bfa:	d109      	bne.n	8012c10 <HAL_TIM_OC_Start_IT+0x5c>
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012c02:	b2db      	uxtb	r3, r3
 8012c04:	2b01      	cmp	r3, #1
 8012c06:	bf14      	ite	ne
 8012c08:	2301      	movne	r3, #1
 8012c0a:	2300      	moveq	r3, #0
 8012c0c:	b2db      	uxtb	r3, r3
 8012c0e:	e022      	b.n	8012c56 <HAL_TIM_OC_Start_IT+0xa2>
 8012c10:	683b      	ldr	r3, [r7, #0]
 8012c12:	2b0c      	cmp	r3, #12
 8012c14:	d109      	bne.n	8012c2a <HAL_TIM_OC_Start_IT+0x76>
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8012c1c:	b2db      	uxtb	r3, r3
 8012c1e:	2b01      	cmp	r3, #1
 8012c20:	bf14      	ite	ne
 8012c22:	2301      	movne	r3, #1
 8012c24:	2300      	moveq	r3, #0
 8012c26:	b2db      	uxtb	r3, r3
 8012c28:	e015      	b.n	8012c56 <HAL_TIM_OC_Start_IT+0xa2>
 8012c2a:	683b      	ldr	r3, [r7, #0]
 8012c2c:	2b10      	cmp	r3, #16
 8012c2e:	d109      	bne.n	8012c44 <HAL_TIM_OC_Start_IT+0x90>
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012c36:	b2db      	uxtb	r3, r3
 8012c38:	2b01      	cmp	r3, #1
 8012c3a:	bf14      	ite	ne
 8012c3c:	2301      	movne	r3, #1
 8012c3e:	2300      	moveq	r3, #0
 8012c40:	b2db      	uxtb	r3, r3
 8012c42:	e008      	b.n	8012c56 <HAL_TIM_OC_Start_IT+0xa2>
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8012c4a:	b2db      	uxtb	r3, r3
 8012c4c:	2b01      	cmp	r3, #1
 8012c4e:	bf14      	ite	ne
 8012c50:	2301      	movne	r3, #1
 8012c52:	2300      	moveq	r3, #0
 8012c54:	b2db      	uxtb	r3, r3
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	d001      	beq.n	8012c5e <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8012c5a:	2301      	movs	r3, #1
 8012c5c:	e0ec      	b.n	8012e38 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012c5e:	683b      	ldr	r3, [r7, #0]
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	d104      	bne.n	8012c6e <HAL_TIM_OC_Start_IT+0xba>
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	2202      	movs	r2, #2
 8012c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012c6c:	e023      	b.n	8012cb6 <HAL_TIM_OC_Start_IT+0x102>
 8012c6e:	683b      	ldr	r3, [r7, #0]
 8012c70:	2b04      	cmp	r3, #4
 8012c72:	d104      	bne.n	8012c7e <HAL_TIM_OC_Start_IT+0xca>
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	2202      	movs	r2, #2
 8012c78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012c7c:	e01b      	b.n	8012cb6 <HAL_TIM_OC_Start_IT+0x102>
 8012c7e:	683b      	ldr	r3, [r7, #0]
 8012c80:	2b08      	cmp	r3, #8
 8012c82:	d104      	bne.n	8012c8e <HAL_TIM_OC_Start_IT+0xda>
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	2202      	movs	r2, #2
 8012c88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012c8c:	e013      	b.n	8012cb6 <HAL_TIM_OC_Start_IT+0x102>
 8012c8e:	683b      	ldr	r3, [r7, #0]
 8012c90:	2b0c      	cmp	r3, #12
 8012c92:	d104      	bne.n	8012c9e <HAL_TIM_OC_Start_IT+0xea>
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	2202      	movs	r2, #2
 8012c98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012c9c:	e00b      	b.n	8012cb6 <HAL_TIM_OC_Start_IT+0x102>
 8012c9e:	683b      	ldr	r3, [r7, #0]
 8012ca0:	2b10      	cmp	r3, #16
 8012ca2:	d104      	bne.n	8012cae <HAL_TIM_OC_Start_IT+0xfa>
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	2202      	movs	r2, #2
 8012ca8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012cac:	e003      	b.n	8012cb6 <HAL_TIM_OC_Start_IT+0x102>
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	2202      	movs	r2, #2
 8012cb2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 8012cb6:	683b      	ldr	r3, [r7, #0]
 8012cb8:	2b0c      	cmp	r3, #12
 8012cba:	d841      	bhi.n	8012d40 <HAL_TIM_OC_Start_IT+0x18c>
 8012cbc:	a201      	add	r2, pc, #4	; (adr r2, 8012cc4 <HAL_TIM_OC_Start_IT+0x110>)
 8012cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012cc2:	bf00      	nop
 8012cc4:	08012cf9 	.word	0x08012cf9
 8012cc8:	08012d41 	.word	0x08012d41
 8012ccc:	08012d41 	.word	0x08012d41
 8012cd0:	08012d41 	.word	0x08012d41
 8012cd4:	08012d0b 	.word	0x08012d0b
 8012cd8:	08012d41 	.word	0x08012d41
 8012cdc:	08012d41 	.word	0x08012d41
 8012ce0:	08012d41 	.word	0x08012d41
 8012ce4:	08012d1d 	.word	0x08012d1d
 8012ce8:	08012d41 	.word	0x08012d41
 8012cec:	08012d41 	.word	0x08012d41
 8012cf0:	08012d41 	.word	0x08012d41
 8012cf4:	08012d2f 	.word	0x08012d2f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	68da      	ldr	r2, [r3, #12]
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	681b      	ldr	r3, [r3, #0]
 8012d02:	f042 0202 	orr.w	r2, r2, #2
 8012d06:	60da      	str	r2, [r3, #12]
      break;
 8012d08:	e01d      	b.n	8012d46 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	681b      	ldr	r3, [r3, #0]
 8012d0e:	68da      	ldr	r2, [r3, #12]
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	681b      	ldr	r3, [r3, #0]
 8012d14:	f042 0204 	orr.w	r2, r2, #4
 8012d18:	60da      	str	r2, [r3, #12]
      break;
 8012d1a:	e014      	b.n	8012d46 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	68da      	ldr	r2, [r3, #12]
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	681b      	ldr	r3, [r3, #0]
 8012d26:	f042 0208 	orr.w	r2, r2, #8
 8012d2a:	60da      	str	r2, [r3, #12]
      break;
 8012d2c:	e00b      	b.n	8012d46 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	681b      	ldr	r3, [r3, #0]
 8012d32:	68da      	ldr	r2, [r3, #12]
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	681b      	ldr	r3, [r3, #0]
 8012d38:	f042 0210 	orr.w	r2, r2, #16
 8012d3c:	60da      	str	r2, [r3, #12]
      break;
 8012d3e:	e002      	b.n	8012d46 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8012d40:	2301      	movs	r3, #1
 8012d42:	73fb      	strb	r3, [r7, #15]
      break;
 8012d44:	bf00      	nop
  }

  if (status == HAL_OK)
 8012d46:	7bfb      	ldrb	r3, [r7, #15]
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d174      	bne.n	8012e36 <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	2201      	movs	r2, #1
 8012d52:	6839      	ldr	r1, [r7, #0]
 8012d54:	4618      	mov	r0, r3
 8012d56:	f001 f917 	bl	8013f88 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	4a38      	ldr	r2, [pc, #224]	; (8012e40 <HAL_TIM_OC_Start_IT+0x28c>)
 8012d60:	4293      	cmp	r3, r2
 8012d62:	d013      	beq.n	8012d8c <HAL_TIM_OC_Start_IT+0x1d8>
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	681b      	ldr	r3, [r3, #0]
 8012d68:	4a36      	ldr	r2, [pc, #216]	; (8012e44 <HAL_TIM_OC_Start_IT+0x290>)
 8012d6a:	4293      	cmp	r3, r2
 8012d6c:	d00e      	beq.n	8012d8c <HAL_TIM_OC_Start_IT+0x1d8>
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	681b      	ldr	r3, [r3, #0]
 8012d72:	4a35      	ldr	r2, [pc, #212]	; (8012e48 <HAL_TIM_OC_Start_IT+0x294>)
 8012d74:	4293      	cmp	r3, r2
 8012d76:	d009      	beq.n	8012d8c <HAL_TIM_OC_Start_IT+0x1d8>
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	4a33      	ldr	r2, [pc, #204]	; (8012e4c <HAL_TIM_OC_Start_IT+0x298>)
 8012d7e:	4293      	cmp	r3, r2
 8012d80:	d004      	beq.n	8012d8c <HAL_TIM_OC_Start_IT+0x1d8>
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	681b      	ldr	r3, [r3, #0]
 8012d86:	4a32      	ldr	r2, [pc, #200]	; (8012e50 <HAL_TIM_OC_Start_IT+0x29c>)
 8012d88:	4293      	cmp	r3, r2
 8012d8a:	d101      	bne.n	8012d90 <HAL_TIM_OC_Start_IT+0x1dc>
 8012d8c:	2301      	movs	r3, #1
 8012d8e:	e000      	b.n	8012d92 <HAL_TIM_OC_Start_IT+0x1de>
 8012d90:	2300      	movs	r3, #0
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d007      	beq.n	8012da6 <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	681b      	ldr	r3, [r3, #0]
 8012d9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	681b      	ldr	r3, [r3, #0]
 8012da0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8012da4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	681b      	ldr	r3, [r3, #0]
 8012daa:	4a25      	ldr	r2, [pc, #148]	; (8012e40 <HAL_TIM_OC_Start_IT+0x28c>)
 8012dac:	4293      	cmp	r3, r2
 8012dae:	d022      	beq.n	8012df6 <HAL_TIM_OC_Start_IT+0x242>
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	681b      	ldr	r3, [r3, #0]
 8012db4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012db8:	d01d      	beq.n	8012df6 <HAL_TIM_OC_Start_IT+0x242>
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	681b      	ldr	r3, [r3, #0]
 8012dbe:	4a25      	ldr	r2, [pc, #148]	; (8012e54 <HAL_TIM_OC_Start_IT+0x2a0>)
 8012dc0:	4293      	cmp	r3, r2
 8012dc2:	d018      	beq.n	8012df6 <HAL_TIM_OC_Start_IT+0x242>
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	681b      	ldr	r3, [r3, #0]
 8012dc8:	4a23      	ldr	r2, [pc, #140]	; (8012e58 <HAL_TIM_OC_Start_IT+0x2a4>)
 8012dca:	4293      	cmp	r3, r2
 8012dcc:	d013      	beq.n	8012df6 <HAL_TIM_OC_Start_IT+0x242>
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	681b      	ldr	r3, [r3, #0]
 8012dd2:	4a22      	ldr	r2, [pc, #136]	; (8012e5c <HAL_TIM_OC_Start_IT+0x2a8>)
 8012dd4:	4293      	cmp	r3, r2
 8012dd6:	d00e      	beq.n	8012df6 <HAL_TIM_OC_Start_IT+0x242>
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	681b      	ldr	r3, [r3, #0]
 8012ddc:	4a19      	ldr	r2, [pc, #100]	; (8012e44 <HAL_TIM_OC_Start_IT+0x290>)
 8012dde:	4293      	cmp	r3, r2
 8012de0:	d009      	beq.n	8012df6 <HAL_TIM_OC_Start_IT+0x242>
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	681b      	ldr	r3, [r3, #0]
 8012de6:	4a1e      	ldr	r2, [pc, #120]	; (8012e60 <HAL_TIM_OC_Start_IT+0x2ac>)
 8012de8:	4293      	cmp	r3, r2
 8012dea:	d004      	beq.n	8012df6 <HAL_TIM_OC_Start_IT+0x242>
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	681b      	ldr	r3, [r3, #0]
 8012df0:	4a15      	ldr	r2, [pc, #84]	; (8012e48 <HAL_TIM_OC_Start_IT+0x294>)
 8012df2:	4293      	cmp	r3, r2
 8012df4:	d115      	bne.n	8012e22 <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	681b      	ldr	r3, [r3, #0]
 8012dfa:	689a      	ldr	r2, [r3, #8]
 8012dfc:	4b19      	ldr	r3, [pc, #100]	; (8012e64 <HAL_TIM_OC_Start_IT+0x2b0>)
 8012dfe:	4013      	ands	r3, r2
 8012e00:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012e02:	68bb      	ldr	r3, [r7, #8]
 8012e04:	2b06      	cmp	r3, #6
 8012e06:	d015      	beq.n	8012e34 <HAL_TIM_OC_Start_IT+0x280>
 8012e08:	68bb      	ldr	r3, [r7, #8]
 8012e0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012e0e:	d011      	beq.n	8012e34 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	681b      	ldr	r3, [r3, #0]
 8012e14:	681a      	ldr	r2, [r3, #0]
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	681b      	ldr	r3, [r3, #0]
 8012e1a:	f042 0201 	orr.w	r2, r2, #1
 8012e1e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012e20:	e008      	b.n	8012e34 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	681b      	ldr	r3, [r3, #0]
 8012e26:	681a      	ldr	r2, [r3, #0]
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	681b      	ldr	r3, [r3, #0]
 8012e2c:	f042 0201 	orr.w	r2, r2, #1
 8012e30:	601a      	str	r2, [r3, #0]
 8012e32:	e000      	b.n	8012e36 <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012e34:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8012e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e38:	4618      	mov	r0, r3
 8012e3a:	3710      	adds	r7, #16
 8012e3c:	46bd      	mov	sp, r7
 8012e3e:	bd80      	pop	{r7, pc}
 8012e40:	40010000 	.word	0x40010000
 8012e44:	40010400 	.word	0x40010400
 8012e48:	40014000 	.word	0x40014000
 8012e4c:	40014400 	.word	0x40014400
 8012e50:	40014800 	.word	0x40014800
 8012e54:	40000400 	.word	0x40000400
 8012e58:	40000800 	.word	0x40000800
 8012e5c:	40000c00 	.word	0x40000c00
 8012e60:	40001800 	.word	0x40001800
 8012e64:	00010007 	.word	0x00010007

08012e68 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012e68:	b580      	push	{r7, lr}
 8012e6a:	b084      	sub	sp, #16
 8012e6c:	af00      	add	r7, sp, #0
 8012e6e:	6078      	str	r0, [r7, #4]
 8012e70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012e72:	2300      	movs	r3, #0
 8012e74:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8012e76:	683b      	ldr	r3, [r7, #0]
 8012e78:	2b0c      	cmp	r3, #12
 8012e7a:	d841      	bhi.n	8012f00 <HAL_TIM_OC_Stop_IT+0x98>
 8012e7c:	a201      	add	r2, pc, #4	; (adr r2, 8012e84 <HAL_TIM_OC_Stop_IT+0x1c>)
 8012e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e82:	bf00      	nop
 8012e84:	08012eb9 	.word	0x08012eb9
 8012e88:	08012f01 	.word	0x08012f01
 8012e8c:	08012f01 	.word	0x08012f01
 8012e90:	08012f01 	.word	0x08012f01
 8012e94:	08012ecb 	.word	0x08012ecb
 8012e98:	08012f01 	.word	0x08012f01
 8012e9c:	08012f01 	.word	0x08012f01
 8012ea0:	08012f01 	.word	0x08012f01
 8012ea4:	08012edd 	.word	0x08012edd
 8012ea8:	08012f01 	.word	0x08012f01
 8012eac:	08012f01 	.word	0x08012f01
 8012eb0:	08012f01 	.word	0x08012f01
 8012eb4:	08012eef 	.word	0x08012eef
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	681b      	ldr	r3, [r3, #0]
 8012ebc:	68da      	ldr	r2, [r3, #12]
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	681b      	ldr	r3, [r3, #0]
 8012ec2:	f022 0202 	bic.w	r2, r2, #2
 8012ec6:	60da      	str	r2, [r3, #12]
      break;
 8012ec8:	e01d      	b.n	8012f06 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	681b      	ldr	r3, [r3, #0]
 8012ece:	68da      	ldr	r2, [r3, #12]
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	681b      	ldr	r3, [r3, #0]
 8012ed4:	f022 0204 	bic.w	r2, r2, #4
 8012ed8:	60da      	str	r2, [r3, #12]
      break;
 8012eda:	e014      	b.n	8012f06 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	681b      	ldr	r3, [r3, #0]
 8012ee0:	68da      	ldr	r2, [r3, #12]
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	681b      	ldr	r3, [r3, #0]
 8012ee6:	f022 0208 	bic.w	r2, r2, #8
 8012eea:	60da      	str	r2, [r3, #12]
      break;
 8012eec:	e00b      	b.n	8012f06 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	681b      	ldr	r3, [r3, #0]
 8012ef2:	68da      	ldr	r2, [r3, #12]
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	f022 0210 	bic.w	r2, r2, #16
 8012efc:	60da      	str	r2, [r3, #12]
      break;
 8012efe:	e002      	b.n	8012f06 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8012f00:	2301      	movs	r3, #1
 8012f02:	73fb      	strb	r3, [r7, #15]
      break;
 8012f04:	bf00      	nop
  }

  if (status == HAL_OK)
 8012f06:	7bfb      	ldrb	r3, [r7, #15]
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	f040 8081 	bne.w	8013010 <HAL_TIM_OC_Stop_IT+0x1a8>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	681b      	ldr	r3, [r3, #0]
 8012f12:	2200      	movs	r2, #0
 8012f14:	6839      	ldr	r1, [r7, #0]
 8012f16:	4618      	mov	r0, r3
 8012f18:	f001 f836 	bl	8013f88 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	4a3e      	ldr	r2, [pc, #248]	; (801301c <HAL_TIM_OC_Stop_IT+0x1b4>)
 8012f22:	4293      	cmp	r3, r2
 8012f24:	d013      	beq.n	8012f4e <HAL_TIM_OC_Stop_IT+0xe6>
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	4a3d      	ldr	r2, [pc, #244]	; (8013020 <HAL_TIM_OC_Stop_IT+0x1b8>)
 8012f2c:	4293      	cmp	r3, r2
 8012f2e:	d00e      	beq.n	8012f4e <HAL_TIM_OC_Stop_IT+0xe6>
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	681b      	ldr	r3, [r3, #0]
 8012f34:	4a3b      	ldr	r2, [pc, #236]	; (8013024 <HAL_TIM_OC_Stop_IT+0x1bc>)
 8012f36:	4293      	cmp	r3, r2
 8012f38:	d009      	beq.n	8012f4e <HAL_TIM_OC_Stop_IT+0xe6>
 8012f3a:	687b      	ldr	r3, [r7, #4]
 8012f3c:	681b      	ldr	r3, [r3, #0]
 8012f3e:	4a3a      	ldr	r2, [pc, #232]	; (8013028 <HAL_TIM_OC_Stop_IT+0x1c0>)
 8012f40:	4293      	cmp	r3, r2
 8012f42:	d004      	beq.n	8012f4e <HAL_TIM_OC_Stop_IT+0xe6>
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	681b      	ldr	r3, [r3, #0]
 8012f48:	4a38      	ldr	r2, [pc, #224]	; (801302c <HAL_TIM_OC_Stop_IT+0x1c4>)
 8012f4a:	4293      	cmp	r3, r2
 8012f4c:	d101      	bne.n	8012f52 <HAL_TIM_OC_Stop_IT+0xea>
 8012f4e:	2301      	movs	r3, #1
 8012f50:	e000      	b.n	8012f54 <HAL_TIM_OC_Stop_IT+0xec>
 8012f52:	2300      	movs	r3, #0
 8012f54:	2b00      	cmp	r3, #0
 8012f56:	d017      	beq.n	8012f88 <HAL_TIM_OC_Stop_IT+0x120>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	681b      	ldr	r3, [r3, #0]
 8012f5c:	6a1a      	ldr	r2, [r3, #32]
 8012f5e:	f241 1311 	movw	r3, #4369	; 0x1111
 8012f62:	4013      	ands	r3, r2
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	d10f      	bne.n	8012f88 <HAL_TIM_OC_Stop_IT+0x120>
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	681b      	ldr	r3, [r3, #0]
 8012f6c:	6a1a      	ldr	r2, [r3, #32]
 8012f6e:	f240 4344 	movw	r3, #1092	; 0x444
 8012f72:	4013      	ands	r3, r2
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d107      	bne.n	8012f88 <HAL_TIM_OC_Stop_IT+0x120>
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	681b      	ldr	r3, [r3, #0]
 8012f7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8012f86:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	681b      	ldr	r3, [r3, #0]
 8012f8c:	6a1a      	ldr	r2, [r3, #32]
 8012f8e:	f241 1311 	movw	r3, #4369	; 0x1111
 8012f92:	4013      	ands	r3, r2
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	d10f      	bne.n	8012fb8 <HAL_TIM_OC_Stop_IT+0x150>
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	6a1a      	ldr	r2, [r3, #32]
 8012f9e:	f240 4344 	movw	r3, #1092	; 0x444
 8012fa2:	4013      	ands	r3, r2
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d107      	bne.n	8012fb8 <HAL_TIM_OC_Stop_IT+0x150>
 8012fa8:	687b      	ldr	r3, [r7, #4]
 8012faa:	681b      	ldr	r3, [r3, #0]
 8012fac:	681a      	ldr	r2, [r3, #0]
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	f022 0201 	bic.w	r2, r2, #1
 8012fb6:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012fb8:	683b      	ldr	r3, [r7, #0]
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	d104      	bne.n	8012fc8 <HAL_TIM_OC_Stop_IT+0x160>
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	2201      	movs	r2, #1
 8012fc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012fc6:	e023      	b.n	8013010 <HAL_TIM_OC_Stop_IT+0x1a8>
 8012fc8:	683b      	ldr	r3, [r7, #0]
 8012fca:	2b04      	cmp	r3, #4
 8012fcc:	d104      	bne.n	8012fd8 <HAL_TIM_OC_Stop_IT+0x170>
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	2201      	movs	r2, #1
 8012fd2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012fd6:	e01b      	b.n	8013010 <HAL_TIM_OC_Stop_IT+0x1a8>
 8012fd8:	683b      	ldr	r3, [r7, #0]
 8012fda:	2b08      	cmp	r3, #8
 8012fdc:	d104      	bne.n	8012fe8 <HAL_TIM_OC_Stop_IT+0x180>
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	2201      	movs	r2, #1
 8012fe2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012fe6:	e013      	b.n	8013010 <HAL_TIM_OC_Stop_IT+0x1a8>
 8012fe8:	683b      	ldr	r3, [r7, #0]
 8012fea:	2b0c      	cmp	r3, #12
 8012fec:	d104      	bne.n	8012ff8 <HAL_TIM_OC_Stop_IT+0x190>
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	2201      	movs	r2, #1
 8012ff2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012ff6:	e00b      	b.n	8013010 <HAL_TIM_OC_Stop_IT+0x1a8>
 8012ff8:	683b      	ldr	r3, [r7, #0]
 8012ffa:	2b10      	cmp	r3, #16
 8012ffc:	d104      	bne.n	8013008 <HAL_TIM_OC_Stop_IT+0x1a0>
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	2201      	movs	r2, #1
 8013002:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8013006:	e003      	b.n	8013010 <HAL_TIM_OC_Stop_IT+0x1a8>
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	2201      	movs	r2, #1
 801300c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 8013010:	7bfb      	ldrb	r3, [r7, #15]
}
 8013012:	4618      	mov	r0, r3
 8013014:	3710      	adds	r7, #16
 8013016:	46bd      	mov	sp, r7
 8013018:	bd80      	pop	{r7, pc}
 801301a:	bf00      	nop
 801301c:	40010000 	.word	0x40010000
 8013020:	40010400 	.word	0x40010400
 8013024:	40014000 	.word	0x40014000
 8013028:	40014400 	.word	0x40014400
 801302c:	40014800 	.word	0x40014800

08013030 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8013030:	b580      	push	{r7, lr}
 8013032:	b082      	sub	sp, #8
 8013034:	af00      	add	r7, sp, #0
 8013036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	2b00      	cmp	r3, #0
 801303c:	d101      	bne.n	8013042 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801303e:	2301      	movs	r3, #1
 8013040:	e049      	b.n	80130d6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013048:	b2db      	uxtb	r3, r3
 801304a:	2b00      	cmp	r3, #0
 801304c:	d106      	bne.n	801305c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	2200      	movs	r2, #0
 8013052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8013056:	6878      	ldr	r0, [r7, #4]
 8013058:	f000 f841 	bl	80130de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	2202      	movs	r2, #2
 8013060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	681a      	ldr	r2, [r3, #0]
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	3304      	adds	r3, #4
 801306c:	4619      	mov	r1, r3
 801306e:	4610      	mov	r0, r2
 8013070:	f000 fb70 	bl	8013754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	2201      	movs	r2, #1
 8013078:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	2201      	movs	r2, #1
 8013080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	2201      	movs	r2, #1
 8013088:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	2201      	movs	r2, #1
 8013090:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8013094:	687b      	ldr	r3, [r7, #4]
 8013096:	2201      	movs	r2, #1
 8013098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	2201      	movs	r2, #1
 80130a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	2201      	movs	r2, #1
 80130a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	2201      	movs	r2, #1
 80130b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	2201      	movs	r2, #1
 80130b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	2201      	movs	r2, #1
 80130c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	2201      	movs	r2, #1
 80130c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	2201      	movs	r2, #1
 80130d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80130d4:	2300      	movs	r3, #0
}
 80130d6:	4618      	mov	r0, r3
 80130d8:	3708      	adds	r7, #8
 80130da:	46bd      	mov	sp, r7
 80130dc:	bd80      	pop	{r7, pc}

080130de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80130de:	b480      	push	{r7}
 80130e0:	b083      	sub	sp, #12
 80130e2:	af00      	add	r7, sp, #0
 80130e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80130e6:	bf00      	nop
 80130e8:	370c      	adds	r7, #12
 80130ea:	46bd      	mov	sp, r7
 80130ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130f0:	4770      	bx	lr

080130f2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80130f2:	b580      	push	{r7, lr}
 80130f4:	b084      	sub	sp, #16
 80130f6:	af00      	add	r7, sp, #0
 80130f8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80130fa:	687b      	ldr	r3, [r7, #4]
 80130fc:	681b      	ldr	r3, [r3, #0]
 80130fe:	68db      	ldr	r3, [r3, #12]
 8013100:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	681b      	ldr	r3, [r3, #0]
 8013106:	691b      	ldr	r3, [r3, #16]
 8013108:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801310a:	68bb      	ldr	r3, [r7, #8]
 801310c:	f003 0302 	and.w	r3, r3, #2
 8013110:	2b00      	cmp	r3, #0
 8013112:	d020      	beq.n	8013156 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8013114:	68fb      	ldr	r3, [r7, #12]
 8013116:	f003 0302 	and.w	r3, r3, #2
 801311a:	2b00      	cmp	r3, #0
 801311c:	d01b      	beq.n	8013156 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	681b      	ldr	r3, [r3, #0]
 8013122:	f06f 0202 	mvn.w	r2, #2
 8013126:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	2201      	movs	r2, #1
 801312c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	681b      	ldr	r3, [r3, #0]
 8013132:	699b      	ldr	r3, [r3, #24]
 8013134:	f003 0303 	and.w	r3, r3, #3
 8013138:	2b00      	cmp	r3, #0
 801313a:	d003      	beq.n	8013144 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801313c:	6878      	ldr	r0, [r7, #4]
 801313e:	f000 faeb 	bl	8013718 <HAL_TIM_IC_CaptureCallback>
 8013142:	e005      	b.n	8013150 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8013144:	6878      	ldr	r0, [r7, #4]
 8013146:	f7ef fd83 	bl	8002c50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801314a:	6878      	ldr	r0, [r7, #4]
 801314c:	f000 faee 	bl	801372c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	2200      	movs	r2, #0
 8013154:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8013156:	68bb      	ldr	r3, [r7, #8]
 8013158:	f003 0304 	and.w	r3, r3, #4
 801315c:	2b00      	cmp	r3, #0
 801315e:	d020      	beq.n	80131a2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8013160:	68fb      	ldr	r3, [r7, #12]
 8013162:	f003 0304 	and.w	r3, r3, #4
 8013166:	2b00      	cmp	r3, #0
 8013168:	d01b      	beq.n	80131a2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	681b      	ldr	r3, [r3, #0]
 801316e:	f06f 0204 	mvn.w	r2, #4
 8013172:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	2202      	movs	r2, #2
 8013178:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	681b      	ldr	r3, [r3, #0]
 801317e:	699b      	ldr	r3, [r3, #24]
 8013180:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013184:	2b00      	cmp	r3, #0
 8013186:	d003      	beq.n	8013190 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013188:	6878      	ldr	r0, [r7, #4]
 801318a:	f000 fac5 	bl	8013718 <HAL_TIM_IC_CaptureCallback>
 801318e:	e005      	b.n	801319c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013190:	6878      	ldr	r0, [r7, #4]
 8013192:	f7ef fd5d 	bl	8002c50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013196:	6878      	ldr	r0, [r7, #4]
 8013198:	f000 fac8 	bl	801372c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	2200      	movs	r2, #0
 80131a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80131a2:	68bb      	ldr	r3, [r7, #8]
 80131a4:	f003 0308 	and.w	r3, r3, #8
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d020      	beq.n	80131ee <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80131ac:	68fb      	ldr	r3, [r7, #12]
 80131ae:	f003 0308 	and.w	r3, r3, #8
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d01b      	beq.n	80131ee <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	f06f 0208 	mvn.w	r2, #8
 80131be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	2204      	movs	r2, #4
 80131c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	681b      	ldr	r3, [r3, #0]
 80131ca:	69db      	ldr	r3, [r3, #28]
 80131cc:	f003 0303 	and.w	r3, r3, #3
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	d003      	beq.n	80131dc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80131d4:	6878      	ldr	r0, [r7, #4]
 80131d6:	f000 fa9f 	bl	8013718 <HAL_TIM_IC_CaptureCallback>
 80131da:	e005      	b.n	80131e8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80131dc:	6878      	ldr	r0, [r7, #4]
 80131de:	f7ef fd37 	bl	8002c50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80131e2:	6878      	ldr	r0, [r7, #4]
 80131e4:	f000 faa2 	bl	801372c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	2200      	movs	r2, #0
 80131ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80131ee:	68bb      	ldr	r3, [r7, #8]
 80131f0:	f003 0310 	and.w	r3, r3, #16
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d020      	beq.n	801323a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80131f8:	68fb      	ldr	r3, [r7, #12]
 80131fa:	f003 0310 	and.w	r3, r3, #16
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d01b      	beq.n	801323a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	681b      	ldr	r3, [r3, #0]
 8013206:	f06f 0210 	mvn.w	r2, #16
 801320a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	2208      	movs	r2, #8
 8013210:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	681b      	ldr	r3, [r3, #0]
 8013216:	69db      	ldr	r3, [r3, #28]
 8013218:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801321c:	2b00      	cmp	r3, #0
 801321e:	d003      	beq.n	8013228 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013220:	6878      	ldr	r0, [r7, #4]
 8013222:	f000 fa79 	bl	8013718 <HAL_TIM_IC_CaptureCallback>
 8013226:	e005      	b.n	8013234 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013228:	6878      	ldr	r0, [r7, #4]
 801322a:	f7ef fd11 	bl	8002c50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801322e:	6878      	ldr	r0, [r7, #4]
 8013230:	f000 fa7c 	bl	801372c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	2200      	movs	r2, #0
 8013238:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801323a:	68bb      	ldr	r3, [r7, #8]
 801323c:	f003 0301 	and.w	r3, r3, #1
 8013240:	2b00      	cmp	r3, #0
 8013242:	d00c      	beq.n	801325e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	f003 0301 	and.w	r3, r3, #1
 801324a:	2b00      	cmp	r3, #0
 801324c:	d007      	beq.n	801325e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	f06f 0201 	mvn.w	r2, #1
 8013256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8013258:	6878      	ldr	r0, [r7, #4]
 801325a:	f7f0 fbc7 	bl	80039ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801325e:	68bb      	ldr	r3, [r7, #8]
 8013260:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013264:	2b00      	cmp	r3, #0
 8013266:	d104      	bne.n	8013272 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8013268:	68bb      	ldr	r3, [r7, #8]
 801326a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801326e:	2b00      	cmp	r3, #0
 8013270:	d00c      	beq.n	801328c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8013272:	68fb      	ldr	r3, [r7, #12]
 8013274:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013278:	2b00      	cmp	r3, #0
 801327a:	d007      	beq.n	801328c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801327c:	687b      	ldr	r3, [r7, #4]
 801327e:	681b      	ldr	r3, [r3, #0]
 8013280:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8013284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8013286:	6878      	ldr	r0, [r7, #4]
 8013288:	f000 ffba 	bl	8014200 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801328c:	68bb      	ldr	r3, [r7, #8]
 801328e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013292:	2b00      	cmp	r3, #0
 8013294:	d00c      	beq.n	80132b0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8013296:	68fb      	ldr	r3, [r7, #12]
 8013298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801329c:	2b00      	cmp	r3, #0
 801329e:	d007      	beq.n	80132b0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80132a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80132aa:	6878      	ldr	r0, [r7, #4]
 80132ac:	f000 ffb2 	bl	8014214 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80132b0:	68bb      	ldr	r3, [r7, #8]
 80132b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	d00c      	beq.n	80132d4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80132ba:	68fb      	ldr	r3, [r7, #12]
 80132bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	d007      	beq.n	80132d4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80132cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80132ce:	6878      	ldr	r0, [r7, #4]
 80132d0:	f000 fa36 	bl	8013740 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80132d4:	68bb      	ldr	r3, [r7, #8]
 80132d6:	f003 0320 	and.w	r3, r3, #32
 80132da:	2b00      	cmp	r3, #0
 80132dc:	d00c      	beq.n	80132f8 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80132de:	68fb      	ldr	r3, [r7, #12]
 80132e0:	f003 0320 	and.w	r3, r3, #32
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d007      	beq.n	80132f8 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	681b      	ldr	r3, [r3, #0]
 80132ec:	f06f 0220 	mvn.w	r2, #32
 80132f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80132f2:	6878      	ldr	r0, [r7, #4]
 80132f4:	f000 ff7a 	bl	80141ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80132f8:	bf00      	nop
 80132fa:	3710      	adds	r7, #16
 80132fc:	46bd      	mov	sp, r7
 80132fe:	bd80      	pop	{r7, pc}

08013300 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8013300:	b580      	push	{r7, lr}
 8013302:	b086      	sub	sp, #24
 8013304:	af00      	add	r7, sp, #0
 8013306:	60f8      	str	r0, [r7, #12]
 8013308:	60b9      	str	r1, [r7, #8]
 801330a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801330c:	2300      	movs	r3, #0
 801330e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8013310:	68fb      	ldr	r3, [r7, #12]
 8013312:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013316:	2b01      	cmp	r3, #1
 8013318:	d101      	bne.n	801331e <HAL_TIM_PWM_ConfigChannel+0x1e>
 801331a:	2302      	movs	r3, #2
 801331c:	e0ff      	b.n	801351e <HAL_TIM_PWM_ConfigChannel+0x21e>
 801331e:	68fb      	ldr	r3, [r7, #12]
 8013320:	2201      	movs	r2, #1
 8013322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	2b14      	cmp	r3, #20
 801332a:	f200 80f0 	bhi.w	801350e <HAL_TIM_PWM_ConfigChannel+0x20e>
 801332e:	a201      	add	r2, pc, #4	; (adr r2, 8013334 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8013330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013334:	08013389 	.word	0x08013389
 8013338:	0801350f 	.word	0x0801350f
 801333c:	0801350f 	.word	0x0801350f
 8013340:	0801350f 	.word	0x0801350f
 8013344:	080133c9 	.word	0x080133c9
 8013348:	0801350f 	.word	0x0801350f
 801334c:	0801350f 	.word	0x0801350f
 8013350:	0801350f 	.word	0x0801350f
 8013354:	0801340b 	.word	0x0801340b
 8013358:	0801350f 	.word	0x0801350f
 801335c:	0801350f 	.word	0x0801350f
 8013360:	0801350f 	.word	0x0801350f
 8013364:	0801344b 	.word	0x0801344b
 8013368:	0801350f 	.word	0x0801350f
 801336c:	0801350f 	.word	0x0801350f
 8013370:	0801350f 	.word	0x0801350f
 8013374:	0801348d 	.word	0x0801348d
 8013378:	0801350f 	.word	0x0801350f
 801337c:	0801350f 	.word	0x0801350f
 8013380:	0801350f 	.word	0x0801350f
 8013384:	080134cd 	.word	0x080134cd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	681b      	ldr	r3, [r3, #0]
 801338c:	68b9      	ldr	r1, [r7, #8]
 801338e:	4618      	mov	r0, r3
 8013390:	f000 fa86 	bl	80138a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8013394:	68fb      	ldr	r3, [r7, #12]
 8013396:	681b      	ldr	r3, [r3, #0]
 8013398:	699a      	ldr	r2, [r3, #24]
 801339a:	68fb      	ldr	r3, [r7, #12]
 801339c:	681b      	ldr	r3, [r3, #0]
 801339e:	f042 0208 	orr.w	r2, r2, #8
 80133a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	699a      	ldr	r2, [r3, #24]
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	f022 0204 	bic.w	r2, r2, #4
 80133b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80133b4:	68fb      	ldr	r3, [r7, #12]
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	6999      	ldr	r1, [r3, #24]
 80133ba:	68bb      	ldr	r3, [r7, #8]
 80133bc:	691a      	ldr	r2, [r3, #16]
 80133be:	68fb      	ldr	r3, [r7, #12]
 80133c0:	681b      	ldr	r3, [r3, #0]
 80133c2:	430a      	orrs	r2, r1
 80133c4:	619a      	str	r2, [r3, #24]
      break;
 80133c6:	e0a5      	b.n	8013514 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80133c8:	68fb      	ldr	r3, [r7, #12]
 80133ca:	681b      	ldr	r3, [r3, #0]
 80133cc:	68b9      	ldr	r1, [r7, #8]
 80133ce:	4618      	mov	r0, r3
 80133d0:	f000 faf6 	bl	80139c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80133d4:	68fb      	ldr	r3, [r7, #12]
 80133d6:	681b      	ldr	r3, [r3, #0]
 80133d8:	699a      	ldr	r2, [r3, #24]
 80133da:	68fb      	ldr	r3, [r7, #12]
 80133dc:	681b      	ldr	r3, [r3, #0]
 80133de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80133e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80133e4:	68fb      	ldr	r3, [r7, #12]
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	699a      	ldr	r2, [r3, #24]
 80133ea:	68fb      	ldr	r3, [r7, #12]
 80133ec:	681b      	ldr	r3, [r3, #0]
 80133ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80133f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	681b      	ldr	r3, [r3, #0]
 80133f8:	6999      	ldr	r1, [r3, #24]
 80133fa:	68bb      	ldr	r3, [r7, #8]
 80133fc:	691b      	ldr	r3, [r3, #16]
 80133fe:	021a      	lsls	r2, r3, #8
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	681b      	ldr	r3, [r3, #0]
 8013404:	430a      	orrs	r2, r1
 8013406:	619a      	str	r2, [r3, #24]
      break;
 8013408:	e084      	b.n	8013514 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801340a:	68fb      	ldr	r3, [r7, #12]
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	68b9      	ldr	r1, [r7, #8]
 8013410:	4618      	mov	r0, r3
 8013412:	f000 fb5f 	bl	8013ad4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8013416:	68fb      	ldr	r3, [r7, #12]
 8013418:	681b      	ldr	r3, [r3, #0]
 801341a:	69da      	ldr	r2, [r3, #28]
 801341c:	68fb      	ldr	r3, [r7, #12]
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	f042 0208 	orr.w	r2, r2, #8
 8013424:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8013426:	68fb      	ldr	r3, [r7, #12]
 8013428:	681b      	ldr	r3, [r3, #0]
 801342a:	69da      	ldr	r2, [r3, #28]
 801342c:	68fb      	ldr	r3, [r7, #12]
 801342e:	681b      	ldr	r3, [r3, #0]
 8013430:	f022 0204 	bic.w	r2, r2, #4
 8013434:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8013436:	68fb      	ldr	r3, [r7, #12]
 8013438:	681b      	ldr	r3, [r3, #0]
 801343a:	69d9      	ldr	r1, [r3, #28]
 801343c:	68bb      	ldr	r3, [r7, #8]
 801343e:	691a      	ldr	r2, [r3, #16]
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	681b      	ldr	r3, [r3, #0]
 8013444:	430a      	orrs	r2, r1
 8013446:	61da      	str	r2, [r3, #28]
      break;
 8013448:	e064      	b.n	8013514 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	681b      	ldr	r3, [r3, #0]
 801344e:	68b9      	ldr	r1, [r7, #8]
 8013450:	4618      	mov	r0, r3
 8013452:	f000 fbc7 	bl	8013be4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8013456:	68fb      	ldr	r3, [r7, #12]
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	69da      	ldr	r2, [r3, #28]
 801345c:	68fb      	ldr	r3, [r7, #12]
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013464:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8013466:	68fb      	ldr	r3, [r7, #12]
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	69da      	ldr	r2, [r3, #28]
 801346c:	68fb      	ldr	r3, [r7, #12]
 801346e:	681b      	ldr	r3, [r3, #0]
 8013470:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8013474:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8013476:	68fb      	ldr	r3, [r7, #12]
 8013478:	681b      	ldr	r3, [r3, #0]
 801347a:	69d9      	ldr	r1, [r3, #28]
 801347c:	68bb      	ldr	r3, [r7, #8]
 801347e:	691b      	ldr	r3, [r3, #16]
 8013480:	021a      	lsls	r2, r3, #8
 8013482:	68fb      	ldr	r3, [r7, #12]
 8013484:	681b      	ldr	r3, [r3, #0]
 8013486:	430a      	orrs	r2, r1
 8013488:	61da      	str	r2, [r3, #28]
      break;
 801348a:	e043      	b.n	8013514 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 801348c:	68fb      	ldr	r3, [r7, #12]
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	68b9      	ldr	r1, [r7, #8]
 8013492:	4618      	mov	r0, r3
 8013494:	f000 fc10 	bl	8013cb8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8013498:	68fb      	ldr	r3, [r7, #12]
 801349a:	681b      	ldr	r3, [r3, #0]
 801349c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801349e:	68fb      	ldr	r3, [r7, #12]
 80134a0:	681b      	ldr	r3, [r3, #0]
 80134a2:	f042 0208 	orr.w	r2, r2, #8
 80134a6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80134a8:	68fb      	ldr	r3, [r7, #12]
 80134aa:	681b      	ldr	r3, [r3, #0]
 80134ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	681b      	ldr	r3, [r3, #0]
 80134b2:	f022 0204 	bic.w	r2, r2, #4
 80134b6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	681b      	ldr	r3, [r3, #0]
 80134bc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80134be:	68bb      	ldr	r3, [r7, #8]
 80134c0:	691a      	ldr	r2, [r3, #16]
 80134c2:	68fb      	ldr	r3, [r7, #12]
 80134c4:	681b      	ldr	r3, [r3, #0]
 80134c6:	430a      	orrs	r2, r1
 80134c8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80134ca:	e023      	b.n	8013514 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80134cc:	68fb      	ldr	r3, [r7, #12]
 80134ce:	681b      	ldr	r3, [r3, #0]
 80134d0:	68b9      	ldr	r1, [r7, #8]
 80134d2:	4618      	mov	r0, r3
 80134d4:	f000 fc54 	bl	8013d80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80134d8:	68fb      	ldr	r3, [r7, #12]
 80134da:	681b      	ldr	r3, [r3, #0]
 80134dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80134de:	68fb      	ldr	r3, [r7, #12]
 80134e0:	681b      	ldr	r3, [r3, #0]
 80134e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80134e6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80134e8:	68fb      	ldr	r3, [r7, #12]
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80134ee:	68fb      	ldr	r3, [r7, #12]
 80134f0:	681b      	ldr	r3, [r3, #0]
 80134f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80134f6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80134f8:	68fb      	ldr	r3, [r7, #12]
 80134fa:	681b      	ldr	r3, [r3, #0]
 80134fc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80134fe:	68bb      	ldr	r3, [r7, #8]
 8013500:	691b      	ldr	r3, [r3, #16]
 8013502:	021a      	lsls	r2, r3, #8
 8013504:	68fb      	ldr	r3, [r7, #12]
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	430a      	orrs	r2, r1
 801350a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 801350c:	e002      	b.n	8013514 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 801350e:	2301      	movs	r3, #1
 8013510:	75fb      	strb	r3, [r7, #23]
      break;
 8013512:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8013514:	68fb      	ldr	r3, [r7, #12]
 8013516:	2200      	movs	r2, #0
 8013518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 801351c:	7dfb      	ldrb	r3, [r7, #23]
}
 801351e:	4618      	mov	r0, r3
 8013520:	3718      	adds	r7, #24
 8013522:	46bd      	mov	sp, r7
 8013524:	bd80      	pop	{r7, pc}
 8013526:	bf00      	nop

08013528 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8013528:	b580      	push	{r7, lr}
 801352a:	b084      	sub	sp, #16
 801352c:	af00      	add	r7, sp, #0
 801352e:	6078      	str	r0, [r7, #4]
 8013530:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8013532:	2300      	movs	r3, #0
 8013534:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801353c:	2b01      	cmp	r3, #1
 801353e:	d101      	bne.n	8013544 <HAL_TIM_ConfigClockSource+0x1c>
 8013540:	2302      	movs	r3, #2
 8013542:	e0dc      	b.n	80136fe <HAL_TIM_ConfigClockSource+0x1d6>
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	2201      	movs	r2, #1
 8013548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801354c:	687b      	ldr	r3, [r7, #4]
 801354e:	2202      	movs	r2, #2
 8013550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	689b      	ldr	r3, [r3, #8]
 801355a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801355c:	68ba      	ldr	r2, [r7, #8]
 801355e:	4b6a      	ldr	r3, [pc, #424]	; (8013708 <HAL_TIM_ConfigClockSource+0x1e0>)
 8013560:	4013      	ands	r3, r2
 8013562:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013564:	68bb      	ldr	r3, [r7, #8]
 8013566:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801356a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	68ba      	ldr	r2, [r7, #8]
 8013572:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8013574:	683b      	ldr	r3, [r7, #0]
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	4a64      	ldr	r2, [pc, #400]	; (801370c <HAL_TIM_ConfigClockSource+0x1e4>)
 801357a:	4293      	cmp	r3, r2
 801357c:	f000 80a9 	beq.w	80136d2 <HAL_TIM_ConfigClockSource+0x1aa>
 8013580:	4a62      	ldr	r2, [pc, #392]	; (801370c <HAL_TIM_ConfigClockSource+0x1e4>)
 8013582:	4293      	cmp	r3, r2
 8013584:	f200 80ae 	bhi.w	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 8013588:	4a61      	ldr	r2, [pc, #388]	; (8013710 <HAL_TIM_ConfigClockSource+0x1e8>)
 801358a:	4293      	cmp	r3, r2
 801358c:	f000 80a1 	beq.w	80136d2 <HAL_TIM_ConfigClockSource+0x1aa>
 8013590:	4a5f      	ldr	r2, [pc, #380]	; (8013710 <HAL_TIM_ConfigClockSource+0x1e8>)
 8013592:	4293      	cmp	r3, r2
 8013594:	f200 80a6 	bhi.w	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 8013598:	4a5e      	ldr	r2, [pc, #376]	; (8013714 <HAL_TIM_ConfigClockSource+0x1ec>)
 801359a:	4293      	cmp	r3, r2
 801359c:	f000 8099 	beq.w	80136d2 <HAL_TIM_ConfigClockSource+0x1aa>
 80135a0:	4a5c      	ldr	r2, [pc, #368]	; (8013714 <HAL_TIM_ConfigClockSource+0x1ec>)
 80135a2:	4293      	cmp	r3, r2
 80135a4:	f200 809e 	bhi.w	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80135a8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80135ac:	f000 8091 	beq.w	80136d2 <HAL_TIM_ConfigClockSource+0x1aa>
 80135b0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80135b4:	f200 8096 	bhi.w	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80135b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80135bc:	f000 8089 	beq.w	80136d2 <HAL_TIM_ConfigClockSource+0x1aa>
 80135c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80135c4:	f200 808e 	bhi.w	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80135c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80135cc:	d03e      	beq.n	801364c <HAL_TIM_ConfigClockSource+0x124>
 80135ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80135d2:	f200 8087 	bhi.w	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80135d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80135da:	f000 8086 	beq.w	80136ea <HAL_TIM_ConfigClockSource+0x1c2>
 80135de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80135e2:	d87f      	bhi.n	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80135e4:	2b70      	cmp	r3, #112	; 0x70
 80135e6:	d01a      	beq.n	801361e <HAL_TIM_ConfigClockSource+0xf6>
 80135e8:	2b70      	cmp	r3, #112	; 0x70
 80135ea:	d87b      	bhi.n	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80135ec:	2b60      	cmp	r3, #96	; 0x60
 80135ee:	d050      	beq.n	8013692 <HAL_TIM_ConfigClockSource+0x16a>
 80135f0:	2b60      	cmp	r3, #96	; 0x60
 80135f2:	d877      	bhi.n	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80135f4:	2b50      	cmp	r3, #80	; 0x50
 80135f6:	d03c      	beq.n	8013672 <HAL_TIM_ConfigClockSource+0x14a>
 80135f8:	2b50      	cmp	r3, #80	; 0x50
 80135fa:	d873      	bhi.n	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80135fc:	2b40      	cmp	r3, #64	; 0x40
 80135fe:	d058      	beq.n	80136b2 <HAL_TIM_ConfigClockSource+0x18a>
 8013600:	2b40      	cmp	r3, #64	; 0x40
 8013602:	d86f      	bhi.n	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 8013604:	2b30      	cmp	r3, #48	; 0x30
 8013606:	d064      	beq.n	80136d2 <HAL_TIM_ConfigClockSource+0x1aa>
 8013608:	2b30      	cmp	r3, #48	; 0x30
 801360a:	d86b      	bhi.n	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 801360c:	2b20      	cmp	r3, #32
 801360e:	d060      	beq.n	80136d2 <HAL_TIM_ConfigClockSource+0x1aa>
 8013610:	2b20      	cmp	r3, #32
 8013612:	d867      	bhi.n	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
 8013614:	2b00      	cmp	r3, #0
 8013616:	d05c      	beq.n	80136d2 <HAL_TIM_ConfigClockSource+0x1aa>
 8013618:	2b10      	cmp	r3, #16
 801361a:	d05a      	beq.n	80136d2 <HAL_TIM_ConfigClockSource+0x1aa>
 801361c:	e062      	b.n	80136e4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	6818      	ldr	r0, [r3, #0]
 8013622:	683b      	ldr	r3, [r7, #0]
 8013624:	6899      	ldr	r1, [r3, #8]
 8013626:	683b      	ldr	r3, [r7, #0]
 8013628:	685a      	ldr	r2, [r3, #4]
 801362a:	683b      	ldr	r3, [r7, #0]
 801362c:	68db      	ldr	r3, [r3, #12]
 801362e:	f000 fc8b 	bl	8013f48 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	681b      	ldr	r3, [r3, #0]
 8013636:	689b      	ldr	r3, [r3, #8]
 8013638:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801363a:	68bb      	ldr	r3, [r7, #8]
 801363c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8013640:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	68ba      	ldr	r2, [r7, #8]
 8013648:	609a      	str	r2, [r3, #8]
      break;
 801364a:	e04f      	b.n	80136ec <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	6818      	ldr	r0, [r3, #0]
 8013650:	683b      	ldr	r3, [r7, #0]
 8013652:	6899      	ldr	r1, [r3, #8]
 8013654:	683b      	ldr	r3, [r7, #0]
 8013656:	685a      	ldr	r2, [r3, #4]
 8013658:	683b      	ldr	r3, [r7, #0]
 801365a:	68db      	ldr	r3, [r3, #12]
 801365c:	f000 fc74 	bl	8013f48 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	689a      	ldr	r2, [r3, #8]
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	681b      	ldr	r3, [r3, #0]
 801366a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801366e:	609a      	str	r2, [r3, #8]
      break;
 8013670:	e03c      	b.n	80136ec <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	6818      	ldr	r0, [r3, #0]
 8013676:	683b      	ldr	r3, [r7, #0]
 8013678:	6859      	ldr	r1, [r3, #4]
 801367a:	683b      	ldr	r3, [r7, #0]
 801367c:	68db      	ldr	r3, [r3, #12]
 801367e:	461a      	mov	r2, r3
 8013680:	f000 fbe4 	bl	8013e4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	681b      	ldr	r3, [r3, #0]
 8013688:	2150      	movs	r1, #80	; 0x50
 801368a:	4618      	mov	r0, r3
 801368c:	f000 fc3e 	bl	8013f0c <TIM_ITRx_SetConfig>
      break;
 8013690:	e02c      	b.n	80136ec <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	6818      	ldr	r0, [r3, #0]
 8013696:	683b      	ldr	r3, [r7, #0]
 8013698:	6859      	ldr	r1, [r3, #4]
 801369a:	683b      	ldr	r3, [r7, #0]
 801369c:	68db      	ldr	r3, [r3, #12]
 801369e:	461a      	mov	r2, r3
 80136a0:	f000 fc03 	bl	8013eaa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	2160      	movs	r1, #96	; 0x60
 80136aa:	4618      	mov	r0, r3
 80136ac:	f000 fc2e 	bl	8013f0c <TIM_ITRx_SetConfig>
      break;
 80136b0:	e01c      	b.n	80136ec <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	6818      	ldr	r0, [r3, #0]
 80136b6:	683b      	ldr	r3, [r7, #0]
 80136b8:	6859      	ldr	r1, [r3, #4]
 80136ba:	683b      	ldr	r3, [r7, #0]
 80136bc:	68db      	ldr	r3, [r3, #12]
 80136be:	461a      	mov	r2, r3
 80136c0:	f000 fbc4 	bl	8013e4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	681b      	ldr	r3, [r3, #0]
 80136c8:	2140      	movs	r1, #64	; 0x40
 80136ca:	4618      	mov	r0, r3
 80136cc:	f000 fc1e 	bl	8013f0c <TIM_ITRx_SetConfig>
      break;
 80136d0:	e00c      	b.n	80136ec <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	681a      	ldr	r2, [r3, #0]
 80136d6:	683b      	ldr	r3, [r7, #0]
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	4619      	mov	r1, r3
 80136dc:	4610      	mov	r0, r2
 80136de:	f000 fc15 	bl	8013f0c <TIM_ITRx_SetConfig>
      break;
 80136e2:	e003      	b.n	80136ec <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80136e4:	2301      	movs	r3, #1
 80136e6:	73fb      	strb	r3, [r7, #15]
      break;
 80136e8:	e000      	b.n	80136ec <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80136ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	2201      	movs	r2, #1
 80136f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	2200      	movs	r2, #0
 80136f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80136fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80136fe:	4618      	mov	r0, r3
 8013700:	3710      	adds	r7, #16
 8013702:	46bd      	mov	sp, r7
 8013704:	bd80      	pop	{r7, pc}
 8013706:	bf00      	nop
 8013708:	ffceff88 	.word	0xffceff88
 801370c:	00100040 	.word	0x00100040
 8013710:	00100030 	.word	0x00100030
 8013714:	00100020 	.word	0x00100020

08013718 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8013718:	b480      	push	{r7}
 801371a:	b083      	sub	sp, #12
 801371c:	af00      	add	r7, sp, #0
 801371e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8013720:	bf00      	nop
 8013722:	370c      	adds	r7, #12
 8013724:	46bd      	mov	sp, r7
 8013726:	f85d 7b04 	ldr.w	r7, [sp], #4
 801372a:	4770      	bx	lr

0801372c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801372c:	b480      	push	{r7}
 801372e:	b083      	sub	sp, #12
 8013730:	af00      	add	r7, sp, #0
 8013732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8013734:	bf00      	nop
 8013736:	370c      	adds	r7, #12
 8013738:	46bd      	mov	sp, r7
 801373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801373e:	4770      	bx	lr

08013740 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8013740:	b480      	push	{r7}
 8013742:	b083      	sub	sp, #12
 8013744:	af00      	add	r7, sp, #0
 8013746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8013748:	bf00      	nop
 801374a:	370c      	adds	r7, #12
 801374c:	46bd      	mov	sp, r7
 801374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013752:	4770      	bx	lr

08013754 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8013754:	b480      	push	{r7}
 8013756:	b085      	sub	sp, #20
 8013758:	af00      	add	r7, sp, #0
 801375a:	6078      	str	r0, [r7, #4]
 801375c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	681b      	ldr	r3, [r3, #0]
 8013762:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	4a46      	ldr	r2, [pc, #280]	; (8013880 <TIM_Base_SetConfig+0x12c>)
 8013768:	4293      	cmp	r3, r2
 801376a:	d013      	beq.n	8013794 <TIM_Base_SetConfig+0x40>
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013772:	d00f      	beq.n	8013794 <TIM_Base_SetConfig+0x40>
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	4a43      	ldr	r2, [pc, #268]	; (8013884 <TIM_Base_SetConfig+0x130>)
 8013778:	4293      	cmp	r3, r2
 801377a:	d00b      	beq.n	8013794 <TIM_Base_SetConfig+0x40>
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	4a42      	ldr	r2, [pc, #264]	; (8013888 <TIM_Base_SetConfig+0x134>)
 8013780:	4293      	cmp	r3, r2
 8013782:	d007      	beq.n	8013794 <TIM_Base_SetConfig+0x40>
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	4a41      	ldr	r2, [pc, #260]	; (801388c <TIM_Base_SetConfig+0x138>)
 8013788:	4293      	cmp	r3, r2
 801378a:	d003      	beq.n	8013794 <TIM_Base_SetConfig+0x40>
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	4a40      	ldr	r2, [pc, #256]	; (8013890 <TIM_Base_SetConfig+0x13c>)
 8013790:	4293      	cmp	r3, r2
 8013792:	d108      	bne.n	80137a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801379a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801379c:	683b      	ldr	r3, [r7, #0]
 801379e:	685b      	ldr	r3, [r3, #4]
 80137a0:	68fa      	ldr	r2, [r7, #12]
 80137a2:	4313      	orrs	r3, r2
 80137a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	4a35      	ldr	r2, [pc, #212]	; (8013880 <TIM_Base_SetConfig+0x12c>)
 80137aa:	4293      	cmp	r3, r2
 80137ac:	d01f      	beq.n	80137ee <TIM_Base_SetConfig+0x9a>
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80137b4:	d01b      	beq.n	80137ee <TIM_Base_SetConfig+0x9a>
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	4a32      	ldr	r2, [pc, #200]	; (8013884 <TIM_Base_SetConfig+0x130>)
 80137ba:	4293      	cmp	r3, r2
 80137bc:	d017      	beq.n	80137ee <TIM_Base_SetConfig+0x9a>
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	4a31      	ldr	r2, [pc, #196]	; (8013888 <TIM_Base_SetConfig+0x134>)
 80137c2:	4293      	cmp	r3, r2
 80137c4:	d013      	beq.n	80137ee <TIM_Base_SetConfig+0x9a>
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	4a30      	ldr	r2, [pc, #192]	; (801388c <TIM_Base_SetConfig+0x138>)
 80137ca:	4293      	cmp	r3, r2
 80137cc:	d00f      	beq.n	80137ee <TIM_Base_SetConfig+0x9a>
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	4a2f      	ldr	r2, [pc, #188]	; (8013890 <TIM_Base_SetConfig+0x13c>)
 80137d2:	4293      	cmp	r3, r2
 80137d4:	d00b      	beq.n	80137ee <TIM_Base_SetConfig+0x9a>
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	4a2e      	ldr	r2, [pc, #184]	; (8013894 <TIM_Base_SetConfig+0x140>)
 80137da:	4293      	cmp	r3, r2
 80137dc:	d007      	beq.n	80137ee <TIM_Base_SetConfig+0x9a>
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	4a2d      	ldr	r2, [pc, #180]	; (8013898 <TIM_Base_SetConfig+0x144>)
 80137e2:	4293      	cmp	r3, r2
 80137e4:	d003      	beq.n	80137ee <TIM_Base_SetConfig+0x9a>
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	4a2c      	ldr	r2, [pc, #176]	; (801389c <TIM_Base_SetConfig+0x148>)
 80137ea:	4293      	cmp	r3, r2
 80137ec:	d108      	bne.n	8013800 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80137ee:	68fb      	ldr	r3, [r7, #12]
 80137f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80137f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80137f6:	683b      	ldr	r3, [r7, #0]
 80137f8:	68db      	ldr	r3, [r3, #12]
 80137fa:	68fa      	ldr	r2, [r7, #12]
 80137fc:	4313      	orrs	r3, r2
 80137fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8013800:	68fb      	ldr	r3, [r7, #12]
 8013802:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8013806:	683b      	ldr	r3, [r7, #0]
 8013808:	695b      	ldr	r3, [r3, #20]
 801380a:	4313      	orrs	r3, r2
 801380c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	68fa      	ldr	r2, [r7, #12]
 8013812:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8013814:	683b      	ldr	r3, [r7, #0]
 8013816:	689a      	ldr	r2, [r3, #8]
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801381c:	683b      	ldr	r3, [r7, #0]
 801381e:	681a      	ldr	r2, [r3, #0]
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	4a16      	ldr	r2, [pc, #88]	; (8013880 <TIM_Base_SetConfig+0x12c>)
 8013828:	4293      	cmp	r3, r2
 801382a:	d00f      	beq.n	801384c <TIM_Base_SetConfig+0xf8>
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	4a18      	ldr	r2, [pc, #96]	; (8013890 <TIM_Base_SetConfig+0x13c>)
 8013830:	4293      	cmp	r3, r2
 8013832:	d00b      	beq.n	801384c <TIM_Base_SetConfig+0xf8>
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	4a17      	ldr	r2, [pc, #92]	; (8013894 <TIM_Base_SetConfig+0x140>)
 8013838:	4293      	cmp	r3, r2
 801383a:	d007      	beq.n	801384c <TIM_Base_SetConfig+0xf8>
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	4a16      	ldr	r2, [pc, #88]	; (8013898 <TIM_Base_SetConfig+0x144>)
 8013840:	4293      	cmp	r3, r2
 8013842:	d003      	beq.n	801384c <TIM_Base_SetConfig+0xf8>
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	4a15      	ldr	r2, [pc, #84]	; (801389c <TIM_Base_SetConfig+0x148>)
 8013848:	4293      	cmp	r3, r2
 801384a:	d103      	bne.n	8013854 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801384c:	683b      	ldr	r3, [r7, #0]
 801384e:	691a      	ldr	r2, [r3, #16]
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	2201      	movs	r2, #1
 8013858:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	691b      	ldr	r3, [r3, #16]
 801385e:	f003 0301 	and.w	r3, r3, #1
 8013862:	2b01      	cmp	r3, #1
 8013864:	d105      	bne.n	8013872 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	691b      	ldr	r3, [r3, #16]
 801386a:	f023 0201 	bic.w	r2, r3, #1
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	611a      	str	r2, [r3, #16]
  }
}
 8013872:	bf00      	nop
 8013874:	3714      	adds	r7, #20
 8013876:	46bd      	mov	sp, r7
 8013878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801387c:	4770      	bx	lr
 801387e:	bf00      	nop
 8013880:	40010000 	.word	0x40010000
 8013884:	40000400 	.word	0x40000400
 8013888:	40000800 	.word	0x40000800
 801388c:	40000c00 	.word	0x40000c00
 8013890:	40010400 	.word	0x40010400
 8013894:	40014000 	.word	0x40014000
 8013898:	40014400 	.word	0x40014400
 801389c:	40014800 	.word	0x40014800

080138a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80138a0:	b480      	push	{r7}
 80138a2:	b087      	sub	sp, #28
 80138a4:	af00      	add	r7, sp, #0
 80138a6:	6078      	str	r0, [r7, #4]
 80138a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	6a1b      	ldr	r3, [r3, #32]
 80138ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	6a1b      	ldr	r3, [r3, #32]
 80138b4:	f023 0201 	bic.w	r2, r3, #1
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	685b      	ldr	r3, [r3, #4]
 80138c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	699b      	ldr	r3, [r3, #24]
 80138c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80138c8:	68fa      	ldr	r2, [r7, #12]
 80138ca:	4b37      	ldr	r3, [pc, #220]	; (80139a8 <TIM_OC1_SetConfig+0x108>)
 80138cc:	4013      	ands	r3, r2
 80138ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80138d0:	68fb      	ldr	r3, [r7, #12]
 80138d2:	f023 0303 	bic.w	r3, r3, #3
 80138d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80138d8:	683b      	ldr	r3, [r7, #0]
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	68fa      	ldr	r2, [r7, #12]
 80138de:	4313      	orrs	r3, r2
 80138e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80138e2:	697b      	ldr	r3, [r7, #20]
 80138e4:	f023 0302 	bic.w	r3, r3, #2
 80138e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80138ea:	683b      	ldr	r3, [r7, #0]
 80138ec:	689b      	ldr	r3, [r3, #8]
 80138ee:	697a      	ldr	r2, [r7, #20]
 80138f0:	4313      	orrs	r3, r2
 80138f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	4a2d      	ldr	r2, [pc, #180]	; (80139ac <TIM_OC1_SetConfig+0x10c>)
 80138f8:	4293      	cmp	r3, r2
 80138fa:	d00f      	beq.n	801391c <TIM_OC1_SetConfig+0x7c>
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	4a2c      	ldr	r2, [pc, #176]	; (80139b0 <TIM_OC1_SetConfig+0x110>)
 8013900:	4293      	cmp	r3, r2
 8013902:	d00b      	beq.n	801391c <TIM_OC1_SetConfig+0x7c>
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	4a2b      	ldr	r2, [pc, #172]	; (80139b4 <TIM_OC1_SetConfig+0x114>)
 8013908:	4293      	cmp	r3, r2
 801390a:	d007      	beq.n	801391c <TIM_OC1_SetConfig+0x7c>
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	4a2a      	ldr	r2, [pc, #168]	; (80139b8 <TIM_OC1_SetConfig+0x118>)
 8013910:	4293      	cmp	r3, r2
 8013912:	d003      	beq.n	801391c <TIM_OC1_SetConfig+0x7c>
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	4a29      	ldr	r2, [pc, #164]	; (80139bc <TIM_OC1_SetConfig+0x11c>)
 8013918:	4293      	cmp	r3, r2
 801391a:	d10c      	bne.n	8013936 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801391c:	697b      	ldr	r3, [r7, #20]
 801391e:	f023 0308 	bic.w	r3, r3, #8
 8013922:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8013924:	683b      	ldr	r3, [r7, #0]
 8013926:	68db      	ldr	r3, [r3, #12]
 8013928:	697a      	ldr	r2, [r7, #20]
 801392a:	4313      	orrs	r3, r2
 801392c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801392e:	697b      	ldr	r3, [r7, #20]
 8013930:	f023 0304 	bic.w	r3, r3, #4
 8013934:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	4a1c      	ldr	r2, [pc, #112]	; (80139ac <TIM_OC1_SetConfig+0x10c>)
 801393a:	4293      	cmp	r3, r2
 801393c:	d00f      	beq.n	801395e <TIM_OC1_SetConfig+0xbe>
 801393e:	687b      	ldr	r3, [r7, #4]
 8013940:	4a1b      	ldr	r2, [pc, #108]	; (80139b0 <TIM_OC1_SetConfig+0x110>)
 8013942:	4293      	cmp	r3, r2
 8013944:	d00b      	beq.n	801395e <TIM_OC1_SetConfig+0xbe>
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	4a1a      	ldr	r2, [pc, #104]	; (80139b4 <TIM_OC1_SetConfig+0x114>)
 801394a:	4293      	cmp	r3, r2
 801394c:	d007      	beq.n	801395e <TIM_OC1_SetConfig+0xbe>
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	4a19      	ldr	r2, [pc, #100]	; (80139b8 <TIM_OC1_SetConfig+0x118>)
 8013952:	4293      	cmp	r3, r2
 8013954:	d003      	beq.n	801395e <TIM_OC1_SetConfig+0xbe>
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	4a18      	ldr	r2, [pc, #96]	; (80139bc <TIM_OC1_SetConfig+0x11c>)
 801395a:	4293      	cmp	r3, r2
 801395c:	d111      	bne.n	8013982 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801395e:	693b      	ldr	r3, [r7, #16]
 8013960:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013964:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8013966:	693b      	ldr	r3, [r7, #16]
 8013968:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801396c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801396e:	683b      	ldr	r3, [r7, #0]
 8013970:	695b      	ldr	r3, [r3, #20]
 8013972:	693a      	ldr	r2, [r7, #16]
 8013974:	4313      	orrs	r3, r2
 8013976:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8013978:	683b      	ldr	r3, [r7, #0]
 801397a:	699b      	ldr	r3, [r3, #24]
 801397c:	693a      	ldr	r2, [r7, #16]
 801397e:	4313      	orrs	r3, r2
 8013980:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	693a      	ldr	r2, [r7, #16]
 8013986:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	68fa      	ldr	r2, [r7, #12]
 801398c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801398e:	683b      	ldr	r3, [r7, #0]
 8013990:	685a      	ldr	r2, [r3, #4]
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	697a      	ldr	r2, [r7, #20]
 801399a:	621a      	str	r2, [r3, #32]
}
 801399c:	bf00      	nop
 801399e:	371c      	adds	r7, #28
 80139a0:	46bd      	mov	sp, r7
 80139a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139a6:	4770      	bx	lr
 80139a8:	fffeff8f 	.word	0xfffeff8f
 80139ac:	40010000 	.word	0x40010000
 80139b0:	40010400 	.word	0x40010400
 80139b4:	40014000 	.word	0x40014000
 80139b8:	40014400 	.word	0x40014400
 80139bc:	40014800 	.word	0x40014800

080139c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80139c0:	b480      	push	{r7}
 80139c2:	b087      	sub	sp, #28
 80139c4:	af00      	add	r7, sp, #0
 80139c6:	6078      	str	r0, [r7, #4]
 80139c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	6a1b      	ldr	r3, [r3, #32]
 80139ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	6a1b      	ldr	r3, [r3, #32]
 80139d4:	f023 0210 	bic.w	r2, r3, #16
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	685b      	ldr	r3, [r3, #4]
 80139e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	699b      	ldr	r3, [r3, #24]
 80139e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80139e8:	68fa      	ldr	r2, [r7, #12]
 80139ea:	4b34      	ldr	r3, [pc, #208]	; (8013abc <TIM_OC2_SetConfig+0xfc>)
 80139ec:	4013      	ands	r3, r2
 80139ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80139f0:	68fb      	ldr	r3, [r7, #12]
 80139f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80139f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80139f8:	683b      	ldr	r3, [r7, #0]
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	021b      	lsls	r3, r3, #8
 80139fe:	68fa      	ldr	r2, [r7, #12]
 8013a00:	4313      	orrs	r3, r2
 8013a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8013a04:	697b      	ldr	r3, [r7, #20]
 8013a06:	f023 0320 	bic.w	r3, r3, #32
 8013a0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8013a0c:	683b      	ldr	r3, [r7, #0]
 8013a0e:	689b      	ldr	r3, [r3, #8]
 8013a10:	011b      	lsls	r3, r3, #4
 8013a12:	697a      	ldr	r2, [r7, #20]
 8013a14:	4313      	orrs	r3, r2
 8013a16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	4a29      	ldr	r2, [pc, #164]	; (8013ac0 <TIM_OC2_SetConfig+0x100>)
 8013a1c:	4293      	cmp	r3, r2
 8013a1e:	d003      	beq.n	8013a28 <TIM_OC2_SetConfig+0x68>
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	4a28      	ldr	r2, [pc, #160]	; (8013ac4 <TIM_OC2_SetConfig+0x104>)
 8013a24:	4293      	cmp	r3, r2
 8013a26:	d10d      	bne.n	8013a44 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8013a28:	697b      	ldr	r3, [r7, #20]
 8013a2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013a2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8013a30:	683b      	ldr	r3, [r7, #0]
 8013a32:	68db      	ldr	r3, [r3, #12]
 8013a34:	011b      	lsls	r3, r3, #4
 8013a36:	697a      	ldr	r2, [r7, #20]
 8013a38:	4313      	orrs	r3, r2
 8013a3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8013a3c:	697b      	ldr	r3, [r7, #20]
 8013a3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013a42:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	4a1e      	ldr	r2, [pc, #120]	; (8013ac0 <TIM_OC2_SetConfig+0x100>)
 8013a48:	4293      	cmp	r3, r2
 8013a4a:	d00f      	beq.n	8013a6c <TIM_OC2_SetConfig+0xac>
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	4a1d      	ldr	r2, [pc, #116]	; (8013ac4 <TIM_OC2_SetConfig+0x104>)
 8013a50:	4293      	cmp	r3, r2
 8013a52:	d00b      	beq.n	8013a6c <TIM_OC2_SetConfig+0xac>
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	4a1c      	ldr	r2, [pc, #112]	; (8013ac8 <TIM_OC2_SetConfig+0x108>)
 8013a58:	4293      	cmp	r3, r2
 8013a5a:	d007      	beq.n	8013a6c <TIM_OC2_SetConfig+0xac>
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	4a1b      	ldr	r2, [pc, #108]	; (8013acc <TIM_OC2_SetConfig+0x10c>)
 8013a60:	4293      	cmp	r3, r2
 8013a62:	d003      	beq.n	8013a6c <TIM_OC2_SetConfig+0xac>
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	4a1a      	ldr	r2, [pc, #104]	; (8013ad0 <TIM_OC2_SetConfig+0x110>)
 8013a68:	4293      	cmp	r3, r2
 8013a6a:	d113      	bne.n	8013a94 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8013a6c:	693b      	ldr	r3, [r7, #16]
 8013a6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013a72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8013a74:	693b      	ldr	r3, [r7, #16]
 8013a76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013a7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8013a7c:	683b      	ldr	r3, [r7, #0]
 8013a7e:	695b      	ldr	r3, [r3, #20]
 8013a80:	009b      	lsls	r3, r3, #2
 8013a82:	693a      	ldr	r2, [r7, #16]
 8013a84:	4313      	orrs	r3, r2
 8013a86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8013a88:	683b      	ldr	r3, [r7, #0]
 8013a8a:	699b      	ldr	r3, [r3, #24]
 8013a8c:	009b      	lsls	r3, r3, #2
 8013a8e:	693a      	ldr	r2, [r7, #16]
 8013a90:	4313      	orrs	r3, r2
 8013a92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	693a      	ldr	r2, [r7, #16]
 8013a98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	68fa      	ldr	r2, [r7, #12]
 8013a9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8013aa0:	683b      	ldr	r3, [r7, #0]
 8013aa2:	685a      	ldr	r2, [r3, #4]
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	697a      	ldr	r2, [r7, #20]
 8013aac:	621a      	str	r2, [r3, #32]
}
 8013aae:	bf00      	nop
 8013ab0:	371c      	adds	r7, #28
 8013ab2:	46bd      	mov	sp, r7
 8013ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ab8:	4770      	bx	lr
 8013aba:	bf00      	nop
 8013abc:	feff8fff 	.word	0xfeff8fff
 8013ac0:	40010000 	.word	0x40010000
 8013ac4:	40010400 	.word	0x40010400
 8013ac8:	40014000 	.word	0x40014000
 8013acc:	40014400 	.word	0x40014400
 8013ad0:	40014800 	.word	0x40014800

08013ad4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013ad4:	b480      	push	{r7}
 8013ad6:	b087      	sub	sp, #28
 8013ad8:	af00      	add	r7, sp, #0
 8013ada:	6078      	str	r0, [r7, #4]
 8013adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	6a1b      	ldr	r3, [r3, #32]
 8013ae2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	6a1b      	ldr	r3, [r3, #32]
 8013ae8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	685b      	ldr	r3, [r3, #4]
 8013af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013af6:	687b      	ldr	r3, [r7, #4]
 8013af8:	69db      	ldr	r3, [r3, #28]
 8013afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8013afc:	68fa      	ldr	r2, [r7, #12]
 8013afe:	4b33      	ldr	r3, [pc, #204]	; (8013bcc <TIM_OC3_SetConfig+0xf8>)
 8013b00:	4013      	ands	r3, r2
 8013b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8013b04:	68fb      	ldr	r3, [r7, #12]
 8013b06:	f023 0303 	bic.w	r3, r3, #3
 8013b0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013b0c:	683b      	ldr	r3, [r7, #0]
 8013b0e:	681b      	ldr	r3, [r3, #0]
 8013b10:	68fa      	ldr	r2, [r7, #12]
 8013b12:	4313      	orrs	r3, r2
 8013b14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8013b16:	697b      	ldr	r3, [r7, #20]
 8013b18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013b1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8013b1e:	683b      	ldr	r3, [r7, #0]
 8013b20:	689b      	ldr	r3, [r3, #8]
 8013b22:	021b      	lsls	r3, r3, #8
 8013b24:	697a      	ldr	r2, [r7, #20]
 8013b26:	4313      	orrs	r3, r2
 8013b28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	4a28      	ldr	r2, [pc, #160]	; (8013bd0 <TIM_OC3_SetConfig+0xfc>)
 8013b2e:	4293      	cmp	r3, r2
 8013b30:	d003      	beq.n	8013b3a <TIM_OC3_SetConfig+0x66>
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	4a27      	ldr	r2, [pc, #156]	; (8013bd4 <TIM_OC3_SetConfig+0x100>)
 8013b36:	4293      	cmp	r3, r2
 8013b38:	d10d      	bne.n	8013b56 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8013b3a:	697b      	ldr	r3, [r7, #20]
 8013b3c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013b40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8013b42:	683b      	ldr	r3, [r7, #0]
 8013b44:	68db      	ldr	r3, [r3, #12]
 8013b46:	021b      	lsls	r3, r3, #8
 8013b48:	697a      	ldr	r2, [r7, #20]
 8013b4a:	4313      	orrs	r3, r2
 8013b4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8013b4e:	697b      	ldr	r3, [r7, #20]
 8013b50:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013b54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	4a1d      	ldr	r2, [pc, #116]	; (8013bd0 <TIM_OC3_SetConfig+0xfc>)
 8013b5a:	4293      	cmp	r3, r2
 8013b5c:	d00f      	beq.n	8013b7e <TIM_OC3_SetConfig+0xaa>
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	4a1c      	ldr	r2, [pc, #112]	; (8013bd4 <TIM_OC3_SetConfig+0x100>)
 8013b62:	4293      	cmp	r3, r2
 8013b64:	d00b      	beq.n	8013b7e <TIM_OC3_SetConfig+0xaa>
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	4a1b      	ldr	r2, [pc, #108]	; (8013bd8 <TIM_OC3_SetConfig+0x104>)
 8013b6a:	4293      	cmp	r3, r2
 8013b6c:	d007      	beq.n	8013b7e <TIM_OC3_SetConfig+0xaa>
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	4a1a      	ldr	r2, [pc, #104]	; (8013bdc <TIM_OC3_SetConfig+0x108>)
 8013b72:	4293      	cmp	r3, r2
 8013b74:	d003      	beq.n	8013b7e <TIM_OC3_SetConfig+0xaa>
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	4a19      	ldr	r2, [pc, #100]	; (8013be0 <TIM_OC3_SetConfig+0x10c>)
 8013b7a:	4293      	cmp	r3, r2
 8013b7c:	d113      	bne.n	8013ba6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8013b7e:	693b      	ldr	r3, [r7, #16]
 8013b80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013b84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8013b86:	693b      	ldr	r3, [r7, #16]
 8013b88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013b8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8013b8e:	683b      	ldr	r3, [r7, #0]
 8013b90:	695b      	ldr	r3, [r3, #20]
 8013b92:	011b      	lsls	r3, r3, #4
 8013b94:	693a      	ldr	r2, [r7, #16]
 8013b96:	4313      	orrs	r3, r2
 8013b98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8013b9a:	683b      	ldr	r3, [r7, #0]
 8013b9c:	699b      	ldr	r3, [r3, #24]
 8013b9e:	011b      	lsls	r3, r3, #4
 8013ba0:	693a      	ldr	r2, [r7, #16]
 8013ba2:	4313      	orrs	r3, r2
 8013ba4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	693a      	ldr	r2, [r7, #16]
 8013baa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	68fa      	ldr	r2, [r7, #12]
 8013bb0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8013bb2:	683b      	ldr	r3, [r7, #0]
 8013bb4:	685a      	ldr	r2, [r3, #4]
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	697a      	ldr	r2, [r7, #20]
 8013bbe:	621a      	str	r2, [r3, #32]
}
 8013bc0:	bf00      	nop
 8013bc2:	371c      	adds	r7, #28
 8013bc4:	46bd      	mov	sp, r7
 8013bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bca:	4770      	bx	lr
 8013bcc:	fffeff8f 	.word	0xfffeff8f
 8013bd0:	40010000 	.word	0x40010000
 8013bd4:	40010400 	.word	0x40010400
 8013bd8:	40014000 	.word	0x40014000
 8013bdc:	40014400 	.word	0x40014400
 8013be0:	40014800 	.word	0x40014800

08013be4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013be4:	b480      	push	{r7}
 8013be6:	b087      	sub	sp, #28
 8013be8:	af00      	add	r7, sp, #0
 8013bea:	6078      	str	r0, [r7, #4]
 8013bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	6a1b      	ldr	r3, [r3, #32]
 8013bf2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	6a1b      	ldr	r3, [r3, #32]
 8013bf8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	685b      	ldr	r3, [r3, #4]
 8013c04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	69db      	ldr	r3, [r3, #28]
 8013c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8013c0c:	68fa      	ldr	r2, [r7, #12]
 8013c0e:	4b24      	ldr	r3, [pc, #144]	; (8013ca0 <TIM_OC4_SetConfig+0xbc>)
 8013c10:	4013      	ands	r3, r2
 8013c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8013c14:	68fb      	ldr	r3, [r7, #12]
 8013c16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013c1c:	683b      	ldr	r3, [r7, #0]
 8013c1e:	681b      	ldr	r3, [r3, #0]
 8013c20:	021b      	lsls	r3, r3, #8
 8013c22:	68fa      	ldr	r2, [r7, #12]
 8013c24:	4313      	orrs	r3, r2
 8013c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8013c28:	693b      	ldr	r3, [r7, #16]
 8013c2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013c2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8013c30:	683b      	ldr	r3, [r7, #0]
 8013c32:	689b      	ldr	r3, [r3, #8]
 8013c34:	031b      	lsls	r3, r3, #12
 8013c36:	693a      	ldr	r2, [r7, #16]
 8013c38:	4313      	orrs	r3, r2
 8013c3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	4a19      	ldr	r2, [pc, #100]	; (8013ca4 <TIM_OC4_SetConfig+0xc0>)
 8013c40:	4293      	cmp	r3, r2
 8013c42:	d00f      	beq.n	8013c64 <TIM_OC4_SetConfig+0x80>
 8013c44:	687b      	ldr	r3, [r7, #4]
 8013c46:	4a18      	ldr	r2, [pc, #96]	; (8013ca8 <TIM_OC4_SetConfig+0xc4>)
 8013c48:	4293      	cmp	r3, r2
 8013c4a:	d00b      	beq.n	8013c64 <TIM_OC4_SetConfig+0x80>
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	4a17      	ldr	r2, [pc, #92]	; (8013cac <TIM_OC4_SetConfig+0xc8>)
 8013c50:	4293      	cmp	r3, r2
 8013c52:	d007      	beq.n	8013c64 <TIM_OC4_SetConfig+0x80>
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	4a16      	ldr	r2, [pc, #88]	; (8013cb0 <TIM_OC4_SetConfig+0xcc>)
 8013c58:	4293      	cmp	r3, r2
 8013c5a:	d003      	beq.n	8013c64 <TIM_OC4_SetConfig+0x80>
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	4a15      	ldr	r2, [pc, #84]	; (8013cb4 <TIM_OC4_SetConfig+0xd0>)
 8013c60:	4293      	cmp	r3, r2
 8013c62:	d109      	bne.n	8013c78 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8013c64:	697b      	ldr	r3, [r7, #20]
 8013c66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013c6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8013c6c:	683b      	ldr	r3, [r7, #0]
 8013c6e:	695b      	ldr	r3, [r3, #20]
 8013c70:	019b      	lsls	r3, r3, #6
 8013c72:	697a      	ldr	r2, [r7, #20]
 8013c74:	4313      	orrs	r3, r2
 8013c76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	697a      	ldr	r2, [r7, #20]
 8013c7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	68fa      	ldr	r2, [r7, #12]
 8013c82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8013c84:	683b      	ldr	r3, [r7, #0]
 8013c86:	685a      	ldr	r2, [r3, #4]
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	693a      	ldr	r2, [r7, #16]
 8013c90:	621a      	str	r2, [r3, #32]
}
 8013c92:	bf00      	nop
 8013c94:	371c      	adds	r7, #28
 8013c96:	46bd      	mov	sp, r7
 8013c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c9c:	4770      	bx	lr
 8013c9e:	bf00      	nop
 8013ca0:	feff8fff 	.word	0xfeff8fff
 8013ca4:	40010000 	.word	0x40010000
 8013ca8:	40010400 	.word	0x40010400
 8013cac:	40014000 	.word	0x40014000
 8013cb0:	40014400 	.word	0x40014400
 8013cb4:	40014800 	.word	0x40014800

08013cb8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8013cb8:	b480      	push	{r7}
 8013cba:	b087      	sub	sp, #28
 8013cbc:	af00      	add	r7, sp, #0
 8013cbe:	6078      	str	r0, [r7, #4]
 8013cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	6a1b      	ldr	r3, [r3, #32]
 8013cc6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	6a1b      	ldr	r3, [r3, #32]
 8013ccc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	685b      	ldr	r3, [r3, #4]
 8013cd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8013ce0:	68fa      	ldr	r2, [r7, #12]
 8013ce2:	4b21      	ldr	r3, [pc, #132]	; (8013d68 <TIM_OC5_SetConfig+0xb0>)
 8013ce4:	4013      	ands	r3, r2
 8013ce6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013ce8:	683b      	ldr	r3, [r7, #0]
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	68fa      	ldr	r2, [r7, #12]
 8013cee:	4313      	orrs	r3, r2
 8013cf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8013cf2:	693b      	ldr	r3, [r7, #16]
 8013cf4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8013cf8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8013cfa:	683b      	ldr	r3, [r7, #0]
 8013cfc:	689b      	ldr	r3, [r3, #8]
 8013cfe:	041b      	lsls	r3, r3, #16
 8013d00:	693a      	ldr	r2, [r7, #16]
 8013d02:	4313      	orrs	r3, r2
 8013d04:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	4a18      	ldr	r2, [pc, #96]	; (8013d6c <TIM_OC5_SetConfig+0xb4>)
 8013d0a:	4293      	cmp	r3, r2
 8013d0c:	d00f      	beq.n	8013d2e <TIM_OC5_SetConfig+0x76>
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	4a17      	ldr	r2, [pc, #92]	; (8013d70 <TIM_OC5_SetConfig+0xb8>)
 8013d12:	4293      	cmp	r3, r2
 8013d14:	d00b      	beq.n	8013d2e <TIM_OC5_SetConfig+0x76>
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	4a16      	ldr	r2, [pc, #88]	; (8013d74 <TIM_OC5_SetConfig+0xbc>)
 8013d1a:	4293      	cmp	r3, r2
 8013d1c:	d007      	beq.n	8013d2e <TIM_OC5_SetConfig+0x76>
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	4a15      	ldr	r2, [pc, #84]	; (8013d78 <TIM_OC5_SetConfig+0xc0>)
 8013d22:	4293      	cmp	r3, r2
 8013d24:	d003      	beq.n	8013d2e <TIM_OC5_SetConfig+0x76>
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	4a14      	ldr	r2, [pc, #80]	; (8013d7c <TIM_OC5_SetConfig+0xc4>)
 8013d2a:	4293      	cmp	r3, r2
 8013d2c:	d109      	bne.n	8013d42 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8013d2e:	697b      	ldr	r3, [r7, #20]
 8013d30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8013d34:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8013d36:	683b      	ldr	r3, [r7, #0]
 8013d38:	695b      	ldr	r3, [r3, #20]
 8013d3a:	021b      	lsls	r3, r3, #8
 8013d3c:	697a      	ldr	r2, [r7, #20]
 8013d3e:	4313      	orrs	r3, r2
 8013d40:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	697a      	ldr	r2, [r7, #20]
 8013d46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	68fa      	ldr	r2, [r7, #12]
 8013d4c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8013d4e:	683b      	ldr	r3, [r7, #0]
 8013d50:	685a      	ldr	r2, [r3, #4]
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	693a      	ldr	r2, [r7, #16]
 8013d5a:	621a      	str	r2, [r3, #32]
}
 8013d5c:	bf00      	nop
 8013d5e:	371c      	adds	r7, #28
 8013d60:	46bd      	mov	sp, r7
 8013d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d66:	4770      	bx	lr
 8013d68:	fffeff8f 	.word	0xfffeff8f
 8013d6c:	40010000 	.word	0x40010000
 8013d70:	40010400 	.word	0x40010400
 8013d74:	40014000 	.word	0x40014000
 8013d78:	40014400 	.word	0x40014400
 8013d7c:	40014800 	.word	0x40014800

08013d80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8013d80:	b480      	push	{r7}
 8013d82:	b087      	sub	sp, #28
 8013d84:	af00      	add	r7, sp, #0
 8013d86:	6078      	str	r0, [r7, #4]
 8013d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	6a1b      	ldr	r3, [r3, #32]
 8013d8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	6a1b      	ldr	r3, [r3, #32]
 8013d94:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	685b      	ldr	r3, [r3, #4]
 8013da0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8013da8:	68fa      	ldr	r2, [r7, #12]
 8013daa:	4b22      	ldr	r3, [pc, #136]	; (8013e34 <TIM_OC6_SetConfig+0xb4>)
 8013dac:	4013      	ands	r3, r2
 8013dae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013db0:	683b      	ldr	r3, [r7, #0]
 8013db2:	681b      	ldr	r3, [r3, #0]
 8013db4:	021b      	lsls	r3, r3, #8
 8013db6:	68fa      	ldr	r2, [r7, #12]
 8013db8:	4313      	orrs	r3, r2
 8013dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8013dbc:	693b      	ldr	r3, [r7, #16]
 8013dbe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013dc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8013dc4:	683b      	ldr	r3, [r7, #0]
 8013dc6:	689b      	ldr	r3, [r3, #8]
 8013dc8:	051b      	lsls	r3, r3, #20
 8013dca:	693a      	ldr	r2, [r7, #16]
 8013dcc:	4313      	orrs	r3, r2
 8013dce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	4a19      	ldr	r2, [pc, #100]	; (8013e38 <TIM_OC6_SetConfig+0xb8>)
 8013dd4:	4293      	cmp	r3, r2
 8013dd6:	d00f      	beq.n	8013df8 <TIM_OC6_SetConfig+0x78>
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	4a18      	ldr	r2, [pc, #96]	; (8013e3c <TIM_OC6_SetConfig+0xbc>)
 8013ddc:	4293      	cmp	r3, r2
 8013dde:	d00b      	beq.n	8013df8 <TIM_OC6_SetConfig+0x78>
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	4a17      	ldr	r2, [pc, #92]	; (8013e40 <TIM_OC6_SetConfig+0xc0>)
 8013de4:	4293      	cmp	r3, r2
 8013de6:	d007      	beq.n	8013df8 <TIM_OC6_SetConfig+0x78>
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	4a16      	ldr	r2, [pc, #88]	; (8013e44 <TIM_OC6_SetConfig+0xc4>)
 8013dec:	4293      	cmp	r3, r2
 8013dee:	d003      	beq.n	8013df8 <TIM_OC6_SetConfig+0x78>
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	4a15      	ldr	r2, [pc, #84]	; (8013e48 <TIM_OC6_SetConfig+0xc8>)
 8013df4:	4293      	cmp	r3, r2
 8013df6:	d109      	bne.n	8013e0c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8013df8:	697b      	ldr	r3, [r7, #20]
 8013dfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8013dfe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8013e00:	683b      	ldr	r3, [r7, #0]
 8013e02:	695b      	ldr	r3, [r3, #20]
 8013e04:	029b      	lsls	r3, r3, #10
 8013e06:	697a      	ldr	r2, [r7, #20]
 8013e08:	4313      	orrs	r3, r2
 8013e0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	697a      	ldr	r2, [r7, #20]
 8013e10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	68fa      	ldr	r2, [r7, #12]
 8013e16:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8013e18:	683b      	ldr	r3, [r7, #0]
 8013e1a:	685a      	ldr	r2, [r3, #4]
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	693a      	ldr	r2, [r7, #16]
 8013e24:	621a      	str	r2, [r3, #32]
}
 8013e26:	bf00      	nop
 8013e28:	371c      	adds	r7, #28
 8013e2a:	46bd      	mov	sp, r7
 8013e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e30:	4770      	bx	lr
 8013e32:	bf00      	nop
 8013e34:	feff8fff 	.word	0xfeff8fff
 8013e38:	40010000 	.word	0x40010000
 8013e3c:	40010400 	.word	0x40010400
 8013e40:	40014000 	.word	0x40014000
 8013e44:	40014400 	.word	0x40014400
 8013e48:	40014800 	.word	0x40014800

08013e4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013e4c:	b480      	push	{r7}
 8013e4e:	b087      	sub	sp, #28
 8013e50:	af00      	add	r7, sp, #0
 8013e52:	60f8      	str	r0, [r7, #12]
 8013e54:	60b9      	str	r1, [r7, #8]
 8013e56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8013e58:	68fb      	ldr	r3, [r7, #12]
 8013e5a:	6a1b      	ldr	r3, [r3, #32]
 8013e5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013e5e:	68fb      	ldr	r3, [r7, #12]
 8013e60:	6a1b      	ldr	r3, [r3, #32]
 8013e62:	f023 0201 	bic.w	r2, r3, #1
 8013e66:	68fb      	ldr	r3, [r7, #12]
 8013e68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013e6a:	68fb      	ldr	r3, [r7, #12]
 8013e6c:	699b      	ldr	r3, [r3, #24]
 8013e6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8013e70:	693b      	ldr	r3, [r7, #16]
 8013e72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8013e76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8013e78:	687b      	ldr	r3, [r7, #4]
 8013e7a:	011b      	lsls	r3, r3, #4
 8013e7c:	693a      	ldr	r2, [r7, #16]
 8013e7e:	4313      	orrs	r3, r2
 8013e80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8013e82:	697b      	ldr	r3, [r7, #20]
 8013e84:	f023 030a 	bic.w	r3, r3, #10
 8013e88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8013e8a:	697a      	ldr	r2, [r7, #20]
 8013e8c:	68bb      	ldr	r3, [r7, #8]
 8013e8e:	4313      	orrs	r3, r2
 8013e90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	693a      	ldr	r2, [r7, #16]
 8013e96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013e98:	68fb      	ldr	r3, [r7, #12]
 8013e9a:	697a      	ldr	r2, [r7, #20]
 8013e9c:	621a      	str	r2, [r3, #32]
}
 8013e9e:	bf00      	nop
 8013ea0:	371c      	adds	r7, #28
 8013ea2:	46bd      	mov	sp, r7
 8013ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ea8:	4770      	bx	lr

08013eaa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013eaa:	b480      	push	{r7}
 8013eac:	b087      	sub	sp, #28
 8013eae:	af00      	add	r7, sp, #0
 8013eb0:	60f8      	str	r0, [r7, #12]
 8013eb2:	60b9      	str	r1, [r7, #8]
 8013eb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8013eb6:	68fb      	ldr	r3, [r7, #12]
 8013eb8:	6a1b      	ldr	r3, [r3, #32]
 8013eba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013ebc:	68fb      	ldr	r3, [r7, #12]
 8013ebe:	6a1b      	ldr	r3, [r3, #32]
 8013ec0:	f023 0210 	bic.w	r2, r3, #16
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013ec8:	68fb      	ldr	r3, [r7, #12]
 8013eca:	699b      	ldr	r3, [r3, #24]
 8013ecc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8013ece:	693b      	ldr	r3, [r7, #16]
 8013ed0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8013ed4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	031b      	lsls	r3, r3, #12
 8013eda:	693a      	ldr	r2, [r7, #16]
 8013edc:	4313      	orrs	r3, r2
 8013ede:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8013ee0:	697b      	ldr	r3, [r7, #20]
 8013ee2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8013ee6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8013ee8:	68bb      	ldr	r3, [r7, #8]
 8013eea:	011b      	lsls	r3, r3, #4
 8013eec:	697a      	ldr	r2, [r7, #20]
 8013eee:	4313      	orrs	r3, r2
 8013ef0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	693a      	ldr	r2, [r7, #16]
 8013ef6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013ef8:	68fb      	ldr	r3, [r7, #12]
 8013efa:	697a      	ldr	r2, [r7, #20]
 8013efc:	621a      	str	r2, [r3, #32]
}
 8013efe:	bf00      	nop
 8013f00:	371c      	adds	r7, #28
 8013f02:	46bd      	mov	sp, r7
 8013f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f08:	4770      	bx	lr
	...

08013f0c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8013f0c:	b480      	push	{r7}
 8013f0e:	b085      	sub	sp, #20
 8013f10:	af00      	add	r7, sp, #0
 8013f12:	6078      	str	r0, [r7, #4]
 8013f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	689b      	ldr	r3, [r3, #8]
 8013f1a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8013f1c:	68fa      	ldr	r2, [r7, #12]
 8013f1e:	4b09      	ldr	r3, [pc, #36]	; (8013f44 <TIM_ITRx_SetConfig+0x38>)
 8013f20:	4013      	ands	r3, r2
 8013f22:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8013f24:	683a      	ldr	r2, [r7, #0]
 8013f26:	68fb      	ldr	r3, [r7, #12]
 8013f28:	4313      	orrs	r3, r2
 8013f2a:	f043 0307 	orr.w	r3, r3, #7
 8013f2e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	68fa      	ldr	r2, [r7, #12]
 8013f34:	609a      	str	r2, [r3, #8]
}
 8013f36:	bf00      	nop
 8013f38:	3714      	adds	r7, #20
 8013f3a:	46bd      	mov	sp, r7
 8013f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f40:	4770      	bx	lr
 8013f42:	bf00      	nop
 8013f44:	ffcfff8f 	.word	0xffcfff8f

08013f48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8013f48:	b480      	push	{r7}
 8013f4a:	b087      	sub	sp, #28
 8013f4c:	af00      	add	r7, sp, #0
 8013f4e:	60f8      	str	r0, [r7, #12]
 8013f50:	60b9      	str	r1, [r7, #8]
 8013f52:	607a      	str	r2, [r7, #4]
 8013f54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8013f56:	68fb      	ldr	r3, [r7, #12]
 8013f58:	689b      	ldr	r3, [r3, #8]
 8013f5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013f5c:	697b      	ldr	r3, [r7, #20]
 8013f5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8013f62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8013f64:	683b      	ldr	r3, [r7, #0]
 8013f66:	021a      	lsls	r2, r3, #8
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	431a      	orrs	r2, r3
 8013f6c:	68bb      	ldr	r3, [r7, #8]
 8013f6e:	4313      	orrs	r3, r2
 8013f70:	697a      	ldr	r2, [r7, #20]
 8013f72:	4313      	orrs	r3, r2
 8013f74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013f76:	68fb      	ldr	r3, [r7, #12]
 8013f78:	697a      	ldr	r2, [r7, #20]
 8013f7a:	609a      	str	r2, [r3, #8]
}
 8013f7c:	bf00      	nop
 8013f7e:	371c      	adds	r7, #28
 8013f80:	46bd      	mov	sp, r7
 8013f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f86:	4770      	bx	lr

08013f88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8013f88:	b480      	push	{r7}
 8013f8a:	b087      	sub	sp, #28
 8013f8c:	af00      	add	r7, sp, #0
 8013f8e:	60f8      	str	r0, [r7, #12]
 8013f90:	60b9      	str	r1, [r7, #8]
 8013f92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8013f94:	68bb      	ldr	r3, [r7, #8]
 8013f96:	f003 031f 	and.w	r3, r3, #31
 8013f9a:	2201      	movs	r2, #1
 8013f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8013fa0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8013fa2:	68fb      	ldr	r3, [r7, #12]
 8013fa4:	6a1a      	ldr	r2, [r3, #32]
 8013fa6:	697b      	ldr	r3, [r7, #20]
 8013fa8:	43db      	mvns	r3, r3
 8013faa:	401a      	ands	r2, r3
 8013fac:	68fb      	ldr	r3, [r7, #12]
 8013fae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8013fb0:	68fb      	ldr	r3, [r7, #12]
 8013fb2:	6a1a      	ldr	r2, [r3, #32]
 8013fb4:	68bb      	ldr	r3, [r7, #8]
 8013fb6:	f003 031f 	and.w	r3, r3, #31
 8013fba:	6879      	ldr	r1, [r7, #4]
 8013fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8013fc0:	431a      	orrs	r2, r3
 8013fc2:	68fb      	ldr	r3, [r7, #12]
 8013fc4:	621a      	str	r2, [r3, #32]
}
 8013fc6:	bf00      	nop
 8013fc8:	371c      	adds	r7, #28
 8013fca:	46bd      	mov	sp, r7
 8013fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fd0:	4770      	bx	lr
	...

08013fd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8013fd4:	b480      	push	{r7}
 8013fd6:	b085      	sub	sp, #20
 8013fd8:	af00      	add	r7, sp, #0
 8013fda:	6078      	str	r0, [r7, #4]
 8013fdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013fe4:	2b01      	cmp	r3, #1
 8013fe6:	d101      	bne.n	8013fec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013fe8:	2302      	movs	r3, #2
 8013fea:	e06d      	b.n	80140c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	2201      	movs	r2, #1
 8013ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	2202      	movs	r2, #2
 8013ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013ffc:	687b      	ldr	r3, [r7, #4]
 8013ffe:	681b      	ldr	r3, [r3, #0]
 8014000:	685b      	ldr	r3, [r3, #4]
 8014002:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	689b      	ldr	r3, [r3, #8]
 801400a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	681b      	ldr	r3, [r3, #0]
 8014010:	4a30      	ldr	r2, [pc, #192]	; (80140d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8014012:	4293      	cmp	r3, r2
 8014014:	d004      	beq.n	8014020 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8014016:	687b      	ldr	r3, [r7, #4]
 8014018:	681b      	ldr	r3, [r3, #0]
 801401a:	4a2f      	ldr	r2, [pc, #188]	; (80140d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 801401c:	4293      	cmp	r3, r2
 801401e:	d108      	bne.n	8014032 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8014020:	68fb      	ldr	r3, [r7, #12]
 8014022:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8014026:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8014028:	683b      	ldr	r3, [r7, #0]
 801402a:	685b      	ldr	r3, [r3, #4]
 801402c:	68fa      	ldr	r2, [r7, #12]
 801402e:	4313      	orrs	r3, r2
 8014030:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8014032:	68fb      	ldr	r3, [r7, #12]
 8014034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014038:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801403a:	683b      	ldr	r3, [r7, #0]
 801403c:	681b      	ldr	r3, [r3, #0]
 801403e:	68fa      	ldr	r2, [r7, #12]
 8014040:	4313      	orrs	r3, r2
 8014042:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8014044:	687b      	ldr	r3, [r7, #4]
 8014046:	681b      	ldr	r3, [r3, #0]
 8014048:	68fa      	ldr	r2, [r7, #12]
 801404a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	681b      	ldr	r3, [r3, #0]
 8014050:	4a20      	ldr	r2, [pc, #128]	; (80140d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8014052:	4293      	cmp	r3, r2
 8014054:	d022      	beq.n	801409c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	681b      	ldr	r3, [r3, #0]
 801405a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801405e:	d01d      	beq.n	801409c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	681b      	ldr	r3, [r3, #0]
 8014064:	4a1d      	ldr	r2, [pc, #116]	; (80140dc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8014066:	4293      	cmp	r3, r2
 8014068:	d018      	beq.n	801409c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	681b      	ldr	r3, [r3, #0]
 801406e:	4a1c      	ldr	r2, [pc, #112]	; (80140e0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8014070:	4293      	cmp	r3, r2
 8014072:	d013      	beq.n	801409c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	681b      	ldr	r3, [r3, #0]
 8014078:	4a1a      	ldr	r2, [pc, #104]	; (80140e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801407a:	4293      	cmp	r3, r2
 801407c:	d00e      	beq.n	801409c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	681b      	ldr	r3, [r3, #0]
 8014082:	4a15      	ldr	r2, [pc, #84]	; (80140d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8014084:	4293      	cmp	r3, r2
 8014086:	d009      	beq.n	801409c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	681b      	ldr	r3, [r3, #0]
 801408c:	4a16      	ldr	r2, [pc, #88]	; (80140e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801408e:	4293      	cmp	r3, r2
 8014090:	d004      	beq.n	801409c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	681b      	ldr	r3, [r3, #0]
 8014096:	4a15      	ldr	r2, [pc, #84]	; (80140ec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8014098:	4293      	cmp	r3, r2
 801409a:	d10c      	bne.n	80140b6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801409c:	68bb      	ldr	r3, [r7, #8]
 801409e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80140a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80140a4:	683b      	ldr	r3, [r7, #0]
 80140a6:	689b      	ldr	r3, [r3, #8]
 80140a8:	68ba      	ldr	r2, [r7, #8]
 80140aa:	4313      	orrs	r3, r2
 80140ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	681b      	ldr	r3, [r3, #0]
 80140b2:	68ba      	ldr	r2, [r7, #8]
 80140b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	2201      	movs	r2, #1
 80140ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	2200      	movs	r2, #0
 80140c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80140c6:	2300      	movs	r3, #0
}
 80140c8:	4618      	mov	r0, r3
 80140ca:	3714      	adds	r7, #20
 80140cc:	46bd      	mov	sp, r7
 80140ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140d2:	4770      	bx	lr
 80140d4:	40010000 	.word	0x40010000
 80140d8:	40010400 	.word	0x40010400
 80140dc:	40000400 	.word	0x40000400
 80140e0:	40000800 	.word	0x40000800
 80140e4:	40000c00 	.word	0x40000c00
 80140e8:	40001800 	.word	0x40001800
 80140ec:	40014000 	.word	0x40014000

080140f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80140f0:	b480      	push	{r7}
 80140f2:	b085      	sub	sp, #20
 80140f4:	af00      	add	r7, sp, #0
 80140f6:	6078      	str	r0, [r7, #4]
 80140f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80140fa:	2300      	movs	r3, #0
 80140fc:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 80140fe:	687b      	ldr	r3, [r7, #4]
 8014100:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8014104:	2b01      	cmp	r3, #1
 8014106:	d101      	bne.n	801410c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8014108:	2302      	movs	r3, #2
 801410a:	e065      	b.n	80141d8 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	2201      	movs	r2, #1
 8014110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8014114:	68fb      	ldr	r3, [r7, #12]
 8014116:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 801411a:	683b      	ldr	r3, [r7, #0]
 801411c:	68db      	ldr	r3, [r3, #12]
 801411e:	4313      	orrs	r3, r2
 8014120:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8014122:	68fb      	ldr	r3, [r7, #12]
 8014124:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8014128:	683b      	ldr	r3, [r7, #0]
 801412a:	689b      	ldr	r3, [r3, #8]
 801412c:	4313      	orrs	r3, r2
 801412e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8014130:	68fb      	ldr	r3, [r7, #12]
 8014132:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8014136:	683b      	ldr	r3, [r7, #0]
 8014138:	685b      	ldr	r3, [r3, #4]
 801413a:	4313      	orrs	r3, r2
 801413c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8014144:	683b      	ldr	r3, [r7, #0]
 8014146:	681b      	ldr	r3, [r3, #0]
 8014148:	4313      	orrs	r3, r2
 801414a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 801414c:	68fb      	ldr	r3, [r7, #12]
 801414e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8014152:	683b      	ldr	r3, [r7, #0]
 8014154:	691b      	ldr	r3, [r3, #16]
 8014156:	4313      	orrs	r3, r2
 8014158:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801415a:	68fb      	ldr	r3, [r7, #12]
 801415c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8014160:	683b      	ldr	r3, [r7, #0]
 8014162:	695b      	ldr	r3, [r3, #20]
 8014164:	4313      	orrs	r3, r2
 8014166:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8014168:	68fb      	ldr	r3, [r7, #12]
 801416a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 801416e:	683b      	ldr	r3, [r7, #0]
 8014170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014172:	4313      	orrs	r3, r2
 8014174:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8014176:	68fb      	ldr	r3, [r7, #12]
 8014178:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 801417c:	683b      	ldr	r3, [r7, #0]
 801417e:	699b      	ldr	r3, [r3, #24]
 8014180:	041b      	lsls	r3, r3, #16
 8014182:	4313      	orrs	r3, r2
 8014184:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	681b      	ldr	r3, [r3, #0]
 801418a:	4a16      	ldr	r2, [pc, #88]	; (80141e4 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 801418c:	4293      	cmp	r3, r2
 801418e:	d004      	beq.n	801419a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	681b      	ldr	r3, [r3, #0]
 8014194:	4a14      	ldr	r2, [pc, #80]	; (80141e8 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8014196:	4293      	cmp	r3, r2
 8014198:	d115      	bne.n	80141c6 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 801419a:	68fb      	ldr	r3, [r7, #12]
 801419c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80141a0:	683b      	ldr	r3, [r7, #0]
 80141a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80141a4:	051b      	lsls	r3, r3, #20
 80141a6:	4313      	orrs	r3, r2
 80141a8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80141aa:	68fb      	ldr	r3, [r7, #12]
 80141ac:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80141b0:	683b      	ldr	r3, [r7, #0]
 80141b2:	69db      	ldr	r3, [r3, #28]
 80141b4:	4313      	orrs	r3, r2
 80141b6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80141b8:	68fb      	ldr	r3, [r7, #12]
 80141ba:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80141be:	683b      	ldr	r3, [r7, #0]
 80141c0:	6a1b      	ldr	r3, [r3, #32]
 80141c2:	4313      	orrs	r3, r2
 80141c4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80141c6:	687b      	ldr	r3, [r7, #4]
 80141c8:	681b      	ldr	r3, [r3, #0]
 80141ca:	68fa      	ldr	r2, [r7, #12]
 80141cc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	2200      	movs	r2, #0
 80141d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80141d6:	2300      	movs	r3, #0
}
 80141d8:	4618      	mov	r0, r3
 80141da:	3714      	adds	r7, #20
 80141dc:	46bd      	mov	sp, r7
 80141de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141e2:	4770      	bx	lr
 80141e4:	40010000 	.word	0x40010000
 80141e8:	40010400 	.word	0x40010400

080141ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80141ec:	b480      	push	{r7}
 80141ee:	b083      	sub	sp, #12
 80141f0:	af00      	add	r7, sp, #0
 80141f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80141f4:	bf00      	nop
 80141f6:	370c      	adds	r7, #12
 80141f8:	46bd      	mov	sp, r7
 80141fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141fe:	4770      	bx	lr

08014200 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8014200:	b480      	push	{r7}
 8014202:	b083      	sub	sp, #12
 8014204:	af00      	add	r7, sp, #0
 8014206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8014208:	bf00      	nop
 801420a:	370c      	adds	r7, #12
 801420c:	46bd      	mov	sp, r7
 801420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014212:	4770      	bx	lr

08014214 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8014214:	b480      	push	{r7}
 8014216:	b083      	sub	sp, #12
 8014218:	af00      	add	r7, sp, #0
 801421a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 801421c:	bf00      	nop
 801421e:	370c      	adds	r7, #12
 8014220:	46bd      	mov	sp, r7
 8014222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014226:	4770      	bx	lr

08014228 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8014228:	b580      	push	{r7, lr}
 801422a:	b082      	sub	sp, #8
 801422c:	af00      	add	r7, sp, #0
 801422e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	2b00      	cmp	r3, #0
 8014234:	d101      	bne.n	801423a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8014236:	2301      	movs	r3, #1
 8014238:	e042      	b.n	80142c0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014240:	2b00      	cmp	r3, #0
 8014242:	d106      	bne.n	8014252 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	2200      	movs	r2, #0
 8014248:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801424c:	6878      	ldr	r0, [r7, #4]
 801424e:	f7f1 f989 	bl	8005564 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	2224      	movs	r2, #36	; 0x24
 8014256:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	681b      	ldr	r3, [r3, #0]
 801425e:	681a      	ldr	r2, [r3, #0]
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	681b      	ldr	r3, [r3, #0]
 8014264:	f022 0201 	bic.w	r2, r2, #1
 8014268:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801426e:	2b00      	cmp	r3, #0
 8014270:	d002      	beq.n	8014278 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8014272:	6878      	ldr	r0, [r7, #4]
 8014274:	f001 fbc2 	bl	80159fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8014278:	6878      	ldr	r0, [r7, #4]
 801427a:	f000 fe57 	bl	8014f2c <UART_SetConfig>
 801427e:	4603      	mov	r3, r0
 8014280:	2b01      	cmp	r3, #1
 8014282:	d101      	bne.n	8014288 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8014284:	2301      	movs	r3, #1
 8014286:	e01b      	b.n	80142c0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	681b      	ldr	r3, [r3, #0]
 801428c:	685a      	ldr	r2, [r3, #4]
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	681b      	ldr	r3, [r3, #0]
 8014292:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8014296:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	681b      	ldr	r3, [r3, #0]
 801429c:	689a      	ldr	r2, [r3, #8]
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	681b      	ldr	r3, [r3, #0]
 80142a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80142a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	681b      	ldr	r3, [r3, #0]
 80142ac:	681a      	ldr	r2, [r3, #0]
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	681b      	ldr	r3, [r3, #0]
 80142b2:	f042 0201 	orr.w	r2, r2, #1
 80142b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80142b8:	6878      	ldr	r0, [r7, #4]
 80142ba:	f001 fc41 	bl	8015b40 <UART_CheckIdleState>
 80142be:	4603      	mov	r3, r0
}
 80142c0:	4618      	mov	r0, r3
 80142c2:	3708      	adds	r7, #8
 80142c4:	46bd      	mov	sp, r7
 80142c6:	bd80      	pop	{r7, pc}

080142c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80142c8:	b580      	push	{r7, lr}
 80142ca:	b08a      	sub	sp, #40	; 0x28
 80142cc:	af02      	add	r7, sp, #8
 80142ce:	60f8      	str	r0, [r7, #12]
 80142d0:	60b9      	str	r1, [r7, #8]
 80142d2:	603b      	str	r3, [r7, #0]
 80142d4:	4613      	mov	r3, r2
 80142d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80142d8:	68fb      	ldr	r3, [r7, #12]
 80142da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80142de:	2b20      	cmp	r3, #32
 80142e0:	d17b      	bne.n	80143da <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80142e2:	68bb      	ldr	r3, [r7, #8]
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d002      	beq.n	80142ee <HAL_UART_Transmit+0x26>
 80142e8:	88fb      	ldrh	r3, [r7, #6]
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	d101      	bne.n	80142f2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80142ee:	2301      	movs	r3, #1
 80142f0:	e074      	b.n	80143dc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80142f2:	68fb      	ldr	r3, [r7, #12]
 80142f4:	2200      	movs	r2, #0
 80142f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80142fa:	68fb      	ldr	r3, [r7, #12]
 80142fc:	2221      	movs	r2, #33	; 0x21
 80142fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8014302:	f7f1 fd7d 	bl	8005e00 <HAL_GetTick>
 8014306:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8014308:	68fb      	ldr	r3, [r7, #12]
 801430a:	88fa      	ldrh	r2, [r7, #6]
 801430c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8014310:	68fb      	ldr	r3, [r7, #12]
 8014312:	88fa      	ldrh	r2, [r7, #6]
 8014314:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014318:	68fb      	ldr	r3, [r7, #12]
 801431a:	689b      	ldr	r3, [r3, #8]
 801431c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014320:	d108      	bne.n	8014334 <HAL_UART_Transmit+0x6c>
 8014322:	68fb      	ldr	r3, [r7, #12]
 8014324:	691b      	ldr	r3, [r3, #16]
 8014326:	2b00      	cmp	r3, #0
 8014328:	d104      	bne.n	8014334 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 801432a:	2300      	movs	r3, #0
 801432c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801432e:	68bb      	ldr	r3, [r7, #8]
 8014330:	61bb      	str	r3, [r7, #24]
 8014332:	e003      	b.n	801433c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8014334:	68bb      	ldr	r3, [r7, #8]
 8014336:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8014338:	2300      	movs	r3, #0
 801433a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 801433c:	e030      	b.n	80143a0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801433e:	683b      	ldr	r3, [r7, #0]
 8014340:	9300      	str	r3, [sp, #0]
 8014342:	697b      	ldr	r3, [r7, #20]
 8014344:	2200      	movs	r2, #0
 8014346:	2180      	movs	r1, #128	; 0x80
 8014348:	68f8      	ldr	r0, [r7, #12]
 801434a:	f001 fca3 	bl	8015c94 <UART_WaitOnFlagUntilTimeout>
 801434e:	4603      	mov	r3, r0
 8014350:	2b00      	cmp	r3, #0
 8014352:	d005      	beq.n	8014360 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8014354:	68fb      	ldr	r3, [r7, #12]
 8014356:	2220      	movs	r2, #32
 8014358:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 801435c:	2303      	movs	r3, #3
 801435e:	e03d      	b.n	80143dc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8014360:	69fb      	ldr	r3, [r7, #28]
 8014362:	2b00      	cmp	r3, #0
 8014364:	d10b      	bne.n	801437e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8014366:	69bb      	ldr	r3, [r7, #24]
 8014368:	881b      	ldrh	r3, [r3, #0]
 801436a:	461a      	mov	r2, r3
 801436c:	68fb      	ldr	r3, [r7, #12]
 801436e:	681b      	ldr	r3, [r3, #0]
 8014370:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8014374:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8014376:	69bb      	ldr	r3, [r7, #24]
 8014378:	3302      	adds	r3, #2
 801437a:	61bb      	str	r3, [r7, #24]
 801437c:	e007      	b.n	801438e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 801437e:	69fb      	ldr	r3, [r7, #28]
 8014380:	781a      	ldrb	r2, [r3, #0]
 8014382:	68fb      	ldr	r3, [r7, #12]
 8014384:	681b      	ldr	r3, [r3, #0]
 8014386:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8014388:	69fb      	ldr	r3, [r7, #28]
 801438a:	3301      	adds	r3, #1
 801438c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801438e:	68fb      	ldr	r3, [r7, #12]
 8014390:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8014394:	b29b      	uxth	r3, r3
 8014396:	3b01      	subs	r3, #1
 8014398:	b29a      	uxth	r2, r3
 801439a:	68fb      	ldr	r3, [r7, #12]
 801439c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80143a0:	68fb      	ldr	r3, [r7, #12]
 80143a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80143a6:	b29b      	uxth	r3, r3
 80143a8:	2b00      	cmp	r3, #0
 80143aa:	d1c8      	bne.n	801433e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80143ac:	683b      	ldr	r3, [r7, #0]
 80143ae:	9300      	str	r3, [sp, #0]
 80143b0:	697b      	ldr	r3, [r7, #20]
 80143b2:	2200      	movs	r2, #0
 80143b4:	2140      	movs	r1, #64	; 0x40
 80143b6:	68f8      	ldr	r0, [r7, #12]
 80143b8:	f001 fc6c 	bl	8015c94 <UART_WaitOnFlagUntilTimeout>
 80143bc:	4603      	mov	r3, r0
 80143be:	2b00      	cmp	r3, #0
 80143c0:	d005      	beq.n	80143ce <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80143c2:	68fb      	ldr	r3, [r7, #12]
 80143c4:	2220      	movs	r2, #32
 80143c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80143ca:	2303      	movs	r3, #3
 80143cc:	e006      	b.n	80143dc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80143ce:	68fb      	ldr	r3, [r7, #12]
 80143d0:	2220      	movs	r2, #32
 80143d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80143d6:	2300      	movs	r3, #0
 80143d8:	e000      	b.n	80143dc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80143da:	2302      	movs	r3, #2
  }
}
 80143dc:	4618      	mov	r0, r3
 80143de:	3720      	adds	r7, #32
 80143e0:	46bd      	mov	sp, r7
 80143e2:	bd80      	pop	{r7, pc}

080143e4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80143e4:	b580      	push	{r7, lr}
 80143e6:	b08a      	sub	sp, #40	; 0x28
 80143e8:	af02      	add	r7, sp, #8
 80143ea:	60f8      	str	r0, [r7, #12]
 80143ec:	60b9      	str	r1, [r7, #8]
 80143ee:	603b      	str	r3, [r7, #0]
 80143f0:	4613      	mov	r3, r2
 80143f2:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80143f4:	68fb      	ldr	r3, [r7, #12]
 80143f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80143fa:	2b20      	cmp	r3, #32
 80143fc:	f040 80b5 	bne.w	801456a <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8014400:	68bb      	ldr	r3, [r7, #8]
 8014402:	2b00      	cmp	r3, #0
 8014404:	d002      	beq.n	801440c <HAL_UART_Receive+0x28>
 8014406:	88fb      	ldrh	r3, [r7, #6]
 8014408:	2b00      	cmp	r3, #0
 801440a:	d101      	bne.n	8014410 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 801440c:	2301      	movs	r3, #1
 801440e:	e0ad      	b.n	801456c <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014410:	68fb      	ldr	r3, [r7, #12]
 8014412:	2200      	movs	r2, #0
 8014414:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014418:	68fb      	ldr	r3, [r7, #12]
 801441a:	2222      	movs	r2, #34	; 0x22
 801441c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014420:	68fb      	ldr	r3, [r7, #12]
 8014422:	2200      	movs	r2, #0
 8014424:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8014426:	f7f1 fceb 	bl	8005e00 <HAL_GetTick>
 801442a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	88fa      	ldrh	r2, [r7, #6]
 8014430:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8014434:	68fb      	ldr	r3, [r7, #12]
 8014436:	88fa      	ldrh	r2, [r7, #6]
 8014438:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	689b      	ldr	r3, [r3, #8]
 8014440:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014444:	d10e      	bne.n	8014464 <HAL_UART_Receive+0x80>
 8014446:	68fb      	ldr	r3, [r7, #12]
 8014448:	691b      	ldr	r3, [r3, #16]
 801444a:	2b00      	cmp	r3, #0
 801444c:	d105      	bne.n	801445a <HAL_UART_Receive+0x76>
 801444e:	68fb      	ldr	r3, [r7, #12]
 8014450:	f240 12ff 	movw	r2, #511	; 0x1ff
 8014454:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8014458:	e02d      	b.n	80144b6 <HAL_UART_Receive+0xd2>
 801445a:	68fb      	ldr	r3, [r7, #12]
 801445c:	22ff      	movs	r2, #255	; 0xff
 801445e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8014462:	e028      	b.n	80144b6 <HAL_UART_Receive+0xd2>
 8014464:	68fb      	ldr	r3, [r7, #12]
 8014466:	689b      	ldr	r3, [r3, #8]
 8014468:	2b00      	cmp	r3, #0
 801446a:	d10d      	bne.n	8014488 <HAL_UART_Receive+0xa4>
 801446c:	68fb      	ldr	r3, [r7, #12]
 801446e:	691b      	ldr	r3, [r3, #16]
 8014470:	2b00      	cmp	r3, #0
 8014472:	d104      	bne.n	801447e <HAL_UART_Receive+0x9a>
 8014474:	68fb      	ldr	r3, [r7, #12]
 8014476:	22ff      	movs	r2, #255	; 0xff
 8014478:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801447c:	e01b      	b.n	80144b6 <HAL_UART_Receive+0xd2>
 801447e:	68fb      	ldr	r3, [r7, #12]
 8014480:	227f      	movs	r2, #127	; 0x7f
 8014482:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8014486:	e016      	b.n	80144b6 <HAL_UART_Receive+0xd2>
 8014488:	68fb      	ldr	r3, [r7, #12]
 801448a:	689b      	ldr	r3, [r3, #8]
 801448c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8014490:	d10d      	bne.n	80144ae <HAL_UART_Receive+0xca>
 8014492:	68fb      	ldr	r3, [r7, #12]
 8014494:	691b      	ldr	r3, [r3, #16]
 8014496:	2b00      	cmp	r3, #0
 8014498:	d104      	bne.n	80144a4 <HAL_UART_Receive+0xc0>
 801449a:	68fb      	ldr	r3, [r7, #12]
 801449c:	227f      	movs	r2, #127	; 0x7f
 801449e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80144a2:	e008      	b.n	80144b6 <HAL_UART_Receive+0xd2>
 80144a4:	68fb      	ldr	r3, [r7, #12]
 80144a6:	223f      	movs	r2, #63	; 0x3f
 80144a8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80144ac:	e003      	b.n	80144b6 <HAL_UART_Receive+0xd2>
 80144ae:	68fb      	ldr	r3, [r7, #12]
 80144b0:	2200      	movs	r2, #0
 80144b2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80144bc:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80144be:	68fb      	ldr	r3, [r7, #12]
 80144c0:	689b      	ldr	r3, [r3, #8]
 80144c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80144c6:	d108      	bne.n	80144da <HAL_UART_Receive+0xf6>
 80144c8:	68fb      	ldr	r3, [r7, #12]
 80144ca:	691b      	ldr	r3, [r3, #16]
 80144cc:	2b00      	cmp	r3, #0
 80144ce:	d104      	bne.n	80144da <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80144d0:	2300      	movs	r3, #0
 80144d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80144d4:	68bb      	ldr	r3, [r7, #8]
 80144d6:	61bb      	str	r3, [r7, #24]
 80144d8:	e003      	b.n	80144e2 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80144da:	68bb      	ldr	r3, [r7, #8]
 80144dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80144de:	2300      	movs	r3, #0
 80144e0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80144e2:	e036      	b.n	8014552 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80144e4:	683b      	ldr	r3, [r7, #0]
 80144e6:	9300      	str	r3, [sp, #0]
 80144e8:	697b      	ldr	r3, [r7, #20]
 80144ea:	2200      	movs	r2, #0
 80144ec:	2120      	movs	r1, #32
 80144ee:	68f8      	ldr	r0, [r7, #12]
 80144f0:	f001 fbd0 	bl	8015c94 <UART_WaitOnFlagUntilTimeout>
 80144f4:	4603      	mov	r3, r0
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d005      	beq.n	8014506 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80144fa:	68fb      	ldr	r3, [r7, #12]
 80144fc:	2220      	movs	r2, #32
 80144fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 8014502:	2303      	movs	r3, #3
 8014504:	e032      	b.n	801456c <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8014506:	69fb      	ldr	r3, [r7, #28]
 8014508:	2b00      	cmp	r3, #0
 801450a:	d10c      	bne.n	8014526 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 801450c:	68fb      	ldr	r3, [r7, #12]
 801450e:	681b      	ldr	r3, [r3, #0]
 8014510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014512:	b29a      	uxth	r2, r3
 8014514:	8a7b      	ldrh	r3, [r7, #18]
 8014516:	4013      	ands	r3, r2
 8014518:	b29a      	uxth	r2, r3
 801451a:	69bb      	ldr	r3, [r7, #24]
 801451c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 801451e:	69bb      	ldr	r3, [r7, #24]
 8014520:	3302      	adds	r3, #2
 8014522:	61bb      	str	r3, [r7, #24]
 8014524:	e00c      	b.n	8014540 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8014526:	68fb      	ldr	r3, [r7, #12]
 8014528:	681b      	ldr	r3, [r3, #0]
 801452a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801452c:	b2da      	uxtb	r2, r3
 801452e:	8a7b      	ldrh	r3, [r7, #18]
 8014530:	b2db      	uxtb	r3, r3
 8014532:	4013      	ands	r3, r2
 8014534:	b2da      	uxtb	r2, r3
 8014536:	69fb      	ldr	r3, [r7, #28]
 8014538:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 801453a:	69fb      	ldr	r3, [r7, #28]
 801453c:	3301      	adds	r3, #1
 801453e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8014540:	68fb      	ldr	r3, [r7, #12]
 8014542:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014546:	b29b      	uxth	r3, r3
 8014548:	3b01      	subs	r3, #1
 801454a:	b29a      	uxth	r2, r3
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8014552:	68fb      	ldr	r3, [r7, #12]
 8014554:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014558:	b29b      	uxth	r3, r3
 801455a:	2b00      	cmp	r3, #0
 801455c:	d1c2      	bne.n	80144e4 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	2220      	movs	r2, #32
 8014562:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 8014566:	2300      	movs	r3, #0
 8014568:	e000      	b.n	801456c <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 801456a:	2302      	movs	r3, #2
  }
}
 801456c:	4618      	mov	r0, r3
 801456e:	3720      	adds	r7, #32
 8014570:	46bd      	mov	sp, r7
 8014572:	bd80      	pop	{r7, pc}

08014574 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014574:	b580      	push	{r7, lr}
 8014576:	b08a      	sub	sp, #40	; 0x28
 8014578:	af00      	add	r7, sp, #0
 801457a:	60f8      	str	r0, [r7, #12]
 801457c:	60b9      	str	r1, [r7, #8]
 801457e:	4613      	mov	r3, r2
 8014580:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8014582:	68fb      	ldr	r3, [r7, #12]
 8014584:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8014588:	2b20      	cmp	r3, #32
 801458a:	d137      	bne.n	80145fc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 801458c:	68bb      	ldr	r3, [r7, #8]
 801458e:	2b00      	cmp	r3, #0
 8014590:	d002      	beq.n	8014598 <HAL_UART_Receive_IT+0x24>
 8014592:	88fb      	ldrh	r3, [r7, #6]
 8014594:	2b00      	cmp	r3, #0
 8014596:	d101      	bne.n	801459c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8014598:	2301      	movs	r3, #1
 801459a:	e030      	b.n	80145fe <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801459c:	68fb      	ldr	r3, [r7, #12]
 801459e:	2200      	movs	r2, #0
 80145a0:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80145a2:	68fb      	ldr	r3, [r7, #12]
 80145a4:	681b      	ldr	r3, [r3, #0]
 80145a6:	4a18      	ldr	r2, [pc, #96]	; (8014608 <HAL_UART_Receive_IT+0x94>)
 80145a8:	4293      	cmp	r3, r2
 80145aa:	d01f      	beq.n	80145ec <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80145ac:	68fb      	ldr	r3, [r7, #12]
 80145ae:	681b      	ldr	r3, [r3, #0]
 80145b0:	685b      	ldr	r3, [r3, #4]
 80145b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d018      	beq.n	80145ec <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80145ba:	68fb      	ldr	r3, [r7, #12]
 80145bc:	681b      	ldr	r3, [r3, #0]
 80145be:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80145c0:	697b      	ldr	r3, [r7, #20]
 80145c2:	e853 3f00 	ldrex	r3, [r3]
 80145c6:	613b      	str	r3, [r7, #16]
   return(result);
 80145c8:	693b      	ldr	r3, [r7, #16]
 80145ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80145ce:	627b      	str	r3, [r7, #36]	; 0x24
 80145d0:	68fb      	ldr	r3, [r7, #12]
 80145d2:	681b      	ldr	r3, [r3, #0]
 80145d4:	461a      	mov	r2, r3
 80145d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80145d8:	623b      	str	r3, [r7, #32]
 80145da:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80145dc:	69f9      	ldr	r1, [r7, #28]
 80145de:	6a3a      	ldr	r2, [r7, #32]
 80145e0:	e841 2300 	strex	r3, r2, [r1]
 80145e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80145e6:	69bb      	ldr	r3, [r7, #24]
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d1e6      	bne.n	80145ba <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80145ec:	88fb      	ldrh	r3, [r7, #6]
 80145ee:	461a      	mov	r2, r3
 80145f0:	68b9      	ldr	r1, [r7, #8]
 80145f2:	68f8      	ldr	r0, [r7, #12]
 80145f4:	f001 fbbc 	bl	8015d70 <UART_Start_Receive_IT>
 80145f8:	4603      	mov	r3, r0
 80145fa:	e000      	b.n	80145fe <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80145fc:	2302      	movs	r3, #2
  }
}
 80145fe:	4618      	mov	r0, r3
 8014600:	3728      	adds	r7, #40	; 0x28
 8014602:	46bd      	mov	sp, r7
 8014604:	bd80      	pop	{r7, pc}
 8014606:	bf00      	nop
 8014608:	58000c00 	.word	0x58000c00

0801460c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 801460c:	b580      	push	{r7, lr}
 801460e:	b09a      	sub	sp, #104	; 0x68
 8014610:	af00      	add	r7, sp, #0
 8014612:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	681b      	ldr	r3, [r3, #0]
 8014618:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801461a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801461c:	e853 3f00 	ldrex	r3, [r3]
 8014620:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8014622:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014624:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8014628:	667b      	str	r3, [r7, #100]	; 0x64
 801462a:	687b      	ldr	r3, [r7, #4]
 801462c:	681b      	ldr	r3, [r3, #0]
 801462e:	461a      	mov	r2, r3
 8014630:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8014632:	657b      	str	r3, [r7, #84]	; 0x54
 8014634:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014636:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014638:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801463a:	e841 2300 	strex	r3, r2, [r1]
 801463e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8014640:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014642:	2b00      	cmp	r3, #0
 8014644:	d1e6      	bne.n	8014614 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	681b      	ldr	r3, [r3, #0]
 801464a:	3308      	adds	r3, #8
 801464c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801464e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014650:	e853 3f00 	ldrex	r3, [r3]
 8014654:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8014656:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014658:	4b46      	ldr	r3, [pc, #280]	; (8014774 <HAL_UART_AbortReceive+0x168>)
 801465a:	4013      	ands	r3, r2
 801465c:	663b      	str	r3, [r7, #96]	; 0x60
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	681b      	ldr	r3, [r3, #0]
 8014662:	3308      	adds	r3, #8
 8014664:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8014666:	643a      	str	r2, [r7, #64]	; 0x40
 8014668:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801466a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801466c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801466e:	e841 2300 	strex	r3, r2, [r1]
 8014672:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8014674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014676:	2b00      	cmp	r3, #0
 8014678:	d1e5      	bne.n	8014646 <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801467a:	687b      	ldr	r3, [r7, #4]
 801467c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801467e:	2b01      	cmp	r3, #1
 8014680:	d118      	bne.n	80146b4 <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	681b      	ldr	r3, [r3, #0]
 8014686:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014688:	6a3b      	ldr	r3, [r7, #32]
 801468a:	e853 3f00 	ldrex	r3, [r3]
 801468e:	61fb      	str	r3, [r7, #28]
   return(result);
 8014690:	69fb      	ldr	r3, [r7, #28]
 8014692:	f023 0310 	bic.w	r3, r3, #16
 8014696:	65fb      	str	r3, [r7, #92]	; 0x5c
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	681b      	ldr	r3, [r3, #0]
 801469c:	461a      	mov	r2, r3
 801469e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80146a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80146a2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80146a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80146a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80146a8:	e841 2300 	strex	r3, r2, [r1]
 80146ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80146ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80146b0:	2b00      	cmp	r3, #0
 80146b2:	d1e6      	bne.n	8014682 <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	681b      	ldr	r3, [r3, #0]
 80146b8:	689b      	ldr	r3, [r3, #8]
 80146ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80146be:	2b40      	cmp	r3, #64	; 0x40
 80146c0:	d13b      	bne.n	801473a <HAL_UART_AbortReceive+0x12e>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	681b      	ldr	r3, [r3, #0]
 80146c6:	3308      	adds	r3, #8
 80146c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80146ca:	68fb      	ldr	r3, [r7, #12]
 80146cc:	e853 3f00 	ldrex	r3, [r3]
 80146d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80146d2:	68bb      	ldr	r3, [r7, #8]
 80146d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80146d8:	65bb      	str	r3, [r7, #88]	; 0x58
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	681b      	ldr	r3, [r3, #0]
 80146de:	3308      	adds	r3, #8
 80146e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80146e2:	61ba      	str	r2, [r7, #24]
 80146e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80146e6:	6979      	ldr	r1, [r7, #20]
 80146e8:	69ba      	ldr	r2, [r7, #24]
 80146ea:	e841 2300 	strex	r3, r2, [r1]
 80146ee:	613b      	str	r3, [r7, #16]
   return(result);
 80146f0:	693b      	ldr	r3, [r7, #16]
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	d1e5      	bne.n	80146c2 <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80146fc:	2b00      	cmp	r3, #0
 80146fe:	d01c      	beq.n	801473a <HAL_UART_AbortReceive+0x12e>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014706:	2200      	movs	r2, #0
 8014708:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014710:	4618      	mov	r0, r3
 8014712:	f7f4 fa63 	bl	8008bdc <HAL_DMA_Abort>
 8014716:	4603      	mov	r3, r0
 8014718:	2b00      	cmp	r3, #0
 801471a:	d00e      	beq.n	801473a <HAL_UART_AbortReceive+0x12e>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 801471c:	687b      	ldr	r3, [r7, #4]
 801471e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014722:	4618      	mov	r0, r3
 8014724:	f7f5 fef6 	bl	800a514 <HAL_DMA_GetError>
 8014728:	4603      	mov	r3, r0
 801472a:	2b20      	cmp	r3, #32
 801472c:	d105      	bne.n	801473a <HAL_UART_AbortReceive+0x12e>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	2210      	movs	r2, #16
 8014732:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 8014736:	2303      	movs	r3, #3
 8014738:	e017      	b.n	801476a <HAL_UART_AbortReceive+0x15e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	2200      	movs	r2, #0
 801473e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8014742:	687b      	ldr	r3, [r7, #4]
 8014744:	681b      	ldr	r3, [r3, #0]
 8014746:	220f      	movs	r2, #15
 8014748:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801474a:	687b      	ldr	r3, [r7, #4]
 801474c:	681b      	ldr	r3, [r3, #0]
 801474e:	699a      	ldr	r2, [r3, #24]
 8014750:	687b      	ldr	r3, [r7, #4]
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	f042 0208 	orr.w	r2, r2, #8
 8014758:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	2220      	movs	r2, #32
 801475e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	2200      	movs	r2, #0
 8014766:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8014768:	2300      	movs	r3, #0
}
 801476a:	4618      	mov	r0, r3
 801476c:	3768      	adds	r7, #104	; 0x68
 801476e:	46bd      	mov	sp, r7
 8014770:	bd80      	pop	{r7, pc}
 8014772:	bf00      	nop
 8014774:	effffffe 	.word	0xeffffffe

08014778 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8014778:	b580      	push	{r7, lr}
 801477a:	b0ba      	sub	sp, #232	; 0xe8
 801477c:	af00      	add	r7, sp, #0
 801477e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	681b      	ldr	r3, [r3, #0]
 8014784:	69db      	ldr	r3, [r3, #28]
 8014786:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801478a:	687b      	ldr	r3, [r7, #4]
 801478c:	681b      	ldr	r3, [r3, #0]
 801478e:	681b      	ldr	r3, [r3, #0]
 8014790:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	681b      	ldr	r3, [r3, #0]
 8014798:	689b      	ldr	r3, [r3, #8]
 801479a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 801479e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80147a2:	f640 030f 	movw	r3, #2063	; 0x80f
 80147a6:	4013      	ands	r3, r2
 80147a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80147ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80147b0:	2b00      	cmp	r3, #0
 80147b2:	d11b      	bne.n	80147ec <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80147b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80147b8:	f003 0320 	and.w	r3, r3, #32
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d015      	beq.n	80147ec <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80147c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80147c4:	f003 0320 	and.w	r3, r3, #32
 80147c8:	2b00      	cmp	r3, #0
 80147ca:	d105      	bne.n	80147d8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80147cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80147d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80147d4:	2b00      	cmp	r3, #0
 80147d6:	d009      	beq.n	80147ec <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80147d8:	687b      	ldr	r3, [r7, #4]
 80147da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80147dc:	2b00      	cmp	r3, #0
 80147de:	f000 8377 	beq.w	8014ed0 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80147e6:	6878      	ldr	r0, [r7, #4]
 80147e8:	4798      	blx	r3
      }
      return;
 80147ea:	e371      	b.n	8014ed0 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80147ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	f000 8123 	beq.w	8014a3c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80147f6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80147fa:	4b8d      	ldr	r3, [pc, #564]	; (8014a30 <HAL_UART_IRQHandler+0x2b8>)
 80147fc:	4013      	ands	r3, r2
 80147fe:	2b00      	cmp	r3, #0
 8014800:	d106      	bne.n	8014810 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8014802:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8014806:	4b8b      	ldr	r3, [pc, #556]	; (8014a34 <HAL_UART_IRQHandler+0x2bc>)
 8014808:	4013      	ands	r3, r2
 801480a:	2b00      	cmp	r3, #0
 801480c:	f000 8116 	beq.w	8014a3c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8014810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014814:	f003 0301 	and.w	r3, r3, #1
 8014818:	2b00      	cmp	r3, #0
 801481a:	d011      	beq.n	8014840 <HAL_UART_IRQHandler+0xc8>
 801481c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014824:	2b00      	cmp	r3, #0
 8014826:	d00b      	beq.n	8014840 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8014828:	687b      	ldr	r3, [r7, #4]
 801482a:	681b      	ldr	r3, [r3, #0]
 801482c:	2201      	movs	r2, #1
 801482e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014836:	f043 0201 	orr.w	r2, r3, #1
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014844:	f003 0302 	and.w	r3, r3, #2
 8014848:	2b00      	cmp	r3, #0
 801484a:	d011      	beq.n	8014870 <HAL_UART_IRQHandler+0xf8>
 801484c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014850:	f003 0301 	and.w	r3, r3, #1
 8014854:	2b00      	cmp	r3, #0
 8014856:	d00b      	beq.n	8014870 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8014858:	687b      	ldr	r3, [r7, #4]
 801485a:	681b      	ldr	r3, [r3, #0]
 801485c:	2202      	movs	r2, #2
 801485e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8014860:	687b      	ldr	r3, [r7, #4]
 8014862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014866:	f043 0204 	orr.w	r2, r3, #4
 801486a:	687b      	ldr	r3, [r7, #4]
 801486c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014874:	f003 0304 	and.w	r3, r3, #4
 8014878:	2b00      	cmp	r3, #0
 801487a:	d011      	beq.n	80148a0 <HAL_UART_IRQHandler+0x128>
 801487c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014880:	f003 0301 	and.w	r3, r3, #1
 8014884:	2b00      	cmp	r3, #0
 8014886:	d00b      	beq.n	80148a0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	681b      	ldr	r3, [r3, #0]
 801488c:	2204      	movs	r2, #4
 801488e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014896:	f043 0202 	orr.w	r2, r3, #2
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80148a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80148a4:	f003 0308 	and.w	r3, r3, #8
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d017      	beq.n	80148dc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80148ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80148b0:	f003 0320 	and.w	r3, r3, #32
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d105      	bne.n	80148c4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80148b8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80148bc:	4b5c      	ldr	r3, [pc, #368]	; (8014a30 <HAL_UART_IRQHandler+0x2b8>)
 80148be:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	d00b      	beq.n	80148dc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	681b      	ldr	r3, [r3, #0]
 80148c8:	2208      	movs	r2, #8
 80148ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80148d2:	f043 0208 	orr.w	r2, r3, #8
 80148d6:	687b      	ldr	r3, [r7, #4]
 80148d8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80148dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80148e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80148e4:	2b00      	cmp	r3, #0
 80148e6:	d012      	beq.n	801490e <HAL_UART_IRQHandler+0x196>
 80148e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80148ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	d00c      	beq.n	801490e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80148f4:	687b      	ldr	r3, [r7, #4]
 80148f6:	681b      	ldr	r3, [r3, #0]
 80148f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80148fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80148fe:	687b      	ldr	r3, [r7, #4]
 8014900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014904:	f043 0220 	orr.w	r2, r3, #32
 8014908:	687b      	ldr	r3, [r7, #4]
 801490a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014914:	2b00      	cmp	r3, #0
 8014916:	f000 82dd 	beq.w	8014ed4 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801491a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801491e:	f003 0320 	and.w	r3, r3, #32
 8014922:	2b00      	cmp	r3, #0
 8014924:	d013      	beq.n	801494e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8014926:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801492a:	f003 0320 	and.w	r3, r3, #32
 801492e:	2b00      	cmp	r3, #0
 8014930:	d105      	bne.n	801493e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8014932:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801493a:	2b00      	cmp	r3, #0
 801493c:	d007      	beq.n	801494e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014942:	2b00      	cmp	r3, #0
 8014944:	d003      	beq.n	801494e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8014946:	687b      	ldr	r3, [r7, #4]
 8014948:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801494a:	6878      	ldr	r0, [r7, #4]
 801494c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801494e:	687b      	ldr	r3, [r7, #4]
 8014950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014954:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	681b      	ldr	r3, [r3, #0]
 801495c:	689b      	ldr	r3, [r3, #8]
 801495e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014962:	2b40      	cmp	r3, #64	; 0x40
 8014964:	d005      	beq.n	8014972 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8014966:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 801496a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801496e:	2b00      	cmp	r3, #0
 8014970:	d054      	beq.n	8014a1c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8014972:	6878      	ldr	r0, [r7, #4]
 8014974:	f001 fb1e 	bl	8015fb4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	681b      	ldr	r3, [r3, #0]
 801497c:	689b      	ldr	r3, [r3, #8]
 801497e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014982:	2b40      	cmp	r3, #64	; 0x40
 8014984:	d146      	bne.n	8014a14 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	681b      	ldr	r3, [r3, #0]
 801498a:	3308      	adds	r3, #8
 801498c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014990:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8014994:	e853 3f00 	ldrex	r3, [r3]
 8014998:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 801499c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80149a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80149a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	681b      	ldr	r3, [r3, #0]
 80149ac:	3308      	adds	r3, #8
 80149ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80149b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80149b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80149ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80149be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80149c2:	e841 2300 	strex	r3, r2, [r1]
 80149c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80149ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80149ce:	2b00      	cmp	r3, #0
 80149d0:	d1d9      	bne.n	8014986 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80149d8:	2b00      	cmp	r3, #0
 80149da:	d017      	beq.n	8014a0c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80149e2:	4a15      	ldr	r2, [pc, #84]	; (8014a38 <HAL_UART_IRQHandler+0x2c0>)
 80149e4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80149ec:	4618      	mov	r0, r3
 80149ee:	f7f4 fc13 	bl	8009218 <HAL_DMA_Abort_IT>
 80149f2:	4603      	mov	r3, r0
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	d019      	beq.n	8014a2c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80149fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014a00:	687a      	ldr	r2, [r7, #4]
 8014a02:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8014a06:	4610      	mov	r0, r2
 8014a08:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014a0a:	e00f      	b.n	8014a2c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8014a0c:	6878      	ldr	r0, [r7, #4]
 8014a0e:	f000 fa77 	bl	8014f00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014a12:	e00b      	b.n	8014a2c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8014a14:	6878      	ldr	r0, [r7, #4]
 8014a16:	f000 fa73 	bl	8014f00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014a1a:	e007      	b.n	8014a2c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8014a1c:	6878      	ldr	r0, [r7, #4]
 8014a1e:	f000 fa6f 	bl	8014f00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	2200      	movs	r2, #0
 8014a26:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8014a2a:	e253      	b.n	8014ed4 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014a2c:	bf00      	nop
    return;
 8014a2e:	e251      	b.n	8014ed4 <HAL_UART_IRQHandler+0x75c>
 8014a30:	10000001 	.word	0x10000001
 8014a34:	04000120 	.word	0x04000120
 8014a38:	08016081 	.word	0x08016081

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014a40:	2b01      	cmp	r3, #1
 8014a42:	f040 81e7 	bne.w	8014e14 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8014a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014a4a:	f003 0310 	and.w	r3, r3, #16
 8014a4e:	2b00      	cmp	r3, #0
 8014a50:	f000 81e0 	beq.w	8014e14 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8014a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014a58:	f003 0310 	and.w	r3, r3, #16
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	f000 81d9 	beq.w	8014e14 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	681b      	ldr	r3, [r3, #0]
 8014a66:	2210      	movs	r2, #16
 8014a68:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	681b      	ldr	r3, [r3, #0]
 8014a6e:	689b      	ldr	r3, [r3, #8]
 8014a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014a74:	2b40      	cmp	r3, #64	; 0x40
 8014a76:	f040 8151 	bne.w	8014d1c <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8014a7a:	687b      	ldr	r3, [r7, #4]
 8014a7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014a80:	681b      	ldr	r3, [r3, #0]
 8014a82:	4a96      	ldr	r2, [pc, #600]	; (8014cdc <HAL_UART_IRQHandler+0x564>)
 8014a84:	4293      	cmp	r3, r2
 8014a86:	d068      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014a8e:	681b      	ldr	r3, [r3, #0]
 8014a90:	4a93      	ldr	r2, [pc, #588]	; (8014ce0 <HAL_UART_IRQHandler+0x568>)
 8014a92:	4293      	cmp	r3, r2
 8014a94:	d061      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014a9c:	681b      	ldr	r3, [r3, #0]
 8014a9e:	4a91      	ldr	r2, [pc, #580]	; (8014ce4 <HAL_UART_IRQHandler+0x56c>)
 8014aa0:	4293      	cmp	r3, r2
 8014aa2:	d05a      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014aaa:	681b      	ldr	r3, [r3, #0]
 8014aac:	4a8e      	ldr	r2, [pc, #568]	; (8014ce8 <HAL_UART_IRQHandler+0x570>)
 8014aae:	4293      	cmp	r3, r2
 8014ab0:	d053      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014ab8:	681b      	ldr	r3, [r3, #0]
 8014aba:	4a8c      	ldr	r2, [pc, #560]	; (8014cec <HAL_UART_IRQHandler+0x574>)
 8014abc:	4293      	cmp	r3, r2
 8014abe:	d04c      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014ac6:	681b      	ldr	r3, [r3, #0]
 8014ac8:	4a89      	ldr	r2, [pc, #548]	; (8014cf0 <HAL_UART_IRQHandler+0x578>)
 8014aca:	4293      	cmp	r3, r2
 8014acc:	d045      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014ad4:	681b      	ldr	r3, [r3, #0]
 8014ad6:	4a87      	ldr	r2, [pc, #540]	; (8014cf4 <HAL_UART_IRQHandler+0x57c>)
 8014ad8:	4293      	cmp	r3, r2
 8014ada:	d03e      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014ae2:	681b      	ldr	r3, [r3, #0]
 8014ae4:	4a84      	ldr	r2, [pc, #528]	; (8014cf8 <HAL_UART_IRQHandler+0x580>)
 8014ae6:	4293      	cmp	r3, r2
 8014ae8:	d037      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014af0:	681b      	ldr	r3, [r3, #0]
 8014af2:	4a82      	ldr	r2, [pc, #520]	; (8014cfc <HAL_UART_IRQHandler+0x584>)
 8014af4:	4293      	cmp	r3, r2
 8014af6:	d030      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	4a7f      	ldr	r2, [pc, #508]	; (8014d00 <HAL_UART_IRQHandler+0x588>)
 8014b02:	4293      	cmp	r3, r2
 8014b04:	d029      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014b0c:	681b      	ldr	r3, [r3, #0]
 8014b0e:	4a7d      	ldr	r2, [pc, #500]	; (8014d04 <HAL_UART_IRQHandler+0x58c>)
 8014b10:	4293      	cmp	r3, r2
 8014b12:	d022      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	4a7a      	ldr	r2, [pc, #488]	; (8014d08 <HAL_UART_IRQHandler+0x590>)
 8014b1e:	4293      	cmp	r3, r2
 8014b20:	d01b      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014b28:	681b      	ldr	r3, [r3, #0]
 8014b2a:	4a78      	ldr	r2, [pc, #480]	; (8014d0c <HAL_UART_IRQHandler+0x594>)
 8014b2c:	4293      	cmp	r3, r2
 8014b2e:	d014      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014b36:	681b      	ldr	r3, [r3, #0]
 8014b38:	4a75      	ldr	r2, [pc, #468]	; (8014d10 <HAL_UART_IRQHandler+0x598>)
 8014b3a:	4293      	cmp	r3, r2
 8014b3c:	d00d      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014b44:	681b      	ldr	r3, [r3, #0]
 8014b46:	4a73      	ldr	r2, [pc, #460]	; (8014d14 <HAL_UART_IRQHandler+0x59c>)
 8014b48:	4293      	cmp	r3, r2
 8014b4a:	d006      	beq.n	8014b5a <HAL_UART_IRQHandler+0x3e2>
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014b52:	681b      	ldr	r3, [r3, #0]
 8014b54:	4a70      	ldr	r2, [pc, #448]	; (8014d18 <HAL_UART_IRQHandler+0x5a0>)
 8014b56:	4293      	cmp	r3, r2
 8014b58:	d106      	bne.n	8014b68 <HAL_UART_IRQHandler+0x3f0>
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014b60:	681b      	ldr	r3, [r3, #0]
 8014b62:	685b      	ldr	r3, [r3, #4]
 8014b64:	b29b      	uxth	r3, r3
 8014b66:	e005      	b.n	8014b74 <HAL_UART_IRQHandler+0x3fc>
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014b6e:	681b      	ldr	r3, [r3, #0]
 8014b70:	685b      	ldr	r3, [r3, #4]
 8014b72:	b29b      	uxth	r3, r3
 8014b74:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8014b78:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8014b7c:	2b00      	cmp	r3, #0
 8014b7e:	f000 81ab 	beq.w	8014ed8 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8014b88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8014b8c:	429a      	cmp	r2, r3
 8014b8e:	f080 81a3 	bcs.w	8014ed8 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8014b98:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014ba2:	69db      	ldr	r3, [r3, #28]
 8014ba4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014ba8:	f000 8087 	beq.w	8014cba <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	681b      	ldr	r3, [r3, #0]
 8014bb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014bb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8014bb8:	e853 3f00 	ldrex	r3, [r3]
 8014bbc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8014bc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8014bc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014bc8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8014bcc:	687b      	ldr	r3, [r7, #4]
 8014bce:	681b      	ldr	r3, [r3, #0]
 8014bd0:	461a      	mov	r2, r3
 8014bd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8014bd6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8014bda:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014bde:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8014be2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8014be6:	e841 2300 	strex	r3, r2, [r1]
 8014bea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8014bee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	d1da      	bne.n	8014bac <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	681b      	ldr	r3, [r3, #0]
 8014bfa:	3308      	adds	r3, #8
 8014bfc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014bfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8014c00:	e853 3f00 	ldrex	r3, [r3]
 8014c04:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8014c06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014c08:	f023 0301 	bic.w	r3, r3, #1
 8014c0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	681b      	ldr	r3, [r3, #0]
 8014c14:	3308      	adds	r3, #8
 8014c16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8014c1a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8014c1e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014c20:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8014c22:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8014c26:	e841 2300 	strex	r3, r2, [r1]
 8014c2a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8014c2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014c2e:	2b00      	cmp	r3, #0
 8014c30:	d1e1      	bne.n	8014bf6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014c32:	687b      	ldr	r3, [r7, #4]
 8014c34:	681b      	ldr	r3, [r3, #0]
 8014c36:	3308      	adds	r3, #8
 8014c38:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014c3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8014c3c:	e853 3f00 	ldrex	r3, [r3]
 8014c40:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8014c42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8014c44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014c48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	681b      	ldr	r3, [r3, #0]
 8014c50:	3308      	adds	r3, #8
 8014c52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8014c56:	66fa      	str	r2, [r7, #108]	; 0x6c
 8014c58:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014c5a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8014c5c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8014c5e:	e841 2300 	strex	r3, r2, [r1]
 8014c62:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8014c64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8014c66:	2b00      	cmp	r3, #0
 8014c68:	d1e3      	bne.n	8014c32 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	2220      	movs	r2, #32
 8014c6e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014c72:	687b      	ldr	r3, [r7, #4]
 8014c74:	2200      	movs	r2, #0
 8014c76:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	681b      	ldr	r3, [r3, #0]
 8014c7c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014c7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014c80:	e853 3f00 	ldrex	r3, [r3]
 8014c84:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8014c86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014c88:	f023 0310 	bic.w	r3, r3, #16
 8014c8c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	681b      	ldr	r3, [r3, #0]
 8014c94:	461a      	mov	r2, r3
 8014c96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8014c9a:	65bb      	str	r3, [r7, #88]	; 0x58
 8014c9c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014c9e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8014ca0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8014ca2:	e841 2300 	strex	r3, r2, [r1]
 8014ca6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8014ca8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014caa:	2b00      	cmp	r3, #0
 8014cac:	d1e4      	bne.n	8014c78 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8014cae:	687b      	ldr	r3, [r7, #4]
 8014cb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014cb4:	4618      	mov	r0, r3
 8014cb6:	f7f3 ff91 	bl	8008bdc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8014cba:	687b      	ldr	r3, [r7, #4]
 8014cbc:	2202      	movs	r2, #2
 8014cbe:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014ccc:	b29b      	uxth	r3, r3
 8014cce:	1ad3      	subs	r3, r2, r3
 8014cd0:	b29b      	uxth	r3, r3
 8014cd2:	4619      	mov	r1, r3
 8014cd4:	6878      	ldr	r0, [r7, #4]
 8014cd6:	f000 f91d 	bl	8014f14 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8014cda:	e0fd      	b.n	8014ed8 <HAL_UART_IRQHandler+0x760>
 8014cdc:	40020010 	.word	0x40020010
 8014ce0:	40020028 	.word	0x40020028
 8014ce4:	40020040 	.word	0x40020040
 8014ce8:	40020058 	.word	0x40020058
 8014cec:	40020070 	.word	0x40020070
 8014cf0:	40020088 	.word	0x40020088
 8014cf4:	400200a0 	.word	0x400200a0
 8014cf8:	400200b8 	.word	0x400200b8
 8014cfc:	40020410 	.word	0x40020410
 8014d00:	40020428 	.word	0x40020428
 8014d04:	40020440 	.word	0x40020440
 8014d08:	40020458 	.word	0x40020458
 8014d0c:	40020470 	.word	0x40020470
 8014d10:	40020488 	.word	0x40020488
 8014d14:	400204a0 	.word	0x400204a0
 8014d18:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014d28:	b29b      	uxth	r3, r3
 8014d2a:	1ad3      	subs	r3, r2, r3
 8014d2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014d36:	b29b      	uxth	r3, r3
 8014d38:	2b00      	cmp	r3, #0
 8014d3a:	f000 80cf 	beq.w	8014edc <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 8014d3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8014d42:	2b00      	cmp	r3, #0
 8014d44:	f000 80ca 	beq.w	8014edc <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	681b      	ldr	r3, [r3, #0]
 8014d4c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d50:	e853 3f00 	ldrex	r3, [r3]
 8014d54:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8014d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d58:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8014d5c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8014d60:	687b      	ldr	r3, [r7, #4]
 8014d62:	681b      	ldr	r3, [r3, #0]
 8014d64:	461a      	mov	r2, r3
 8014d66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8014d6a:	647b      	str	r3, [r7, #68]	; 0x44
 8014d6c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d6e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014d70:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014d72:	e841 2300 	strex	r3, r2, [r1]
 8014d76:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8014d78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014d7a:	2b00      	cmp	r3, #0
 8014d7c:	d1e4      	bne.n	8014d48 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014d7e:	687b      	ldr	r3, [r7, #4]
 8014d80:	681b      	ldr	r3, [r3, #0]
 8014d82:	3308      	adds	r3, #8
 8014d84:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d88:	e853 3f00 	ldrex	r3, [r3]
 8014d8c:	623b      	str	r3, [r7, #32]
   return(result);
 8014d8e:	6a3a      	ldr	r2, [r7, #32]
 8014d90:	4b55      	ldr	r3, [pc, #340]	; (8014ee8 <HAL_UART_IRQHandler+0x770>)
 8014d92:	4013      	ands	r3, r2
 8014d94:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	681b      	ldr	r3, [r3, #0]
 8014d9c:	3308      	adds	r3, #8
 8014d9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8014da2:	633a      	str	r2, [r7, #48]	; 0x30
 8014da4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014da6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014da8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014daa:	e841 2300 	strex	r3, r2, [r1]
 8014dae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8014db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d1e3      	bne.n	8014d7e <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	2220      	movs	r2, #32
 8014dba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	2200      	movs	r2, #0
 8014dc2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	2200      	movs	r2, #0
 8014dc8:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	681b      	ldr	r3, [r3, #0]
 8014dce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014dd0:	693b      	ldr	r3, [r7, #16]
 8014dd2:	e853 3f00 	ldrex	r3, [r3]
 8014dd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8014dd8:	68fb      	ldr	r3, [r7, #12]
 8014dda:	f023 0310 	bic.w	r3, r3, #16
 8014dde:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	681b      	ldr	r3, [r3, #0]
 8014de6:	461a      	mov	r2, r3
 8014de8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8014dec:	61fb      	str	r3, [r7, #28]
 8014dee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014df0:	69b9      	ldr	r1, [r7, #24]
 8014df2:	69fa      	ldr	r2, [r7, #28]
 8014df4:	e841 2300 	strex	r3, r2, [r1]
 8014df8:	617b      	str	r3, [r7, #20]
   return(result);
 8014dfa:	697b      	ldr	r3, [r7, #20]
 8014dfc:	2b00      	cmp	r3, #0
 8014dfe:	d1e4      	bne.n	8014dca <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	2202      	movs	r2, #2
 8014e04:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8014e06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8014e0a:	4619      	mov	r1, r3
 8014e0c:	6878      	ldr	r0, [r7, #4]
 8014e0e:	f000 f881 	bl	8014f14 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8014e12:	e063      	b.n	8014edc <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8014e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014e18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	d00e      	beq.n	8014e3e <HAL_UART_IRQHandler+0x6c6>
 8014e20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014e24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8014e28:	2b00      	cmp	r3, #0
 8014e2a:	d008      	beq.n	8014e3e <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	681b      	ldr	r3, [r3, #0]
 8014e30:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8014e34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8014e36:	6878      	ldr	r0, [r7, #4]
 8014e38:	f001 fe80 	bl	8016b3c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8014e3c:	e051      	b.n	8014ee2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8014e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	d014      	beq.n	8014e74 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8014e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014e4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014e52:	2b00      	cmp	r3, #0
 8014e54:	d105      	bne.n	8014e62 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8014e56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014e5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8014e5e:	2b00      	cmp	r3, #0
 8014e60:	d008      	beq.n	8014e74 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	d03a      	beq.n	8014ee0 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 8014e6a:	687b      	ldr	r3, [r7, #4]
 8014e6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014e6e:	6878      	ldr	r0, [r7, #4]
 8014e70:	4798      	blx	r3
    }
    return;
 8014e72:	e035      	b.n	8014ee0 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8014e74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	d009      	beq.n	8014e94 <HAL_UART_IRQHandler+0x71c>
 8014e80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014e88:	2b00      	cmp	r3, #0
 8014e8a:	d003      	beq.n	8014e94 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 8014e8c:	6878      	ldr	r0, [r7, #4]
 8014e8e:	f001 f90d 	bl	80160ac <UART_EndTransmit_IT>
    return;
 8014e92:	e026      	b.n	8014ee2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8014e94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014e98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8014e9c:	2b00      	cmp	r3, #0
 8014e9e:	d009      	beq.n	8014eb4 <HAL_UART_IRQHandler+0x73c>
 8014ea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014ea4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8014ea8:	2b00      	cmp	r3, #0
 8014eaa:	d003      	beq.n	8014eb4 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8014eac:	6878      	ldr	r0, [r7, #4]
 8014eae:	f001 fe59 	bl	8016b64 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8014eb2:	e016      	b.n	8014ee2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8014eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014eb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8014ebc:	2b00      	cmp	r3, #0
 8014ebe:	d010      	beq.n	8014ee2 <HAL_UART_IRQHandler+0x76a>
 8014ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014ec4:	2b00      	cmp	r3, #0
 8014ec6:	da0c      	bge.n	8014ee2 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8014ec8:	6878      	ldr	r0, [r7, #4]
 8014eca:	f001 fe41 	bl	8016b50 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8014ece:	e008      	b.n	8014ee2 <HAL_UART_IRQHandler+0x76a>
      return;
 8014ed0:	bf00      	nop
 8014ed2:	e006      	b.n	8014ee2 <HAL_UART_IRQHandler+0x76a>
    return;
 8014ed4:	bf00      	nop
 8014ed6:	e004      	b.n	8014ee2 <HAL_UART_IRQHandler+0x76a>
      return;
 8014ed8:	bf00      	nop
 8014eda:	e002      	b.n	8014ee2 <HAL_UART_IRQHandler+0x76a>
      return;
 8014edc:	bf00      	nop
 8014ede:	e000      	b.n	8014ee2 <HAL_UART_IRQHandler+0x76a>
    return;
 8014ee0:	bf00      	nop
  }
}
 8014ee2:	37e8      	adds	r7, #232	; 0xe8
 8014ee4:	46bd      	mov	sp, r7
 8014ee6:	bd80      	pop	{r7, pc}
 8014ee8:	effffffe 	.word	0xeffffffe

08014eec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8014eec:	b480      	push	{r7}
 8014eee:	b083      	sub	sp, #12
 8014ef0:	af00      	add	r7, sp, #0
 8014ef2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8014ef4:	bf00      	nop
 8014ef6:	370c      	adds	r7, #12
 8014ef8:	46bd      	mov	sp, r7
 8014efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014efe:	4770      	bx	lr

08014f00 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8014f00:	b480      	push	{r7}
 8014f02:	b083      	sub	sp, #12
 8014f04:	af00      	add	r7, sp, #0
 8014f06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8014f08:	bf00      	nop
 8014f0a:	370c      	adds	r7, #12
 8014f0c:	46bd      	mov	sp, r7
 8014f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f12:	4770      	bx	lr

08014f14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8014f14:	b480      	push	{r7}
 8014f16:	b083      	sub	sp, #12
 8014f18:	af00      	add	r7, sp, #0
 8014f1a:	6078      	str	r0, [r7, #4]
 8014f1c:	460b      	mov	r3, r1
 8014f1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8014f20:	bf00      	nop
 8014f22:	370c      	adds	r7, #12
 8014f24:	46bd      	mov	sp, r7
 8014f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f2a:	4770      	bx	lr

08014f2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8014f2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8014f30:	b092      	sub	sp, #72	; 0x48
 8014f32:	af00      	add	r7, sp, #0
 8014f34:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8014f36:	2300      	movs	r3, #0
 8014f38:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8014f3c:	697b      	ldr	r3, [r7, #20]
 8014f3e:	689a      	ldr	r2, [r3, #8]
 8014f40:	697b      	ldr	r3, [r7, #20]
 8014f42:	691b      	ldr	r3, [r3, #16]
 8014f44:	431a      	orrs	r2, r3
 8014f46:	697b      	ldr	r3, [r7, #20]
 8014f48:	695b      	ldr	r3, [r3, #20]
 8014f4a:	431a      	orrs	r2, r3
 8014f4c:	697b      	ldr	r3, [r7, #20]
 8014f4e:	69db      	ldr	r3, [r3, #28]
 8014f50:	4313      	orrs	r3, r2
 8014f52:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8014f54:	697b      	ldr	r3, [r7, #20]
 8014f56:	681b      	ldr	r3, [r3, #0]
 8014f58:	681a      	ldr	r2, [r3, #0]
 8014f5a:	4bbe      	ldr	r3, [pc, #760]	; (8015254 <UART_SetConfig+0x328>)
 8014f5c:	4013      	ands	r3, r2
 8014f5e:	697a      	ldr	r2, [r7, #20]
 8014f60:	6812      	ldr	r2, [r2, #0]
 8014f62:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014f64:	430b      	orrs	r3, r1
 8014f66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8014f68:	697b      	ldr	r3, [r7, #20]
 8014f6a:	681b      	ldr	r3, [r3, #0]
 8014f6c:	685b      	ldr	r3, [r3, #4]
 8014f6e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8014f72:	697b      	ldr	r3, [r7, #20]
 8014f74:	68da      	ldr	r2, [r3, #12]
 8014f76:	697b      	ldr	r3, [r7, #20]
 8014f78:	681b      	ldr	r3, [r3, #0]
 8014f7a:	430a      	orrs	r2, r1
 8014f7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8014f7e:	697b      	ldr	r3, [r7, #20]
 8014f80:	699b      	ldr	r3, [r3, #24]
 8014f82:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8014f84:	697b      	ldr	r3, [r7, #20]
 8014f86:	681b      	ldr	r3, [r3, #0]
 8014f88:	4ab3      	ldr	r2, [pc, #716]	; (8015258 <UART_SetConfig+0x32c>)
 8014f8a:	4293      	cmp	r3, r2
 8014f8c:	d004      	beq.n	8014f98 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8014f8e:	697b      	ldr	r3, [r7, #20]
 8014f90:	6a1b      	ldr	r3, [r3, #32]
 8014f92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014f94:	4313      	orrs	r3, r2
 8014f96:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8014f98:	697b      	ldr	r3, [r7, #20]
 8014f9a:	681b      	ldr	r3, [r3, #0]
 8014f9c:	689a      	ldr	r2, [r3, #8]
 8014f9e:	4baf      	ldr	r3, [pc, #700]	; (801525c <UART_SetConfig+0x330>)
 8014fa0:	4013      	ands	r3, r2
 8014fa2:	697a      	ldr	r2, [r7, #20]
 8014fa4:	6812      	ldr	r2, [r2, #0]
 8014fa6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014fa8:	430b      	orrs	r3, r1
 8014faa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8014fac:	697b      	ldr	r3, [r7, #20]
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014fb2:	f023 010f 	bic.w	r1, r3, #15
 8014fb6:	697b      	ldr	r3, [r7, #20]
 8014fb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014fba:	697b      	ldr	r3, [r7, #20]
 8014fbc:	681b      	ldr	r3, [r3, #0]
 8014fbe:	430a      	orrs	r2, r1
 8014fc0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8014fc2:	697b      	ldr	r3, [r7, #20]
 8014fc4:	681b      	ldr	r3, [r3, #0]
 8014fc6:	4aa6      	ldr	r2, [pc, #664]	; (8015260 <UART_SetConfig+0x334>)
 8014fc8:	4293      	cmp	r3, r2
 8014fca:	d177      	bne.n	80150bc <UART_SetConfig+0x190>
 8014fcc:	4ba5      	ldr	r3, [pc, #660]	; (8015264 <UART_SetConfig+0x338>)
 8014fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014fd0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8014fd4:	2b28      	cmp	r3, #40	; 0x28
 8014fd6:	d86d      	bhi.n	80150b4 <UART_SetConfig+0x188>
 8014fd8:	a201      	add	r2, pc, #4	; (adr r2, 8014fe0 <UART_SetConfig+0xb4>)
 8014fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014fde:	bf00      	nop
 8014fe0:	08015085 	.word	0x08015085
 8014fe4:	080150b5 	.word	0x080150b5
 8014fe8:	080150b5 	.word	0x080150b5
 8014fec:	080150b5 	.word	0x080150b5
 8014ff0:	080150b5 	.word	0x080150b5
 8014ff4:	080150b5 	.word	0x080150b5
 8014ff8:	080150b5 	.word	0x080150b5
 8014ffc:	080150b5 	.word	0x080150b5
 8015000:	0801508d 	.word	0x0801508d
 8015004:	080150b5 	.word	0x080150b5
 8015008:	080150b5 	.word	0x080150b5
 801500c:	080150b5 	.word	0x080150b5
 8015010:	080150b5 	.word	0x080150b5
 8015014:	080150b5 	.word	0x080150b5
 8015018:	080150b5 	.word	0x080150b5
 801501c:	080150b5 	.word	0x080150b5
 8015020:	08015095 	.word	0x08015095
 8015024:	080150b5 	.word	0x080150b5
 8015028:	080150b5 	.word	0x080150b5
 801502c:	080150b5 	.word	0x080150b5
 8015030:	080150b5 	.word	0x080150b5
 8015034:	080150b5 	.word	0x080150b5
 8015038:	080150b5 	.word	0x080150b5
 801503c:	080150b5 	.word	0x080150b5
 8015040:	0801509d 	.word	0x0801509d
 8015044:	080150b5 	.word	0x080150b5
 8015048:	080150b5 	.word	0x080150b5
 801504c:	080150b5 	.word	0x080150b5
 8015050:	080150b5 	.word	0x080150b5
 8015054:	080150b5 	.word	0x080150b5
 8015058:	080150b5 	.word	0x080150b5
 801505c:	080150b5 	.word	0x080150b5
 8015060:	080150a5 	.word	0x080150a5
 8015064:	080150b5 	.word	0x080150b5
 8015068:	080150b5 	.word	0x080150b5
 801506c:	080150b5 	.word	0x080150b5
 8015070:	080150b5 	.word	0x080150b5
 8015074:	080150b5 	.word	0x080150b5
 8015078:	080150b5 	.word	0x080150b5
 801507c:	080150b5 	.word	0x080150b5
 8015080:	080150ad 	.word	0x080150ad
 8015084:	2301      	movs	r3, #1
 8015086:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801508a:	e222      	b.n	80154d2 <UART_SetConfig+0x5a6>
 801508c:	2304      	movs	r3, #4
 801508e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015092:	e21e      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015094:	2308      	movs	r3, #8
 8015096:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801509a:	e21a      	b.n	80154d2 <UART_SetConfig+0x5a6>
 801509c:	2310      	movs	r3, #16
 801509e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80150a2:	e216      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80150a4:	2320      	movs	r3, #32
 80150a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80150aa:	e212      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80150ac:	2340      	movs	r3, #64	; 0x40
 80150ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80150b2:	e20e      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80150b4:	2380      	movs	r3, #128	; 0x80
 80150b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80150ba:	e20a      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80150bc:	697b      	ldr	r3, [r7, #20]
 80150be:	681b      	ldr	r3, [r3, #0]
 80150c0:	4a69      	ldr	r2, [pc, #420]	; (8015268 <UART_SetConfig+0x33c>)
 80150c2:	4293      	cmp	r3, r2
 80150c4:	d130      	bne.n	8015128 <UART_SetConfig+0x1fc>
 80150c6:	4b67      	ldr	r3, [pc, #412]	; (8015264 <UART_SetConfig+0x338>)
 80150c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80150ca:	f003 0307 	and.w	r3, r3, #7
 80150ce:	2b05      	cmp	r3, #5
 80150d0:	d826      	bhi.n	8015120 <UART_SetConfig+0x1f4>
 80150d2:	a201      	add	r2, pc, #4	; (adr r2, 80150d8 <UART_SetConfig+0x1ac>)
 80150d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80150d8:	080150f1 	.word	0x080150f1
 80150dc:	080150f9 	.word	0x080150f9
 80150e0:	08015101 	.word	0x08015101
 80150e4:	08015109 	.word	0x08015109
 80150e8:	08015111 	.word	0x08015111
 80150ec:	08015119 	.word	0x08015119
 80150f0:	2300      	movs	r3, #0
 80150f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80150f6:	e1ec      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80150f8:	2304      	movs	r3, #4
 80150fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80150fe:	e1e8      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015100:	2308      	movs	r3, #8
 8015102:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015106:	e1e4      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015108:	2310      	movs	r3, #16
 801510a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801510e:	e1e0      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015110:	2320      	movs	r3, #32
 8015112:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015116:	e1dc      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015118:	2340      	movs	r3, #64	; 0x40
 801511a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801511e:	e1d8      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015120:	2380      	movs	r3, #128	; 0x80
 8015122:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015126:	e1d4      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015128:	697b      	ldr	r3, [r7, #20]
 801512a:	681b      	ldr	r3, [r3, #0]
 801512c:	4a4f      	ldr	r2, [pc, #316]	; (801526c <UART_SetConfig+0x340>)
 801512e:	4293      	cmp	r3, r2
 8015130:	d130      	bne.n	8015194 <UART_SetConfig+0x268>
 8015132:	4b4c      	ldr	r3, [pc, #304]	; (8015264 <UART_SetConfig+0x338>)
 8015134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015136:	f003 0307 	and.w	r3, r3, #7
 801513a:	2b05      	cmp	r3, #5
 801513c:	d826      	bhi.n	801518c <UART_SetConfig+0x260>
 801513e:	a201      	add	r2, pc, #4	; (adr r2, 8015144 <UART_SetConfig+0x218>)
 8015140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015144:	0801515d 	.word	0x0801515d
 8015148:	08015165 	.word	0x08015165
 801514c:	0801516d 	.word	0x0801516d
 8015150:	08015175 	.word	0x08015175
 8015154:	0801517d 	.word	0x0801517d
 8015158:	08015185 	.word	0x08015185
 801515c:	2300      	movs	r3, #0
 801515e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015162:	e1b6      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015164:	2304      	movs	r3, #4
 8015166:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801516a:	e1b2      	b.n	80154d2 <UART_SetConfig+0x5a6>
 801516c:	2308      	movs	r3, #8
 801516e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015172:	e1ae      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015174:	2310      	movs	r3, #16
 8015176:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801517a:	e1aa      	b.n	80154d2 <UART_SetConfig+0x5a6>
 801517c:	2320      	movs	r3, #32
 801517e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015182:	e1a6      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015184:	2340      	movs	r3, #64	; 0x40
 8015186:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801518a:	e1a2      	b.n	80154d2 <UART_SetConfig+0x5a6>
 801518c:	2380      	movs	r3, #128	; 0x80
 801518e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015192:	e19e      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015194:	697b      	ldr	r3, [r7, #20]
 8015196:	681b      	ldr	r3, [r3, #0]
 8015198:	4a35      	ldr	r2, [pc, #212]	; (8015270 <UART_SetConfig+0x344>)
 801519a:	4293      	cmp	r3, r2
 801519c:	d130      	bne.n	8015200 <UART_SetConfig+0x2d4>
 801519e:	4b31      	ldr	r3, [pc, #196]	; (8015264 <UART_SetConfig+0x338>)
 80151a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80151a2:	f003 0307 	and.w	r3, r3, #7
 80151a6:	2b05      	cmp	r3, #5
 80151a8:	d826      	bhi.n	80151f8 <UART_SetConfig+0x2cc>
 80151aa:	a201      	add	r2, pc, #4	; (adr r2, 80151b0 <UART_SetConfig+0x284>)
 80151ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80151b0:	080151c9 	.word	0x080151c9
 80151b4:	080151d1 	.word	0x080151d1
 80151b8:	080151d9 	.word	0x080151d9
 80151bc:	080151e1 	.word	0x080151e1
 80151c0:	080151e9 	.word	0x080151e9
 80151c4:	080151f1 	.word	0x080151f1
 80151c8:	2300      	movs	r3, #0
 80151ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151ce:	e180      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80151d0:	2304      	movs	r3, #4
 80151d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151d6:	e17c      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80151d8:	2308      	movs	r3, #8
 80151da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151de:	e178      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80151e0:	2310      	movs	r3, #16
 80151e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151e6:	e174      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80151e8:	2320      	movs	r3, #32
 80151ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151ee:	e170      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80151f0:	2340      	movs	r3, #64	; 0x40
 80151f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151f6:	e16c      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80151f8:	2380      	movs	r3, #128	; 0x80
 80151fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151fe:	e168      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015200:	697b      	ldr	r3, [r7, #20]
 8015202:	681b      	ldr	r3, [r3, #0]
 8015204:	4a1b      	ldr	r2, [pc, #108]	; (8015274 <UART_SetConfig+0x348>)
 8015206:	4293      	cmp	r3, r2
 8015208:	d142      	bne.n	8015290 <UART_SetConfig+0x364>
 801520a:	4b16      	ldr	r3, [pc, #88]	; (8015264 <UART_SetConfig+0x338>)
 801520c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801520e:	f003 0307 	and.w	r3, r3, #7
 8015212:	2b05      	cmp	r3, #5
 8015214:	d838      	bhi.n	8015288 <UART_SetConfig+0x35c>
 8015216:	a201      	add	r2, pc, #4	; (adr r2, 801521c <UART_SetConfig+0x2f0>)
 8015218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801521c:	08015235 	.word	0x08015235
 8015220:	0801523d 	.word	0x0801523d
 8015224:	08015245 	.word	0x08015245
 8015228:	0801524d 	.word	0x0801524d
 801522c:	08015279 	.word	0x08015279
 8015230:	08015281 	.word	0x08015281
 8015234:	2300      	movs	r3, #0
 8015236:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801523a:	e14a      	b.n	80154d2 <UART_SetConfig+0x5a6>
 801523c:	2304      	movs	r3, #4
 801523e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015242:	e146      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015244:	2308      	movs	r3, #8
 8015246:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801524a:	e142      	b.n	80154d2 <UART_SetConfig+0x5a6>
 801524c:	2310      	movs	r3, #16
 801524e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015252:	e13e      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015254:	cfff69f3 	.word	0xcfff69f3
 8015258:	58000c00 	.word	0x58000c00
 801525c:	11fff4ff 	.word	0x11fff4ff
 8015260:	40011000 	.word	0x40011000
 8015264:	58024400 	.word	0x58024400
 8015268:	40004400 	.word	0x40004400
 801526c:	40004800 	.word	0x40004800
 8015270:	40004c00 	.word	0x40004c00
 8015274:	40005000 	.word	0x40005000
 8015278:	2320      	movs	r3, #32
 801527a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801527e:	e128      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015280:	2340      	movs	r3, #64	; 0x40
 8015282:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015286:	e124      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015288:	2380      	movs	r3, #128	; 0x80
 801528a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801528e:	e120      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015290:	697b      	ldr	r3, [r7, #20]
 8015292:	681b      	ldr	r3, [r3, #0]
 8015294:	4acb      	ldr	r2, [pc, #812]	; (80155c4 <UART_SetConfig+0x698>)
 8015296:	4293      	cmp	r3, r2
 8015298:	d176      	bne.n	8015388 <UART_SetConfig+0x45c>
 801529a:	4bcb      	ldr	r3, [pc, #812]	; (80155c8 <UART_SetConfig+0x69c>)
 801529c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801529e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80152a2:	2b28      	cmp	r3, #40	; 0x28
 80152a4:	d86c      	bhi.n	8015380 <UART_SetConfig+0x454>
 80152a6:	a201      	add	r2, pc, #4	; (adr r2, 80152ac <UART_SetConfig+0x380>)
 80152a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80152ac:	08015351 	.word	0x08015351
 80152b0:	08015381 	.word	0x08015381
 80152b4:	08015381 	.word	0x08015381
 80152b8:	08015381 	.word	0x08015381
 80152bc:	08015381 	.word	0x08015381
 80152c0:	08015381 	.word	0x08015381
 80152c4:	08015381 	.word	0x08015381
 80152c8:	08015381 	.word	0x08015381
 80152cc:	08015359 	.word	0x08015359
 80152d0:	08015381 	.word	0x08015381
 80152d4:	08015381 	.word	0x08015381
 80152d8:	08015381 	.word	0x08015381
 80152dc:	08015381 	.word	0x08015381
 80152e0:	08015381 	.word	0x08015381
 80152e4:	08015381 	.word	0x08015381
 80152e8:	08015381 	.word	0x08015381
 80152ec:	08015361 	.word	0x08015361
 80152f0:	08015381 	.word	0x08015381
 80152f4:	08015381 	.word	0x08015381
 80152f8:	08015381 	.word	0x08015381
 80152fc:	08015381 	.word	0x08015381
 8015300:	08015381 	.word	0x08015381
 8015304:	08015381 	.word	0x08015381
 8015308:	08015381 	.word	0x08015381
 801530c:	08015369 	.word	0x08015369
 8015310:	08015381 	.word	0x08015381
 8015314:	08015381 	.word	0x08015381
 8015318:	08015381 	.word	0x08015381
 801531c:	08015381 	.word	0x08015381
 8015320:	08015381 	.word	0x08015381
 8015324:	08015381 	.word	0x08015381
 8015328:	08015381 	.word	0x08015381
 801532c:	08015371 	.word	0x08015371
 8015330:	08015381 	.word	0x08015381
 8015334:	08015381 	.word	0x08015381
 8015338:	08015381 	.word	0x08015381
 801533c:	08015381 	.word	0x08015381
 8015340:	08015381 	.word	0x08015381
 8015344:	08015381 	.word	0x08015381
 8015348:	08015381 	.word	0x08015381
 801534c:	08015379 	.word	0x08015379
 8015350:	2301      	movs	r3, #1
 8015352:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015356:	e0bc      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015358:	2304      	movs	r3, #4
 801535a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801535e:	e0b8      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015360:	2308      	movs	r3, #8
 8015362:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015366:	e0b4      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015368:	2310      	movs	r3, #16
 801536a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801536e:	e0b0      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015370:	2320      	movs	r3, #32
 8015372:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015376:	e0ac      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015378:	2340      	movs	r3, #64	; 0x40
 801537a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801537e:	e0a8      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015380:	2380      	movs	r3, #128	; 0x80
 8015382:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015386:	e0a4      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015388:	697b      	ldr	r3, [r7, #20]
 801538a:	681b      	ldr	r3, [r3, #0]
 801538c:	4a8f      	ldr	r2, [pc, #572]	; (80155cc <UART_SetConfig+0x6a0>)
 801538e:	4293      	cmp	r3, r2
 8015390:	d130      	bne.n	80153f4 <UART_SetConfig+0x4c8>
 8015392:	4b8d      	ldr	r3, [pc, #564]	; (80155c8 <UART_SetConfig+0x69c>)
 8015394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015396:	f003 0307 	and.w	r3, r3, #7
 801539a:	2b05      	cmp	r3, #5
 801539c:	d826      	bhi.n	80153ec <UART_SetConfig+0x4c0>
 801539e:	a201      	add	r2, pc, #4	; (adr r2, 80153a4 <UART_SetConfig+0x478>)
 80153a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80153a4:	080153bd 	.word	0x080153bd
 80153a8:	080153c5 	.word	0x080153c5
 80153ac:	080153cd 	.word	0x080153cd
 80153b0:	080153d5 	.word	0x080153d5
 80153b4:	080153dd 	.word	0x080153dd
 80153b8:	080153e5 	.word	0x080153e5
 80153bc:	2300      	movs	r3, #0
 80153be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80153c2:	e086      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80153c4:	2304      	movs	r3, #4
 80153c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80153ca:	e082      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80153cc:	2308      	movs	r3, #8
 80153ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80153d2:	e07e      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80153d4:	2310      	movs	r3, #16
 80153d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80153da:	e07a      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80153dc:	2320      	movs	r3, #32
 80153de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80153e2:	e076      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80153e4:	2340      	movs	r3, #64	; 0x40
 80153e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80153ea:	e072      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80153ec:	2380      	movs	r3, #128	; 0x80
 80153ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80153f2:	e06e      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80153f4:	697b      	ldr	r3, [r7, #20]
 80153f6:	681b      	ldr	r3, [r3, #0]
 80153f8:	4a75      	ldr	r2, [pc, #468]	; (80155d0 <UART_SetConfig+0x6a4>)
 80153fa:	4293      	cmp	r3, r2
 80153fc:	d130      	bne.n	8015460 <UART_SetConfig+0x534>
 80153fe:	4b72      	ldr	r3, [pc, #456]	; (80155c8 <UART_SetConfig+0x69c>)
 8015400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015402:	f003 0307 	and.w	r3, r3, #7
 8015406:	2b05      	cmp	r3, #5
 8015408:	d826      	bhi.n	8015458 <UART_SetConfig+0x52c>
 801540a:	a201      	add	r2, pc, #4	; (adr r2, 8015410 <UART_SetConfig+0x4e4>)
 801540c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015410:	08015429 	.word	0x08015429
 8015414:	08015431 	.word	0x08015431
 8015418:	08015439 	.word	0x08015439
 801541c:	08015441 	.word	0x08015441
 8015420:	08015449 	.word	0x08015449
 8015424:	08015451 	.word	0x08015451
 8015428:	2300      	movs	r3, #0
 801542a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801542e:	e050      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015430:	2304      	movs	r3, #4
 8015432:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015436:	e04c      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015438:	2308      	movs	r3, #8
 801543a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801543e:	e048      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015440:	2310      	movs	r3, #16
 8015442:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015446:	e044      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015448:	2320      	movs	r3, #32
 801544a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801544e:	e040      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015450:	2340      	movs	r3, #64	; 0x40
 8015452:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015456:	e03c      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015458:	2380      	movs	r3, #128	; 0x80
 801545a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801545e:	e038      	b.n	80154d2 <UART_SetConfig+0x5a6>
 8015460:	697b      	ldr	r3, [r7, #20]
 8015462:	681b      	ldr	r3, [r3, #0]
 8015464:	4a5b      	ldr	r2, [pc, #364]	; (80155d4 <UART_SetConfig+0x6a8>)
 8015466:	4293      	cmp	r3, r2
 8015468:	d130      	bne.n	80154cc <UART_SetConfig+0x5a0>
 801546a:	4b57      	ldr	r3, [pc, #348]	; (80155c8 <UART_SetConfig+0x69c>)
 801546c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801546e:	f003 0307 	and.w	r3, r3, #7
 8015472:	2b05      	cmp	r3, #5
 8015474:	d826      	bhi.n	80154c4 <UART_SetConfig+0x598>
 8015476:	a201      	add	r2, pc, #4	; (adr r2, 801547c <UART_SetConfig+0x550>)
 8015478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801547c:	08015495 	.word	0x08015495
 8015480:	0801549d 	.word	0x0801549d
 8015484:	080154a5 	.word	0x080154a5
 8015488:	080154ad 	.word	0x080154ad
 801548c:	080154b5 	.word	0x080154b5
 8015490:	080154bd 	.word	0x080154bd
 8015494:	2302      	movs	r3, #2
 8015496:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801549a:	e01a      	b.n	80154d2 <UART_SetConfig+0x5a6>
 801549c:	2304      	movs	r3, #4
 801549e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154a2:	e016      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80154a4:	2308      	movs	r3, #8
 80154a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154aa:	e012      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80154ac:	2310      	movs	r3, #16
 80154ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154b2:	e00e      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80154b4:	2320      	movs	r3, #32
 80154b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154ba:	e00a      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80154bc:	2340      	movs	r3, #64	; 0x40
 80154be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154c2:	e006      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80154c4:	2380      	movs	r3, #128	; 0x80
 80154c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154ca:	e002      	b.n	80154d2 <UART_SetConfig+0x5a6>
 80154cc:	2380      	movs	r3, #128	; 0x80
 80154ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80154d2:	697b      	ldr	r3, [r7, #20]
 80154d4:	681b      	ldr	r3, [r3, #0]
 80154d6:	4a3f      	ldr	r2, [pc, #252]	; (80155d4 <UART_SetConfig+0x6a8>)
 80154d8:	4293      	cmp	r3, r2
 80154da:	f040 80f8 	bne.w	80156ce <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80154de:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80154e2:	2b20      	cmp	r3, #32
 80154e4:	dc46      	bgt.n	8015574 <UART_SetConfig+0x648>
 80154e6:	2b02      	cmp	r3, #2
 80154e8:	f2c0 8082 	blt.w	80155f0 <UART_SetConfig+0x6c4>
 80154ec:	3b02      	subs	r3, #2
 80154ee:	2b1e      	cmp	r3, #30
 80154f0:	d87e      	bhi.n	80155f0 <UART_SetConfig+0x6c4>
 80154f2:	a201      	add	r2, pc, #4	; (adr r2, 80154f8 <UART_SetConfig+0x5cc>)
 80154f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80154f8:	0801557b 	.word	0x0801557b
 80154fc:	080155f1 	.word	0x080155f1
 8015500:	08015583 	.word	0x08015583
 8015504:	080155f1 	.word	0x080155f1
 8015508:	080155f1 	.word	0x080155f1
 801550c:	080155f1 	.word	0x080155f1
 8015510:	08015593 	.word	0x08015593
 8015514:	080155f1 	.word	0x080155f1
 8015518:	080155f1 	.word	0x080155f1
 801551c:	080155f1 	.word	0x080155f1
 8015520:	080155f1 	.word	0x080155f1
 8015524:	080155f1 	.word	0x080155f1
 8015528:	080155f1 	.word	0x080155f1
 801552c:	080155f1 	.word	0x080155f1
 8015530:	080155a3 	.word	0x080155a3
 8015534:	080155f1 	.word	0x080155f1
 8015538:	080155f1 	.word	0x080155f1
 801553c:	080155f1 	.word	0x080155f1
 8015540:	080155f1 	.word	0x080155f1
 8015544:	080155f1 	.word	0x080155f1
 8015548:	080155f1 	.word	0x080155f1
 801554c:	080155f1 	.word	0x080155f1
 8015550:	080155f1 	.word	0x080155f1
 8015554:	080155f1 	.word	0x080155f1
 8015558:	080155f1 	.word	0x080155f1
 801555c:	080155f1 	.word	0x080155f1
 8015560:	080155f1 	.word	0x080155f1
 8015564:	080155f1 	.word	0x080155f1
 8015568:	080155f1 	.word	0x080155f1
 801556c:	080155f1 	.word	0x080155f1
 8015570:	080155e3 	.word	0x080155e3
 8015574:	2b40      	cmp	r3, #64	; 0x40
 8015576:	d037      	beq.n	80155e8 <UART_SetConfig+0x6bc>
 8015578:	e03a      	b.n	80155f0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801557a:	f7fb fc17 	bl	8010dac <HAL_RCCEx_GetD3PCLK1Freq>
 801557e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015580:	e03c      	b.n	80155fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8015582:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015586:	4618      	mov	r0, r3
 8015588:	f7fb fc26 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801558c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801558e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015590:	e034      	b.n	80155fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8015592:	f107 0318 	add.w	r3, r7, #24
 8015596:	4618      	mov	r0, r3
 8015598:	f7fb fd72 	bl	8011080 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801559c:	69fb      	ldr	r3, [r7, #28]
 801559e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80155a0:	e02c      	b.n	80155fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80155a2:	4b09      	ldr	r3, [pc, #36]	; (80155c8 <UART_SetConfig+0x69c>)
 80155a4:	681b      	ldr	r3, [r3, #0]
 80155a6:	f003 0320 	and.w	r3, r3, #32
 80155aa:	2b00      	cmp	r3, #0
 80155ac:	d016      	beq.n	80155dc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80155ae:	4b06      	ldr	r3, [pc, #24]	; (80155c8 <UART_SetConfig+0x69c>)
 80155b0:	681b      	ldr	r3, [r3, #0]
 80155b2:	08db      	lsrs	r3, r3, #3
 80155b4:	f003 0303 	and.w	r3, r3, #3
 80155b8:	4a07      	ldr	r2, [pc, #28]	; (80155d8 <UART_SetConfig+0x6ac>)
 80155ba:	fa22 f303 	lsr.w	r3, r2, r3
 80155be:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80155c0:	e01c      	b.n	80155fc <UART_SetConfig+0x6d0>
 80155c2:	bf00      	nop
 80155c4:	40011400 	.word	0x40011400
 80155c8:	58024400 	.word	0x58024400
 80155cc:	40007800 	.word	0x40007800
 80155d0:	40007c00 	.word	0x40007c00
 80155d4:	58000c00 	.word	0x58000c00
 80155d8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80155dc:	4b9d      	ldr	r3, [pc, #628]	; (8015854 <UART_SetConfig+0x928>)
 80155de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80155e0:	e00c      	b.n	80155fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80155e2:	4b9d      	ldr	r3, [pc, #628]	; (8015858 <UART_SetConfig+0x92c>)
 80155e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80155e6:	e009      	b.n	80155fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80155e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80155ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80155ee:	e005      	b.n	80155fc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80155f0:	2300      	movs	r3, #0
 80155f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80155f4:	2301      	movs	r3, #1
 80155f6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80155fa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80155fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80155fe:	2b00      	cmp	r3, #0
 8015600:	f000 81de 	beq.w	80159c0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8015604:	697b      	ldr	r3, [r7, #20]
 8015606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015608:	4a94      	ldr	r2, [pc, #592]	; (801585c <UART_SetConfig+0x930>)
 801560a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801560e:	461a      	mov	r2, r3
 8015610:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015612:	fbb3 f3f2 	udiv	r3, r3, r2
 8015616:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015618:	697b      	ldr	r3, [r7, #20]
 801561a:	685a      	ldr	r2, [r3, #4]
 801561c:	4613      	mov	r3, r2
 801561e:	005b      	lsls	r3, r3, #1
 8015620:	4413      	add	r3, r2
 8015622:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015624:	429a      	cmp	r2, r3
 8015626:	d305      	bcc.n	8015634 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8015628:	697b      	ldr	r3, [r7, #20]
 801562a:	685b      	ldr	r3, [r3, #4]
 801562c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801562e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015630:	429a      	cmp	r2, r3
 8015632:	d903      	bls.n	801563c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8015634:	2301      	movs	r3, #1
 8015636:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 801563a:	e1c1      	b.n	80159c0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801563c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801563e:	2200      	movs	r2, #0
 8015640:	60bb      	str	r3, [r7, #8]
 8015642:	60fa      	str	r2, [r7, #12]
 8015644:	697b      	ldr	r3, [r7, #20]
 8015646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015648:	4a84      	ldr	r2, [pc, #528]	; (801585c <UART_SetConfig+0x930>)
 801564a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801564e:	b29b      	uxth	r3, r3
 8015650:	2200      	movs	r2, #0
 8015652:	603b      	str	r3, [r7, #0]
 8015654:	607a      	str	r2, [r7, #4]
 8015656:	e9d7 2300 	ldrd	r2, r3, [r7]
 801565a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801565e:	f7ea fe3f 	bl	80002e0 <__aeabi_uldivmod>
 8015662:	4602      	mov	r2, r0
 8015664:	460b      	mov	r3, r1
 8015666:	4610      	mov	r0, r2
 8015668:	4619      	mov	r1, r3
 801566a:	f04f 0200 	mov.w	r2, #0
 801566e:	f04f 0300 	mov.w	r3, #0
 8015672:	020b      	lsls	r3, r1, #8
 8015674:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8015678:	0202      	lsls	r2, r0, #8
 801567a:	6979      	ldr	r1, [r7, #20]
 801567c:	6849      	ldr	r1, [r1, #4]
 801567e:	0849      	lsrs	r1, r1, #1
 8015680:	2000      	movs	r0, #0
 8015682:	460c      	mov	r4, r1
 8015684:	4605      	mov	r5, r0
 8015686:	eb12 0804 	adds.w	r8, r2, r4
 801568a:	eb43 0905 	adc.w	r9, r3, r5
 801568e:	697b      	ldr	r3, [r7, #20]
 8015690:	685b      	ldr	r3, [r3, #4]
 8015692:	2200      	movs	r2, #0
 8015694:	469a      	mov	sl, r3
 8015696:	4693      	mov	fp, r2
 8015698:	4652      	mov	r2, sl
 801569a:	465b      	mov	r3, fp
 801569c:	4640      	mov	r0, r8
 801569e:	4649      	mov	r1, r9
 80156a0:	f7ea fe1e 	bl	80002e0 <__aeabi_uldivmod>
 80156a4:	4602      	mov	r2, r0
 80156a6:	460b      	mov	r3, r1
 80156a8:	4613      	mov	r3, r2
 80156aa:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80156ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80156ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80156b2:	d308      	bcc.n	80156c6 <UART_SetConfig+0x79a>
 80156b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80156b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80156ba:	d204      	bcs.n	80156c6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80156bc:	697b      	ldr	r3, [r7, #20]
 80156be:	681b      	ldr	r3, [r3, #0]
 80156c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80156c2:	60da      	str	r2, [r3, #12]
 80156c4:	e17c      	b.n	80159c0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80156c6:	2301      	movs	r3, #1
 80156c8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80156cc:	e178      	b.n	80159c0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80156ce:	697b      	ldr	r3, [r7, #20]
 80156d0:	69db      	ldr	r3, [r3, #28]
 80156d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80156d6:	f040 80c5 	bne.w	8015864 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80156da:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80156de:	2b20      	cmp	r3, #32
 80156e0:	dc48      	bgt.n	8015774 <UART_SetConfig+0x848>
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	db7b      	blt.n	80157de <UART_SetConfig+0x8b2>
 80156e6:	2b20      	cmp	r3, #32
 80156e8:	d879      	bhi.n	80157de <UART_SetConfig+0x8b2>
 80156ea:	a201      	add	r2, pc, #4	; (adr r2, 80156f0 <UART_SetConfig+0x7c4>)
 80156ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80156f0:	0801577b 	.word	0x0801577b
 80156f4:	08015783 	.word	0x08015783
 80156f8:	080157df 	.word	0x080157df
 80156fc:	080157df 	.word	0x080157df
 8015700:	0801578b 	.word	0x0801578b
 8015704:	080157df 	.word	0x080157df
 8015708:	080157df 	.word	0x080157df
 801570c:	080157df 	.word	0x080157df
 8015710:	0801579b 	.word	0x0801579b
 8015714:	080157df 	.word	0x080157df
 8015718:	080157df 	.word	0x080157df
 801571c:	080157df 	.word	0x080157df
 8015720:	080157df 	.word	0x080157df
 8015724:	080157df 	.word	0x080157df
 8015728:	080157df 	.word	0x080157df
 801572c:	080157df 	.word	0x080157df
 8015730:	080157ab 	.word	0x080157ab
 8015734:	080157df 	.word	0x080157df
 8015738:	080157df 	.word	0x080157df
 801573c:	080157df 	.word	0x080157df
 8015740:	080157df 	.word	0x080157df
 8015744:	080157df 	.word	0x080157df
 8015748:	080157df 	.word	0x080157df
 801574c:	080157df 	.word	0x080157df
 8015750:	080157df 	.word	0x080157df
 8015754:	080157df 	.word	0x080157df
 8015758:	080157df 	.word	0x080157df
 801575c:	080157df 	.word	0x080157df
 8015760:	080157df 	.word	0x080157df
 8015764:	080157df 	.word	0x080157df
 8015768:	080157df 	.word	0x080157df
 801576c:	080157df 	.word	0x080157df
 8015770:	080157d1 	.word	0x080157d1
 8015774:	2b40      	cmp	r3, #64	; 0x40
 8015776:	d02e      	beq.n	80157d6 <UART_SetConfig+0x8aa>
 8015778:	e031      	b.n	80157de <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801577a:	f7f9 fb1f 	bl	800edbc <HAL_RCC_GetPCLK1Freq>
 801577e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015780:	e033      	b.n	80157ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015782:	f7f9 fb31 	bl	800ede8 <HAL_RCC_GetPCLK2Freq>
 8015786:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015788:	e02f      	b.n	80157ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801578a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801578e:	4618      	mov	r0, r3
 8015790:	f7fb fb22 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8015794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015796:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015798:	e027      	b.n	80157ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801579a:	f107 0318 	add.w	r3, r7, #24
 801579e:	4618      	mov	r0, r3
 80157a0:	f7fb fc6e 	bl	8011080 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80157a4:	69fb      	ldr	r3, [r7, #28]
 80157a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80157a8:	e01f      	b.n	80157ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80157aa:	4b2d      	ldr	r3, [pc, #180]	; (8015860 <UART_SetConfig+0x934>)
 80157ac:	681b      	ldr	r3, [r3, #0]
 80157ae:	f003 0320 	and.w	r3, r3, #32
 80157b2:	2b00      	cmp	r3, #0
 80157b4:	d009      	beq.n	80157ca <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80157b6:	4b2a      	ldr	r3, [pc, #168]	; (8015860 <UART_SetConfig+0x934>)
 80157b8:	681b      	ldr	r3, [r3, #0]
 80157ba:	08db      	lsrs	r3, r3, #3
 80157bc:	f003 0303 	and.w	r3, r3, #3
 80157c0:	4a24      	ldr	r2, [pc, #144]	; (8015854 <UART_SetConfig+0x928>)
 80157c2:	fa22 f303 	lsr.w	r3, r2, r3
 80157c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80157c8:	e00f      	b.n	80157ea <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80157ca:	4b22      	ldr	r3, [pc, #136]	; (8015854 <UART_SetConfig+0x928>)
 80157cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80157ce:	e00c      	b.n	80157ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80157d0:	4b21      	ldr	r3, [pc, #132]	; (8015858 <UART_SetConfig+0x92c>)
 80157d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80157d4:	e009      	b.n	80157ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80157d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80157da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80157dc:	e005      	b.n	80157ea <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80157de:	2300      	movs	r3, #0
 80157e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80157e2:	2301      	movs	r3, #1
 80157e4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80157e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80157ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	f000 80e7 	beq.w	80159c0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80157f2:	697b      	ldr	r3, [r7, #20]
 80157f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80157f6:	4a19      	ldr	r2, [pc, #100]	; (801585c <UART_SetConfig+0x930>)
 80157f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80157fc:	461a      	mov	r2, r3
 80157fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015800:	fbb3 f3f2 	udiv	r3, r3, r2
 8015804:	005a      	lsls	r2, r3, #1
 8015806:	697b      	ldr	r3, [r7, #20]
 8015808:	685b      	ldr	r3, [r3, #4]
 801580a:	085b      	lsrs	r3, r3, #1
 801580c:	441a      	add	r2, r3
 801580e:	697b      	ldr	r3, [r7, #20]
 8015810:	685b      	ldr	r3, [r3, #4]
 8015812:	fbb2 f3f3 	udiv	r3, r2, r3
 8015816:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801581a:	2b0f      	cmp	r3, #15
 801581c:	d916      	bls.n	801584c <UART_SetConfig+0x920>
 801581e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015820:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015824:	d212      	bcs.n	801584c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8015826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015828:	b29b      	uxth	r3, r3
 801582a:	f023 030f 	bic.w	r3, r3, #15
 801582e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8015830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015832:	085b      	lsrs	r3, r3, #1
 8015834:	b29b      	uxth	r3, r3
 8015836:	f003 0307 	and.w	r3, r3, #7
 801583a:	b29a      	uxth	r2, r3
 801583c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801583e:	4313      	orrs	r3, r2
 8015840:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8015842:	697b      	ldr	r3, [r7, #20]
 8015844:	681b      	ldr	r3, [r3, #0]
 8015846:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8015848:	60da      	str	r2, [r3, #12]
 801584a:	e0b9      	b.n	80159c0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801584c:	2301      	movs	r3, #1
 801584e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8015852:	e0b5      	b.n	80159c0 <UART_SetConfig+0xa94>
 8015854:	03d09000 	.word	0x03d09000
 8015858:	003d0900 	.word	0x003d0900
 801585c:	0801b14c 	.word	0x0801b14c
 8015860:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8015864:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8015868:	2b20      	cmp	r3, #32
 801586a:	dc49      	bgt.n	8015900 <UART_SetConfig+0x9d4>
 801586c:	2b00      	cmp	r3, #0
 801586e:	db7c      	blt.n	801596a <UART_SetConfig+0xa3e>
 8015870:	2b20      	cmp	r3, #32
 8015872:	d87a      	bhi.n	801596a <UART_SetConfig+0xa3e>
 8015874:	a201      	add	r2, pc, #4	; (adr r2, 801587c <UART_SetConfig+0x950>)
 8015876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801587a:	bf00      	nop
 801587c:	08015907 	.word	0x08015907
 8015880:	0801590f 	.word	0x0801590f
 8015884:	0801596b 	.word	0x0801596b
 8015888:	0801596b 	.word	0x0801596b
 801588c:	08015917 	.word	0x08015917
 8015890:	0801596b 	.word	0x0801596b
 8015894:	0801596b 	.word	0x0801596b
 8015898:	0801596b 	.word	0x0801596b
 801589c:	08015927 	.word	0x08015927
 80158a0:	0801596b 	.word	0x0801596b
 80158a4:	0801596b 	.word	0x0801596b
 80158a8:	0801596b 	.word	0x0801596b
 80158ac:	0801596b 	.word	0x0801596b
 80158b0:	0801596b 	.word	0x0801596b
 80158b4:	0801596b 	.word	0x0801596b
 80158b8:	0801596b 	.word	0x0801596b
 80158bc:	08015937 	.word	0x08015937
 80158c0:	0801596b 	.word	0x0801596b
 80158c4:	0801596b 	.word	0x0801596b
 80158c8:	0801596b 	.word	0x0801596b
 80158cc:	0801596b 	.word	0x0801596b
 80158d0:	0801596b 	.word	0x0801596b
 80158d4:	0801596b 	.word	0x0801596b
 80158d8:	0801596b 	.word	0x0801596b
 80158dc:	0801596b 	.word	0x0801596b
 80158e0:	0801596b 	.word	0x0801596b
 80158e4:	0801596b 	.word	0x0801596b
 80158e8:	0801596b 	.word	0x0801596b
 80158ec:	0801596b 	.word	0x0801596b
 80158f0:	0801596b 	.word	0x0801596b
 80158f4:	0801596b 	.word	0x0801596b
 80158f8:	0801596b 	.word	0x0801596b
 80158fc:	0801595d 	.word	0x0801595d
 8015900:	2b40      	cmp	r3, #64	; 0x40
 8015902:	d02e      	beq.n	8015962 <UART_SetConfig+0xa36>
 8015904:	e031      	b.n	801596a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015906:	f7f9 fa59 	bl	800edbc <HAL_RCC_GetPCLK1Freq>
 801590a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801590c:	e033      	b.n	8015976 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801590e:	f7f9 fa6b 	bl	800ede8 <HAL_RCC_GetPCLK2Freq>
 8015912:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015914:	e02f      	b.n	8015976 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8015916:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801591a:	4618      	mov	r0, r3
 801591c:	f7fb fa5c 	bl	8010dd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8015920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015922:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015924:	e027      	b.n	8015976 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8015926:	f107 0318 	add.w	r3, r7, #24
 801592a:	4618      	mov	r0, r3
 801592c:	f7fb fba8 	bl	8011080 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8015930:	69fb      	ldr	r3, [r7, #28]
 8015932:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015934:	e01f      	b.n	8015976 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8015936:	4b2d      	ldr	r3, [pc, #180]	; (80159ec <UART_SetConfig+0xac0>)
 8015938:	681b      	ldr	r3, [r3, #0]
 801593a:	f003 0320 	and.w	r3, r3, #32
 801593e:	2b00      	cmp	r3, #0
 8015940:	d009      	beq.n	8015956 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8015942:	4b2a      	ldr	r3, [pc, #168]	; (80159ec <UART_SetConfig+0xac0>)
 8015944:	681b      	ldr	r3, [r3, #0]
 8015946:	08db      	lsrs	r3, r3, #3
 8015948:	f003 0303 	and.w	r3, r3, #3
 801594c:	4a28      	ldr	r2, [pc, #160]	; (80159f0 <UART_SetConfig+0xac4>)
 801594e:	fa22 f303 	lsr.w	r3, r2, r3
 8015952:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8015954:	e00f      	b.n	8015976 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8015956:	4b26      	ldr	r3, [pc, #152]	; (80159f0 <UART_SetConfig+0xac4>)
 8015958:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801595a:	e00c      	b.n	8015976 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801595c:	4b25      	ldr	r3, [pc, #148]	; (80159f4 <UART_SetConfig+0xac8>)
 801595e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015960:	e009      	b.n	8015976 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015962:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015966:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015968:	e005      	b.n	8015976 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 801596a:	2300      	movs	r3, #0
 801596c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801596e:	2301      	movs	r3, #1
 8015970:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8015974:	bf00      	nop
    }

    if (pclk != 0U)
 8015976:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015978:	2b00      	cmp	r3, #0
 801597a:	d021      	beq.n	80159c0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801597c:	697b      	ldr	r3, [r7, #20]
 801597e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015980:	4a1d      	ldr	r2, [pc, #116]	; (80159f8 <UART_SetConfig+0xacc>)
 8015982:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015986:	461a      	mov	r2, r3
 8015988:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801598a:	fbb3 f2f2 	udiv	r2, r3, r2
 801598e:	697b      	ldr	r3, [r7, #20]
 8015990:	685b      	ldr	r3, [r3, #4]
 8015992:	085b      	lsrs	r3, r3, #1
 8015994:	441a      	add	r2, r3
 8015996:	697b      	ldr	r3, [r7, #20]
 8015998:	685b      	ldr	r3, [r3, #4]
 801599a:	fbb2 f3f3 	udiv	r3, r2, r3
 801599e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80159a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159a2:	2b0f      	cmp	r3, #15
 80159a4:	d909      	bls.n	80159ba <UART_SetConfig+0xa8e>
 80159a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80159ac:	d205      	bcs.n	80159ba <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80159ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159b0:	b29a      	uxth	r2, r3
 80159b2:	697b      	ldr	r3, [r7, #20]
 80159b4:	681b      	ldr	r3, [r3, #0]
 80159b6:	60da      	str	r2, [r3, #12]
 80159b8:	e002      	b.n	80159c0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80159ba:	2301      	movs	r3, #1
 80159bc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80159c0:	697b      	ldr	r3, [r7, #20]
 80159c2:	2201      	movs	r2, #1
 80159c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80159c8:	697b      	ldr	r3, [r7, #20]
 80159ca:	2201      	movs	r2, #1
 80159cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80159d0:	697b      	ldr	r3, [r7, #20]
 80159d2:	2200      	movs	r2, #0
 80159d4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80159d6:	697b      	ldr	r3, [r7, #20]
 80159d8:	2200      	movs	r2, #0
 80159da:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80159dc:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80159e0:	4618      	mov	r0, r3
 80159e2:	3748      	adds	r7, #72	; 0x48
 80159e4:	46bd      	mov	sp, r7
 80159e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80159ea:	bf00      	nop
 80159ec:	58024400 	.word	0x58024400
 80159f0:	03d09000 	.word	0x03d09000
 80159f4:	003d0900 	.word	0x003d0900
 80159f8:	0801b14c 	.word	0x0801b14c

080159fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80159fc:	b480      	push	{r7}
 80159fe:	b083      	sub	sp, #12
 8015a00:	af00      	add	r7, sp, #0
 8015a02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8015a04:	687b      	ldr	r3, [r7, #4]
 8015a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015a08:	f003 0308 	and.w	r3, r3, #8
 8015a0c:	2b00      	cmp	r3, #0
 8015a0e:	d00a      	beq.n	8015a26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8015a10:	687b      	ldr	r3, [r7, #4]
 8015a12:	681b      	ldr	r3, [r3, #0]
 8015a14:	685b      	ldr	r3, [r3, #4]
 8015a16:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015a1e:	687b      	ldr	r3, [r7, #4]
 8015a20:	681b      	ldr	r3, [r3, #0]
 8015a22:	430a      	orrs	r2, r1
 8015a24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8015a26:	687b      	ldr	r3, [r7, #4]
 8015a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015a2a:	f003 0301 	and.w	r3, r3, #1
 8015a2e:	2b00      	cmp	r3, #0
 8015a30:	d00a      	beq.n	8015a48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	681b      	ldr	r3, [r3, #0]
 8015a36:	685b      	ldr	r3, [r3, #4]
 8015a38:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8015a3c:	687b      	ldr	r3, [r7, #4]
 8015a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	681b      	ldr	r3, [r3, #0]
 8015a44:	430a      	orrs	r2, r1
 8015a46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015a4c:	f003 0302 	and.w	r3, r3, #2
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d00a      	beq.n	8015a6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	681b      	ldr	r3, [r3, #0]
 8015a58:	685b      	ldr	r3, [r3, #4]
 8015a5a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8015a5e:	687b      	ldr	r3, [r7, #4]
 8015a60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015a62:	687b      	ldr	r3, [r7, #4]
 8015a64:	681b      	ldr	r3, [r3, #0]
 8015a66:	430a      	orrs	r2, r1
 8015a68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8015a6a:	687b      	ldr	r3, [r7, #4]
 8015a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015a6e:	f003 0304 	and.w	r3, r3, #4
 8015a72:	2b00      	cmp	r3, #0
 8015a74:	d00a      	beq.n	8015a8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8015a76:	687b      	ldr	r3, [r7, #4]
 8015a78:	681b      	ldr	r3, [r3, #0]
 8015a7a:	685b      	ldr	r3, [r3, #4]
 8015a7c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015a84:	687b      	ldr	r3, [r7, #4]
 8015a86:	681b      	ldr	r3, [r3, #0]
 8015a88:	430a      	orrs	r2, r1
 8015a8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015a90:	f003 0310 	and.w	r3, r3, #16
 8015a94:	2b00      	cmp	r3, #0
 8015a96:	d00a      	beq.n	8015aae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8015a98:	687b      	ldr	r3, [r7, #4]
 8015a9a:	681b      	ldr	r3, [r3, #0]
 8015a9c:	689b      	ldr	r3, [r3, #8]
 8015a9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8015aa6:	687b      	ldr	r3, [r7, #4]
 8015aa8:	681b      	ldr	r3, [r3, #0]
 8015aaa:	430a      	orrs	r2, r1
 8015aac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8015aae:	687b      	ldr	r3, [r7, #4]
 8015ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015ab2:	f003 0320 	and.w	r3, r3, #32
 8015ab6:	2b00      	cmp	r3, #0
 8015ab8:	d00a      	beq.n	8015ad0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8015aba:	687b      	ldr	r3, [r7, #4]
 8015abc:	681b      	ldr	r3, [r3, #0]
 8015abe:	689b      	ldr	r3, [r3, #8]
 8015ac0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8015ac8:	687b      	ldr	r3, [r7, #4]
 8015aca:	681b      	ldr	r3, [r3, #0]
 8015acc:	430a      	orrs	r2, r1
 8015ace:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d01a      	beq.n	8015b12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	681b      	ldr	r3, [r3, #0]
 8015ae0:	685b      	ldr	r3, [r3, #4]
 8015ae2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8015ae6:	687b      	ldr	r3, [r7, #4]
 8015ae8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8015aea:	687b      	ldr	r3, [r7, #4]
 8015aec:	681b      	ldr	r3, [r3, #0]
 8015aee:	430a      	orrs	r2, r1
 8015af0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015af6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015afa:	d10a      	bne.n	8015b12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	681b      	ldr	r3, [r3, #0]
 8015b00:	685b      	ldr	r3, [r3, #4]
 8015b02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8015b06:	687b      	ldr	r3, [r7, #4]
 8015b08:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	681b      	ldr	r3, [r3, #0]
 8015b0e:	430a      	orrs	r2, r1
 8015b10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8015b12:	687b      	ldr	r3, [r7, #4]
 8015b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015b1a:	2b00      	cmp	r3, #0
 8015b1c:	d00a      	beq.n	8015b34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	681b      	ldr	r3, [r3, #0]
 8015b22:	685b      	ldr	r3, [r3, #4]
 8015b24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8015b2c:	687b      	ldr	r3, [r7, #4]
 8015b2e:	681b      	ldr	r3, [r3, #0]
 8015b30:	430a      	orrs	r2, r1
 8015b32:	605a      	str	r2, [r3, #4]
  }
}
 8015b34:	bf00      	nop
 8015b36:	370c      	adds	r7, #12
 8015b38:	46bd      	mov	sp, r7
 8015b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b3e:	4770      	bx	lr

08015b40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8015b40:	b580      	push	{r7, lr}
 8015b42:	b098      	sub	sp, #96	; 0x60
 8015b44:	af02      	add	r7, sp, #8
 8015b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015b48:	687b      	ldr	r3, [r7, #4]
 8015b4a:	2200      	movs	r2, #0
 8015b4c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8015b50:	f7f0 f956 	bl	8005e00 <HAL_GetTick>
 8015b54:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8015b56:	687b      	ldr	r3, [r7, #4]
 8015b58:	681b      	ldr	r3, [r3, #0]
 8015b5a:	681b      	ldr	r3, [r3, #0]
 8015b5c:	f003 0308 	and.w	r3, r3, #8
 8015b60:	2b08      	cmp	r3, #8
 8015b62:	d12f      	bne.n	8015bc4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015b64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8015b68:	9300      	str	r3, [sp, #0]
 8015b6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015b6c:	2200      	movs	r2, #0
 8015b6e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8015b72:	6878      	ldr	r0, [r7, #4]
 8015b74:	f000 f88e 	bl	8015c94 <UART_WaitOnFlagUntilTimeout>
 8015b78:	4603      	mov	r3, r0
 8015b7a:	2b00      	cmp	r3, #0
 8015b7c:	d022      	beq.n	8015bc4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	681b      	ldr	r3, [r3, #0]
 8015b82:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015b86:	e853 3f00 	ldrex	r3, [r3]
 8015b8a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8015b8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015b8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015b92:	653b      	str	r3, [r7, #80]	; 0x50
 8015b94:	687b      	ldr	r3, [r7, #4]
 8015b96:	681b      	ldr	r3, [r3, #0]
 8015b98:	461a      	mov	r2, r3
 8015b9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015b9c:	647b      	str	r3, [r7, #68]	; 0x44
 8015b9e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015ba0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8015ba2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015ba4:	e841 2300 	strex	r3, r2, [r1]
 8015ba8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8015baa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015bac:	2b00      	cmp	r3, #0
 8015bae:	d1e6      	bne.n	8015b7e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8015bb0:	687b      	ldr	r3, [r7, #4]
 8015bb2:	2220      	movs	r2, #32
 8015bb4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	2200      	movs	r2, #0
 8015bbc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015bc0:	2303      	movs	r3, #3
 8015bc2:	e063      	b.n	8015c8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8015bc4:	687b      	ldr	r3, [r7, #4]
 8015bc6:	681b      	ldr	r3, [r3, #0]
 8015bc8:	681b      	ldr	r3, [r3, #0]
 8015bca:	f003 0304 	and.w	r3, r3, #4
 8015bce:	2b04      	cmp	r3, #4
 8015bd0:	d149      	bne.n	8015c66 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015bd2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8015bd6:	9300      	str	r3, [sp, #0]
 8015bd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015bda:	2200      	movs	r2, #0
 8015bdc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8015be0:	6878      	ldr	r0, [r7, #4]
 8015be2:	f000 f857 	bl	8015c94 <UART_WaitOnFlagUntilTimeout>
 8015be6:	4603      	mov	r3, r0
 8015be8:	2b00      	cmp	r3, #0
 8015bea:	d03c      	beq.n	8015c66 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	681b      	ldr	r3, [r3, #0]
 8015bf0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bf4:	e853 3f00 	ldrex	r3, [r3]
 8015bf8:	623b      	str	r3, [r7, #32]
   return(result);
 8015bfa:	6a3b      	ldr	r3, [r7, #32]
 8015bfc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8015c00:	64fb      	str	r3, [r7, #76]	; 0x4c
 8015c02:	687b      	ldr	r3, [r7, #4]
 8015c04:	681b      	ldr	r3, [r3, #0]
 8015c06:	461a      	mov	r2, r3
 8015c08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015c0a:	633b      	str	r3, [r7, #48]	; 0x30
 8015c0c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015c0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8015c10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015c12:	e841 2300 	strex	r3, r2, [r1]
 8015c16:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8015c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d1e6      	bne.n	8015bec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015c1e:	687b      	ldr	r3, [r7, #4]
 8015c20:	681b      	ldr	r3, [r3, #0]
 8015c22:	3308      	adds	r3, #8
 8015c24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015c26:	693b      	ldr	r3, [r7, #16]
 8015c28:	e853 3f00 	ldrex	r3, [r3]
 8015c2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8015c2e:	68fb      	ldr	r3, [r7, #12]
 8015c30:	f023 0301 	bic.w	r3, r3, #1
 8015c34:	64bb      	str	r3, [r7, #72]	; 0x48
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	681b      	ldr	r3, [r3, #0]
 8015c3a:	3308      	adds	r3, #8
 8015c3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8015c3e:	61fa      	str	r2, [r7, #28]
 8015c40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015c42:	69b9      	ldr	r1, [r7, #24]
 8015c44:	69fa      	ldr	r2, [r7, #28]
 8015c46:	e841 2300 	strex	r3, r2, [r1]
 8015c4a:	617b      	str	r3, [r7, #20]
   return(result);
 8015c4c:	697b      	ldr	r3, [r7, #20]
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d1e5      	bne.n	8015c1e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	2220      	movs	r2, #32
 8015c56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8015c5a:	687b      	ldr	r3, [r7, #4]
 8015c5c:	2200      	movs	r2, #0
 8015c5e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015c62:	2303      	movs	r3, #3
 8015c64:	e012      	b.n	8015c8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8015c66:	687b      	ldr	r3, [r7, #4]
 8015c68:	2220      	movs	r2, #32
 8015c6a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	2220      	movs	r2, #32
 8015c72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	2200      	movs	r2, #0
 8015c7a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	2200      	movs	r2, #0
 8015c80:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	2200      	movs	r2, #0
 8015c86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8015c8a:	2300      	movs	r3, #0
}
 8015c8c:	4618      	mov	r0, r3
 8015c8e:	3758      	adds	r7, #88	; 0x58
 8015c90:	46bd      	mov	sp, r7
 8015c92:	bd80      	pop	{r7, pc}

08015c94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8015c94:	b580      	push	{r7, lr}
 8015c96:	b084      	sub	sp, #16
 8015c98:	af00      	add	r7, sp, #0
 8015c9a:	60f8      	str	r0, [r7, #12]
 8015c9c:	60b9      	str	r1, [r7, #8]
 8015c9e:	603b      	str	r3, [r7, #0]
 8015ca0:	4613      	mov	r3, r2
 8015ca2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015ca4:	e04f      	b.n	8015d46 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8015ca6:	69bb      	ldr	r3, [r7, #24]
 8015ca8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8015cac:	d04b      	beq.n	8015d46 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8015cae:	f7f0 f8a7 	bl	8005e00 <HAL_GetTick>
 8015cb2:	4602      	mov	r2, r0
 8015cb4:	683b      	ldr	r3, [r7, #0]
 8015cb6:	1ad3      	subs	r3, r2, r3
 8015cb8:	69ba      	ldr	r2, [r7, #24]
 8015cba:	429a      	cmp	r2, r3
 8015cbc:	d302      	bcc.n	8015cc4 <UART_WaitOnFlagUntilTimeout+0x30>
 8015cbe:	69bb      	ldr	r3, [r7, #24]
 8015cc0:	2b00      	cmp	r3, #0
 8015cc2:	d101      	bne.n	8015cc8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8015cc4:	2303      	movs	r3, #3
 8015cc6:	e04e      	b.n	8015d66 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8015cc8:	68fb      	ldr	r3, [r7, #12]
 8015cca:	681b      	ldr	r3, [r3, #0]
 8015ccc:	681b      	ldr	r3, [r3, #0]
 8015cce:	f003 0304 	and.w	r3, r3, #4
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	d037      	beq.n	8015d46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8015cd6:	68bb      	ldr	r3, [r7, #8]
 8015cd8:	2b80      	cmp	r3, #128	; 0x80
 8015cda:	d034      	beq.n	8015d46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8015cdc:	68bb      	ldr	r3, [r7, #8]
 8015cde:	2b40      	cmp	r3, #64	; 0x40
 8015ce0:	d031      	beq.n	8015d46 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8015ce2:	68fb      	ldr	r3, [r7, #12]
 8015ce4:	681b      	ldr	r3, [r3, #0]
 8015ce6:	69db      	ldr	r3, [r3, #28]
 8015ce8:	f003 0308 	and.w	r3, r3, #8
 8015cec:	2b08      	cmp	r3, #8
 8015cee:	d110      	bne.n	8015d12 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8015cf0:	68fb      	ldr	r3, [r7, #12]
 8015cf2:	681b      	ldr	r3, [r3, #0]
 8015cf4:	2208      	movs	r2, #8
 8015cf6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8015cf8:	68f8      	ldr	r0, [r7, #12]
 8015cfa:	f000 f95b 	bl	8015fb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8015cfe:	68fb      	ldr	r3, [r7, #12]
 8015d00:	2208      	movs	r2, #8
 8015d02:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8015d06:	68fb      	ldr	r3, [r7, #12]
 8015d08:	2200      	movs	r2, #0
 8015d0a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8015d0e:	2301      	movs	r3, #1
 8015d10:	e029      	b.n	8015d66 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8015d12:	68fb      	ldr	r3, [r7, #12]
 8015d14:	681b      	ldr	r3, [r3, #0]
 8015d16:	69db      	ldr	r3, [r3, #28]
 8015d18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015d1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8015d20:	d111      	bne.n	8015d46 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8015d22:	68fb      	ldr	r3, [r7, #12]
 8015d24:	681b      	ldr	r3, [r3, #0]
 8015d26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015d2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8015d2c:	68f8      	ldr	r0, [r7, #12]
 8015d2e:	f000 f941 	bl	8015fb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8015d32:	68fb      	ldr	r3, [r7, #12]
 8015d34:	2220      	movs	r2, #32
 8015d36:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8015d3a:	68fb      	ldr	r3, [r7, #12]
 8015d3c:	2200      	movs	r2, #0
 8015d3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8015d42:	2303      	movs	r3, #3
 8015d44:	e00f      	b.n	8015d66 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015d46:	68fb      	ldr	r3, [r7, #12]
 8015d48:	681b      	ldr	r3, [r3, #0]
 8015d4a:	69da      	ldr	r2, [r3, #28]
 8015d4c:	68bb      	ldr	r3, [r7, #8]
 8015d4e:	4013      	ands	r3, r2
 8015d50:	68ba      	ldr	r2, [r7, #8]
 8015d52:	429a      	cmp	r2, r3
 8015d54:	bf0c      	ite	eq
 8015d56:	2301      	moveq	r3, #1
 8015d58:	2300      	movne	r3, #0
 8015d5a:	b2db      	uxtb	r3, r3
 8015d5c:	461a      	mov	r2, r3
 8015d5e:	79fb      	ldrb	r3, [r7, #7]
 8015d60:	429a      	cmp	r2, r3
 8015d62:	d0a0      	beq.n	8015ca6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8015d64:	2300      	movs	r3, #0
}
 8015d66:	4618      	mov	r0, r3
 8015d68:	3710      	adds	r7, #16
 8015d6a:	46bd      	mov	sp, r7
 8015d6c:	bd80      	pop	{r7, pc}
	...

08015d70 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8015d70:	b480      	push	{r7}
 8015d72:	b0a3      	sub	sp, #140	; 0x8c
 8015d74:	af00      	add	r7, sp, #0
 8015d76:	60f8      	str	r0, [r7, #12]
 8015d78:	60b9      	str	r1, [r7, #8]
 8015d7a:	4613      	mov	r3, r2
 8015d7c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8015d7e:	68fb      	ldr	r3, [r7, #12]
 8015d80:	68ba      	ldr	r2, [r7, #8]
 8015d82:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8015d84:	68fb      	ldr	r3, [r7, #12]
 8015d86:	88fa      	ldrh	r2, [r7, #6]
 8015d88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8015d8c:	68fb      	ldr	r3, [r7, #12]
 8015d8e:	88fa      	ldrh	r2, [r7, #6]
 8015d90:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8015d94:	68fb      	ldr	r3, [r7, #12]
 8015d96:	2200      	movs	r2, #0
 8015d98:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8015d9a:	68fb      	ldr	r3, [r7, #12]
 8015d9c:	689b      	ldr	r3, [r3, #8]
 8015d9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015da2:	d10e      	bne.n	8015dc2 <UART_Start_Receive_IT+0x52>
 8015da4:	68fb      	ldr	r3, [r7, #12]
 8015da6:	691b      	ldr	r3, [r3, #16]
 8015da8:	2b00      	cmp	r3, #0
 8015daa:	d105      	bne.n	8015db8 <UART_Start_Receive_IT+0x48>
 8015dac:	68fb      	ldr	r3, [r7, #12]
 8015dae:	f240 12ff 	movw	r2, #511	; 0x1ff
 8015db2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8015db6:	e02d      	b.n	8015e14 <UART_Start_Receive_IT+0xa4>
 8015db8:	68fb      	ldr	r3, [r7, #12]
 8015dba:	22ff      	movs	r2, #255	; 0xff
 8015dbc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8015dc0:	e028      	b.n	8015e14 <UART_Start_Receive_IT+0xa4>
 8015dc2:	68fb      	ldr	r3, [r7, #12]
 8015dc4:	689b      	ldr	r3, [r3, #8]
 8015dc6:	2b00      	cmp	r3, #0
 8015dc8:	d10d      	bne.n	8015de6 <UART_Start_Receive_IT+0x76>
 8015dca:	68fb      	ldr	r3, [r7, #12]
 8015dcc:	691b      	ldr	r3, [r3, #16]
 8015dce:	2b00      	cmp	r3, #0
 8015dd0:	d104      	bne.n	8015ddc <UART_Start_Receive_IT+0x6c>
 8015dd2:	68fb      	ldr	r3, [r7, #12]
 8015dd4:	22ff      	movs	r2, #255	; 0xff
 8015dd6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8015dda:	e01b      	b.n	8015e14 <UART_Start_Receive_IT+0xa4>
 8015ddc:	68fb      	ldr	r3, [r7, #12]
 8015dde:	227f      	movs	r2, #127	; 0x7f
 8015de0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8015de4:	e016      	b.n	8015e14 <UART_Start_Receive_IT+0xa4>
 8015de6:	68fb      	ldr	r3, [r7, #12]
 8015de8:	689b      	ldr	r3, [r3, #8]
 8015dea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8015dee:	d10d      	bne.n	8015e0c <UART_Start_Receive_IT+0x9c>
 8015df0:	68fb      	ldr	r3, [r7, #12]
 8015df2:	691b      	ldr	r3, [r3, #16]
 8015df4:	2b00      	cmp	r3, #0
 8015df6:	d104      	bne.n	8015e02 <UART_Start_Receive_IT+0x92>
 8015df8:	68fb      	ldr	r3, [r7, #12]
 8015dfa:	227f      	movs	r2, #127	; 0x7f
 8015dfc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8015e00:	e008      	b.n	8015e14 <UART_Start_Receive_IT+0xa4>
 8015e02:	68fb      	ldr	r3, [r7, #12]
 8015e04:	223f      	movs	r2, #63	; 0x3f
 8015e06:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8015e0a:	e003      	b.n	8015e14 <UART_Start_Receive_IT+0xa4>
 8015e0c:	68fb      	ldr	r3, [r7, #12]
 8015e0e:	2200      	movs	r2, #0
 8015e10:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015e14:	68fb      	ldr	r3, [r7, #12]
 8015e16:	2200      	movs	r2, #0
 8015e18:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8015e1c:	68fb      	ldr	r3, [r7, #12]
 8015e1e:	2222      	movs	r2, #34	; 0x22
 8015e20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015e24:	68fb      	ldr	r3, [r7, #12]
 8015e26:	681b      	ldr	r3, [r3, #0]
 8015e28:	3308      	adds	r3, #8
 8015e2a:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015e2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8015e2e:	e853 3f00 	ldrex	r3, [r3]
 8015e32:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8015e34:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8015e36:	f043 0301 	orr.w	r3, r3, #1
 8015e3a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8015e3e:	68fb      	ldr	r3, [r7, #12]
 8015e40:	681b      	ldr	r3, [r3, #0]
 8015e42:	3308      	adds	r3, #8
 8015e44:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8015e48:	673a      	str	r2, [r7, #112]	; 0x70
 8015e4a:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015e4c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8015e4e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8015e50:	e841 2300 	strex	r3, r2, [r1]
 8015e54:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8015e56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d1e3      	bne.n	8015e24 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8015e5c:	68fb      	ldr	r3, [r7, #12]
 8015e5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8015e60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8015e64:	d14f      	bne.n	8015f06 <UART_Start_Receive_IT+0x196>
 8015e66:	68fb      	ldr	r3, [r7, #12]
 8015e68:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8015e6c:	88fa      	ldrh	r2, [r7, #6]
 8015e6e:	429a      	cmp	r2, r3
 8015e70:	d349      	bcc.n	8015f06 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015e72:	68fb      	ldr	r3, [r7, #12]
 8015e74:	689b      	ldr	r3, [r3, #8]
 8015e76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015e7a:	d107      	bne.n	8015e8c <UART_Start_Receive_IT+0x11c>
 8015e7c:	68fb      	ldr	r3, [r7, #12]
 8015e7e:	691b      	ldr	r3, [r3, #16]
 8015e80:	2b00      	cmp	r3, #0
 8015e82:	d103      	bne.n	8015e8c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8015e84:	68fb      	ldr	r3, [r7, #12]
 8015e86:	4a47      	ldr	r2, [pc, #284]	; (8015fa4 <UART_Start_Receive_IT+0x234>)
 8015e88:	675a      	str	r2, [r3, #116]	; 0x74
 8015e8a:	e002      	b.n	8015e92 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8015e8c:	68fb      	ldr	r3, [r7, #12]
 8015e8e:	4a46      	ldr	r2, [pc, #280]	; (8015fa8 <UART_Start_Receive_IT+0x238>)
 8015e90:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8015e92:	68fb      	ldr	r3, [r7, #12]
 8015e94:	691b      	ldr	r3, [r3, #16]
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	d01a      	beq.n	8015ed0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015e9a:	68fb      	ldr	r3, [r7, #12]
 8015e9c:	681b      	ldr	r3, [r3, #0]
 8015e9e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015ea0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015ea2:	e853 3f00 	ldrex	r3, [r3]
 8015ea6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8015ea8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015eaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015eae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8015eb2:	68fb      	ldr	r3, [r7, #12]
 8015eb4:	681b      	ldr	r3, [r3, #0]
 8015eb6:	461a      	mov	r2, r3
 8015eb8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8015ebc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8015ebe:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015ec0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8015ec2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8015ec4:	e841 2300 	strex	r3, r2, [r1]
 8015ec8:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8015eca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015ecc:	2b00      	cmp	r3, #0
 8015ece:	d1e4      	bne.n	8015e9a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015ed0:	68fb      	ldr	r3, [r7, #12]
 8015ed2:	681b      	ldr	r3, [r3, #0]
 8015ed4:	3308      	adds	r3, #8
 8015ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015ed8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015eda:	e853 3f00 	ldrex	r3, [r3]
 8015ede:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8015ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015ee2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8015ee6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8015ee8:	68fb      	ldr	r3, [r7, #12]
 8015eea:	681b      	ldr	r3, [r3, #0]
 8015eec:	3308      	adds	r3, #8
 8015eee:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8015ef0:	64ba      	str	r2, [r7, #72]	; 0x48
 8015ef2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015ef4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8015ef6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8015ef8:	e841 2300 	strex	r3, r2, [r1]
 8015efc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8015efe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015f00:	2b00      	cmp	r3, #0
 8015f02:	d1e5      	bne.n	8015ed0 <UART_Start_Receive_IT+0x160>
 8015f04:	e046      	b.n	8015f94 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015f06:	68fb      	ldr	r3, [r7, #12]
 8015f08:	689b      	ldr	r3, [r3, #8]
 8015f0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015f0e:	d107      	bne.n	8015f20 <UART_Start_Receive_IT+0x1b0>
 8015f10:	68fb      	ldr	r3, [r7, #12]
 8015f12:	691b      	ldr	r3, [r3, #16]
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	d103      	bne.n	8015f20 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8015f18:	68fb      	ldr	r3, [r7, #12]
 8015f1a:	4a24      	ldr	r2, [pc, #144]	; (8015fac <UART_Start_Receive_IT+0x23c>)
 8015f1c:	675a      	str	r2, [r3, #116]	; 0x74
 8015f1e:	e002      	b.n	8015f26 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8015f20:	68fb      	ldr	r3, [r7, #12]
 8015f22:	4a23      	ldr	r2, [pc, #140]	; (8015fb0 <UART_Start_Receive_IT+0x240>)
 8015f24:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8015f26:	68fb      	ldr	r3, [r7, #12]
 8015f28:	691b      	ldr	r3, [r3, #16]
 8015f2a:	2b00      	cmp	r3, #0
 8015f2c:	d019      	beq.n	8015f62 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8015f2e:	68fb      	ldr	r3, [r7, #12]
 8015f30:	681b      	ldr	r3, [r3, #0]
 8015f32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f36:	e853 3f00 	ldrex	r3, [r3]
 8015f3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8015f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f3e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8015f42:	677b      	str	r3, [r7, #116]	; 0x74
 8015f44:	68fb      	ldr	r3, [r7, #12]
 8015f46:	681b      	ldr	r3, [r3, #0]
 8015f48:	461a      	mov	r2, r3
 8015f4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8015f4c:	637b      	str	r3, [r7, #52]	; 0x34
 8015f4e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015f50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015f52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015f54:	e841 2300 	strex	r3, r2, [r1]
 8015f58:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8015f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f5c:	2b00      	cmp	r3, #0
 8015f5e:	d1e6      	bne.n	8015f2e <UART_Start_Receive_IT+0x1be>
 8015f60:	e018      	b.n	8015f94 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8015f62:	68fb      	ldr	r3, [r7, #12]
 8015f64:	681b      	ldr	r3, [r3, #0]
 8015f66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015f68:	697b      	ldr	r3, [r7, #20]
 8015f6a:	e853 3f00 	ldrex	r3, [r3]
 8015f6e:	613b      	str	r3, [r7, #16]
   return(result);
 8015f70:	693b      	ldr	r3, [r7, #16]
 8015f72:	f043 0320 	orr.w	r3, r3, #32
 8015f76:	67bb      	str	r3, [r7, #120]	; 0x78
 8015f78:	68fb      	ldr	r3, [r7, #12]
 8015f7a:	681b      	ldr	r3, [r3, #0]
 8015f7c:	461a      	mov	r2, r3
 8015f7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8015f80:	623b      	str	r3, [r7, #32]
 8015f82:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015f84:	69f9      	ldr	r1, [r7, #28]
 8015f86:	6a3a      	ldr	r2, [r7, #32]
 8015f88:	e841 2300 	strex	r3, r2, [r1]
 8015f8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8015f8e:	69bb      	ldr	r3, [r7, #24]
 8015f90:	2b00      	cmp	r3, #0
 8015f92:	d1e6      	bne.n	8015f62 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8015f94:	2300      	movs	r3, #0
}
 8015f96:	4618      	mov	r0, r3
 8015f98:	378c      	adds	r7, #140	; 0x8c
 8015f9a:	46bd      	mov	sp, r7
 8015f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fa0:	4770      	bx	lr
 8015fa2:	bf00      	nop
 8015fa4:	080167d5 	.word	0x080167d5
 8015fa8:	08016475 	.word	0x08016475
 8015fac:	080162bd 	.word	0x080162bd
 8015fb0:	08016105 	.word	0x08016105

08015fb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8015fb4:	b480      	push	{r7}
 8015fb6:	b095      	sub	sp, #84	; 0x54
 8015fb8:	af00      	add	r7, sp, #0
 8015fba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015fbc:	687b      	ldr	r3, [r7, #4]
 8015fbe:	681b      	ldr	r3, [r3, #0]
 8015fc0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015fc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015fc4:	e853 3f00 	ldrex	r3, [r3]
 8015fc8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8015fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015fcc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8015fd0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8015fd2:	687b      	ldr	r3, [r7, #4]
 8015fd4:	681b      	ldr	r3, [r3, #0]
 8015fd6:	461a      	mov	r2, r3
 8015fd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015fda:	643b      	str	r3, [r7, #64]	; 0x40
 8015fdc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015fde:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8015fe0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8015fe2:	e841 2300 	strex	r3, r2, [r1]
 8015fe6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8015fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015fea:	2b00      	cmp	r3, #0
 8015fec:	d1e6      	bne.n	8015fbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015fee:	687b      	ldr	r3, [r7, #4]
 8015ff0:	681b      	ldr	r3, [r3, #0]
 8015ff2:	3308      	adds	r3, #8
 8015ff4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015ff6:	6a3b      	ldr	r3, [r7, #32]
 8015ff8:	e853 3f00 	ldrex	r3, [r3]
 8015ffc:	61fb      	str	r3, [r7, #28]
   return(result);
 8015ffe:	69fa      	ldr	r2, [r7, #28]
 8016000:	4b1e      	ldr	r3, [pc, #120]	; (801607c <UART_EndRxTransfer+0xc8>)
 8016002:	4013      	ands	r3, r2
 8016004:	64bb      	str	r3, [r7, #72]	; 0x48
 8016006:	687b      	ldr	r3, [r7, #4]
 8016008:	681b      	ldr	r3, [r3, #0]
 801600a:	3308      	adds	r3, #8
 801600c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801600e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8016010:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016012:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016014:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016016:	e841 2300 	strex	r3, r2, [r1]
 801601a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801601c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801601e:	2b00      	cmp	r3, #0
 8016020:	d1e5      	bne.n	8015fee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016026:	2b01      	cmp	r3, #1
 8016028:	d118      	bne.n	801605c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	681b      	ldr	r3, [r3, #0]
 801602e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016030:	68fb      	ldr	r3, [r7, #12]
 8016032:	e853 3f00 	ldrex	r3, [r3]
 8016036:	60bb      	str	r3, [r7, #8]
   return(result);
 8016038:	68bb      	ldr	r3, [r7, #8]
 801603a:	f023 0310 	bic.w	r3, r3, #16
 801603e:	647b      	str	r3, [r7, #68]	; 0x44
 8016040:	687b      	ldr	r3, [r7, #4]
 8016042:	681b      	ldr	r3, [r3, #0]
 8016044:	461a      	mov	r2, r3
 8016046:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016048:	61bb      	str	r3, [r7, #24]
 801604a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801604c:	6979      	ldr	r1, [r7, #20]
 801604e:	69ba      	ldr	r2, [r7, #24]
 8016050:	e841 2300 	strex	r3, r2, [r1]
 8016054:	613b      	str	r3, [r7, #16]
   return(result);
 8016056:	693b      	ldr	r3, [r7, #16]
 8016058:	2b00      	cmp	r3, #0
 801605a:	d1e6      	bne.n	801602a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	2220      	movs	r2, #32
 8016060:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	2200      	movs	r2, #0
 8016068:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	2200      	movs	r2, #0
 801606e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8016070:	bf00      	nop
 8016072:	3754      	adds	r7, #84	; 0x54
 8016074:	46bd      	mov	sp, r7
 8016076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801607a:	4770      	bx	lr
 801607c:	effffffe 	.word	0xeffffffe

08016080 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8016080:	b580      	push	{r7, lr}
 8016082:	b084      	sub	sp, #16
 8016084:	af00      	add	r7, sp, #0
 8016086:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8016088:	687b      	ldr	r3, [r7, #4]
 801608a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801608c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801608e:	68fb      	ldr	r3, [r7, #12]
 8016090:	2200      	movs	r2, #0
 8016092:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8016096:	68fb      	ldr	r3, [r7, #12]
 8016098:	2200      	movs	r2, #0
 801609a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801609e:	68f8      	ldr	r0, [r7, #12]
 80160a0:	f7fe ff2e 	bl	8014f00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80160a4:	bf00      	nop
 80160a6:	3710      	adds	r7, #16
 80160a8:	46bd      	mov	sp, r7
 80160aa:	bd80      	pop	{r7, pc}

080160ac <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80160ac:	b580      	push	{r7, lr}
 80160ae:	b088      	sub	sp, #32
 80160b0:	af00      	add	r7, sp, #0
 80160b2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	681b      	ldr	r3, [r3, #0]
 80160b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80160ba:	68fb      	ldr	r3, [r7, #12]
 80160bc:	e853 3f00 	ldrex	r3, [r3]
 80160c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80160c2:	68bb      	ldr	r3, [r7, #8]
 80160c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80160c8:	61fb      	str	r3, [r7, #28]
 80160ca:	687b      	ldr	r3, [r7, #4]
 80160cc:	681b      	ldr	r3, [r3, #0]
 80160ce:	461a      	mov	r2, r3
 80160d0:	69fb      	ldr	r3, [r7, #28]
 80160d2:	61bb      	str	r3, [r7, #24]
 80160d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80160d6:	6979      	ldr	r1, [r7, #20]
 80160d8:	69ba      	ldr	r2, [r7, #24]
 80160da:	e841 2300 	strex	r3, r2, [r1]
 80160de:	613b      	str	r3, [r7, #16]
   return(result);
 80160e0:	693b      	ldr	r3, [r7, #16]
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	d1e6      	bne.n	80160b4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80160e6:	687b      	ldr	r3, [r7, #4]
 80160e8:	2220      	movs	r2, #32
 80160ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80160ee:	687b      	ldr	r3, [r7, #4]
 80160f0:	2200      	movs	r2, #0
 80160f2:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80160f4:	6878      	ldr	r0, [r7, #4]
 80160f6:	f7fe fef9 	bl	8014eec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80160fa:	bf00      	nop
 80160fc:	3720      	adds	r7, #32
 80160fe:	46bd      	mov	sp, r7
 8016100:	bd80      	pop	{r7, pc}
	...

08016104 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8016104:	b580      	push	{r7, lr}
 8016106:	b09c      	sub	sp, #112	; 0x70
 8016108:	af00      	add	r7, sp, #0
 801610a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 801610c:	687b      	ldr	r3, [r7, #4]
 801610e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016112:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8016116:	687b      	ldr	r3, [r7, #4]
 8016118:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801611c:	2b22      	cmp	r3, #34	; 0x22
 801611e:	f040 80be 	bne.w	801629e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8016122:	687b      	ldr	r3, [r7, #4]
 8016124:	681b      	ldr	r3, [r3, #0]
 8016126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016128:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801612c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8016130:	b2d9      	uxtb	r1, r3
 8016132:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8016136:	b2da      	uxtb	r2, r3
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801613c:	400a      	ands	r2, r1
 801613e:	b2d2      	uxtb	r2, r2
 8016140:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8016142:	687b      	ldr	r3, [r7, #4]
 8016144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016146:	1c5a      	adds	r2, r3, #1
 8016148:	687b      	ldr	r3, [r7, #4]
 801614a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016152:	b29b      	uxth	r3, r3
 8016154:	3b01      	subs	r3, #1
 8016156:	b29a      	uxth	r2, r3
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016164:	b29b      	uxth	r3, r3
 8016166:	2b00      	cmp	r3, #0
 8016168:	f040 80a1 	bne.w	80162ae <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801616c:	687b      	ldr	r3, [r7, #4]
 801616e:	681b      	ldr	r3, [r3, #0]
 8016170:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016172:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016174:	e853 3f00 	ldrex	r3, [r3]
 8016178:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 801617a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801617c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8016180:	66bb      	str	r3, [r7, #104]	; 0x68
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	681b      	ldr	r3, [r3, #0]
 8016186:	461a      	mov	r2, r3
 8016188:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801618a:	65bb      	str	r3, [r7, #88]	; 0x58
 801618c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801618e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8016190:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016192:	e841 2300 	strex	r3, r2, [r1]
 8016196:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8016198:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801619a:	2b00      	cmp	r3, #0
 801619c:	d1e6      	bne.n	801616c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801619e:	687b      	ldr	r3, [r7, #4]
 80161a0:	681b      	ldr	r3, [r3, #0]
 80161a2:	3308      	adds	r3, #8
 80161a4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80161a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80161a8:	e853 3f00 	ldrex	r3, [r3]
 80161ac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80161ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80161b0:	f023 0301 	bic.w	r3, r3, #1
 80161b4:	667b      	str	r3, [r7, #100]	; 0x64
 80161b6:	687b      	ldr	r3, [r7, #4]
 80161b8:	681b      	ldr	r3, [r3, #0]
 80161ba:	3308      	adds	r3, #8
 80161bc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80161be:	647a      	str	r2, [r7, #68]	; 0x44
 80161c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80161c2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80161c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80161c6:	e841 2300 	strex	r3, r2, [r1]
 80161ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80161cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80161ce:	2b00      	cmp	r3, #0
 80161d0:	d1e5      	bne.n	801619e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80161d2:	687b      	ldr	r3, [r7, #4]
 80161d4:	2220      	movs	r2, #32
 80161d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80161da:	687b      	ldr	r3, [r7, #4]
 80161dc:	2200      	movs	r2, #0
 80161de:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80161e0:	687b      	ldr	r3, [r7, #4]
 80161e2:	2200      	movs	r2, #0
 80161e4:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80161e6:	687b      	ldr	r3, [r7, #4]
 80161e8:	681b      	ldr	r3, [r3, #0]
 80161ea:	4a33      	ldr	r2, [pc, #204]	; (80162b8 <UART_RxISR_8BIT+0x1b4>)
 80161ec:	4293      	cmp	r3, r2
 80161ee:	d01f      	beq.n	8016230 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	681b      	ldr	r3, [r3, #0]
 80161f4:	685b      	ldr	r3, [r3, #4]
 80161f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	d018      	beq.n	8016230 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	681b      	ldr	r3, [r3, #0]
 8016202:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016206:	e853 3f00 	ldrex	r3, [r3]
 801620a:	623b      	str	r3, [r7, #32]
   return(result);
 801620c:	6a3b      	ldr	r3, [r7, #32]
 801620e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8016212:	663b      	str	r3, [r7, #96]	; 0x60
 8016214:	687b      	ldr	r3, [r7, #4]
 8016216:	681b      	ldr	r3, [r3, #0]
 8016218:	461a      	mov	r2, r3
 801621a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801621c:	633b      	str	r3, [r7, #48]	; 0x30
 801621e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016220:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016222:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016224:	e841 2300 	strex	r3, r2, [r1]
 8016228:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 801622a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801622c:	2b00      	cmp	r3, #0
 801622e:	d1e6      	bne.n	80161fe <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016230:	687b      	ldr	r3, [r7, #4]
 8016232:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016234:	2b01      	cmp	r3, #1
 8016236:	d12e      	bne.n	8016296 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016238:	687b      	ldr	r3, [r7, #4]
 801623a:	2200      	movs	r2, #0
 801623c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801623e:	687b      	ldr	r3, [r7, #4]
 8016240:	681b      	ldr	r3, [r3, #0]
 8016242:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016244:	693b      	ldr	r3, [r7, #16]
 8016246:	e853 3f00 	ldrex	r3, [r3]
 801624a:	60fb      	str	r3, [r7, #12]
   return(result);
 801624c:	68fb      	ldr	r3, [r7, #12]
 801624e:	f023 0310 	bic.w	r3, r3, #16
 8016252:	65fb      	str	r3, [r7, #92]	; 0x5c
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	681b      	ldr	r3, [r3, #0]
 8016258:	461a      	mov	r2, r3
 801625a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801625c:	61fb      	str	r3, [r7, #28]
 801625e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016260:	69b9      	ldr	r1, [r7, #24]
 8016262:	69fa      	ldr	r2, [r7, #28]
 8016264:	e841 2300 	strex	r3, r2, [r1]
 8016268:	617b      	str	r3, [r7, #20]
   return(result);
 801626a:	697b      	ldr	r3, [r7, #20]
 801626c:	2b00      	cmp	r3, #0
 801626e:	d1e6      	bne.n	801623e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	681b      	ldr	r3, [r3, #0]
 8016274:	69db      	ldr	r3, [r3, #28]
 8016276:	f003 0310 	and.w	r3, r3, #16
 801627a:	2b10      	cmp	r3, #16
 801627c:	d103      	bne.n	8016286 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801627e:	687b      	ldr	r3, [r7, #4]
 8016280:	681b      	ldr	r3, [r3, #0]
 8016282:	2210      	movs	r2, #16
 8016284:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801628c:	4619      	mov	r1, r3
 801628e:	6878      	ldr	r0, [r7, #4]
 8016290:	f7fe fe40 	bl	8014f14 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8016294:	e00b      	b.n	80162ae <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8016296:	6878      	ldr	r0, [r7, #4]
 8016298:	f7ec fd30 	bl	8002cfc <HAL_UART_RxCpltCallback>
}
 801629c:	e007      	b.n	80162ae <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	681b      	ldr	r3, [r3, #0]
 80162a2:	699a      	ldr	r2, [r3, #24]
 80162a4:	687b      	ldr	r3, [r7, #4]
 80162a6:	681b      	ldr	r3, [r3, #0]
 80162a8:	f042 0208 	orr.w	r2, r2, #8
 80162ac:	619a      	str	r2, [r3, #24]
}
 80162ae:	bf00      	nop
 80162b0:	3770      	adds	r7, #112	; 0x70
 80162b2:	46bd      	mov	sp, r7
 80162b4:	bd80      	pop	{r7, pc}
 80162b6:	bf00      	nop
 80162b8:	58000c00 	.word	0x58000c00

080162bc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80162bc:	b580      	push	{r7, lr}
 80162be:	b09c      	sub	sp, #112	; 0x70
 80162c0:	af00      	add	r7, sp, #0
 80162c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80162ca:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80162ce:	687b      	ldr	r3, [r7, #4]
 80162d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80162d4:	2b22      	cmp	r3, #34	; 0x22
 80162d6:	f040 80be 	bne.w	8016456 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	681b      	ldr	r3, [r3, #0]
 80162de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80162e0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80162e4:	687b      	ldr	r3, [r7, #4]
 80162e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80162e8:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80162ea:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80162ee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80162f2:	4013      	ands	r3, r2
 80162f4:	b29a      	uxth	r2, r3
 80162f6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80162f8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80162fe:	1c9a      	adds	r2, r3, #2
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801630a:	b29b      	uxth	r3, r3
 801630c:	3b01      	subs	r3, #1
 801630e:	b29a      	uxth	r2, r3
 8016310:	687b      	ldr	r3, [r7, #4]
 8016312:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8016316:	687b      	ldr	r3, [r7, #4]
 8016318:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801631c:	b29b      	uxth	r3, r3
 801631e:	2b00      	cmp	r3, #0
 8016320:	f040 80a1 	bne.w	8016466 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	681b      	ldr	r3, [r3, #0]
 8016328:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801632a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801632c:	e853 3f00 	ldrex	r3, [r3]
 8016330:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8016332:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016334:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8016338:	667b      	str	r3, [r7, #100]	; 0x64
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	681b      	ldr	r3, [r3, #0]
 801633e:	461a      	mov	r2, r3
 8016340:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016342:	657b      	str	r3, [r7, #84]	; 0x54
 8016344:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016346:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016348:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801634a:	e841 2300 	strex	r3, r2, [r1]
 801634e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8016350:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016352:	2b00      	cmp	r3, #0
 8016354:	d1e6      	bne.n	8016324 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016356:	687b      	ldr	r3, [r7, #4]
 8016358:	681b      	ldr	r3, [r3, #0]
 801635a:	3308      	adds	r3, #8
 801635c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801635e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016360:	e853 3f00 	ldrex	r3, [r3]
 8016364:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8016366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016368:	f023 0301 	bic.w	r3, r3, #1
 801636c:	663b      	str	r3, [r7, #96]	; 0x60
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	681b      	ldr	r3, [r3, #0]
 8016372:	3308      	adds	r3, #8
 8016374:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8016376:	643a      	str	r2, [r7, #64]	; 0x40
 8016378:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801637a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801637c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801637e:	e841 2300 	strex	r3, r2, [r1]
 8016382:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8016384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016386:	2b00      	cmp	r3, #0
 8016388:	d1e5      	bne.n	8016356 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	2220      	movs	r2, #32
 801638e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8016392:	687b      	ldr	r3, [r7, #4]
 8016394:	2200      	movs	r2, #0
 8016396:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016398:	687b      	ldr	r3, [r7, #4]
 801639a:	2200      	movs	r2, #0
 801639c:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	681b      	ldr	r3, [r3, #0]
 80163a2:	4a33      	ldr	r2, [pc, #204]	; (8016470 <UART_RxISR_16BIT+0x1b4>)
 80163a4:	4293      	cmp	r3, r2
 80163a6:	d01f      	beq.n	80163e8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80163a8:	687b      	ldr	r3, [r7, #4]
 80163aa:	681b      	ldr	r3, [r3, #0]
 80163ac:	685b      	ldr	r3, [r3, #4]
 80163ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	d018      	beq.n	80163e8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80163b6:	687b      	ldr	r3, [r7, #4]
 80163b8:	681b      	ldr	r3, [r3, #0]
 80163ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80163bc:	6a3b      	ldr	r3, [r7, #32]
 80163be:	e853 3f00 	ldrex	r3, [r3]
 80163c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80163c4:	69fb      	ldr	r3, [r7, #28]
 80163c6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80163ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80163cc:	687b      	ldr	r3, [r7, #4]
 80163ce:	681b      	ldr	r3, [r3, #0]
 80163d0:	461a      	mov	r2, r3
 80163d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80163d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80163d6:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80163d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80163da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80163dc:	e841 2300 	strex	r3, r2, [r1]
 80163e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80163e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d1e6      	bne.n	80163b6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80163ec:	2b01      	cmp	r3, #1
 80163ee:	d12e      	bne.n	801644e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80163f0:	687b      	ldr	r3, [r7, #4]
 80163f2:	2200      	movs	r2, #0
 80163f4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80163f6:	687b      	ldr	r3, [r7, #4]
 80163f8:	681b      	ldr	r3, [r3, #0]
 80163fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80163fc:	68fb      	ldr	r3, [r7, #12]
 80163fe:	e853 3f00 	ldrex	r3, [r3]
 8016402:	60bb      	str	r3, [r7, #8]
   return(result);
 8016404:	68bb      	ldr	r3, [r7, #8]
 8016406:	f023 0310 	bic.w	r3, r3, #16
 801640a:	65bb      	str	r3, [r7, #88]	; 0x58
 801640c:	687b      	ldr	r3, [r7, #4]
 801640e:	681b      	ldr	r3, [r3, #0]
 8016410:	461a      	mov	r2, r3
 8016412:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016414:	61bb      	str	r3, [r7, #24]
 8016416:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016418:	6979      	ldr	r1, [r7, #20]
 801641a:	69ba      	ldr	r2, [r7, #24]
 801641c:	e841 2300 	strex	r3, r2, [r1]
 8016420:	613b      	str	r3, [r7, #16]
   return(result);
 8016422:	693b      	ldr	r3, [r7, #16]
 8016424:	2b00      	cmp	r3, #0
 8016426:	d1e6      	bne.n	80163f6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	681b      	ldr	r3, [r3, #0]
 801642c:	69db      	ldr	r3, [r3, #28]
 801642e:	f003 0310 	and.w	r3, r3, #16
 8016432:	2b10      	cmp	r3, #16
 8016434:	d103      	bne.n	801643e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	681b      	ldr	r3, [r3, #0]
 801643a:	2210      	movs	r2, #16
 801643c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8016444:	4619      	mov	r1, r3
 8016446:	6878      	ldr	r0, [r7, #4]
 8016448:	f7fe fd64 	bl	8014f14 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801644c:	e00b      	b.n	8016466 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801644e:	6878      	ldr	r0, [r7, #4]
 8016450:	f7ec fc54 	bl	8002cfc <HAL_UART_RxCpltCallback>
}
 8016454:	e007      	b.n	8016466 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	681b      	ldr	r3, [r3, #0]
 801645a:	699a      	ldr	r2, [r3, #24]
 801645c:	687b      	ldr	r3, [r7, #4]
 801645e:	681b      	ldr	r3, [r3, #0]
 8016460:	f042 0208 	orr.w	r2, r2, #8
 8016464:	619a      	str	r2, [r3, #24]
}
 8016466:	bf00      	nop
 8016468:	3770      	adds	r7, #112	; 0x70
 801646a:	46bd      	mov	sp, r7
 801646c:	bd80      	pop	{r7, pc}
 801646e:	bf00      	nop
 8016470:	58000c00 	.word	0x58000c00

08016474 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8016474:	b580      	push	{r7, lr}
 8016476:	b0ac      	sub	sp, #176	; 0xb0
 8016478:	af00      	add	r7, sp, #0
 801647a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016482:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	681b      	ldr	r3, [r3, #0]
 801648a:	69db      	ldr	r3, [r3, #28]
 801648c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	681b      	ldr	r3, [r3, #0]
 8016494:	681b      	ldr	r3, [r3, #0]
 8016496:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	681b      	ldr	r3, [r3, #0]
 801649e:	689b      	ldr	r3, [r3, #8]
 80164a0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80164a4:	687b      	ldr	r3, [r7, #4]
 80164a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80164aa:	2b22      	cmp	r3, #34	; 0x22
 80164ac:	f040 8180 	bne.w	80167b0 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80164b0:	687b      	ldr	r3, [r7, #4]
 80164b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80164b6:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80164ba:	e123      	b.n	8016704 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	681b      	ldr	r3, [r3, #0]
 80164c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80164c2:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80164c6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80164ca:	b2d9      	uxtb	r1, r3
 80164cc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80164d0:	b2da      	uxtb	r2, r3
 80164d2:	687b      	ldr	r3, [r7, #4]
 80164d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80164d6:	400a      	ands	r2, r1
 80164d8:	b2d2      	uxtb	r2, r2
 80164da:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80164dc:	687b      	ldr	r3, [r7, #4]
 80164de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80164e0:	1c5a      	adds	r2, r3, #1
 80164e2:	687b      	ldr	r3, [r7, #4]
 80164e4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80164e6:	687b      	ldr	r3, [r7, #4]
 80164e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80164ec:	b29b      	uxth	r3, r3
 80164ee:	3b01      	subs	r3, #1
 80164f0:	b29a      	uxth	r2, r3
 80164f2:	687b      	ldr	r3, [r7, #4]
 80164f4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	681b      	ldr	r3, [r3, #0]
 80164fc:	69db      	ldr	r3, [r3, #28]
 80164fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8016502:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8016506:	f003 0307 	and.w	r3, r3, #7
 801650a:	2b00      	cmp	r3, #0
 801650c:	d053      	beq.n	80165b6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801650e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8016512:	f003 0301 	and.w	r3, r3, #1
 8016516:	2b00      	cmp	r3, #0
 8016518:	d011      	beq.n	801653e <UART_RxISR_8BIT_FIFOEN+0xca>
 801651a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801651e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016522:	2b00      	cmp	r3, #0
 8016524:	d00b      	beq.n	801653e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8016526:	687b      	ldr	r3, [r7, #4]
 8016528:	681b      	ldr	r3, [r3, #0]
 801652a:	2201      	movs	r2, #1
 801652c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016534:	f043 0201 	orr.w	r2, r3, #1
 8016538:	687b      	ldr	r3, [r7, #4]
 801653a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801653e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8016542:	f003 0302 	and.w	r3, r3, #2
 8016546:	2b00      	cmp	r3, #0
 8016548:	d011      	beq.n	801656e <UART_RxISR_8BIT_FIFOEN+0xfa>
 801654a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801654e:	f003 0301 	and.w	r3, r3, #1
 8016552:	2b00      	cmp	r3, #0
 8016554:	d00b      	beq.n	801656e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8016556:	687b      	ldr	r3, [r7, #4]
 8016558:	681b      	ldr	r3, [r3, #0]
 801655a:	2202      	movs	r2, #2
 801655c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801655e:	687b      	ldr	r3, [r7, #4]
 8016560:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016564:	f043 0204 	orr.w	r2, r3, #4
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801656e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8016572:	f003 0304 	and.w	r3, r3, #4
 8016576:	2b00      	cmp	r3, #0
 8016578:	d011      	beq.n	801659e <UART_RxISR_8BIT_FIFOEN+0x12a>
 801657a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801657e:	f003 0301 	and.w	r3, r3, #1
 8016582:	2b00      	cmp	r3, #0
 8016584:	d00b      	beq.n	801659e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8016586:	687b      	ldr	r3, [r7, #4]
 8016588:	681b      	ldr	r3, [r3, #0]
 801658a:	2204      	movs	r2, #4
 801658c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016594:	f043 0202 	orr.w	r2, r3, #2
 8016598:	687b      	ldr	r3, [r7, #4]
 801659a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801659e:	687b      	ldr	r3, [r7, #4]
 80165a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80165a4:	2b00      	cmp	r3, #0
 80165a6:	d006      	beq.n	80165b6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80165a8:	6878      	ldr	r0, [r7, #4]
 80165aa:	f7fe fca9 	bl	8014f00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80165ae:	687b      	ldr	r3, [r7, #4]
 80165b0:	2200      	movs	r2, #0
 80165b2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80165bc:	b29b      	uxth	r3, r3
 80165be:	2b00      	cmp	r3, #0
 80165c0:	f040 80a0 	bne.w	8016704 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80165c4:	687b      	ldr	r3, [r7, #4]
 80165c6:	681b      	ldr	r3, [r3, #0]
 80165c8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80165ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80165cc:	e853 3f00 	ldrex	r3, [r3]
 80165d0:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 80165d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80165d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80165d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80165dc:	687b      	ldr	r3, [r7, #4]
 80165de:	681b      	ldr	r3, [r3, #0]
 80165e0:	461a      	mov	r2, r3
 80165e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80165e6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80165e8:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80165ea:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80165ec:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80165ee:	e841 2300 	strex	r3, r2, [r1]
 80165f2:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 80165f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80165f6:	2b00      	cmp	r3, #0
 80165f8:	d1e4      	bne.n	80165c4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80165fa:	687b      	ldr	r3, [r7, #4]
 80165fc:	681b      	ldr	r3, [r3, #0]
 80165fe:	3308      	adds	r3, #8
 8016600:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016602:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016604:	e853 3f00 	ldrex	r3, [r3]
 8016608:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 801660a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801660c:	4b6e      	ldr	r3, [pc, #440]	; (80167c8 <UART_RxISR_8BIT_FIFOEN+0x354>)
 801660e:	4013      	ands	r3, r2
 8016610:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8016614:	687b      	ldr	r3, [r7, #4]
 8016616:	681b      	ldr	r3, [r3, #0]
 8016618:	3308      	adds	r3, #8
 801661a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 801661e:	66ba      	str	r2, [r7, #104]	; 0x68
 8016620:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016622:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8016624:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8016626:	e841 2300 	strex	r3, r2, [r1]
 801662a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 801662c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801662e:	2b00      	cmp	r3, #0
 8016630:	d1e3      	bne.n	80165fa <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8016632:	687b      	ldr	r3, [r7, #4]
 8016634:	2220      	movs	r2, #32
 8016636:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801663a:	687b      	ldr	r3, [r7, #4]
 801663c:	2200      	movs	r2, #0
 801663e:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016640:	687b      	ldr	r3, [r7, #4]
 8016642:	2200      	movs	r2, #0
 8016644:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	681b      	ldr	r3, [r3, #0]
 801664a:	4a60      	ldr	r2, [pc, #384]	; (80167cc <UART_RxISR_8BIT_FIFOEN+0x358>)
 801664c:	4293      	cmp	r3, r2
 801664e:	d021      	beq.n	8016694 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	681b      	ldr	r3, [r3, #0]
 8016654:	685b      	ldr	r3, [r3, #4]
 8016656:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801665a:	2b00      	cmp	r3, #0
 801665c:	d01a      	beq.n	8016694 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801665e:	687b      	ldr	r3, [r7, #4]
 8016660:	681b      	ldr	r3, [r3, #0]
 8016662:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016664:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016666:	e853 3f00 	ldrex	r3, [r3]
 801666a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 801666c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801666e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8016672:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	681b      	ldr	r3, [r3, #0]
 801667a:	461a      	mov	r2, r3
 801667c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8016680:	657b      	str	r3, [r7, #84]	; 0x54
 8016682:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016684:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016686:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8016688:	e841 2300 	strex	r3, r2, [r1]
 801668c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 801668e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016690:	2b00      	cmp	r3, #0
 8016692:	d1e4      	bne.n	801665e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016694:	687b      	ldr	r3, [r7, #4]
 8016696:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016698:	2b01      	cmp	r3, #1
 801669a:	d130      	bne.n	80166fe <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	2200      	movs	r2, #0
 80166a0:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80166a2:	687b      	ldr	r3, [r7, #4]
 80166a4:	681b      	ldr	r3, [r3, #0]
 80166a6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80166aa:	e853 3f00 	ldrex	r3, [r3]
 80166ae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80166b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80166b2:	f023 0310 	bic.w	r3, r3, #16
 80166b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80166ba:	687b      	ldr	r3, [r7, #4]
 80166bc:	681b      	ldr	r3, [r3, #0]
 80166be:	461a      	mov	r2, r3
 80166c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80166c4:	643b      	str	r3, [r7, #64]	; 0x40
 80166c6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80166c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80166ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80166cc:	e841 2300 	strex	r3, r2, [r1]
 80166d0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80166d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	d1e4      	bne.n	80166a2 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	681b      	ldr	r3, [r3, #0]
 80166dc:	69db      	ldr	r3, [r3, #28]
 80166de:	f003 0310 	and.w	r3, r3, #16
 80166e2:	2b10      	cmp	r3, #16
 80166e4:	d103      	bne.n	80166ee <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80166e6:	687b      	ldr	r3, [r7, #4]
 80166e8:	681b      	ldr	r3, [r3, #0]
 80166ea:	2210      	movs	r2, #16
 80166ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80166ee:	687b      	ldr	r3, [r7, #4]
 80166f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80166f4:	4619      	mov	r1, r3
 80166f6:	6878      	ldr	r0, [r7, #4]
 80166f8:	f7fe fc0c 	bl	8014f14 <HAL_UARTEx_RxEventCallback>
 80166fc:	e002      	b.n	8016704 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80166fe:	6878      	ldr	r0, [r7, #4]
 8016700:	f7ec fafc 	bl	8002cfc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8016704:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8016708:	2b00      	cmp	r3, #0
 801670a:	d006      	beq.n	801671a <UART_RxISR_8BIT_FIFOEN+0x2a6>
 801670c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8016710:	f003 0320 	and.w	r3, r3, #32
 8016714:	2b00      	cmp	r3, #0
 8016716:	f47f aed1 	bne.w	80164bc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016720:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8016724:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8016728:	2b00      	cmp	r3, #0
 801672a:	d049      	beq.n	80167c0 <UART_RxISR_8BIT_FIFOEN+0x34c>
 801672c:	687b      	ldr	r3, [r7, #4]
 801672e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016732:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8016736:	429a      	cmp	r2, r3
 8016738:	d242      	bcs.n	80167c0 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801673a:	687b      	ldr	r3, [r7, #4]
 801673c:	681b      	ldr	r3, [r3, #0]
 801673e:	3308      	adds	r3, #8
 8016740:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016742:	6a3b      	ldr	r3, [r7, #32]
 8016744:	e853 3f00 	ldrex	r3, [r3]
 8016748:	61fb      	str	r3, [r7, #28]
   return(result);
 801674a:	69fb      	ldr	r3, [r7, #28]
 801674c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8016750:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8016754:	687b      	ldr	r3, [r7, #4]
 8016756:	681b      	ldr	r3, [r3, #0]
 8016758:	3308      	adds	r3, #8
 801675a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 801675e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8016760:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016762:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016764:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016766:	e841 2300 	strex	r3, r2, [r1]
 801676a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801676c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801676e:	2b00      	cmp	r3, #0
 8016770:	d1e3      	bne.n	801673a <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	4a16      	ldr	r2, [pc, #88]	; (80167d0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8016776:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8016778:	687b      	ldr	r3, [r7, #4]
 801677a:	681b      	ldr	r3, [r3, #0]
 801677c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801677e:	68fb      	ldr	r3, [r7, #12]
 8016780:	e853 3f00 	ldrex	r3, [r3]
 8016784:	60bb      	str	r3, [r7, #8]
   return(result);
 8016786:	68bb      	ldr	r3, [r7, #8]
 8016788:	f043 0320 	orr.w	r3, r3, #32
 801678c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8016790:	687b      	ldr	r3, [r7, #4]
 8016792:	681b      	ldr	r3, [r3, #0]
 8016794:	461a      	mov	r2, r3
 8016796:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801679a:	61bb      	str	r3, [r7, #24]
 801679c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801679e:	6979      	ldr	r1, [r7, #20]
 80167a0:	69ba      	ldr	r2, [r7, #24]
 80167a2:	e841 2300 	strex	r3, r2, [r1]
 80167a6:	613b      	str	r3, [r7, #16]
   return(result);
 80167a8:	693b      	ldr	r3, [r7, #16]
 80167aa:	2b00      	cmp	r3, #0
 80167ac:	d1e4      	bne.n	8016778 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80167ae:	e007      	b.n	80167c0 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	681b      	ldr	r3, [r3, #0]
 80167b4:	699a      	ldr	r2, [r3, #24]
 80167b6:	687b      	ldr	r3, [r7, #4]
 80167b8:	681b      	ldr	r3, [r3, #0]
 80167ba:	f042 0208 	orr.w	r2, r2, #8
 80167be:	619a      	str	r2, [r3, #24]
}
 80167c0:	bf00      	nop
 80167c2:	37b0      	adds	r7, #176	; 0xb0
 80167c4:	46bd      	mov	sp, r7
 80167c6:	bd80      	pop	{r7, pc}
 80167c8:	effffffe 	.word	0xeffffffe
 80167cc:	58000c00 	.word	0x58000c00
 80167d0:	08016105 	.word	0x08016105

080167d4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80167d4:	b580      	push	{r7, lr}
 80167d6:	b0ae      	sub	sp, #184	; 0xb8
 80167d8:	af00      	add	r7, sp, #0
 80167da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80167e2:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80167e6:	687b      	ldr	r3, [r7, #4]
 80167e8:	681b      	ldr	r3, [r3, #0]
 80167ea:	69db      	ldr	r3, [r3, #28]
 80167ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	681b      	ldr	r3, [r3, #0]
 80167f4:	681b      	ldr	r3, [r3, #0]
 80167f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80167fa:	687b      	ldr	r3, [r7, #4]
 80167fc:	681b      	ldr	r3, [r3, #0]
 80167fe:	689b      	ldr	r3, [r3, #8]
 8016800:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8016804:	687b      	ldr	r3, [r7, #4]
 8016806:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801680a:	2b22      	cmp	r3, #34	; 0x22
 801680c:	f040 8184 	bne.w	8016b18 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8016810:	687b      	ldr	r3, [r7, #4]
 8016812:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016816:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801681a:	e127      	b.n	8016a6c <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801681c:	687b      	ldr	r3, [r7, #4]
 801681e:	681b      	ldr	r3, [r3, #0]
 8016820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016822:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8016826:	687b      	ldr	r3, [r7, #4]
 8016828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801682a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 801682e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8016832:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8016836:	4013      	ands	r3, r2
 8016838:	b29a      	uxth	r2, r3
 801683a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801683e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8016840:	687b      	ldr	r3, [r7, #4]
 8016842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016844:	1c9a      	adds	r2, r3, #2
 8016846:	687b      	ldr	r3, [r7, #4]
 8016848:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 801684a:	687b      	ldr	r3, [r7, #4]
 801684c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016850:	b29b      	uxth	r3, r3
 8016852:	3b01      	subs	r3, #1
 8016854:	b29a      	uxth	r2, r3
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801685c:	687b      	ldr	r3, [r7, #4]
 801685e:	681b      	ldr	r3, [r3, #0]
 8016860:	69db      	ldr	r3, [r3, #28]
 8016862:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8016866:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801686a:	f003 0307 	and.w	r3, r3, #7
 801686e:	2b00      	cmp	r3, #0
 8016870:	d053      	beq.n	801691a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8016872:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8016876:	f003 0301 	and.w	r3, r3, #1
 801687a:	2b00      	cmp	r3, #0
 801687c:	d011      	beq.n	80168a2 <UART_RxISR_16BIT_FIFOEN+0xce>
 801687e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8016882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016886:	2b00      	cmp	r3, #0
 8016888:	d00b      	beq.n	80168a2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801688a:	687b      	ldr	r3, [r7, #4]
 801688c:	681b      	ldr	r3, [r3, #0]
 801688e:	2201      	movs	r2, #1
 8016890:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8016892:	687b      	ldr	r3, [r7, #4]
 8016894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016898:	f043 0201 	orr.w	r2, r3, #1
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80168a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80168a6:	f003 0302 	and.w	r3, r3, #2
 80168aa:	2b00      	cmp	r3, #0
 80168ac:	d011      	beq.n	80168d2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80168ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80168b2:	f003 0301 	and.w	r3, r3, #1
 80168b6:	2b00      	cmp	r3, #0
 80168b8:	d00b      	beq.n	80168d2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80168ba:	687b      	ldr	r3, [r7, #4]
 80168bc:	681b      	ldr	r3, [r3, #0]
 80168be:	2202      	movs	r2, #2
 80168c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80168c8:	f043 0204 	orr.w	r2, r3, #4
 80168cc:	687b      	ldr	r3, [r7, #4]
 80168ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80168d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80168d6:	f003 0304 	and.w	r3, r3, #4
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d011      	beq.n	8016902 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80168de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80168e2:	f003 0301 	and.w	r3, r3, #1
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	d00b      	beq.n	8016902 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80168ea:	687b      	ldr	r3, [r7, #4]
 80168ec:	681b      	ldr	r3, [r3, #0]
 80168ee:	2204      	movs	r2, #4
 80168f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80168f8:	f043 0202 	orr.w	r2, r3, #2
 80168fc:	687b      	ldr	r3, [r7, #4]
 80168fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8016902:	687b      	ldr	r3, [r7, #4]
 8016904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016908:	2b00      	cmp	r3, #0
 801690a:	d006      	beq.n	801691a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801690c:	6878      	ldr	r0, [r7, #4]
 801690e:	f7fe faf7 	bl	8014f00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	2200      	movs	r2, #0
 8016916:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801691a:	687b      	ldr	r3, [r7, #4]
 801691c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016920:	b29b      	uxth	r3, r3
 8016922:	2b00      	cmp	r3, #0
 8016924:	f040 80a2 	bne.w	8016a6c <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8016928:	687b      	ldr	r3, [r7, #4]
 801692a:	681b      	ldr	r3, [r3, #0]
 801692c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801692e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8016930:	e853 3f00 	ldrex	r3, [r3]
 8016934:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8016936:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8016938:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801693c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8016940:	687b      	ldr	r3, [r7, #4]
 8016942:	681b      	ldr	r3, [r3, #0]
 8016944:	461a      	mov	r2, r3
 8016946:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801694a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801694e:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016950:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8016952:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8016956:	e841 2300 	strex	r3, r2, [r1]
 801695a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 801695c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801695e:	2b00      	cmp	r3, #0
 8016960:	d1e2      	bne.n	8016928 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8016962:	687b      	ldr	r3, [r7, #4]
 8016964:	681b      	ldr	r3, [r3, #0]
 8016966:	3308      	adds	r3, #8
 8016968:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801696a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801696c:	e853 3f00 	ldrex	r3, [r3]
 8016970:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8016972:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8016974:	4b6e      	ldr	r3, [pc, #440]	; (8016b30 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 8016976:	4013      	ands	r3, r2
 8016978:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 801697c:	687b      	ldr	r3, [r7, #4]
 801697e:	681b      	ldr	r3, [r3, #0]
 8016980:	3308      	adds	r3, #8
 8016982:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8016986:	66fa      	str	r2, [r7, #108]	; 0x6c
 8016988:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801698a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 801698c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 801698e:	e841 2300 	strex	r3, r2, [r1]
 8016992:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8016994:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016996:	2b00      	cmp	r3, #0
 8016998:	d1e3      	bne.n	8016962 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801699a:	687b      	ldr	r3, [r7, #4]
 801699c:	2220      	movs	r2, #32
 801699e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80169a2:	687b      	ldr	r3, [r7, #4]
 80169a4:	2200      	movs	r2, #0
 80169a6:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	2200      	movs	r2, #0
 80169ac:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80169ae:	687b      	ldr	r3, [r7, #4]
 80169b0:	681b      	ldr	r3, [r3, #0]
 80169b2:	4a60      	ldr	r2, [pc, #384]	; (8016b34 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80169b4:	4293      	cmp	r3, r2
 80169b6:	d021      	beq.n	80169fc <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80169b8:	687b      	ldr	r3, [r7, #4]
 80169ba:	681b      	ldr	r3, [r3, #0]
 80169bc:	685b      	ldr	r3, [r3, #4]
 80169be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80169c2:	2b00      	cmp	r3, #0
 80169c4:	d01a      	beq.n	80169fc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80169c6:	687b      	ldr	r3, [r7, #4]
 80169c8:	681b      	ldr	r3, [r3, #0]
 80169ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80169cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80169ce:	e853 3f00 	ldrex	r3, [r3]
 80169d2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80169d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80169d6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80169da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80169de:	687b      	ldr	r3, [r7, #4]
 80169e0:	681b      	ldr	r3, [r3, #0]
 80169e2:	461a      	mov	r2, r3
 80169e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80169e8:	65bb      	str	r3, [r7, #88]	; 0x58
 80169ea:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80169ec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80169ee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80169f0:	e841 2300 	strex	r3, r2, [r1]
 80169f4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80169f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d1e4      	bne.n	80169c6 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80169fc:	687b      	ldr	r3, [r7, #4]
 80169fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016a00:	2b01      	cmp	r3, #1
 8016a02:	d130      	bne.n	8016a66 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	2200      	movs	r2, #0
 8016a08:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	681b      	ldr	r3, [r3, #0]
 8016a0e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016a10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016a12:	e853 3f00 	ldrex	r3, [r3]
 8016a16:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8016a18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016a1a:	f023 0310 	bic.w	r3, r3, #16
 8016a1e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8016a22:	687b      	ldr	r3, [r7, #4]
 8016a24:	681b      	ldr	r3, [r3, #0]
 8016a26:	461a      	mov	r2, r3
 8016a28:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8016a2c:	647b      	str	r3, [r7, #68]	; 0x44
 8016a2e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016a30:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016a32:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016a34:	e841 2300 	strex	r3, r2, [r1]
 8016a38:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8016a3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016a3c:	2b00      	cmp	r3, #0
 8016a3e:	d1e4      	bne.n	8016a0a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8016a40:	687b      	ldr	r3, [r7, #4]
 8016a42:	681b      	ldr	r3, [r3, #0]
 8016a44:	69db      	ldr	r3, [r3, #28]
 8016a46:	f003 0310 	and.w	r3, r3, #16
 8016a4a:	2b10      	cmp	r3, #16
 8016a4c:	d103      	bne.n	8016a56 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016a4e:	687b      	ldr	r3, [r7, #4]
 8016a50:	681b      	ldr	r3, [r3, #0]
 8016a52:	2210      	movs	r2, #16
 8016a54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8016a56:	687b      	ldr	r3, [r7, #4]
 8016a58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8016a5c:	4619      	mov	r1, r3
 8016a5e:	6878      	ldr	r0, [r7, #4]
 8016a60:	f7fe fa58 	bl	8014f14 <HAL_UARTEx_RxEventCallback>
 8016a64:	e002      	b.n	8016a6c <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8016a66:	6878      	ldr	r0, [r7, #4]
 8016a68:	f7ec f948 	bl	8002cfc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8016a6c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8016a70:	2b00      	cmp	r3, #0
 8016a72:	d006      	beq.n	8016a82 <UART_RxISR_16BIT_FIFOEN+0x2ae>
 8016a74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8016a78:	f003 0320 	and.w	r3, r3, #32
 8016a7c:	2b00      	cmp	r3, #0
 8016a7e:	f47f aecd 	bne.w	801681c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8016a82:	687b      	ldr	r3, [r7, #4]
 8016a84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016a88:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8016a8c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8016a90:	2b00      	cmp	r3, #0
 8016a92:	d049      	beq.n	8016b28 <UART_RxISR_16BIT_FIFOEN+0x354>
 8016a94:	687b      	ldr	r3, [r7, #4]
 8016a96:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016a9a:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8016a9e:	429a      	cmp	r2, r3
 8016aa0:	d242      	bcs.n	8016b28 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8016aa2:	687b      	ldr	r3, [r7, #4]
 8016aa4:	681b      	ldr	r3, [r3, #0]
 8016aa6:	3308      	adds	r3, #8
 8016aa8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016aac:	e853 3f00 	ldrex	r3, [r3]
 8016ab0:	623b      	str	r3, [r7, #32]
   return(result);
 8016ab2:	6a3b      	ldr	r3, [r7, #32]
 8016ab4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8016ab8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8016abc:	687b      	ldr	r3, [r7, #4]
 8016abe:	681b      	ldr	r3, [r3, #0]
 8016ac0:	3308      	adds	r3, #8
 8016ac2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8016ac6:	633a      	str	r2, [r7, #48]	; 0x30
 8016ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016aca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016acc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016ace:	e841 2300 	strex	r3, r2, [r1]
 8016ad2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8016ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ad6:	2b00      	cmp	r3, #0
 8016ad8:	d1e3      	bne.n	8016aa2 <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8016ada:	687b      	ldr	r3, [r7, #4]
 8016adc:	4a16      	ldr	r2, [pc, #88]	; (8016b38 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8016ade:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	681b      	ldr	r3, [r3, #0]
 8016ae4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016ae6:	693b      	ldr	r3, [r7, #16]
 8016ae8:	e853 3f00 	ldrex	r3, [r3]
 8016aec:	60fb      	str	r3, [r7, #12]
   return(result);
 8016aee:	68fb      	ldr	r3, [r7, #12]
 8016af0:	f043 0320 	orr.w	r3, r3, #32
 8016af4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8016af8:	687b      	ldr	r3, [r7, #4]
 8016afa:	681b      	ldr	r3, [r3, #0]
 8016afc:	461a      	mov	r2, r3
 8016afe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8016b02:	61fb      	str	r3, [r7, #28]
 8016b04:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016b06:	69b9      	ldr	r1, [r7, #24]
 8016b08:	69fa      	ldr	r2, [r7, #28]
 8016b0a:	e841 2300 	strex	r3, r2, [r1]
 8016b0e:	617b      	str	r3, [r7, #20]
   return(result);
 8016b10:	697b      	ldr	r3, [r7, #20]
 8016b12:	2b00      	cmp	r3, #0
 8016b14:	d1e4      	bne.n	8016ae0 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8016b16:	e007      	b.n	8016b28 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8016b18:	687b      	ldr	r3, [r7, #4]
 8016b1a:	681b      	ldr	r3, [r3, #0]
 8016b1c:	699a      	ldr	r2, [r3, #24]
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	681b      	ldr	r3, [r3, #0]
 8016b22:	f042 0208 	orr.w	r2, r2, #8
 8016b26:	619a      	str	r2, [r3, #24]
}
 8016b28:	bf00      	nop
 8016b2a:	37b8      	adds	r7, #184	; 0xb8
 8016b2c:	46bd      	mov	sp, r7
 8016b2e:	bd80      	pop	{r7, pc}
 8016b30:	effffffe 	.word	0xeffffffe
 8016b34:	58000c00 	.word	0x58000c00
 8016b38:	080162bd 	.word	0x080162bd

08016b3c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8016b3c:	b480      	push	{r7}
 8016b3e:	b083      	sub	sp, #12
 8016b40:	af00      	add	r7, sp, #0
 8016b42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8016b44:	bf00      	nop
 8016b46:	370c      	adds	r7, #12
 8016b48:	46bd      	mov	sp, r7
 8016b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b4e:	4770      	bx	lr

08016b50 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8016b50:	b480      	push	{r7}
 8016b52:	b083      	sub	sp, #12
 8016b54:	af00      	add	r7, sp, #0
 8016b56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8016b58:	bf00      	nop
 8016b5a:	370c      	adds	r7, #12
 8016b5c:	46bd      	mov	sp, r7
 8016b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b62:	4770      	bx	lr

08016b64 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8016b64:	b480      	push	{r7}
 8016b66:	b083      	sub	sp, #12
 8016b68:	af00      	add	r7, sp, #0
 8016b6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8016b6c:	bf00      	nop
 8016b6e:	370c      	adds	r7, #12
 8016b70:	46bd      	mov	sp, r7
 8016b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b76:	4770      	bx	lr

08016b78 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8016b78:	b480      	push	{r7}
 8016b7a:	b089      	sub	sp, #36	; 0x24
 8016b7c:	af00      	add	r7, sp, #0
 8016b7e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8016b80:	687b      	ldr	r3, [r7, #4]
 8016b82:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8016b86:	2b01      	cmp	r3, #1
 8016b88:	d101      	bne.n	8016b8e <HAL_UARTEx_EnableStopMode+0x16>
 8016b8a:	2302      	movs	r3, #2
 8016b8c:	e021      	b.n	8016bd2 <HAL_UARTEx_EnableStopMode+0x5a>
 8016b8e:	687b      	ldr	r3, [r7, #4]
 8016b90:	2201      	movs	r2, #1
 8016b92:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8016b96:	687b      	ldr	r3, [r7, #4]
 8016b98:	681b      	ldr	r3, [r3, #0]
 8016b9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016b9c:	68fb      	ldr	r3, [r7, #12]
 8016b9e:	e853 3f00 	ldrex	r3, [r3]
 8016ba2:	60bb      	str	r3, [r7, #8]
   return(result);
 8016ba4:	68bb      	ldr	r3, [r7, #8]
 8016ba6:	f043 0302 	orr.w	r3, r3, #2
 8016baa:	61fb      	str	r3, [r7, #28]
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	681b      	ldr	r3, [r3, #0]
 8016bb0:	461a      	mov	r2, r3
 8016bb2:	69fb      	ldr	r3, [r7, #28]
 8016bb4:	61bb      	str	r3, [r7, #24]
 8016bb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016bb8:	6979      	ldr	r1, [r7, #20]
 8016bba:	69ba      	ldr	r2, [r7, #24]
 8016bbc:	e841 2300 	strex	r3, r2, [r1]
 8016bc0:	613b      	str	r3, [r7, #16]
   return(result);
 8016bc2:	693b      	ldr	r3, [r7, #16]
 8016bc4:	2b00      	cmp	r3, #0
 8016bc6:	d1e6      	bne.n	8016b96 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016bc8:	687b      	ldr	r3, [r7, #4]
 8016bca:	2200      	movs	r2, #0
 8016bcc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016bd0:	2300      	movs	r3, #0
}
 8016bd2:	4618      	mov	r0, r3
 8016bd4:	3724      	adds	r7, #36	; 0x24
 8016bd6:	46bd      	mov	sp, r7
 8016bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bdc:	4770      	bx	lr

08016bde <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8016bde:	b580      	push	{r7, lr}
 8016be0:	b084      	sub	sp, #16
 8016be2:	af00      	add	r7, sp, #0
 8016be4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016be6:	687b      	ldr	r3, [r7, #4]
 8016be8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8016bec:	2b01      	cmp	r3, #1
 8016bee:	d101      	bne.n	8016bf4 <HAL_UARTEx_EnableFifoMode+0x16>
 8016bf0:	2302      	movs	r3, #2
 8016bf2:	e02b      	b.n	8016c4c <HAL_UARTEx_EnableFifoMode+0x6e>
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	2201      	movs	r2, #1
 8016bf8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	2224      	movs	r2, #36	; 0x24
 8016c00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8016c04:	687b      	ldr	r3, [r7, #4]
 8016c06:	681b      	ldr	r3, [r3, #0]
 8016c08:	681b      	ldr	r3, [r3, #0]
 8016c0a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8016c0c:	687b      	ldr	r3, [r7, #4]
 8016c0e:	681b      	ldr	r3, [r3, #0]
 8016c10:	681a      	ldr	r2, [r3, #0]
 8016c12:	687b      	ldr	r3, [r7, #4]
 8016c14:	681b      	ldr	r3, [r3, #0]
 8016c16:	f022 0201 	bic.w	r2, r2, #1
 8016c1a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8016c1c:	68fb      	ldr	r3, [r7, #12]
 8016c1e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8016c22:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8016c2a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	681b      	ldr	r3, [r3, #0]
 8016c30:	68fa      	ldr	r2, [r7, #12]
 8016c32:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8016c34:	6878      	ldr	r0, [r7, #4]
 8016c36:	f000 f8c3 	bl	8016dc0 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8016c3a:	687b      	ldr	r3, [r7, #4]
 8016c3c:	2220      	movs	r2, #32
 8016c3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016c42:	687b      	ldr	r3, [r7, #4]
 8016c44:	2200      	movs	r2, #0
 8016c46:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016c4a:	2300      	movs	r3, #0
}
 8016c4c:	4618      	mov	r0, r3
 8016c4e:	3710      	adds	r7, #16
 8016c50:	46bd      	mov	sp, r7
 8016c52:	bd80      	pop	{r7, pc}

08016c54 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8016c54:	b480      	push	{r7}
 8016c56:	b085      	sub	sp, #20
 8016c58:	af00      	add	r7, sp, #0
 8016c5a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016c5c:	687b      	ldr	r3, [r7, #4]
 8016c5e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8016c62:	2b01      	cmp	r3, #1
 8016c64:	d101      	bne.n	8016c6a <HAL_UARTEx_DisableFifoMode+0x16>
 8016c66:	2302      	movs	r3, #2
 8016c68:	e027      	b.n	8016cba <HAL_UARTEx_DisableFifoMode+0x66>
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	2201      	movs	r2, #1
 8016c6e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8016c72:	687b      	ldr	r3, [r7, #4]
 8016c74:	2224      	movs	r2, #36	; 0x24
 8016c76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8016c7a:	687b      	ldr	r3, [r7, #4]
 8016c7c:	681b      	ldr	r3, [r3, #0]
 8016c7e:	681b      	ldr	r3, [r3, #0]
 8016c80:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	681b      	ldr	r3, [r3, #0]
 8016c86:	681a      	ldr	r2, [r3, #0]
 8016c88:	687b      	ldr	r3, [r7, #4]
 8016c8a:	681b      	ldr	r3, [r3, #0]
 8016c8c:	f022 0201 	bic.w	r2, r2, #1
 8016c90:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8016c92:	68fb      	ldr	r3, [r7, #12]
 8016c94:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8016c98:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	2200      	movs	r2, #0
 8016c9e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	681b      	ldr	r3, [r3, #0]
 8016ca4:	68fa      	ldr	r2, [r7, #12]
 8016ca6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8016ca8:	687b      	ldr	r3, [r7, #4]
 8016caa:	2220      	movs	r2, #32
 8016cac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	2200      	movs	r2, #0
 8016cb4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016cb8:	2300      	movs	r3, #0
}
 8016cba:	4618      	mov	r0, r3
 8016cbc:	3714      	adds	r7, #20
 8016cbe:	46bd      	mov	sp, r7
 8016cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cc4:	4770      	bx	lr

08016cc6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8016cc6:	b580      	push	{r7, lr}
 8016cc8:	b084      	sub	sp, #16
 8016cca:	af00      	add	r7, sp, #0
 8016ccc:	6078      	str	r0, [r7, #4]
 8016cce:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8016cd6:	2b01      	cmp	r3, #1
 8016cd8:	d101      	bne.n	8016cde <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8016cda:	2302      	movs	r3, #2
 8016cdc:	e02d      	b.n	8016d3a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8016cde:	687b      	ldr	r3, [r7, #4]
 8016ce0:	2201      	movs	r2, #1
 8016ce2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8016ce6:	687b      	ldr	r3, [r7, #4]
 8016ce8:	2224      	movs	r2, #36	; 0x24
 8016cea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8016cee:	687b      	ldr	r3, [r7, #4]
 8016cf0:	681b      	ldr	r3, [r3, #0]
 8016cf2:	681b      	ldr	r3, [r3, #0]
 8016cf4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8016cf6:	687b      	ldr	r3, [r7, #4]
 8016cf8:	681b      	ldr	r3, [r3, #0]
 8016cfa:	681a      	ldr	r2, [r3, #0]
 8016cfc:	687b      	ldr	r3, [r7, #4]
 8016cfe:	681b      	ldr	r3, [r3, #0]
 8016d00:	f022 0201 	bic.w	r2, r2, #1
 8016d04:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8016d06:	687b      	ldr	r3, [r7, #4]
 8016d08:	681b      	ldr	r3, [r3, #0]
 8016d0a:	689b      	ldr	r3, [r3, #8]
 8016d0c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8016d10:	687b      	ldr	r3, [r7, #4]
 8016d12:	681b      	ldr	r3, [r3, #0]
 8016d14:	683a      	ldr	r2, [r7, #0]
 8016d16:	430a      	orrs	r2, r1
 8016d18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8016d1a:	6878      	ldr	r0, [r7, #4]
 8016d1c:	f000 f850 	bl	8016dc0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016d20:	687b      	ldr	r3, [r7, #4]
 8016d22:	681b      	ldr	r3, [r3, #0]
 8016d24:	68fa      	ldr	r2, [r7, #12]
 8016d26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8016d28:	687b      	ldr	r3, [r7, #4]
 8016d2a:	2220      	movs	r2, #32
 8016d2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016d30:	687b      	ldr	r3, [r7, #4]
 8016d32:	2200      	movs	r2, #0
 8016d34:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016d38:	2300      	movs	r3, #0
}
 8016d3a:	4618      	mov	r0, r3
 8016d3c:	3710      	adds	r7, #16
 8016d3e:	46bd      	mov	sp, r7
 8016d40:	bd80      	pop	{r7, pc}

08016d42 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8016d42:	b580      	push	{r7, lr}
 8016d44:	b084      	sub	sp, #16
 8016d46:	af00      	add	r7, sp, #0
 8016d48:	6078      	str	r0, [r7, #4]
 8016d4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016d4c:	687b      	ldr	r3, [r7, #4]
 8016d4e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8016d52:	2b01      	cmp	r3, #1
 8016d54:	d101      	bne.n	8016d5a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8016d56:	2302      	movs	r3, #2
 8016d58:	e02d      	b.n	8016db6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8016d5a:	687b      	ldr	r3, [r7, #4]
 8016d5c:	2201      	movs	r2, #1
 8016d5e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8016d62:	687b      	ldr	r3, [r7, #4]
 8016d64:	2224      	movs	r2, #36	; 0x24
 8016d66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8016d6a:	687b      	ldr	r3, [r7, #4]
 8016d6c:	681b      	ldr	r3, [r3, #0]
 8016d6e:	681b      	ldr	r3, [r3, #0]
 8016d70:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	681b      	ldr	r3, [r3, #0]
 8016d76:	681a      	ldr	r2, [r3, #0]
 8016d78:	687b      	ldr	r3, [r7, #4]
 8016d7a:	681b      	ldr	r3, [r3, #0]
 8016d7c:	f022 0201 	bic.w	r2, r2, #1
 8016d80:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8016d82:	687b      	ldr	r3, [r7, #4]
 8016d84:	681b      	ldr	r3, [r3, #0]
 8016d86:	689b      	ldr	r3, [r3, #8]
 8016d88:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8016d8c:	687b      	ldr	r3, [r7, #4]
 8016d8e:	681b      	ldr	r3, [r3, #0]
 8016d90:	683a      	ldr	r2, [r7, #0]
 8016d92:	430a      	orrs	r2, r1
 8016d94:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8016d96:	6878      	ldr	r0, [r7, #4]
 8016d98:	f000 f812 	bl	8016dc0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016d9c:	687b      	ldr	r3, [r7, #4]
 8016d9e:	681b      	ldr	r3, [r3, #0]
 8016da0:	68fa      	ldr	r2, [r7, #12]
 8016da2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8016da4:	687b      	ldr	r3, [r7, #4]
 8016da6:	2220      	movs	r2, #32
 8016da8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	2200      	movs	r2, #0
 8016db0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016db4:	2300      	movs	r3, #0
}
 8016db6:	4618      	mov	r0, r3
 8016db8:	3710      	adds	r7, #16
 8016dba:	46bd      	mov	sp, r7
 8016dbc:	bd80      	pop	{r7, pc}
	...

08016dc0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8016dc0:	b480      	push	{r7}
 8016dc2:	b085      	sub	sp, #20
 8016dc4:	af00      	add	r7, sp, #0
 8016dc6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8016dc8:	687b      	ldr	r3, [r7, #4]
 8016dca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8016dcc:	2b00      	cmp	r3, #0
 8016dce:	d108      	bne.n	8016de2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8016dd0:	687b      	ldr	r3, [r7, #4]
 8016dd2:	2201      	movs	r2, #1
 8016dd4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8016dd8:	687b      	ldr	r3, [r7, #4]
 8016dda:	2201      	movs	r2, #1
 8016ddc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8016de0:	e031      	b.n	8016e46 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8016de2:	2310      	movs	r3, #16
 8016de4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8016de6:	2310      	movs	r3, #16
 8016de8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8016dea:	687b      	ldr	r3, [r7, #4]
 8016dec:	681b      	ldr	r3, [r3, #0]
 8016dee:	689b      	ldr	r3, [r3, #8]
 8016df0:	0e5b      	lsrs	r3, r3, #25
 8016df2:	b2db      	uxtb	r3, r3
 8016df4:	f003 0307 	and.w	r3, r3, #7
 8016df8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8016dfa:	687b      	ldr	r3, [r7, #4]
 8016dfc:	681b      	ldr	r3, [r3, #0]
 8016dfe:	689b      	ldr	r3, [r3, #8]
 8016e00:	0f5b      	lsrs	r3, r3, #29
 8016e02:	b2db      	uxtb	r3, r3
 8016e04:	f003 0307 	and.w	r3, r3, #7
 8016e08:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8016e0a:	7bbb      	ldrb	r3, [r7, #14]
 8016e0c:	7b3a      	ldrb	r2, [r7, #12]
 8016e0e:	4911      	ldr	r1, [pc, #68]	; (8016e54 <UARTEx_SetNbDataToProcess+0x94>)
 8016e10:	5c8a      	ldrb	r2, [r1, r2]
 8016e12:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8016e16:	7b3a      	ldrb	r2, [r7, #12]
 8016e18:	490f      	ldr	r1, [pc, #60]	; (8016e58 <UARTEx_SetNbDataToProcess+0x98>)
 8016e1a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8016e1c:	fb93 f3f2 	sdiv	r3, r3, r2
 8016e20:	b29a      	uxth	r2, r3
 8016e22:	687b      	ldr	r3, [r7, #4]
 8016e24:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8016e28:	7bfb      	ldrb	r3, [r7, #15]
 8016e2a:	7b7a      	ldrb	r2, [r7, #13]
 8016e2c:	4909      	ldr	r1, [pc, #36]	; (8016e54 <UARTEx_SetNbDataToProcess+0x94>)
 8016e2e:	5c8a      	ldrb	r2, [r1, r2]
 8016e30:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8016e34:	7b7a      	ldrb	r2, [r7, #13]
 8016e36:	4908      	ldr	r1, [pc, #32]	; (8016e58 <UARTEx_SetNbDataToProcess+0x98>)
 8016e38:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8016e3a:	fb93 f3f2 	sdiv	r3, r3, r2
 8016e3e:	b29a      	uxth	r2, r3
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8016e46:	bf00      	nop
 8016e48:	3714      	adds	r7, #20
 8016e4a:	46bd      	mov	sp, r7
 8016e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e50:	4770      	bx	lr
 8016e52:	bf00      	nop
 8016e54:	0801b164 	.word	0x0801b164
 8016e58:	0801b16c 	.word	0x0801b16c

08016e5c <__NVIC_SetPriority>:
{
 8016e5c:	b480      	push	{r7}
 8016e5e:	b083      	sub	sp, #12
 8016e60:	af00      	add	r7, sp, #0
 8016e62:	4603      	mov	r3, r0
 8016e64:	6039      	str	r1, [r7, #0]
 8016e66:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8016e68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	db0a      	blt.n	8016e86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8016e70:	683b      	ldr	r3, [r7, #0]
 8016e72:	b2da      	uxtb	r2, r3
 8016e74:	490c      	ldr	r1, [pc, #48]	; (8016ea8 <__NVIC_SetPriority+0x4c>)
 8016e76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016e7a:	0112      	lsls	r2, r2, #4
 8016e7c:	b2d2      	uxtb	r2, r2
 8016e7e:	440b      	add	r3, r1
 8016e80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8016e84:	e00a      	b.n	8016e9c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8016e86:	683b      	ldr	r3, [r7, #0]
 8016e88:	b2da      	uxtb	r2, r3
 8016e8a:	4908      	ldr	r1, [pc, #32]	; (8016eac <__NVIC_SetPriority+0x50>)
 8016e8c:	88fb      	ldrh	r3, [r7, #6]
 8016e8e:	f003 030f 	and.w	r3, r3, #15
 8016e92:	3b04      	subs	r3, #4
 8016e94:	0112      	lsls	r2, r2, #4
 8016e96:	b2d2      	uxtb	r2, r2
 8016e98:	440b      	add	r3, r1
 8016e9a:	761a      	strb	r2, [r3, #24]
}
 8016e9c:	bf00      	nop
 8016e9e:	370c      	adds	r7, #12
 8016ea0:	46bd      	mov	sp, r7
 8016ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ea6:	4770      	bx	lr
 8016ea8:	e000e100 	.word	0xe000e100
 8016eac:	e000ed00 	.word	0xe000ed00

08016eb0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8016eb0:	b580      	push	{r7, lr}
 8016eb2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8016eb4:	4b05      	ldr	r3, [pc, #20]	; (8016ecc <SysTick_Handler+0x1c>)
 8016eb6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8016eb8:	f002 f958 	bl	801916c <xTaskGetSchedulerState>
 8016ebc:	4603      	mov	r3, r0
 8016ebe:	2b01      	cmp	r3, #1
 8016ec0:	d001      	beq.n	8016ec6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8016ec2:	f002 ff79 	bl	8019db8 <xPortSysTickHandler>
  }
}
 8016ec6:	bf00      	nop
 8016ec8:	bd80      	pop	{r7, pc}
 8016eca:	bf00      	nop
 8016ecc:	e000e010 	.word	0xe000e010

08016ed0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8016ed0:	b580      	push	{r7, lr}
 8016ed2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8016ed4:	2100      	movs	r1, #0
 8016ed6:	f06f 0004 	mvn.w	r0, #4
 8016eda:	f7ff ffbf 	bl	8016e5c <__NVIC_SetPriority>
#endif
}
 8016ede:	bf00      	nop
 8016ee0:	bd80      	pop	{r7, pc}
	...

08016ee4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8016ee4:	b480      	push	{r7}
 8016ee6:	b083      	sub	sp, #12
 8016ee8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016eea:	f3ef 8305 	mrs	r3, IPSR
 8016eee:	603b      	str	r3, [r7, #0]
  return(result);
 8016ef0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8016ef2:	2b00      	cmp	r3, #0
 8016ef4:	d003      	beq.n	8016efe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8016ef6:	f06f 0305 	mvn.w	r3, #5
 8016efa:	607b      	str	r3, [r7, #4]
 8016efc:	e00c      	b.n	8016f18 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8016efe:	4b0a      	ldr	r3, [pc, #40]	; (8016f28 <osKernelInitialize+0x44>)
 8016f00:	681b      	ldr	r3, [r3, #0]
 8016f02:	2b00      	cmp	r3, #0
 8016f04:	d105      	bne.n	8016f12 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8016f06:	4b08      	ldr	r3, [pc, #32]	; (8016f28 <osKernelInitialize+0x44>)
 8016f08:	2201      	movs	r2, #1
 8016f0a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8016f0c:	2300      	movs	r3, #0
 8016f0e:	607b      	str	r3, [r7, #4]
 8016f10:	e002      	b.n	8016f18 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8016f12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016f16:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8016f18:	687b      	ldr	r3, [r7, #4]
}
 8016f1a:	4618      	mov	r0, r3
 8016f1c:	370c      	adds	r7, #12
 8016f1e:	46bd      	mov	sp, r7
 8016f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f24:	4770      	bx	lr
 8016f26:	bf00      	nop
 8016f28:	2400201c 	.word	0x2400201c

08016f2c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8016f2c:	b580      	push	{r7, lr}
 8016f2e:	b082      	sub	sp, #8
 8016f30:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016f32:	f3ef 8305 	mrs	r3, IPSR
 8016f36:	603b      	str	r3, [r7, #0]
  return(result);
 8016f38:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8016f3a:	2b00      	cmp	r3, #0
 8016f3c:	d003      	beq.n	8016f46 <osKernelStart+0x1a>
    stat = osErrorISR;
 8016f3e:	f06f 0305 	mvn.w	r3, #5
 8016f42:	607b      	str	r3, [r7, #4]
 8016f44:	e010      	b.n	8016f68 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8016f46:	4b0b      	ldr	r3, [pc, #44]	; (8016f74 <osKernelStart+0x48>)
 8016f48:	681b      	ldr	r3, [r3, #0]
 8016f4a:	2b01      	cmp	r3, #1
 8016f4c:	d109      	bne.n	8016f62 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8016f4e:	f7ff ffbf 	bl	8016ed0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8016f52:	4b08      	ldr	r3, [pc, #32]	; (8016f74 <osKernelStart+0x48>)
 8016f54:	2202      	movs	r2, #2
 8016f56:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8016f58:	f001 fc0c 	bl	8018774 <vTaskStartScheduler>
      stat = osOK;
 8016f5c:	2300      	movs	r3, #0
 8016f5e:	607b      	str	r3, [r7, #4]
 8016f60:	e002      	b.n	8016f68 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8016f62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016f66:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8016f68:	687b      	ldr	r3, [r7, #4]
}
 8016f6a:	4618      	mov	r0, r3
 8016f6c:	3708      	adds	r7, #8
 8016f6e:	46bd      	mov	sp, r7
 8016f70:	bd80      	pop	{r7, pc}
 8016f72:	bf00      	nop
 8016f74:	2400201c 	.word	0x2400201c

08016f78 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8016f78:	b580      	push	{r7, lr}
 8016f7a:	b08e      	sub	sp, #56	; 0x38
 8016f7c:	af04      	add	r7, sp, #16
 8016f7e:	60f8      	str	r0, [r7, #12]
 8016f80:	60b9      	str	r1, [r7, #8]
 8016f82:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8016f84:	2300      	movs	r3, #0
 8016f86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016f88:	f3ef 8305 	mrs	r3, IPSR
 8016f8c:	617b      	str	r3, [r7, #20]
  return(result);
 8016f8e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8016f90:	2b00      	cmp	r3, #0
 8016f92:	d17e      	bne.n	8017092 <osThreadNew+0x11a>
 8016f94:	68fb      	ldr	r3, [r7, #12]
 8016f96:	2b00      	cmp	r3, #0
 8016f98:	d07b      	beq.n	8017092 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8016f9a:	2380      	movs	r3, #128	; 0x80
 8016f9c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8016f9e:	2318      	movs	r3, #24
 8016fa0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8016fa2:	2300      	movs	r3, #0
 8016fa4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8016fa6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016faa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8016fac:	687b      	ldr	r3, [r7, #4]
 8016fae:	2b00      	cmp	r3, #0
 8016fb0:	d045      	beq.n	801703e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8016fb2:	687b      	ldr	r3, [r7, #4]
 8016fb4:	681b      	ldr	r3, [r3, #0]
 8016fb6:	2b00      	cmp	r3, #0
 8016fb8:	d002      	beq.n	8016fc0 <osThreadNew+0x48>
        name = attr->name;
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	681b      	ldr	r3, [r3, #0]
 8016fbe:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8016fc0:	687b      	ldr	r3, [r7, #4]
 8016fc2:	699b      	ldr	r3, [r3, #24]
 8016fc4:	2b00      	cmp	r3, #0
 8016fc6:	d002      	beq.n	8016fce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8016fc8:	687b      	ldr	r3, [r7, #4]
 8016fca:	699b      	ldr	r3, [r3, #24]
 8016fcc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8016fce:	69fb      	ldr	r3, [r7, #28]
 8016fd0:	2b00      	cmp	r3, #0
 8016fd2:	d008      	beq.n	8016fe6 <osThreadNew+0x6e>
 8016fd4:	69fb      	ldr	r3, [r7, #28]
 8016fd6:	2b38      	cmp	r3, #56	; 0x38
 8016fd8:	d805      	bhi.n	8016fe6 <osThreadNew+0x6e>
 8016fda:	687b      	ldr	r3, [r7, #4]
 8016fdc:	685b      	ldr	r3, [r3, #4]
 8016fde:	f003 0301 	and.w	r3, r3, #1
 8016fe2:	2b00      	cmp	r3, #0
 8016fe4:	d001      	beq.n	8016fea <osThreadNew+0x72>
        return (NULL);
 8016fe6:	2300      	movs	r3, #0
 8016fe8:	e054      	b.n	8017094 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8016fea:	687b      	ldr	r3, [r7, #4]
 8016fec:	695b      	ldr	r3, [r3, #20]
 8016fee:	2b00      	cmp	r3, #0
 8016ff0:	d003      	beq.n	8016ffa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8016ff2:	687b      	ldr	r3, [r7, #4]
 8016ff4:	695b      	ldr	r3, [r3, #20]
 8016ff6:	089b      	lsrs	r3, r3, #2
 8016ff8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8016ffa:	687b      	ldr	r3, [r7, #4]
 8016ffc:	689b      	ldr	r3, [r3, #8]
 8016ffe:	2b00      	cmp	r3, #0
 8017000:	d00e      	beq.n	8017020 <osThreadNew+0xa8>
 8017002:	687b      	ldr	r3, [r7, #4]
 8017004:	68db      	ldr	r3, [r3, #12]
 8017006:	2b5b      	cmp	r3, #91	; 0x5b
 8017008:	d90a      	bls.n	8017020 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801700a:	687b      	ldr	r3, [r7, #4]
 801700c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801700e:	2b00      	cmp	r3, #0
 8017010:	d006      	beq.n	8017020 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8017012:	687b      	ldr	r3, [r7, #4]
 8017014:	695b      	ldr	r3, [r3, #20]
 8017016:	2b00      	cmp	r3, #0
 8017018:	d002      	beq.n	8017020 <osThreadNew+0xa8>
        mem = 1;
 801701a:	2301      	movs	r3, #1
 801701c:	61bb      	str	r3, [r7, #24]
 801701e:	e010      	b.n	8017042 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8017020:	687b      	ldr	r3, [r7, #4]
 8017022:	689b      	ldr	r3, [r3, #8]
 8017024:	2b00      	cmp	r3, #0
 8017026:	d10c      	bne.n	8017042 <osThreadNew+0xca>
 8017028:	687b      	ldr	r3, [r7, #4]
 801702a:	68db      	ldr	r3, [r3, #12]
 801702c:	2b00      	cmp	r3, #0
 801702e:	d108      	bne.n	8017042 <osThreadNew+0xca>
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	691b      	ldr	r3, [r3, #16]
 8017034:	2b00      	cmp	r3, #0
 8017036:	d104      	bne.n	8017042 <osThreadNew+0xca>
          mem = 0;
 8017038:	2300      	movs	r3, #0
 801703a:	61bb      	str	r3, [r7, #24]
 801703c:	e001      	b.n	8017042 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 801703e:	2300      	movs	r3, #0
 8017040:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8017042:	69bb      	ldr	r3, [r7, #24]
 8017044:	2b01      	cmp	r3, #1
 8017046:	d110      	bne.n	801706a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8017048:	687b      	ldr	r3, [r7, #4]
 801704a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 801704c:	687a      	ldr	r2, [r7, #4]
 801704e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8017050:	9202      	str	r2, [sp, #8]
 8017052:	9301      	str	r3, [sp, #4]
 8017054:	69fb      	ldr	r3, [r7, #28]
 8017056:	9300      	str	r3, [sp, #0]
 8017058:	68bb      	ldr	r3, [r7, #8]
 801705a:	6a3a      	ldr	r2, [r7, #32]
 801705c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801705e:	68f8      	ldr	r0, [r7, #12]
 8017060:	f001 f9b2 	bl	80183c8 <xTaskCreateStatic>
 8017064:	4603      	mov	r3, r0
 8017066:	613b      	str	r3, [r7, #16]
 8017068:	e013      	b.n	8017092 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 801706a:	69bb      	ldr	r3, [r7, #24]
 801706c:	2b00      	cmp	r3, #0
 801706e:	d110      	bne.n	8017092 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8017070:	6a3b      	ldr	r3, [r7, #32]
 8017072:	b29a      	uxth	r2, r3
 8017074:	f107 0310 	add.w	r3, r7, #16
 8017078:	9301      	str	r3, [sp, #4]
 801707a:	69fb      	ldr	r3, [r7, #28]
 801707c:	9300      	str	r3, [sp, #0]
 801707e:	68bb      	ldr	r3, [r7, #8]
 8017080:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017082:	68f8      	ldr	r0, [r7, #12]
 8017084:	f001 f9fd 	bl	8018482 <xTaskCreate>
 8017088:	4603      	mov	r3, r0
 801708a:	2b01      	cmp	r3, #1
 801708c:	d001      	beq.n	8017092 <osThreadNew+0x11a>
            hTask = NULL;
 801708e:	2300      	movs	r3, #0
 8017090:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8017092:	693b      	ldr	r3, [r7, #16]
}
 8017094:	4618      	mov	r0, r3
 8017096:	3728      	adds	r7, #40	; 0x28
 8017098:	46bd      	mov	sp, r7
 801709a:	bd80      	pop	{r7, pc}

0801709c <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 801709c:	b480      	push	{r7}
 801709e:	b083      	sub	sp, #12
 80170a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80170a2:	f3ef 8305 	mrs	r3, IPSR
 80170a6:	603b      	str	r3, [r7, #0]
  return(result);
 80170a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80170aa:	2b00      	cmp	r3, #0
 80170ac:	d003      	beq.n	80170b6 <osThreadYield+0x1a>
    stat = osErrorISR;
 80170ae:	f06f 0305 	mvn.w	r3, #5
 80170b2:	607b      	str	r3, [r7, #4]
 80170b4:	e009      	b.n	80170ca <osThreadYield+0x2e>
  } else {
    stat = osOK;
 80170b6:	2300      	movs	r3, #0
 80170b8:	607b      	str	r3, [r7, #4]
    taskYIELD();
 80170ba:	4b07      	ldr	r3, [pc, #28]	; (80170d8 <osThreadYield+0x3c>)
 80170bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80170c0:	601a      	str	r2, [r3, #0]
 80170c2:	f3bf 8f4f 	dsb	sy
 80170c6:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 80170ca:	687b      	ldr	r3, [r7, #4]
}
 80170cc:	4618      	mov	r0, r3
 80170ce:	370c      	adds	r7, #12
 80170d0:	46bd      	mov	sp, r7
 80170d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170d6:	4770      	bx	lr
 80170d8:	e000ed04 	.word	0xe000ed04

080170dc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80170dc:	b580      	push	{r7, lr}
 80170de:	b084      	sub	sp, #16
 80170e0:	af00      	add	r7, sp, #0
 80170e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80170e4:	f3ef 8305 	mrs	r3, IPSR
 80170e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80170ea:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80170ec:	2b00      	cmp	r3, #0
 80170ee:	d003      	beq.n	80170f8 <osDelay+0x1c>
    stat = osErrorISR;
 80170f0:	f06f 0305 	mvn.w	r3, #5
 80170f4:	60fb      	str	r3, [r7, #12]
 80170f6:	e007      	b.n	8017108 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80170f8:	2300      	movs	r3, #0
 80170fa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	2b00      	cmp	r3, #0
 8017100:	d002      	beq.n	8017108 <osDelay+0x2c>
      vTaskDelay(ticks);
 8017102:	6878      	ldr	r0, [r7, #4]
 8017104:	f001 fb02 	bl	801870c <vTaskDelay>
    }
  }

  return (stat);
 8017108:	68fb      	ldr	r3, [r7, #12]
}
 801710a:	4618      	mov	r0, r3
 801710c:	3710      	adds	r7, #16
 801710e:	46bd      	mov	sp, r7
 8017110:	bd80      	pop	{r7, pc}

08017112 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8017112:	b580      	push	{r7, lr}
 8017114:	b086      	sub	sp, #24
 8017116:	af00      	add	r7, sp, #0
 8017118:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 801711a:	2300      	movs	r3, #0
 801711c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801711e:	f3ef 8305 	mrs	r3, IPSR
 8017122:	60fb      	str	r3, [r7, #12]
  return(result);
 8017124:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8017126:	2b00      	cmp	r3, #0
 8017128:	d12d      	bne.n	8017186 <osEventFlagsNew+0x74>
    mem = -1;
 801712a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801712e:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8017130:	687b      	ldr	r3, [r7, #4]
 8017132:	2b00      	cmp	r3, #0
 8017134:	d015      	beq.n	8017162 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8017136:	687b      	ldr	r3, [r7, #4]
 8017138:	689b      	ldr	r3, [r3, #8]
 801713a:	2b00      	cmp	r3, #0
 801713c:	d006      	beq.n	801714c <osEventFlagsNew+0x3a>
 801713e:	687b      	ldr	r3, [r7, #4]
 8017140:	68db      	ldr	r3, [r3, #12]
 8017142:	2b1f      	cmp	r3, #31
 8017144:	d902      	bls.n	801714c <osEventFlagsNew+0x3a>
        mem = 1;
 8017146:	2301      	movs	r3, #1
 8017148:	613b      	str	r3, [r7, #16]
 801714a:	e00c      	b.n	8017166 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801714c:	687b      	ldr	r3, [r7, #4]
 801714e:	689b      	ldr	r3, [r3, #8]
 8017150:	2b00      	cmp	r3, #0
 8017152:	d108      	bne.n	8017166 <osEventFlagsNew+0x54>
 8017154:	687b      	ldr	r3, [r7, #4]
 8017156:	68db      	ldr	r3, [r3, #12]
 8017158:	2b00      	cmp	r3, #0
 801715a:	d104      	bne.n	8017166 <osEventFlagsNew+0x54>
          mem = 0;
 801715c:	2300      	movs	r3, #0
 801715e:	613b      	str	r3, [r7, #16]
 8017160:	e001      	b.n	8017166 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8017162:	2300      	movs	r3, #0
 8017164:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8017166:	693b      	ldr	r3, [r7, #16]
 8017168:	2b01      	cmp	r3, #1
 801716a:	d106      	bne.n	801717a <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 801716c:	687b      	ldr	r3, [r7, #4]
 801716e:	689b      	ldr	r3, [r3, #8]
 8017170:	4618      	mov	r0, r3
 8017172:	f000 f91d 	bl	80173b0 <xEventGroupCreateStatic>
 8017176:	6178      	str	r0, [r7, #20]
 8017178:	e005      	b.n	8017186 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 801717a:	693b      	ldr	r3, [r7, #16]
 801717c:	2b00      	cmp	r3, #0
 801717e:	d102      	bne.n	8017186 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8017180:	f000 f94d 	bl	801741e <xEventGroupCreate>
 8017184:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8017186:	697b      	ldr	r3, [r7, #20]
}
 8017188:	4618      	mov	r0, r3
 801718a:	3718      	adds	r7, #24
 801718c:	46bd      	mov	sp, r7
 801718e:	bd80      	pop	{r7, pc}

08017190 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8017190:	b580      	push	{r7, lr}
 8017192:	b086      	sub	sp, #24
 8017194:	af00      	add	r7, sp, #0
 8017196:	6078      	str	r0, [r7, #4]
 8017198:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 801719a:	687b      	ldr	r3, [r7, #4]
 801719c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 801719e:	693b      	ldr	r3, [r7, #16]
 80171a0:	2b00      	cmp	r3, #0
 80171a2:	d004      	beq.n	80171ae <osEventFlagsSet+0x1e>
 80171a4:	683b      	ldr	r3, [r7, #0]
 80171a6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80171aa:	2b00      	cmp	r3, #0
 80171ac:	d003      	beq.n	80171b6 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 80171ae:	f06f 0303 	mvn.w	r3, #3
 80171b2:	617b      	str	r3, [r7, #20]
 80171b4:	e028      	b.n	8017208 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80171b6:	f3ef 8305 	mrs	r3, IPSR
 80171ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80171bc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80171be:	2b00      	cmp	r3, #0
 80171c0:	d01d      	beq.n	80171fe <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 80171c2:	2300      	movs	r3, #0
 80171c4:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 80171c6:	f107 0308 	add.w	r3, r7, #8
 80171ca:	461a      	mov	r2, r3
 80171cc:	6839      	ldr	r1, [r7, #0]
 80171ce:	6938      	ldr	r0, [r7, #16]
 80171d0:	f000 fb46 	bl	8017860 <xEventGroupSetBitsFromISR>
 80171d4:	4603      	mov	r3, r0
 80171d6:	2b00      	cmp	r3, #0
 80171d8:	d103      	bne.n	80171e2 <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 80171da:	f06f 0302 	mvn.w	r3, #2
 80171de:	617b      	str	r3, [r7, #20]
 80171e0:	e012      	b.n	8017208 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 80171e2:	683b      	ldr	r3, [r7, #0]
 80171e4:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 80171e6:	68bb      	ldr	r3, [r7, #8]
 80171e8:	2b00      	cmp	r3, #0
 80171ea:	d00d      	beq.n	8017208 <osEventFlagsSet+0x78>
 80171ec:	4b09      	ldr	r3, [pc, #36]	; (8017214 <osEventFlagsSet+0x84>)
 80171ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80171f2:	601a      	str	r2, [r3, #0]
 80171f4:	f3bf 8f4f 	dsb	sy
 80171f8:	f3bf 8f6f 	isb	sy
 80171fc:	e004      	b.n	8017208 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 80171fe:	6839      	ldr	r1, [r7, #0]
 8017200:	6938      	ldr	r0, [r7, #16]
 8017202:	f000 fa65 	bl	80176d0 <xEventGroupSetBits>
 8017206:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8017208:	697b      	ldr	r3, [r7, #20]
}
 801720a:	4618      	mov	r0, r3
 801720c:	3718      	adds	r7, #24
 801720e:	46bd      	mov	sp, r7
 8017210:	bd80      	pop	{r7, pc}
 8017212:	bf00      	nop
 8017214:	e000ed04 	.word	0xe000ed04

08017218 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8017218:	b580      	push	{r7, lr}
 801721a:	b086      	sub	sp, #24
 801721c:	af00      	add	r7, sp, #0
 801721e:	6078      	str	r0, [r7, #4]
 8017220:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8017222:	687b      	ldr	r3, [r7, #4]
 8017224:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8017226:	693b      	ldr	r3, [r7, #16]
 8017228:	2b00      	cmp	r3, #0
 801722a:	d004      	beq.n	8017236 <osEventFlagsClear+0x1e>
 801722c:	683b      	ldr	r3, [r7, #0]
 801722e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8017232:	2b00      	cmp	r3, #0
 8017234:	d003      	beq.n	801723e <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 8017236:	f06f 0303 	mvn.w	r3, #3
 801723a:	617b      	str	r3, [r7, #20]
 801723c:	e019      	b.n	8017272 <osEventFlagsClear+0x5a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801723e:	f3ef 8305 	mrs	r3, IPSR
 8017242:	60fb      	str	r3, [r7, #12]
  return(result);
 8017244:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8017246:	2b00      	cmp	r3, #0
 8017248:	d00e      	beq.n	8017268 <osEventFlagsClear+0x50>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 801724a:	6938      	ldr	r0, [r7, #16]
 801724c:	f000 fa1c 	bl	8017688 <xEventGroupGetBitsFromISR>
 8017250:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8017252:	6839      	ldr	r1, [r7, #0]
 8017254:	6938      	ldr	r0, [r7, #16]
 8017256:	f000 fa03 	bl	8017660 <xEventGroupClearBitsFromISR>
 801725a:	4603      	mov	r3, r0
 801725c:	2b00      	cmp	r3, #0
 801725e:	d108      	bne.n	8017272 <osEventFlagsClear+0x5a>
      rflags = (uint32_t)osErrorResource;
 8017260:	f06f 0302 	mvn.w	r3, #2
 8017264:	617b      	str	r3, [r7, #20]
 8017266:	e004      	b.n	8017272 <osEventFlagsClear+0x5a>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8017268:	6839      	ldr	r1, [r7, #0]
 801726a:	6938      	ldr	r0, [r7, #16]
 801726c:	f000 f9c0 	bl	80175f0 <xEventGroupClearBits>
 8017270:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8017272:	697b      	ldr	r3, [r7, #20]
}
 8017274:	4618      	mov	r0, r3
 8017276:	3718      	adds	r7, #24
 8017278:	46bd      	mov	sp, r7
 801727a:	bd80      	pop	{r7, pc}

0801727c <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 801727c:	b580      	push	{r7, lr}
 801727e:	b08c      	sub	sp, #48	; 0x30
 8017280:	af02      	add	r7, sp, #8
 8017282:	60f8      	str	r0, [r7, #12]
 8017284:	60b9      	str	r1, [r7, #8]
 8017286:	607a      	str	r2, [r7, #4]
 8017288:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 801728a:	68fb      	ldr	r3, [r7, #12]
 801728c:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 801728e:	69bb      	ldr	r3, [r7, #24]
 8017290:	2b00      	cmp	r3, #0
 8017292:	d004      	beq.n	801729e <osEventFlagsWait+0x22>
 8017294:	68bb      	ldr	r3, [r7, #8]
 8017296:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801729a:	2b00      	cmp	r3, #0
 801729c:	d003      	beq.n	80172a6 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 801729e:	f06f 0303 	mvn.w	r3, #3
 80172a2:	61fb      	str	r3, [r7, #28]
 80172a4:	e04b      	b.n	801733e <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80172a6:	f3ef 8305 	mrs	r3, IPSR
 80172aa:	617b      	str	r3, [r7, #20]
  return(result);
 80172ac:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80172ae:	2b00      	cmp	r3, #0
 80172b0:	d003      	beq.n	80172ba <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 80172b2:	f06f 0305 	mvn.w	r3, #5
 80172b6:	61fb      	str	r3, [r7, #28]
 80172b8:	e041      	b.n	801733e <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 80172ba:	687b      	ldr	r3, [r7, #4]
 80172bc:	f003 0301 	and.w	r3, r3, #1
 80172c0:	2b00      	cmp	r3, #0
 80172c2:	d002      	beq.n	80172ca <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 80172c4:	2301      	movs	r3, #1
 80172c6:	627b      	str	r3, [r7, #36]	; 0x24
 80172c8:	e001      	b.n	80172ce <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 80172ca:	2300      	movs	r3, #0
 80172cc:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 80172ce:	687b      	ldr	r3, [r7, #4]
 80172d0:	f003 0302 	and.w	r3, r3, #2
 80172d4:	2b00      	cmp	r3, #0
 80172d6:	d002      	beq.n	80172de <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 80172d8:	2300      	movs	r3, #0
 80172da:	623b      	str	r3, [r7, #32]
 80172dc:	e001      	b.n	80172e2 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 80172de:	2301      	movs	r3, #1
 80172e0:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80172e2:	683b      	ldr	r3, [r7, #0]
 80172e4:	9300      	str	r3, [sp, #0]
 80172e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80172e8:	6a3a      	ldr	r2, [r7, #32]
 80172ea:	68b9      	ldr	r1, [r7, #8]
 80172ec:	69b8      	ldr	r0, [r7, #24]
 80172ee:	f000 f8b1 	bl	8017454 <xEventGroupWaitBits>
 80172f2:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80172f4:	687b      	ldr	r3, [r7, #4]
 80172f6:	f003 0301 	and.w	r3, r3, #1
 80172fa:	2b00      	cmp	r3, #0
 80172fc:	d010      	beq.n	8017320 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 80172fe:	68ba      	ldr	r2, [r7, #8]
 8017300:	69fb      	ldr	r3, [r7, #28]
 8017302:	4013      	ands	r3, r2
 8017304:	68ba      	ldr	r2, [r7, #8]
 8017306:	429a      	cmp	r2, r3
 8017308:	d019      	beq.n	801733e <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 801730a:	683b      	ldr	r3, [r7, #0]
 801730c:	2b00      	cmp	r3, #0
 801730e:	d003      	beq.n	8017318 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 8017310:	f06f 0301 	mvn.w	r3, #1
 8017314:	61fb      	str	r3, [r7, #28]
 8017316:	e012      	b.n	801733e <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8017318:	f06f 0302 	mvn.w	r3, #2
 801731c:	61fb      	str	r3, [r7, #28]
 801731e:	e00e      	b.n	801733e <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8017320:	68ba      	ldr	r2, [r7, #8]
 8017322:	69fb      	ldr	r3, [r7, #28]
 8017324:	4013      	ands	r3, r2
 8017326:	2b00      	cmp	r3, #0
 8017328:	d109      	bne.n	801733e <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 801732a:	683b      	ldr	r3, [r7, #0]
 801732c:	2b00      	cmp	r3, #0
 801732e:	d003      	beq.n	8017338 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 8017330:	f06f 0301 	mvn.w	r3, #1
 8017334:	61fb      	str	r3, [r7, #28]
 8017336:	e002      	b.n	801733e <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8017338:	f06f 0302 	mvn.w	r3, #2
 801733c:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 801733e:	69fb      	ldr	r3, [r7, #28]
}
 8017340:	4618      	mov	r0, r3
 8017342:	3728      	adds	r7, #40	; 0x28
 8017344:	46bd      	mov	sp, r7
 8017346:	bd80      	pop	{r7, pc}

08017348 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8017348:	b480      	push	{r7}
 801734a:	b085      	sub	sp, #20
 801734c:	af00      	add	r7, sp, #0
 801734e:	60f8      	str	r0, [r7, #12]
 8017350:	60b9      	str	r1, [r7, #8]
 8017352:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8017354:	68fb      	ldr	r3, [r7, #12]
 8017356:	4a07      	ldr	r2, [pc, #28]	; (8017374 <vApplicationGetIdleTaskMemory+0x2c>)
 8017358:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801735a:	68bb      	ldr	r3, [r7, #8]
 801735c:	4a06      	ldr	r2, [pc, #24]	; (8017378 <vApplicationGetIdleTaskMemory+0x30>)
 801735e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8017360:	687b      	ldr	r3, [r7, #4]
 8017362:	2280      	movs	r2, #128	; 0x80
 8017364:	601a      	str	r2, [r3, #0]
}
 8017366:	bf00      	nop
 8017368:	3714      	adds	r7, #20
 801736a:	46bd      	mov	sp, r7
 801736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017370:	4770      	bx	lr
 8017372:	bf00      	nop
 8017374:	24002020 	.word	0x24002020
 8017378:	2400207c 	.word	0x2400207c

0801737c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801737c:	b480      	push	{r7}
 801737e:	b085      	sub	sp, #20
 8017380:	af00      	add	r7, sp, #0
 8017382:	60f8      	str	r0, [r7, #12]
 8017384:	60b9      	str	r1, [r7, #8]
 8017386:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8017388:	68fb      	ldr	r3, [r7, #12]
 801738a:	4a07      	ldr	r2, [pc, #28]	; (80173a8 <vApplicationGetTimerTaskMemory+0x2c>)
 801738c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801738e:	68bb      	ldr	r3, [r7, #8]
 8017390:	4a06      	ldr	r2, [pc, #24]	; (80173ac <vApplicationGetTimerTaskMemory+0x30>)
 8017392:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8017394:	687b      	ldr	r3, [r7, #4]
 8017396:	f44f 7280 	mov.w	r2, #256	; 0x100
 801739a:	601a      	str	r2, [r3, #0]
}
 801739c:	bf00      	nop
 801739e:	3714      	adds	r7, #20
 80173a0:	46bd      	mov	sp, r7
 80173a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173a6:	4770      	bx	lr
 80173a8:	2400227c 	.word	0x2400227c
 80173ac:	240022d8 	.word	0x240022d8

080173b0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80173b0:	b580      	push	{r7, lr}
 80173b2:	b086      	sub	sp, #24
 80173b4:	af00      	add	r7, sp, #0
 80173b6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	2b00      	cmp	r3, #0
 80173bc:	d10a      	bne.n	80173d4 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80173be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80173c2:	f383 8811 	msr	BASEPRI, r3
 80173c6:	f3bf 8f6f 	isb	sy
 80173ca:	f3bf 8f4f 	dsb	sy
 80173ce:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80173d0:	bf00      	nop
 80173d2:	e7fe      	b.n	80173d2 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80173d4:	2320      	movs	r3, #32
 80173d6:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80173d8:	68bb      	ldr	r3, [r7, #8]
 80173da:	2b20      	cmp	r3, #32
 80173dc:	d00a      	beq.n	80173f4 <xEventGroupCreateStatic+0x44>
	__asm volatile
 80173de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80173e2:	f383 8811 	msr	BASEPRI, r3
 80173e6:	f3bf 8f6f 	isb	sy
 80173ea:	f3bf 8f4f 	dsb	sy
 80173ee:	60fb      	str	r3, [r7, #12]
}
 80173f0:	bf00      	nop
 80173f2:	e7fe      	b.n	80173f2 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80173f4:	687b      	ldr	r3, [r7, #4]
 80173f6:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80173f8:	697b      	ldr	r3, [r7, #20]
 80173fa:	2b00      	cmp	r3, #0
 80173fc:	d00a      	beq.n	8017414 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 80173fe:	697b      	ldr	r3, [r7, #20]
 8017400:	2200      	movs	r2, #0
 8017402:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8017404:	697b      	ldr	r3, [r7, #20]
 8017406:	3304      	adds	r3, #4
 8017408:	4618      	mov	r0, r3
 801740a:	f000 fa3d 	bl	8017888 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 801740e:	697b      	ldr	r3, [r7, #20]
 8017410:	2201      	movs	r2, #1
 8017412:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8017414:	697b      	ldr	r3, [r7, #20]
	}
 8017416:	4618      	mov	r0, r3
 8017418:	3718      	adds	r7, #24
 801741a:	46bd      	mov	sp, r7
 801741c:	bd80      	pop	{r7, pc}

0801741e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 801741e:	b580      	push	{r7, lr}
 8017420:	b082      	sub	sp, #8
 8017422:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8017424:	2020      	movs	r0, #32
 8017426:	f002 fd57 	bl	8019ed8 <pvPortMalloc>
 801742a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 801742c:	687b      	ldr	r3, [r7, #4]
 801742e:	2b00      	cmp	r3, #0
 8017430:	d00a      	beq.n	8017448 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	2200      	movs	r2, #0
 8017436:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8017438:	687b      	ldr	r3, [r7, #4]
 801743a:	3304      	adds	r3, #4
 801743c:	4618      	mov	r0, r3
 801743e:	f000 fa23 	bl	8017888 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	2200      	movs	r2, #0
 8017446:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8017448:	687b      	ldr	r3, [r7, #4]
	}
 801744a:	4618      	mov	r0, r3
 801744c:	3708      	adds	r7, #8
 801744e:	46bd      	mov	sp, r7
 8017450:	bd80      	pop	{r7, pc}
	...

08017454 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8017454:	b580      	push	{r7, lr}
 8017456:	b090      	sub	sp, #64	; 0x40
 8017458:	af00      	add	r7, sp, #0
 801745a:	60f8      	str	r0, [r7, #12]
 801745c:	60b9      	str	r1, [r7, #8]
 801745e:	607a      	str	r2, [r7, #4]
 8017460:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8017462:	68fb      	ldr	r3, [r7, #12]
 8017464:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8017466:	2300      	movs	r3, #0
 8017468:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 801746a:	2300      	movs	r3, #0
 801746c:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 801746e:	68fb      	ldr	r3, [r7, #12]
 8017470:	2b00      	cmp	r3, #0
 8017472:	d10a      	bne.n	801748a <xEventGroupWaitBits+0x36>
	__asm volatile
 8017474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017478:	f383 8811 	msr	BASEPRI, r3
 801747c:	f3bf 8f6f 	isb	sy
 8017480:	f3bf 8f4f 	dsb	sy
 8017484:	623b      	str	r3, [r7, #32]
}
 8017486:	bf00      	nop
 8017488:	e7fe      	b.n	8017488 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 801748a:	68bb      	ldr	r3, [r7, #8]
 801748c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8017490:	2b00      	cmp	r3, #0
 8017492:	d00a      	beq.n	80174aa <xEventGroupWaitBits+0x56>
	__asm volatile
 8017494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017498:	f383 8811 	msr	BASEPRI, r3
 801749c:	f3bf 8f6f 	isb	sy
 80174a0:	f3bf 8f4f 	dsb	sy
 80174a4:	61fb      	str	r3, [r7, #28]
}
 80174a6:	bf00      	nop
 80174a8:	e7fe      	b.n	80174a8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80174aa:	68bb      	ldr	r3, [r7, #8]
 80174ac:	2b00      	cmp	r3, #0
 80174ae:	d10a      	bne.n	80174c6 <xEventGroupWaitBits+0x72>
	__asm volatile
 80174b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80174b4:	f383 8811 	msr	BASEPRI, r3
 80174b8:	f3bf 8f6f 	isb	sy
 80174bc:	f3bf 8f4f 	dsb	sy
 80174c0:	61bb      	str	r3, [r7, #24]
}
 80174c2:	bf00      	nop
 80174c4:	e7fe      	b.n	80174c4 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80174c6:	f001 fe51 	bl	801916c <xTaskGetSchedulerState>
 80174ca:	4603      	mov	r3, r0
 80174cc:	2b00      	cmp	r3, #0
 80174ce:	d102      	bne.n	80174d6 <xEventGroupWaitBits+0x82>
 80174d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80174d2:	2b00      	cmp	r3, #0
 80174d4:	d101      	bne.n	80174da <xEventGroupWaitBits+0x86>
 80174d6:	2301      	movs	r3, #1
 80174d8:	e000      	b.n	80174dc <xEventGroupWaitBits+0x88>
 80174da:	2300      	movs	r3, #0
 80174dc:	2b00      	cmp	r3, #0
 80174de:	d10a      	bne.n	80174f6 <xEventGroupWaitBits+0xa2>
	__asm volatile
 80174e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80174e4:	f383 8811 	msr	BASEPRI, r3
 80174e8:	f3bf 8f6f 	isb	sy
 80174ec:	f3bf 8f4f 	dsb	sy
 80174f0:	617b      	str	r3, [r7, #20]
}
 80174f2:	bf00      	nop
 80174f4:	e7fe      	b.n	80174f4 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 80174f6:	f001 f9a3 	bl	8018840 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80174fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80174fc:	681b      	ldr	r3, [r3, #0]
 80174fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8017500:	683a      	ldr	r2, [r7, #0]
 8017502:	68b9      	ldr	r1, [r7, #8]
 8017504:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017506:	f000 f988 	bl	801781a <prvTestWaitCondition>
 801750a:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 801750c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801750e:	2b00      	cmp	r3, #0
 8017510:	d00e      	beq.n	8017530 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8017512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017514:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8017516:	2300      	movs	r3, #0
 8017518:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 801751a:	687b      	ldr	r3, [r7, #4]
 801751c:	2b00      	cmp	r3, #0
 801751e:	d028      	beq.n	8017572 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8017520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017522:	681a      	ldr	r2, [r3, #0]
 8017524:	68bb      	ldr	r3, [r7, #8]
 8017526:	43db      	mvns	r3, r3
 8017528:	401a      	ands	r2, r3
 801752a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801752c:	601a      	str	r2, [r3, #0]
 801752e:	e020      	b.n	8017572 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8017530:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017532:	2b00      	cmp	r3, #0
 8017534:	d104      	bne.n	8017540 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8017536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017538:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 801753a:	2301      	movs	r3, #1
 801753c:	633b      	str	r3, [r7, #48]	; 0x30
 801753e:	e018      	b.n	8017572 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8017540:	687b      	ldr	r3, [r7, #4]
 8017542:	2b00      	cmp	r3, #0
 8017544:	d003      	beq.n	801754e <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8017546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017548:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801754c:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 801754e:	683b      	ldr	r3, [r7, #0]
 8017550:	2b00      	cmp	r3, #0
 8017552:	d003      	beq.n	801755c <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8017554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017556:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 801755a:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 801755c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801755e:	1d18      	adds	r0, r3, #4
 8017560:	68ba      	ldr	r2, [r7, #8]
 8017562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017564:	4313      	orrs	r3, r2
 8017566:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8017568:	4619      	mov	r1, r3
 801756a:	f001 fb77 	bl	8018c5c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 801756e:	2300      	movs	r3, #0
 8017570:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8017572:	f001 f973 	bl	801885c <xTaskResumeAll>
 8017576:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8017578:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801757a:	2b00      	cmp	r3, #0
 801757c:	d031      	beq.n	80175e2 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 801757e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017580:	2b00      	cmp	r3, #0
 8017582:	d107      	bne.n	8017594 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8017584:	4b19      	ldr	r3, [pc, #100]	; (80175ec <xEventGroupWaitBits+0x198>)
 8017586:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801758a:	601a      	str	r2, [r3, #0]
 801758c:	f3bf 8f4f 	dsb	sy
 8017590:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8017594:	f001 fe76 	bl	8019284 <uxTaskResetEventItemValue>
 8017598:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 801759a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801759c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80175a0:	2b00      	cmp	r3, #0
 80175a2:	d11a      	bne.n	80175da <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 80175a4:	f002 fb76 	bl	8019c94 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80175a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80175aa:	681b      	ldr	r3, [r3, #0]
 80175ac:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80175ae:	683a      	ldr	r2, [r7, #0]
 80175b0:	68b9      	ldr	r1, [r7, #8]
 80175b2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80175b4:	f000 f931 	bl	801781a <prvTestWaitCondition>
 80175b8:	4603      	mov	r3, r0
 80175ba:	2b00      	cmp	r3, #0
 80175bc:	d009      	beq.n	80175d2 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 80175be:	687b      	ldr	r3, [r7, #4]
 80175c0:	2b00      	cmp	r3, #0
 80175c2:	d006      	beq.n	80175d2 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80175c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80175c6:	681a      	ldr	r2, [r3, #0]
 80175c8:	68bb      	ldr	r3, [r7, #8]
 80175ca:	43db      	mvns	r3, r3
 80175cc:	401a      	ands	r2, r3
 80175ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80175d0:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80175d2:	2301      	movs	r3, #1
 80175d4:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 80175d6:	f002 fb8d 	bl	8019cf4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80175da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80175dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80175e0:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80175e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80175e4:	4618      	mov	r0, r3
 80175e6:	3740      	adds	r7, #64	; 0x40
 80175e8:	46bd      	mov	sp, r7
 80175ea:	bd80      	pop	{r7, pc}
 80175ec:	e000ed04 	.word	0xe000ed04

080175f0 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 80175f0:	b580      	push	{r7, lr}
 80175f2:	b086      	sub	sp, #24
 80175f4:	af00      	add	r7, sp, #0
 80175f6:	6078      	str	r0, [r7, #4]
 80175f8:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80175fa:	687b      	ldr	r3, [r7, #4]
 80175fc:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80175fe:	687b      	ldr	r3, [r7, #4]
 8017600:	2b00      	cmp	r3, #0
 8017602:	d10a      	bne.n	801761a <xEventGroupClearBits+0x2a>
	__asm volatile
 8017604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017608:	f383 8811 	msr	BASEPRI, r3
 801760c:	f3bf 8f6f 	isb	sy
 8017610:	f3bf 8f4f 	dsb	sy
 8017614:	60fb      	str	r3, [r7, #12]
}
 8017616:	bf00      	nop
 8017618:	e7fe      	b.n	8017618 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 801761a:	683b      	ldr	r3, [r7, #0]
 801761c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8017620:	2b00      	cmp	r3, #0
 8017622:	d00a      	beq.n	801763a <xEventGroupClearBits+0x4a>
	__asm volatile
 8017624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017628:	f383 8811 	msr	BASEPRI, r3
 801762c:	f3bf 8f6f 	isb	sy
 8017630:	f3bf 8f4f 	dsb	sy
 8017634:	60bb      	str	r3, [r7, #8]
}
 8017636:	bf00      	nop
 8017638:	e7fe      	b.n	8017638 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 801763a:	f002 fb2b 	bl	8019c94 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 801763e:	697b      	ldr	r3, [r7, #20]
 8017640:	681b      	ldr	r3, [r3, #0]
 8017642:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8017644:	697b      	ldr	r3, [r7, #20]
 8017646:	681a      	ldr	r2, [r3, #0]
 8017648:	683b      	ldr	r3, [r7, #0]
 801764a:	43db      	mvns	r3, r3
 801764c:	401a      	ands	r2, r3
 801764e:	697b      	ldr	r3, [r7, #20]
 8017650:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8017652:	f002 fb4f 	bl	8019cf4 <vPortExitCritical>

	return uxReturn;
 8017656:	693b      	ldr	r3, [r7, #16]
}
 8017658:	4618      	mov	r0, r3
 801765a:	3718      	adds	r7, #24
 801765c:	46bd      	mov	sp, r7
 801765e:	bd80      	pop	{r7, pc}

08017660 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8017660:	b580      	push	{r7, lr}
 8017662:	b084      	sub	sp, #16
 8017664:	af00      	add	r7, sp, #0
 8017666:	6078      	str	r0, [r7, #4]
 8017668:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 801766a:	2300      	movs	r3, #0
 801766c:	683a      	ldr	r2, [r7, #0]
 801766e:	6879      	ldr	r1, [r7, #4]
 8017670:	4804      	ldr	r0, [pc, #16]	; (8017684 <xEventGroupClearBitsFromISR+0x24>)
 8017672:	f002 f9c1 	bl	80199f8 <xTimerPendFunctionCallFromISR>
 8017676:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8017678:	68fb      	ldr	r3, [r7, #12]
	}
 801767a:	4618      	mov	r0, r3
 801767c:	3710      	adds	r7, #16
 801767e:	46bd      	mov	sp, r7
 8017680:	bd80      	pop	{r7, pc}
 8017682:	bf00      	nop
 8017684:	08017801 	.word	0x08017801

08017688 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8017688:	b480      	push	{r7}
 801768a:	b089      	sub	sp, #36	; 0x24
 801768c:	af00      	add	r7, sp, #0
 801768e:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8017690:	687b      	ldr	r3, [r7, #4]
 8017692:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8017694:	f3ef 8211 	mrs	r2, BASEPRI
 8017698:	f04f 0350 	mov.w	r3, #80	; 0x50
 801769c:	f383 8811 	msr	BASEPRI, r3
 80176a0:	f3bf 8f6f 	isb	sy
 80176a4:	f3bf 8f4f 	dsb	sy
 80176a8:	60fa      	str	r2, [r7, #12]
 80176aa:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80176ac:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80176ae:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 80176b0:	69fb      	ldr	r3, [r7, #28]
 80176b2:	681b      	ldr	r3, [r3, #0]
 80176b4:	617b      	str	r3, [r7, #20]
 80176b6:	69bb      	ldr	r3, [r7, #24]
 80176b8:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80176ba:	693b      	ldr	r3, [r7, #16]
 80176bc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80176c0:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 80176c2:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 80176c4:	4618      	mov	r0, r3
 80176c6:	3724      	adds	r7, #36	; 0x24
 80176c8:	46bd      	mov	sp, r7
 80176ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176ce:	4770      	bx	lr

080176d0 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80176d0:	b580      	push	{r7, lr}
 80176d2:	b08e      	sub	sp, #56	; 0x38
 80176d4:	af00      	add	r7, sp, #0
 80176d6:	6078      	str	r0, [r7, #4]
 80176d8:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80176da:	2300      	movs	r3, #0
 80176dc:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80176de:	687b      	ldr	r3, [r7, #4]
 80176e0:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 80176e2:	2300      	movs	r3, #0
 80176e4:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80176e6:	687b      	ldr	r3, [r7, #4]
 80176e8:	2b00      	cmp	r3, #0
 80176ea:	d10a      	bne.n	8017702 <xEventGroupSetBits+0x32>
	__asm volatile
 80176ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80176f0:	f383 8811 	msr	BASEPRI, r3
 80176f4:	f3bf 8f6f 	isb	sy
 80176f8:	f3bf 8f4f 	dsb	sy
 80176fc:	613b      	str	r3, [r7, #16]
}
 80176fe:	bf00      	nop
 8017700:	e7fe      	b.n	8017700 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8017702:	683b      	ldr	r3, [r7, #0]
 8017704:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8017708:	2b00      	cmp	r3, #0
 801770a:	d00a      	beq.n	8017722 <xEventGroupSetBits+0x52>
	__asm volatile
 801770c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017710:	f383 8811 	msr	BASEPRI, r3
 8017714:	f3bf 8f6f 	isb	sy
 8017718:	f3bf 8f4f 	dsb	sy
 801771c:	60fb      	str	r3, [r7, #12]
}
 801771e:	bf00      	nop
 8017720:	e7fe      	b.n	8017720 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8017722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017724:	3304      	adds	r3, #4
 8017726:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8017728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801772a:	3308      	adds	r3, #8
 801772c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 801772e:	f001 f887 	bl	8018840 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8017732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017734:	68db      	ldr	r3, [r3, #12]
 8017736:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8017738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801773a:	681a      	ldr	r2, [r3, #0]
 801773c:	683b      	ldr	r3, [r7, #0]
 801773e:	431a      	orrs	r2, r3
 8017740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017742:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8017744:	e03c      	b.n	80177c0 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8017746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017748:	685b      	ldr	r3, [r3, #4]
 801774a:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 801774c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801774e:	681b      	ldr	r3, [r3, #0]
 8017750:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8017752:	2300      	movs	r3, #0
 8017754:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8017756:	69bb      	ldr	r3, [r7, #24]
 8017758:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801775c:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 801775e:	69bb      	ldr	r3, [r7, #24]
 8017760:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8017764:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8017766:	697b      	ldr	r3, [r7, #20]
 8017768:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801776c:	2b00      	cmp	r3, #0
 801776e:	d108      	bne.n	8017782 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8017770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017772:	681a      	ldr	r2, [r3, #0]
 8017774:	69bb      	ldr	r3, [r7, #24]
 8017776:	4013      	ands	r3, r2
 8017778:	2b00      	cmp	r3, #0
 801777a:	d00b      	beq.n	8017794 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 801777c:	2301      	movs	r3, #1
 801777e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017780:	e008      	b.n	8017794 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8017782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017784:	681a      	ldr	r2, [r3, #0]
 8017786:	69bb      	ldr	r3, [r7, #24]
 8017788:	4013      	ands	r3, r2
 801778a:	69ba      	ldr	r2, [r7, #24]
 801778c:	429a      	cmp	r2, r3
 801778e:	d101      	bne.n	8017794 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8017790:	2301      	movs	r3, #1
 8017792:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8017794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017796:	2b00      	cmp	r3, #0
 8017798:	d010      	beq.n	80177bc <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 801779a:	697b      	ldr	r3, [r7, #20]
 801779c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80177a0:	2b00      	cmp	r3, #0
 80177a2:	d003      	beq.n	80177ac <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80177a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80177a6:	69bb      	ldr	r3, [r7, #24]
 80177a8:	4313      	orrs	r3, r2
 80177aa:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80177ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177ae:	681b      	ldr	r3, [r3, #0]
 80177b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80177b4:	4619      	mov	r1, r3
 80177b6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80177b8:	f001 fb1c 	bl	8018df4 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80177bc:	69fb      	ldr	r3, [r7, #28]
 80177be:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 80177c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80177c2:	6a3b      	ldr	r3, [r7, #32]
 80177c4:	429a      	cmp	r2, r3
 80177c6:	d1be      	bne.n	8017746 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80177c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177ca:	681a      	ldr	r2, [r3, #0]
 80177cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80177ce:	43db      	mvns	r3, r3
 80177d0:	401a      	ands	r2, r3
 80177d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177d4:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80177d6:	f001 f841 	bl	801885c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80177da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177dc:	681b      	ldr	r3, [r3, #0]
}
 80177de:	4618      	mov	r0, r3
 80177e0:	3738      	adds	r7, #56	; 0x38
 80177e2:	46bd      	mov	sp, r7
 80177e4:	bd80      	pop	{r7, pc}

080177e6 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80177e6:	b580      	push	{r7, lr}
 80177e8:	b082      	sub	sp, #8
 80177ea:	af00      	add	r7, sp, #0
 80177ec:	6078      	str	r0, [r7, #4]
 80177ee:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80177f0:	6839      	ldr	r1, [r7, #0]
 80177f2:	6878      	ldr	r0, [r7, #4]
 80177f4:	f7ff ff6c 	bl	80176d0 <xEventGroupSetBits>
}
 80177f8:	bf00      	nop
 80177fa:	3708      	adds	r7, #8
 80177fc:	46bd      	mov	sp, r7
 80177fe:	bd80      	pop	{r7, pc}

08017800 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8017800:	b580      	push	{r7, lr}
 8017802:	b082      	sub	sp, #8
 8017804:	af00      	add	r7, sp, #0
 8017806:	6078      	str	r0, [r7, #4]
 8017808:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 801780a:	6839      	ldr	r1, [r7, #0]
 801780c:	6878      	ldr	r0, [r7, #4]
 801780e:	f7ff feef 	bl	80175f0 <xEventGroupClearBits>
}
 8017812:	bf00      	nop
 8017814:	3708      	adds	r7, #8
 8017816:	46bd      	mov	sp, r7
 8017818:	bd80      	pop	{r7, pc}

0801781a <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 801781a:	b480      	push	{r7}
 801781c:	b087      	sub	sp, #28
 801781e:	af00      	add	r7, sp, #0
 8017820:	60f8      	str	r0, [r7, #12]
 8017822:	60b9      	str	r1, [r7, #8]
 8017824:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8017826:	2300      	movs	r3, #0
 8017828:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 801782a:	687b      	ldr	r3, [r7, #4]
 801782c:	2b00      	cmp	r3, #0
 801782e:	d107      	bne.n	8017840 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8017830:	68fa      	ldr	r2, [r7, #12]
 8017832:	68bb      	ldr	r3, [r7, #8]
 8017834:	4013      	ands	r3, r2
 8017836:	2b00      	cmp	r3, #0
 8017838:	d00a      	beq.n	8017850 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 801783a:	2301      	movs	r3, #1
 801783c:	617b      	str	r3, [r7, #20]
 801783e:	e007      	b.n	8017850 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8017840:	68fa      	ldr	r2, [r7, #12]
 8017842:	68bb      	ldr	r3, [r7, #8]
 8017844:	4013      	ands	r3, r2
 8017846:	68ba      	ldr	r2, [r7, #8]
 8017848:	429a      	cmp	r2, r3
 801784a:	d101      	bne.n	8017850 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 801784c:	2301      	movs	r3, #1
 801784e:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8017850:	697b      	ldr	r3, [r7, #20]
}
 8017852:	4618      	mov	r0, r3
 8017854:	371c      	adds	r7, #28
 8017856:	46bd      	mov	sp, r7
 8017858:	f85d 7b04 	ldr.w	r7, [sp], #4
 801785c:	4770      	bx	lr
	...

08017860 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8017860:	b580      	push	{r7, lr}
 8017862:	b086      	sub	sp, #24
 8017864:	af00      	add	r7, sp, #0
 8017866:	60f8      	str	r0, [r7, #12]
 8017868:	60b9      	str	r1, [r7, #8]
 801786a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 801786c:	687b      	ldr	r3, [r7, #4]
 801786e:	68ba      	ldr	r2, [r7, #8]
 8017870:	68f9      	ldr	r1, [r7, #12]
 8017872:	4804      	ldr	r0, [pc, #16]	; (8017884 <xEventGroupSetBitsFromISR+0x24>)
 8017874:	f002 f8c0 	bl	80199f8 <xTimerPendFunctionCallFromISR>
 8017878:	6178      	str	r0, [r7, #20]

		return xReturn;
 801787a:	697b      	ldr	r3, [r7, #20]
	}
 801787c:	4618      	mov	r0, r3
 801787e:	3718      	adds	r7, #24
 8017880:	46bd      	mov	sp, r7
 8017882:	bd80      	pop	{r7, pc}
 8017884:	080177e7 	.word	0x080177e7

08017888 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8017888:	b480      	push	{r7}
 801788a:	b083      	sub	sp, #12
 801788c:	af00      	add	r7, sp, #0
 801788e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8017890:	687b      	ldr	r3, [r7, #4]
 8017892:	f103 0208 	add.w	r2, r3, #8
 8017896:	687b      	ldr	r3, [r7, #4]
 8017898:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801789a:	687b      	ldr	r3, [r7, #4]
 801789c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80178a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80178a2:	687b      	ldr	r3, [r7, #4]
 80178a4:	f103 0208 	add.w	r2, r3, #8
 80178a8:	687b      	ldr	r3, [r7, #4]
 80178aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80178ac:	687b      	ldr	r3, [r7, #4]
 80178ae:	f103 0208 	add.w	r2, r3, #8
 80178b2:	687b      	ldr	r3, [r7, #4]
 80178b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80178b6:	687b      	ldr	r3, [r7, #4]
 80178b8:	2200      	movs	r2, #0
 80178ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80178bc:	bf00      	nop
 80178be:	370c      	adds	r7, #12
 80178c0:	46bd      	mov	sp, r7
 80178c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178c6:	4770      	bx	lr

080178c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80178c8:	b480      	push	{r7}
 80178ca:	b083      	sub	sp, #12
 80178cc:	af00      	add	r7, sp, #0
 80178ce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	2200      	movs	r2, #0
 80178d4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80178d6:	bf00      	nop
 80178d8:	370c      	adds	r7, #12
 80178da:	46bd      	mov	sp, r7
 80178dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178e0:	4770      	bx	lr

080178e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80178e2:	b480      	push	{r7}
 80178e4:	b085      	sub	sp, #20
 80178e6:	af00      	add	r7, sp, #0
 80178e8:	6078      	str	r0, [r7, #4]
 80178ea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80178ec:	687b      	ldr	r3, [r7, #4]
 80178ee:	685b      	ldr	r3, [r3, #4]
 80178f0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80178f2:	683b      	ldr	r3, [r7, #0]
 80178f4:	68fa      	ldr	r2, [r7, #12]
 80178f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80178f8:	68fb      	ldr	r3, [r7, #12]
 80178fa:	689a      	ldr	r2, [r3, #8]
 80178fc:	683b      	ldr	r3, [r7, #0]
 80178fe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8017900:	68fb      	ldr	r3, [r7, #12]
 8017902:	689b      	ldr	r3, [r3, #8]
 8017904:	683a      	ldr	r2, [r7, #0]
 8017906:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8017908:	68fb      	ldr	r3, [r7, #12]
 801790a:	683a      	ldr	r2, [r7, #0]
 801790c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801790e:	683b      	ldr	r3, [r7, #0]
 8017910:	687a      	ldr	r2, [r7, #4]
 8017912:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8017914:	687b      	ldr	r3, [r7, #4]
 8017916:	681b      	ldr	r3, [r3, #0]
 8017918:	1c5a      	adds	r2, r3, #1
 801791a:	687b      	ldr	r3, [r7, #4]
 801791c:	601a      	str	r2, [r3, #0]
}
 801791e:	bf00      	nop
 8017920:	3714      	adds	r7, #20
 8017922:	46bd      	mov	sp, r7
 8017924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017928:	4770      	bx	lr

0801792a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801792a:	b480      	push	{r7}
 801792c:	b085      	sub	sp, #20
 801792e:	af00      	add	r7, sp, #0
 8017930:	6078      	str	r0, [r7, #4]
 8017932:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8017934:	683b      	ldr	r3, [r7, #0]
 8017936:	681b      	ldr	r3, [r3, #0]
 8017938:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801793a:	68bb      	ldr	r3, [r7, #8]
 801793c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017940:	d103      	bne.n	801794a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8017942:	687b      	ldr	r3, [r7, #4]
 8017944:	691b      	ldr	r3, [r3, #16]
 8017946:	60fb      	str	r3, [r7, #12]
 8017948:	e00c      	b.n	8017964 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801794a:	687b      	ldr	r3, [r7, #4]
 801794c:	3308      	adds	r3, #8
 801794e:	60fb      	str	r3, [r7, #12]
 8017950:	e002      	b.n	8017958 <vListInsert+0x2e>
 8017952:	68fb      	ldr	r3, [r7, #12]
 8017954:	685b      	ldr	r3, [r3, #4]
 8017956:	60fb      	str	r3, [r7, #12]
 8017958:	68fb      	ldr	r3, [r7, #12]
 801795a:	685b      	ldr	r3, [r3, #4]
 801795c:	681b      	ldr	r3, [r3, #0]
 801795e:	68ba      	ldr	r2, [r7, #8]
 8017960:	429a      	cmp	r2, r3
 8017962:	d2f6      	bcs.n	8017952 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8017964:	68fb      	ldr	r3, [r7, #12]
 8017966:	685a      	ldr	r2, [r3, #4]
 8017968:	683b      	ldr	r3, [r7, #0]
 801796a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801796c:	683b      	ldr	r3, [r7, #0]
 801796e:	685b      	ldr	r3, [r3, #4]
 8017970:	683a      	ldr	r2, [r7, #0]
 8017972:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8017974:	683b      	ldr	r3, [r7, #0]
 8017976:	68fa      	ldr	r2, [r7, #12]
 8017978:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801797a:	68fb      	ldr	r3, [r7, #12]
 801797c:	683a      	ldr	r2, [r7, #0]
 801797e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8017980:	683b      	ldr	r3, [r7, #0]
 8017982:	687a      	ldr	r2, [r7, #4]
 8017984:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8017986:	687b      	ldr	r3, [r7, #4]
 8017988:	681b      	ldr	r3, [r3, #0]
 801798a:	1c5a      	adds	r2, r3, #1
 801798c:	687b      	ldr	r3, [r7, #4]
 801798e:	601a      	str	r2, [r3, #0]
}
 8017990:	bf00      	nop
 8017992:	3714      	adds	r7, #20
 8017994:	46bd      	mov	sp, r7
 8017996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801799a:	4770      	bx	lr

0801799c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801799c:	b480      	push	{r7}
 801799e:	b085      	sub	sp, #20
 80179a0:	af00      	add	r7, sp, #0
 80179a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80179a4:	687b      	ldr	r3, [r7, #4]
 80179a6:	691b      	ldr	r3, [r3, #16]
 80179a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80179aa:	687b      	ldr	r3, [r7, #4]
 80179ac:	685b      	ldr	r3, [r3, #4]
 80179ae:	687a      	ldr	r2, [r7, #4]
 80179b0:	6892      	ldr	r2, [r2, #8]
 80179b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80179b4:	687b      	ldr	r3, [r7, #4]
 80179b6:	689b      	ldr	r3, [r3, #8]
 80179b8:	687a      	ldr	r2, [r7, #4]
 80179ba:	6852      	ldr	r2, [r2, #4]
 80179bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80179be:	68fb      	ldr	r3, [r7, #12]
 80179c0:	685b      	ldr	r3, [r3, #4]
 80179c2:	687a      	ldr	r2, [r7, #4]
 80179c4:	429a      	cmp	r2, r3
 80179c6:	d103      	bne.n	80179d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80179c8:	687b      	ldr	r3, [r7, #4]
 80179ca:	689a      	ldr	r2, [r3, #8]
 80179cc:	68fb      	ldr	r3, [r7, #12]
 80179ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80179d0:	687b      	ldr	r3, [r7, #4]
 80179d2:	2200      	movs	r2, #0
 80179d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80179d6:	68fb      	ldr	r3, [r7, #12]
 80179d8:	681b      	ldr	r3, [r3, #0]
 80179da:	1e5a      	subs	r2, r3, #1
 80179dc:	68fb      	ldr	r3, [r7, #12]
 80179de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80179e0:	68fb      	ldr	r3, [r7, #12]
 80179e2:	681b      	ldr	r3, [r3, #0]
}
 80179e4:	4618      	mov	r0, r3
 80179e6:	3714      	adds	r7, #20
 80179e8:	46bd      	mov	sp, r7
 80179ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179ee:	4770      	bx	lr

080179f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80179f0:	b580      	push	{r7, lr}
 80179f2:	b084      	sub	sp, #16
 80179f4:	af00      	add	r7, sp, #0
 80179f6:	6078      	str	r0, [r7, #4]
 80179f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80179fa:	687b      	ldr	r3, [r7, #4]
 80179fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80179fe:	68fb      	ldr	r3, [r7, #12]
 8017a00:	2b00      	cmp	r3, #0
 8017a02:	d10a      	bne.n	8017a1a <xQueueGenericReset+0x2a>
	__asm volatile
 8017a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017a08:	f383 8811 	msr	BASEPRI, r3
 8017a0c:	f3bf 8f6f 	isb	sy
 8017a10:	f3bf 8f4f 	dsb	sy
 8017a14:	60bb      	str	r3, [r7, #8]
}
 8017a16:	bf00      	nop
 8017a18:	e7fe      	b.n	8017a18 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8017a1a:	f002 f93b 	bl	8019c94 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8017a1e:	68fb      	ldr	r3, [r7, #12]
 8017a20:	681a      	ldr	r2, [r3, #0]
 8017a22:	68fb      	ldr	r3, [r7, #12]
 8017a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017a26:	68f9      	ldr	r1, [r7, #12]
 8017a28:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8017a2a:	fb01 f303 	mul.w	r3, r1, r3
 8017a2e:	441a      	add	r2, r3
 8017a30:	68fb      	ldr	r3, [r7, #12]
 8017a32:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8017a34:	68fb      	ldr	r3, [r7, #12]
 8017a36:	2200      	movs	r2, #0
 8017a38:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8017a3a:	68fb      	ldr	r3, [r7, #12]
 8017a3c:	681a      	ldr	r2, [r3, #0]
 8017a3e:	68fb      	ldr	r3, [r7, #12]
 8017a40:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8017a42:	68fb      	ldr	r3, [r7, #12]
 8017a44:	681a      	ldr	r2, [r3, #0]
 8017a46:	68fb      	ldr	r3, [r7, #12]
 8017a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017a4a:	3b01      	subs	r3, #1
 8017a4c:	68f9      	ldr	r1, [r7, #12]
 8017a4e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8017a50:	fb01 f303 	mul.w	r3, r1, r3
 8017a54:	441a      	add	r2, r3
 8017a56:	68fb      	ldr	r3, [r7, #12]
 8017a58:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8017a5a:	68fb      	ldr	r3, [r7, #12]
 8017a5c:	22ff      	movs	r2, #255	; 0xff
 8017a5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8017a62:	68fb      	ldr	r3, [r7, #12]
 8017a64:	22ff      	movs	r2, #255	; 0xff
 8017a66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8017a6a:	683b      	ldr	r3, [r7, #0]
 8017a6c:	2b00      	cmp	r3, #0
 8017a6e:	d114      	bne.n	8017a9a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017a70:	68fb      	ldr	r3, [r7, #12]
 8017a72:	691b      	ldr	r3, [r3, #16]
 8017a74:	2b00      	cmp	r3, #0
 8017a76:	d01a      	beq.n	8017aae <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017a78:	68fb      	ldr	r3, [r7, #12]
 8017a7a:	3310      	adds	r3, #16
 8017a7c:	4618      	mov	r0, r3
 8017a7e:	f001 f955 	bl	8018d2c <xTaskRemoveFromEventList>
 8017a82:	4603      	mov	r3, r0
 8017a84:	2b00      	cmp	r3, #0
 8017a86:	d012      	beq.n	8017aae <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8017a88:	4b0c      	ldr	r3, [pc, #48]	; (8017abc <xQueueGenericReset+0xcc>)
 8017a8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017a8e:	601a      	str	r2, [r3, #0]
 8017a90:	f3bf 8f4f 	dsb	sy
 8017a94:	f3bf 8f6f 	isb	sy
 8017a98:	e009      	b.n	8017aae <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8017a9a:	68fb      	ldr	r3, [r7, #12]
 8017a9c:	3310      	adds	r3, #16
 8017a9e:	4618      	mov	r0, r3
 8017aa0:	f7ff fef2 	bl	8017888 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8017aa4:	68fb      	ldr	r3, [r7, #12]
 8017aa6:	3324      	adds	r3, #36	; 0x24
 8017aa8:	4618      	mov	r0, r3
 8017aaa:	f7ff feed 	bl	8017888 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8017aae:	f002 f921 	bl	8019cf4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8017ab2:	2301      	movs	r3, #1
}
 8017ab4:	4618      	mov	r0, r3
 8017ab6:	3710      	adds	r7, #16
 8017ab8:	46bd      	mov	sp, r7
 8017aba:	bd80      	pop	{r7, pc}
 8017abc:	e000ed04 	.word	0xe000ed04

08017ac0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8017ac0:	b580      	push	{r7, lr}
 8017ac2:	b08e      	sub	sp, #56	; 0x38
 8017ac4:	af02      	add	r7, sp, #8
 8017ac6:	60f8      	str	r0, [r7, #12]
 8017ac8:	60b9      	str	r1, [r7, #8]
 8017aca:	607a      	str	r2, [r7, #4]
 8017acc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8017ace:	68fb      	ldr	r3, [r7, #12]
 8017ad0:	2b00      	cmp	r3, #0
 8017ad2:	d10a      	bne.n	8017aea <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8017ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017ad8:	f383 8811 	msr	BASEPRI, r3
 8017adc:	f3bf 8f6f 	isb	sy
 8017ae0:	f3bf 8f4f 	dsb	sy
 8017ae4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8017ae6:	bf00      	nop
 8017ae8:	e7fe      	b.n	8017ae8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8017aea:	683b      	ldr	r3, [r7, #0]
 8017aec:	2b00      	cmp	r3, #0
 8017aee:	d10a      	bne.n	8017b06 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8017af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017af4:	f383 8811 	msr	BASEPRI, r3
 8017af8:	f3bf 8f6f 	isb	sy
 8017afc:	f3bf 8f4f 	dsb	sy
 8017b00:	627b      	str	r3, [r7, #36]	; 0x24
}
 8017b02:	bf00      	nop
 8017b04:	e7fe      	b.n	8017b04 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8017b06:	687b      	ldr	r3, [r7, #4]
 8017b08:	2b00      	cmp	r3, #0
 8017b0a:	d002      	beq.n	8017b12 <xQueueGenericCreateStatic+0x52>
 8017b0c:	68bb      	ldr	r3, [r7, #8]
 8017b0e:	2b00      	cmp	r3, #0
 8017b10:	d001      	beq.n	8017b16 <xQueueGenericCreateStatic+0x56>
 8017b12:	2301      	movs	r3, #1
 8017b14:	e000      	b.n	8017b18 <xQueueGenericCreateStatic+0x58>
 8017b16:	2300      	movs	r3, #0
 8017b18:	2b00      	cmp	r3, #0
 8017b1a:	d10a      	bne.n	8017b32 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8017b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b20:	f383 8811 	msr	BASEPRI, r3
 8017b24:	f3bf 8f6f 	isb	sy
 8017b28:	f3bf 8f4f 	dsb	sy
 8017b2c:	623b      	str	r3, [r7, #32]
}
 8017b2e:	bf00      	nop
 8017b30:	e7fe      	b.n	8017b30 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	2b00      	cmp	r3, #0
 8017b36:	d102      	bne.n	8017b3e <xQueueGenericCreateStatic+0x7e>
 8017b38:	68bb      	ldr	r3, [r7, #8]
 8017b3a:	2b00      	cmp	r3, #0
 8017b3c:	d101      	bne.n	8017b42 <xQueueGenericCreateStatic+0x82>
 8017b3e:	2301      	movs	r3, #1
 8017b40:	e000      	b.n	8017b44 <xQueueGenericCreateStatic+0x84>
 8017b42:	2300      	movs	r3, #0
 8017b44:	2b00      	cmp	r3, #0
 8017b46:	d10a      	bne.n	8017b5e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8017b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b4c:	f383 8811 	msr	BASEPRI, r3
 8017b50:	f3bf 8f6f 	isb	sy
 8017b54:	f3bf 8f4f 	dsb	sy
 8017b58:	61fb      	str	r3, [r7, #28]
}
 8017b5a:	bf00      	nop
 8017b5c:	e7fe      	b.n	8017b5c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8017b5e:	2350      	movs	r3, #80	; 0x50
 8017b60:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8017b62:	697b      	ldr	r3, [r7, #20]
 8017b64:	2b50      	cmp	r3, #80	; 0x50
 8017b66:	d00a      	beq.n	8017b7e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8017b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b6c:	f383 8811 	msr	BASEPRI, r3
 8017b70:	f3bf 8f6f 	isb	sy
 8017b74:	f3bf 8f4f 	dsb	sy
 8017b78:	61bb      	str	r3, [r7, #24]
}
 8017b7a:	bf00      	nop
 8017b7c:	e7fe      	b.n	8017b7c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8017b7e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8017b80:	683b      	ldr	r3, [r7, #0]
 8017b82:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8017b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017b86:	2b00      	cmp	r3, #0
 8017b88:	d00d      	beq.n	8017ba6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8017b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017b8c:	2201      	movs	r2, #1
 8017b8e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8017b92:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8017b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017b98:	9300      	str	r3, [sp, #0]
 8017b9a:	4613      	mov	r3, r2
 8017b9c:	687a      	ldr	r2, [r7, #4]
 8017b9e:	68b9      	ldr	r1, [r7, #8]
 8017ba0:	68f8      	ldr	r0, [r7, #12]
 8017ba2:	f000 f805 	bl	8017bb0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8017ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8017ba8:	4618      	mov	r0, r3
 8017baa:	3730      	adds	r7, #48	; 0x30
 8017bac:	46bd      	mov	sp, r7
 8017bae:	bd80      	pop	{r7, pc}

08017bb0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8017bb0:	b580      	push	{r7, lr}
 8017bb2:	b084      	sub	sp, #16
 8017bb4:	af00      	add	r7, sp, #0
 8017bb6:	60f8      	str	r0, [r7, #12]
 8017bb8:	60b9      	str	r1, [r7, #8]
 8017bba:	607a      	str	r2, [r7, #4]
 8017bbc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8017bbe:	68bb      	ldr	r3, [r7, #8]
 8017bc0:	2b00      	cmp	r3, #0
 8017bc2:	d103      	bne.n	8017bcc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8017bc4:	69bb      	ldr	r3, [r7, #24]
 8017bc6:	69ba      	ldr	r2, [r7, #24]
 8017bc8:	601a      	str	r2, [r3, #0]
 8017bca:	e002      	b.n	8017bd2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8017bcc:	69bb      	ldr	r3, [r7, #24]
 8017bce:	687a      	ldr	r2, [r7, #4]
 8017bd0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8017bd2:	69bb      	ldr	r3, [r7, #24]
 8017bd4:	68fa      	ldr	r2, [r7, #12]
 8017bd6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8017bd8:	69bb      	ldr	r3, [r7, #24]
 8017bda:	68ba      	ldr	r2, [r7, #8]
 8017bdc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8017bde:	2101      	movs	r1, #1
 8017be0:	69b8      	ldr	r0, [r7, #24]
 8017be2:	f7ff ff05 	bl	80179f0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8017be6:	69bb      	ldr	r3, [r7, #24]
 8017be8:	78fa      	ldrb	r2, [r7, #3]
 8017bea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8017bee:	bf00      	nop
 8017bf0:	3710      	adds	r7, #16
 8017bf2:	46bd      	mov	sp, r7
 8017bf4:	bd80      	pop	{r7, pc}
	...

08017bf8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8017bf8:	b580      	push	{r7, lr}
 8017bfa:	b08e      	sub	sp, #56	; 0x38
 8017bfc:	af00      	add	r7, sp, #0
 8017bfe:	60f8      	str	r0, [r7, #12]
 8017c00:	60b9      	str	r1, [r7, #8]
 8017c02:	607a      	str	r2, [r7, #4]
 8017c04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8017c06:	2300      	movs	r3, #0
 8017c08:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8017c0a:	68fb      	ldr	r3, [r7, #12]
 8017c0c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8017c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017c10:	2b00      	cmp	r3, #0
 8017c12:	d10a      	bne.n	8017c2a <xQueueGenericSend+0x32>
	__asm volatile
 8017c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017c18:	f383 8811 	msr	BASEPRI, r3
 8017c1c:	f3bf 8f6f 	isb	sy
 8017c20:	f3bf 8f4f 	dsb	sy
 8017c24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8017c26:	bf00      	nop
 8017c28:	e7fe      	b.n	8017c28 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8017c2a:	68bb      	ldr	r3, [r7, #8]
 8017c2c:	2b00      	cmp	r3, #0
 8017c2e:	d103      	bne.n	8017c38 <xQueueGenericSend+0x40>
 8017c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017c34:	2b00      	cmp	r3, #0
 8017c36:	d101      	bne.n	8017c3c <xQueueGenericSend+0x44>
 8017c38:	2301      	movs	r3, #1
 8017c3a:	e000      	b.n	8017c3e <xQueueGenericSend+0x46>
 8017c3c:	2300      	movs	r3, #0
 8017c3e:	2b00      	cmp	r3, #0
 8017c40:	d10a      	bne.n	8017c58 <xQueueGenericSend+0x60>
	__asm volatile
 8017c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017c46:	f383 8811 	msr	BASEPRI, r3
 8017c4a:	f3bf 8f6f 	isb	sy
 8017c4e:	f3bf 8f4f 	dsb	sy
 8017c52:	627b      	str	r3, [r7, #36]	; 0x24
}
 8017c54:	bf00      	nop
 8017c56:	e7fe      	b.n	8017c56 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8017c58:	683b      	ldr	r3, [r7, #0]
 8017c5a:	2b02      	cmp	r3, #2
 8017c5c:	d103      	bne.n	8017c66 <xQueueGenericSend+0x6e>
 8017c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017c62:	2b01      	cmp	r3, #1
 8017c64:	d101      	bne.n	8017c6a <xQueueGenericSend+0x72>
 8017c66:	2301      	movs	r3, #1
 8017c68:	e000      	b.n	8017c6c <xQueueGenericSend+0x74>
 8017c6a:	2300      	movs	r3, #0
 8017c6c:	2b00      	cmp	r3, #0
 8017c6e:	d10a      	bne.n	8017c86 <xQueueGenericSend+0x8e>
	__asm volatile
 8017c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017c74:	f383 8811 	msr	BASEPRI, r3
 8017c78:	f3bf 8f6f 	isb	sy
 8017c7c:	f3bf 8f4f 	dsb	sy
 8017c80:	623b      	str	r3, [r7, #32]
}
 8017c82:	bf00      	nop
 8017c84:	e7fe      	b.n	8017c84 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8017c86:	f001 fa71 	bl	801916c <xTaskGetSchedulerState>
 8017c8a:	4603      	mov	r3, r0
 8017c8c:	2b00      	cmp	r3, #0
 8017c8e:	d102      	bne.n	8017c96 <xQueueGenericSend+0x9e>
 8017c90:	687b      	ldr	r3, [r7, #4]
 8017c92:	2b00      	cmp	r3, #0
 8017c94:	d101      	bne.n	8017c9a <xQueueGenericSend+0xa2>
 8017c96:	2301      	movs	r3, #1
 8017c98:	e000      	b.n	8017c9c <xQueueGenericSend+0xa4>
 8017c9a:	2300      	movs	r3, #0
 8017c9c:	2b00      	cmp	r3, #0
 8017c9e:	d10a      	bne.n	8017cb6 <xQueueGenericSend+0xbe>
	__asm volatile
 8017ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017ca4:	f383 8811 	msr	BASEPRI, r3
 8017ca8:	f3bf 8f6f 	isb	sy
 8017cac:	f3bf 8f4f 	dsb	sy
 8017cb0:	61fb      	str	r3, [r7, #28]
}
 8017cb2:	bf00      	nop
 8017cb4:	e7fe      	b.n	8017cb4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8017cb6:	f001 ffed 	bl	8019c94 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8017cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017cbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8017cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017cc2:	429a      	cmp	r2, r3
 8017cc4:	d302      	bcc.n	8017ccc <xQueueGenericSend+0xd4>
 8017cc6:	683b      	ldr	r3, [r7, #0]
 8017cc8:	2b02      	cmp	r3, #2
 8017cca:	d129      	bne.n	8017d20 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8017ccc:	683a      	ldr	r2, [r7, #0]
 8017cce:	68b9      	ldr	r1, [r7, #8]
 8017cd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017cd2:	f000 fa0b 	bl	80180ec <prvCopyDataToQueue>
 8017cd6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8017cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017cdc:	2b00      	cmp	r3, #0
 8017cde:	d010      	beq.n	8017d02 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ce2:	3324      	adds	r3, #36	; 0x24
 8017ce4:	4618      	mov	r0, r3
 8017ce6:	f001 f821 	bl	8018d2c <xTaskRemoveFromEventList>
 8017cea:	4603      	mov	r3, r0
 8017cec:	2b00      	cmp	r3, #0
 8017cee:	d013      	beq.n	8017d18 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8017cf0:	4b3f      	ldr	r3, [pc, #252]	; (8017df0 <xQueueGenericSend+0x1f8>)
 8017cf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017cf6:	601a      	str	r2, [r3, #0]
 8017cf8:	f3bf 8f4f 	dsb	sy
 8017cfc:	f3bf 8f6f 	isb	sy
 8017d00:	e00a      	b.n	8017d18 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8017d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017d04:	2b00      	cmp	r3, #0
 8017d06:	d007      	beq.n	8017d18 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8017d08:	4b39      	ldr	r3, [pc, #228]	; (8017df0 <xQueueGenericSend+0x1f8>)
 8017d0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017d0e:	601a      	str	r2, [r3, #0]
 8017d10:	f3bf 8f4f 	dsb	sy
 8017d14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8017d18:	f001 ffec 	bl	8019cf4 <vPortExitCritical>
				return pdPASS;
 8017d1c:	2301      	movs	r3, #1
 8017d1e:	e063      	b.n	8017de8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8017d20:	687b      	ldr	r3, [r7, #4]
 8017d22:	2b00      	cmp	r3, #0
 8017d24:	d103      	bne.n	8017d2e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8017d26:	f001 ffe5 	bl	8019cf4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8017d2a:	2300      	movs	r3, #0
 8017d2c:	e05c      	b.n	8017de8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8017d2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017d30:	2b00      	cmp	r3, #0
 8017d32:	d106      	bne.n	8017d42 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8017d34:	f107 0314 	add.w	r3, r7, #20
 8017d38:	4618      	mov	r0, r3
 8017d3a:	f001 f8bd 	bl	8018eb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8017d3e:	2301      	movs	r3, #1
 8017d40:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8017d42:	f001 ffd7 	bl	8019cf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8017d46:	f000 fd7b 	bl	8018840 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8017d4a:	f001 ffa3 	bl	8019c94 <vPortEnterCritical>
 8017d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d50:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8017d54:	b25b      	sxtb	r3, r3
 8017d56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017d5a:	d103      	bne.n	8017d64 <xQueueGenericSend+0x16c>
 8017d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d5e:	2200      	movs	r2, #0
 8017d60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8017d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8017d6a:	b25b      	sxtb	r3, r3
 8017d6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017d70:	d103      	bne.n	8017d7a <xQueueGenericSend+0x182>
 8017d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d74:	2200      	movs	r2, #0
 8017d76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8017d7a:	f001 ffbb 	bl	8019cf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8017d7e:	1d3a      	adds	r2, r7, #4
 8017d80:	f107 0314 	add.w	r3, r7, #20
 8017d84:	4611      	mov	r1, r2
 8017d86:	4618      	mov	r0, r3
 8017d88:	f001 f8ac 	bl	8018ee4 <xTaskCheckForTimeOut>
 8017d8c:	4603      	mov	r3, r0
 8017d8e:	2b00      	cmp	r3, #0
 8017d90:	d124      	bne.n	8017ddc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8017d92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017d94:	f000 faa2 	bl	80182dc <prvIsQueueFull>
 8017d98:	4603      	mov	r3, r0
 8017d9a:	2b00      	cmp	r3, #0
 8017d9c:	d018      	beq.n	8017dd0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8017d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017da0:	3310      	adds	r3, #16
 8017da2:	687a      	ldr	r2, [r7, #4]
 8017da4:	4611      	mov	r1, r2
 8017da6:	4618      	mov	r0, r3
 8017da8:	f000 ff34 	bl	8018c14 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8017dac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017dae:	f000 fa2d 	bl	801820c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8017db2:	f000 fd53 	bl	801885c <xTaskResumeAll>
 8017db6:	4603      	mov	r3, r0
 8017db8:	2b00      	cmp	r3, #0
 8017dba:	f47f af7c 	bne.w	8017cb6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8017dbe:	4b0c      	ldr	r3, [pc, #48]	; (8017df0 <xQueueGenericSend+0x1f8>)
 8017dc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017dc4:	601a      	str	r2, [r3, #0]
 8017dc6:	f3bf 8f4f 	dsb	sy
 8017dca:	f3bf 8f6f 	isb	sy
 8017dce:	e772      	b.n	8017cb6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8017dd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017dd2:	f000 fa1b 	bl	801820c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8017dd6:	f000 fd41 	bl	801885c <xTaskResumeAll>
 8017dda:	e76c      	b.n	8017cb6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8017ddc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017dde:	f000 fa15 	bl	801820c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8017de2:	f000 fd3b 	bl	801885c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8017de6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8017de8:	4618      	mov	r0, r3
 8017dea:	3738      	adds	r7, #56	; 0x38
 8017dec:	46bd      	mov	sp, r7
 8017dee:	bd80      	pop	{r7, pc}
 8017df0:	e000ed04 	.word	0xe000ed04

08017df4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8017df4:	b580      	push	{r7, lr}
 8017df6:	b090      	sub	sp, #64	; 0x40
 8017df8:	af00      	add	r7, sp, #0
 8017dfa:	60f8      	str	r0, [r7, #12]
 8017dfc:	60b9      	str	r1, [r7, #8]
 8017dfe:	607a      	str	r2, [r7, #4]
 8017e00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8017e02:	68fb      	ldr	r3, [r7, #12]
 8017e04:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8017e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017e08:	2b00      	cmp	r3, #0
 8017e0a:	d10a      	bne.n	8017e22 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8017e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017e10:	f383 8811 	msr	BASEPRI, r3
 8017e14:	f3bf 8f6f 	isb	sy
 8017e18:	f3bf 8f4f 	dsb	sy
 8017e1c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8017e1e:	bf00      	nop
 8017e20:	e7fe      	b.n	8017e20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8017e22:	68bb      	ldr	r3, [r7, #8]
 8017e24:	2b00      	cmp	r3, #0
 8017e26:	d103      	bne.n	8017e30 <xQueueGenericSendFromISR+0x3c>
 8017e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017e2c:	2b00      	cmp	r3, #0
 8017e2e:	d101      	bne.n	8017e34 <xQueueGenericSendFromISR+0x40>
 8017e30:	2301      	movs	r3, #1
 8017e32:	e000      	b.n	8017e36 <xQueueGenericSendFromISR+0x42>
 8017e34:	2300      	movs	r3, #0
 8017e36:	2b00      	cmp	r3, #0
 8017e38:	d10a      	bne.n	8017e50 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8017e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017e3e:	f383 8811 	msr	BASEPRI, r3
 8017e42:	f3bf 8f6f 	isb	sy
 8017e46:	f3bf 8f4f 	dsb	sy
 8017e4a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8017e4c:	bf00      	nop
 8017e4e:	e7fe      	b.n	8017e4e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8017e50:	683b      	ldr	r3, [r7, #0]
 8017e52:	2b02      	cmp	r3, #2
 8017e54:	d103      	bne.n	8017e5e <xQueueGenericSendFromISR+0x6a>
 8017e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017e58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017e5a:	2b01      	cmp	r3, #1
 8017e5c:	d101      	bne.n	8017e62 <xQueueGenericSendFromISR+0x6e>
 8017e5e:	2301      	movs	r3, #1
 8017e60:	e000      	b.n	8017e64 <xQueueGenericSendFromISR+0x70>
 8017e62:	2300      	movs	r3, #0
 8017e64:	2b00      	cmp	r3, #0
 8017e66:	d10a      	bne.n	8017e7e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8017e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017e6c:	f383 8811 	msr	BASEPRI, r3
 8017e70:	f3bf 8f6f 	isb	sy
 8017e74:	f3bf 8f4f 	dsb	sy
 8017e78:	623b      	str	r3, [r7, #32]
}
 8017e7a:	bf00      	nop
 8017e7c:	e7fe      	b.n	8017e7c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8017e7e:	f001 ffeb 	bl	8019e58 <vPortValidateInterruptPriority>
	__asm volatile
 8017e82:	f3ef 8211 	mrs	r2, BASEPRI
 8017e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017e8a:	f383 8811 	msr	BASEPRI, r3
 8017e8e:	f3bf 8f6f 	isb	sy
 8017e92:	f3bf 8f4f 	dsb	sy
 8017e96:	61fa      	str	r2, [r7, #28]
 8017e98:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8017e9a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8017e9c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8017e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ea0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8017ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017ea6:	429a      	cmp	r2, r3
 8017ea8:	d302      	bcc.n	8017eb0 <xQueueGenericSendFromISR+0xbc>
 8017eaa:	683b      	ldr	r3, [r7, #0]
 8017eac:	2b02      	cmp	r3, #2
 8017eae:	d12f      	bne.n	8017f10 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8017eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017eb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8017eb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8017ec0:	683a      	ldr	r2, [r7, #0]
 8017ec2:	68b9      	ldr	r1, [r7, #8]
 8017ec4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8017ec6:	f000 f911 	bl	80180ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8017eca:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8017ece:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017ed2:	d112      	bne.n	8017efa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8017ed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017ed8:	2b00      	cmp	r3, #0
 8017eda:	d016      	beq.n	8017f0a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ede:	3324      	adds	r3, #36	; 0x24
 8017ee0:	4618      	mov	r0, r3
 8017ee2:	f000 ff23 	bl	8018d2c <xTaskRemoveFromEventList>
 8017ee6:	4603      	mov	r3, r0
 8017ee8:	2b00      	cmp	r3, #0
 8017eea:	d00e      	beq.n	8017f0a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8017eec:	687b      	ldr	r3, [r7, #4]
 8017eee:	2b00      	cmp	r3, #0
 8017ef0:	d00b      	beq.n	8017f0a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8017ef2:	687b      	ldr	r3, [r7, #4]
 8017ef4:	2201      	movs	r2, #1
 8017ef6:	601a      	str	r2, [r3, #0]
 8017ef8:	e007      	b.n	8017f0a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8017efa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017efe:	3301      	adds	r3, #1
 8017f00:	b2db      	uxtb	r3, r3
 8017f02:	b25a      	sxtb	r2, r3
 8017f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017f06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8017f0a:	2301      	movs	r3, #1
 8017f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8017f0e:	e001      	b.n	8017f14 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8017f10:	2300      	movs	r3, #0
 8017f12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8017f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017f16:	617b      	str	r3, [r7, #20]
	__asm volatile
 8017f18:	697b      	ldr	r3, [r7, #20]
 8017f1a:	f383 8811 	msr	BASEPRI, r3
}
 8017f1e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8017f20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8017f22:	4618      	mov	r0, r3
 8017f24:	3740      	adds	r7, #64	; 0x40
 8017f26:	46bd      	mov	sp, r7
 8017f28:	bd80      	pop	{r7, pc}
	...

08017f2c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8017f2c:	b580      	push	{r7, lr}
 8017f2e:	b08c      	sub	sp, #48	; 0x30
 8017f30:	af00      	add	r7, sp, #0
 8017f32:	60f8      	str	r0, [r7, #12]
 8017f34:	60b9      	str	r1, [r7, #8]
 8017f36:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8017f38:	2300      	movs	r3, #0
 8017f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8017f3c:	68fb      	ldr	r3, [r7, #12]
 8017f3e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8017f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017f42:	2b00      	cmp	r3, #0
 8017f44:	d10a      	bne.n	8017f5c <xQueueReceive+0x30>
	__asm volatile
 8017f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017f4a:	f383 8811 	msr	BASEPRI, r3
 8017f4e:	f3bf 8f6f 	isb	sy
 8017f52:	f3bf 8f4f 	dsb	sy
 8017f56:	623b      	str	r3, [r7, #32]
}
 8017f58:	bf00      	nop
 8017f5a:	e7fe      	b.n	8017f5a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8017f5c:	68bb      	ldr	r3, [r7, #8]
 8017f5e:	2b00      	cmp	r3, #0
 8017f60:	d103      	bne.n	8017f6a <xQueueReceive+0x3e>
 8017f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017f66:	2b00      	cmp	r3, #0
 8017f68:	d101      	bne.n	8017f6e <xQueueReceive+0x42>
 8017f6a:	2301      	movs	r3, #1
 8017f6c:	e000      	b.n	8017f70 <xQueueReceive+0x44>
 8017f6e:	2300      	movs	r3, #0
 8017f70:	2b00      	cmp	r3, #0
 8017f72:	d10a      	bne.n	8017f8a <xQueueReceive+0x5e>
	__asm volatile
 8017f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017f78:	f383 8811 	msr	BASEPRI, r3
 8017f7c:	f3bf 8f6f 	isb	sy
 8017f80:	f3bf 8f4f 	dsb	sy
 8017f84:	61fb      	str	r3, [r7, #28]
}
 8017f86:	bf00      	nop
 8017f88:	e7fe      	b.n	8017f88 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8017f8a:	f001 f8ef 	bl	801916c <xTaskGetSchedulerState>
 8017f8e:	4603      	mov	r3, r0
 8017f90:	2b00      	cmp	r3, #0
 8017f92:	d102      	bne.n	8017f9a <xQueueReceive+0x6e>
 8017f94:	687b      	ldr	r3, [r7, #4]
 8017f96:	2b00      	cmp	r3, #0
 8017f98:	d101      	bne.n	8017f9e <xQueueReceive+0x72>
 8017f9a:	2301      	movs	r3, #1
 8017f9c:	e000      	b.n	8017fa0 <xQueueReceive+0x74>
 8017f9e:	2300      	movs	r3, #0
 8017fa0:	2b00      	cmp	r3, #0
 8017fa2:	d10a      	bne.n	8017fba <xQueueReceive+0x8e>
	__asm volatile
 8017fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017fa8:	f383 8811 	msr	BASEPRI, r3
 8017fac:	f3bf 8f6f 	isb	sy
 8017fb0:	f3bf 8f4f 	dsb	sy
 8017fb4:	61bb      	str	r3, [r7, #24]
}
 8017fb6:	bf00      	nop
 8017fb8:	e7fe      	b.n	8017fb8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8017fba:	f001 fe6b 	bl	8019c94 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017fc2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017fc6:	2b00      	cmp	r3, #0
 8017fc8:	d01f      	beq.n	801800a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8017fca:	68b9      	ldr	r1, [r7, #8]
 8017fcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017fce:	f000 f8f7 	bl	80181c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8017fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017fd4:	1e5a      	subs	r2, r3, #1
 8017fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017fd8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017fdc:	691b      	ldr	r3, [r3, #16]
 8017fde:	2b00      	cmp	r3, #0
 8017fe0:	d00f      	beq.n	8018002 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017fe4:	3310      	adds	r3, #16
 8017fe6:	4618      	mov	r0, r3
 8017fe8:	f000 fea0 	bl	8018d2c <xTaskRemoveFromEventList>
 8017fec:	4603      	mov	r3, r0
 8017fee:	2b00      	cmp	r3, #0
 8017ff0:	d007      	beq.n	8018002 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8017ff2:	4b3d      	ldr	r3, [pc, #244]	; (80180e8 <xQueueReceive+0x1bc>)
 8017ff4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017ff8:	601a      	str	r2, [r3, #0]
 8017ffa:	f3bf 8f4f 	dsb	sy
 8017ffe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8018002:	f001 fe77 	bl	8019cf4 <vPortExitCritical>
				return pdPASS;
 8018006:	2301      	movs	r3, #1
 8018008:	e069      	b.n	80180de <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801800a:	687b      	ldr	r3, [r7, #4]
 801800c:	2b00      	cmp	r3, #0
 801800e:	d103      	bne.n	8018018 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8018010:	f001 fe70 	bl	8019cf4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8018014:	2300      	movs	r3, #0
 8018016:	e062      	b.n	80180de <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8018018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801801a:	2b00      	cmp	r3, #0
 801801c:	d106      	bne.n	801802c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801801e:	f107 0310 	add.w	r3, r7, #16
 8018022:	4618      	mov	r0, r3
 8018024:	f000 ff48 	bl	8018eb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8018028:	2301      	movs	r3, #1
 801802a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801802c:	f001 fe62 	bl	8019cf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8018030:	f000 fc06 	bl	8018840 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8018034:	f001 fe2e 	bl	8019c94 <vPortEnterCritical>
 8018038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801803a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801803e:	b25b      	sxtb	r3, r3
 8018040:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018044:	d103      	bne.n	801804e <xQueueReceive+0x122>
 8018046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018048:	2200      	movs	r2, #0
 801804a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801804e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018050:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8018054:	b25b      	sxtb	r3, r3
 8018056:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801805a:	d103      	bne.n	8018064 <xQueueReceive+0x138>
 801805c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801805e:	2200      	movs	r2, #0
 8018060:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8018064:	f001 fe46 	bl	8019cf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8018068:	1d3a      	adds	r2, r7, #4
 801806a:	f107 0310 	add.w	r3, r7, #16
 801806e:	4611      	mov	r1, r2
 8018070:	4618      	mov	r0, r3
 8018072:	f000 ff37 	bl	8018ee4 <xTaskCheckForTimeOut>
 8018076:	4603      	mov	r3, r0
 8018078:	2b00      	cmp	r3, #0
 801807a:	d123      	bne.n	80180c4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801807c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801807e:	f000 f917 	bl	80182b0 <prvIsQueueEmpty>
 8018082:	4603      	mov	r3, r0
 8018084:	2b00      	cmp	r3, #0
 8018086:	d017      	beq.n	80180b8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8018088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801808a:	3324      	adds	r3, #36	; 0x24
 801808c:	687a      	ldr	r2, [r7, #4]
 801808e:	4611      	mov	r1, r2
 8018090:	4618      	mov	r0, r3
 8018092:	f000 fdbf 	bl	8018c14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8018096:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018098:	f000 f8b8 	bl	801820c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801809c:	f000 fbde 	bl	801885c <xTaskResumeAll>
 80180a0:	4603      	mov	r3, r0
 80180a2:	2b00      	cmp	r3, #0
 80180a4:	d189      	bne.n	8017fba <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80180a6:	4b10      	ldr	r3, [pc, #64]	; (80180e8 <xQueueReceive+0x1bc>)
 80180a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80180ac:	601a      	str	r2, [r3, #0]
 80180ae:	f3bf 8f4f 	dsb	sy
 80180b2:	f3bf 8f6f 	isb	sy
 80180b6:	e780      	b.n	8017fba <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80180b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80180ba:	f000 f8a7 	bl	801820c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80180be:	f000 fbcd 	bl	801885c <xTaskResumeAll>
 80180c2:	e77a      	b.n	8017fba <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80180c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80180c6:	f000 f8a1 	bl	801820c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80180ca:	f000 fbc7 	bl	801885c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80180ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80180d0:	f000 f8ee 	bl	80182b0 <prvIsQueueEmpty>
 80180d4:	4603      	mov	r3, r0
 80180d6:	2b00      	cmp	r3, #0
 80180d8:	f43f af6f 	beq.w	8017fba <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80180dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80180de:	4618      	mov	r0, r3
 80180e0:	3730      	adds	r7, #48	; 0x30
 80180e2:	46bd      	mov	sp, r7
 80180e4:	bd80      	pop	{r7, pc}
 80180e6:	bf00      	nop
 80180e8:	e000ed04 	.word	0xe000ed04

080180ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80180ec:	b580      	push	{r7, lr}
 80180ee:	b086      	sub	sp, #24
 80180f0:	af00      	add	r7, sp, #0
 80180f2:	60f8      	str	r0, [r7, #12]
 80180f4:	60b9      	str	r1, [r7, #8]
 80180f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80180f8:	2300      	movs	r3, #0
 80180fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80180fc:	68fb      	ldr	r3, [r7, #12]
 80180fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8018100:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8018102:	68fb      	ldr	r3, [r7, #12]
 8018104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018106:	2b00      	cmp	r3, #0
 8018108:	d10d      	bne.n	8018126 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801810a:	68fb      	ldr	r3, [r7, #12]
 801810c:	681b      	ldr	r3, [r3, #0]
 801810e:	2b00      	cmp	r3, #0
 8018110:	d14d      	bne.n	80181ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8018112:	68fb      	ldr	r3, [r7, #12]
 8018114:	689b      	ldr	r3, [r3, #8]
 8018116:	4618      	mov	r0, r3
 8018118:	f001 f846 	bl	80191a8 <xTaskPriorityDisinherit>
 801811c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801811e:	68fb      	ldr	r3, [r7, #12]
 8018120:	2200      	movs	r2, #0
 8018122:	609a      	str	r2, [r3, #8]
 8018124:	e043      	b.n	80181ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8018126:	687b      	ldr	r3, [r7, #4]
 8018128:	2b00      	cmp	r3, #0
 801812a:	d119      	bne.n	8018160 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801812c:	68fb      	ldr	r3, [r7, #12]
 801812e:	6858      	ldr	r0, [r3, #4]
 8018130:	68fb      	ldr	r3, [r7, #12]
 8018132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018134:	461a      	mov	r2, r3
 8018136:	68b9      	ldr	r1, [r7, #8]
 8018138:	f002 f8e2 	bl	801a300 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801813c:	68fb      	ldr	r3, [r7, #12]
 801813e:	685a      	ldr	r2, [r3, #4]
 8018140:	68fb      	ldr	r3, [r7, #12]
 8018142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018144:	441a      	add	r2, r3
 8018146:	68fb      	ldr	r3, [r7, #12]
 8018148:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801814a:	68fb      	ldr	r3, [r7, #12]
 801814c:	685a      	ldr	r2, [r3, #4]
 801814e:	68fb      	ldr	r3, [r7, #12]
 8018150:	689b      	ldr	r3, [r3, #8]
 8018152:	429a      	cmp	r2, r3
 8018154:	d32b      	bcc.n	80181ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8018156:	68fb      	ldr	r3, [r7, #12]
 8018158:	681a      	ldr	r2, [r3, #0]
 801815a:	68fb      	ldr	r3, [r7, #12]
 801815c:	605a      	str	r2, [r3, #4]
 801815e:	e026      	b.n	80181ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8018160:	68fb      	ldr	r3, [r7, #12]
 8018162:	68d8      	ldr	r0, [r3, #12]
 8018164:	68fb      	ldr	r3, [r7, #12]
 8018166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018168:	461a      	mov	r2, r3
 801816a:	68b9      	ldr	r1, [r7, #8]
 801816c:	f002 f8c8 	bl	801a300 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8018170:	68fb      	ldr	r3, [r7, #12]
 8018172:	68da      	ldr	r2, [r3, #12]
 8018174:	68fb      	ldr	r3, [r7, #12]
 8018176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018178:	425b      	negs	r3, r3
 801817a:	441a      	add	r2, r3
 801817c:	68fb      	ldr	r3, [r7, #12]
 801817e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8018180:	68fb      	ldr	r3, [r7, #12]
 8018182:	68da      	ldr	r2, [r3, #12]
 8018184:	68fb      	ldr	r3, [r7, #12]
 8018186:	681b      	ldr	r3, [r3, #0]
 8018188:	429a      	cmp	r2, r3
 801818a:	d207      	bcs.n	801819c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801818c:	68fb      	ldr	r3, [r7, #12]
 801818e:	689a      	ldr	r2, [r3, #8]
 8018190:	68fb      	ldr	r3, [r7, #12]
 8018192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018194:	425b      	negs	r3, r3
 8018196:	441a      	add	r2, r3
 8018198:	68fb      	ldr	r3, [r7, #12]
 801819a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801819c:	687b      	ldr	r3, [r7, #4]
 801819e:	2b02      	cmp	r3, #2
 80181a0:	d105      	bne.n	80181ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80181a2:	693b      	ldr	r3, [r7, #16]
 80181a4:	2b00      	cmp	r3, #0
 80181a6:	d002      	beq.n	80181ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80181a8:	693b      	ldr	r3, [r7, #16]
 80181aa:	3b01      	subs	r3, #1
 80181ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80181ae:	693b      	ldr	r3, [r7, #16]
 80181b0:	1c5a      	adds	r2, r3, #1
 80181b2:	68fb      	ldr	r3, [r7, #12]
 80181b4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80181b6:	697b      	ldr	r3, [r7, #20]
}
 80181b8:	4618      	mov	r0, r3
 80181ba:	3718      	adds	r7, #24
 80181bc:	46bd      	mov	sp, r7
 80181be:	bd80      	pop	{r7, pc}

080181c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80181c0:	b580      	push	{r7, lr}
 80181c2:	b082      	sub	sp, #8
 80181c4:	af00      	add	r7, sp, #0
 80181c6:	6078      	str	r0, [r7, #4]
 80181c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80181ca:	687b      	ldr	r3, [r7, #4]
 80181cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80181ce:	2b00      	cmp	r3, #0
 80181d0:	d018      	beq.n	8018204 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80181d2:	687b      	ldr	r3, [r7, #4]
 80181d4:	68da      	ldr	r2, [r3, #12]
 80181d6:	687b      	ldr	r3, [r7, #4]
 80181d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80181da:	441a      	add	r2, r3
 80181dc:	687b      	ldr	r3, [r7, #4]
 80181de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80181e0:	687b      	ldr	r3, [r7, #4]
 80181e2:	68da      	ldr	r2, [r3, #12]
 80181e4:	687b      	ldr	r3, [r7, #4]
 80181e6:	689b      	ldr	r3, [r3, #8]
 80181e8:	429a      	cmp	r2, r3
 80181ea:	d303      	bcc.n	80181f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80181ec:	687b      	ldr	r3, [r7, #4]
 80181ee:	681a      	ldr	r2, [r3, #0]
 80181f0:	687b      	ldr	r3, [r7, #4]
 80181f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80181f4:	687b      	ldr	r3, [r7, #4]
 80181f6:	68d9      	ldr	r1, [r3, #12]
 80181f8:	687b      	ldr	r3, [r7, #4]
 80181fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80181fc:	461a      	mov	r2, r3
 80181fe:	6838      	ldr	r0, [r7, #0]
 8018200:	f002 f87e 	bl	801a300 <memcpy>
	}
}
 8018204:	bf00      	nop
 8018206:	3708      	adds	r7, #8
 8018208:	46bd      	mov	sp, r7
 801820a:	bd80      	pop	{r7, pc}

0801820c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801820c:	b580      	push	{r7, lr}
 801820e:	b084      	sub	sp, #16
 8018210:	af00      	add	r7, sp, #0
 8018212:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8018214:	f001 fd3e 	bl	8019c94 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8018218:	687b      	ldr	r3, [r7, #4]
 801821a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801821e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8018220:	e011      	b.n	8018246 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8018222:	687b      	ldr	r3, [r7, #4]
 8018224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018226:	2b00      	cmp	r3, #0
 8018228:	d012      	beq.n	8018250 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801822a:	687b      	ldr	r3, [r7, #4]
 801822c:	3324      	adds	r3, #36	; 0x24
 801822e:	4618      	mov	r0, r3
 8018230:	f000 fd7c 	bl	8018d2c <xTaskRemoveFromEventList>
 8018234:	4603      	mov	r3, r0
 8018236:	2b00      	cmp	r3, #0
 8018238:	d001      	beq.n	801823e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801823a:	f000 feb5 	bl	8018fa8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801823e:	7bfb      	ldrb	r3, [r7, #15]
 8018240:	3b01      	subs	r3, #1
 8018242:	b2db      	uxtb	r3, r3
 8018244:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8018246:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801824a:	2b00      	cmp	r3, #0
 801824c:	dce9      	bgt.n	8018222 <prvUnlockQueue+0x16>
 801824e:	e000      	b.n	8018252 <prvUnlockQueue+0x46>
					break;
 8018250:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8018252:	687b      	ldr	r3, [r7, #4]
 8018254:	22ff      	movs	r2, #255	; 0xff
 8018256:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801825a:	f001 fd4b 	bl	8019cf4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801825e:	f001 fd19 	bl	8019c94 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8018268:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801826a:	e011      	b.n	8018290 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801826c:	687b      	ldr	r3, [r7, #4]
 801826e:	691b      	ldr	r3, [r3, #16]
 8018270:	2b00      	cmp	r3, #0
 8018272:	d012      	beq.n	801829a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8018274:	687b      	ldr	r3, [r7, #4]
 8018276:	3310      	adds	r3, #16
 8018278:	4618      	mov	r0, r3
 801827a:	f000 fd57 	bl	8018d2c <xTaskRemoveFromEventList>
 801827e:	4603      	mov	r3, r0
 8018280:	2b00      	cmp	r3, #0
 8018282:	d001      	beq.n	8018288 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8018284:	f000 fe90 	bl	8018fa8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8018288:	7bbb      	ldrb	r3, [r7, #14]
 801828a:	3b01      	subs	r3, #1
 801828c:	b2db      	uxtb	r3, r3
 801828e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8018290:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018294:	2b00      	cmp	r3, #0
 8018296:	dce9      	bgt.n	801826c <prvUnlockQueue+0x60>
 8018298:	e000      	b.n	801829c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801829a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801829c:	687b      	ldr	r3, [r7, #4]
 801829e:	22ff      	movs	r2, #255	; 0xff
 80182a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80182a4:	f001 fd26 	bl	8019cf4 <vPortExitCritical>
}
 80182a8:	bf00      	nop
 80182aa:	3710      	adds	r7, #16
 80182ac:	46bd      	mov	sp, r7
 80182ae:	bd80      	pop	{r7, pc}

080182b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80182b0:	b580      	push	{r7, lr}
 80182b2:	b084      	sub	sp, #16
 80182b4:	af00      	add	r7, sp, #0
 80182b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80182b8:	f001 fcec 	bl	8019c94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80182bc:	687b      	ldr	r3, [r7, #4]
 80182be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80182c0:	2b00      	cmp	r3, #0
 80182c2:	d102      	bne.n	80182ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80182c4:	2301      	movs	r3, #1
 80182c6:	60fb      	str	r3, [r7, #12]
 80182c8:	e001      	b.n	80182ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80182ca:	2300      	movs	r3, #0
 80182cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80182ce:	f001 fd11 	bl	8019cf4 <vPortExitCritical>

	return xReturn;
 80182d2:	68fb      	ldr	r3, [r7, #12]
}
 80182d4:	4618      	mov	r0, r3
 80182d6:	3710      	adds	r7, #16
 80182d8:	46bd      	mov	sp, r7
 80182da:	bd80      	pop	{r7, pc}

080182dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80182dc:	b580      	push	{r7, lr}
 80182de:	b084      	sub	sp, #16
 80182e0:	af00      	add	r7, sp, #0
 80182e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80182e4:	f001 fcd6 	bl	8019c94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80182e8:	687b      	ldr	r3, [r7, #4]
 80182ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80182ec:	687b      	ldr	r3, [r7, #4]
 80182ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80182f0:	429a      	cmp	r2, r3
 80182f2:	d102      	bne.n	80182fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80182f4:	2301      	movs	r3, #1
 80182f6:	60fb      	str	r3, [r7, #12]
 80182f8:	e001      	b.n	80182fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80182fa:	2300      	movs	r3, #0
 80182fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80182fe:	f001 fcf9 	bl	8019cf4 <vPortExitCritical>

	return xReturn;
 8018302:	68fb      	ldr	r3, [r7, #12]
}
 8018304:	4618      	mov	r0, r3
 8018306:	3710      	adds	r7, #16
 8018308:	46bd      	mov	sp, r7
 801830a:	bd80      	pop	{r7, pc}

0801830c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801830c:	b480      	push	{r7}
 801830e:	b085      	sub	sp, #20
 8018310:	af00      	add	r7, sp, #0
 8018312:	6078      	str	r0, [r7, #4]
 8018314:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8018316:	2300      	movs	r3, #0
 8018318:	60fb      	str	r3, [r7, #12]
 801831a:	e014      	b.n	8018346 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 801831c:	4a0f      	ldr	r2, [pc, #60]	; (801835c <vQueueAddToRegistry+0x50>)
 801831e:	68fb      	ldr	r3, [r7, #12]
 8018320:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8018324:	2b00      	cmp	r3, #0
 8018326:	d10b      	bne.n	8018340 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8018328:	490c      	ldr	r1, [pc, #48]	; (801835c <vQueueAddToRegistry+0x50>)
 801832a:	68fb      	ldr	r3, [r7, #12]
 801832c:	683a      	ldr	r2, [r7, #0]
 801832e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8018332:	4a0a      	ldr	r2, [pc, #40]	; (801835c <vQueueAddToRegistry+0x50>)
 8018334:	68fb      	ldr	r3, [r7, #12]
 8018336:	00db      	lsls	r3, r3, #3
 8018338:	4413      	add	r3, r2
 801833a:	687a      	ldr	r2, [r7, #4]
 801833c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801833e:	e006      	b.n	801834e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8018340:	68fb      	ldr	r3, [r7, #12]
 8018342:	3301      	adds	r3, #1
 8018344:	60fb      	str	r3, [r7, #12]
 8018346:	68fb      	ldr	r3, [r7, #12]
 8018348:	2b07      	cmp	r3, #7
 801834a:	d9e7      	bls.n	801831c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801834c:	bf00      	nop
 801834e:	bf00      	nop
 8018350:	3714      	adds	r7, #20
 8018352:	46bd      	mov	sp, r7
 8018354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018358:	4770      	bx	lr
 801835a:	bf00      	nop
 801835c:	240026d8 	.word	0x240026d8

08018360 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8018360:	b580      	push	{r7, lr}
 8018362:	b086      	sub	sp, #24
 8018364:	af00      	add	r7, sp, #0
 8018366:	60f8      	str	r0, [r7, #12]
 8018368:	60b9      	str	r1, [r7, #8]
 801836a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 801836c:	68fb      	ldr	r3, [r7, #12]
 801836e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8018370:	f001 fc90 	bl	8019c94 <vPortEnterCritical>
 8018374:	697b      	ldr	r3, [r7, #20]
 8018376:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801837a:	b25b      	sxtb	r3, r3
 801837c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018380:	d103      	bne.n	801838a <vQueueWaitForMessageRestricted+0x2a>
 8018382:	697b      	ldr	r3, [r7, #20]
 8018384:	2200      	movs	r2, #0
 8018386:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801838a:	697b      	ldr	r3, [r7, #20]
 801838c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8018390:	b25b      	sxtb	r3, r3
 8018392:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018396:	d103      	bne.n	80183a0 <vQueueWaitForMessageRestricted+0x40>
 8018398:	697b      	ldr	r3, [r7, #20]
 801839a:	2200      	movs	r2, #0
 801839c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80183a0:	f001 fca8 	bl	8019cf4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80183a4:	697b      	ldr	r3, [r7, #20]
 80183a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80183a8:	2b00      	cmp	r3, #0
 80183aa:	d106      	bne.n	80183ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80183ac:	697b      	ldr	r3, [r7, #20]
 80183ae:	3324      	adds	r3, #36	; 0x24
 80183b0:	687a      	ldr	r2, [r7, #4]
 80183b2:	68b9      	ldr	r1, [r7, #8]
 80183b4:	4618      	mov	r0, r3
 80183b6:	f000 fc8d 	bl	8018cd4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80183ba:	6978      	ldr	r0, [r7, #20]
 80183bc:	f7ff ff26 	bl	801820c <prvUnlockQueue>
	}
 80183c0:	bf00      	nop
 80183c2:	3718      	adds	r7, #24
 80183c4:	46bd      	mov	sp, r7
 80183c6:	bd80      	pop	{r7, pc}

080183c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80183c8:	b580      	push	{r7, lr}
 80183ca:	b08e      	sub	sp, #56	; 0x38
 80183cc:	af04      	add	r7, sp, #16
 80183ce:	60f8      	str	r0, [r7, #12]
 80183d0:	60b9      	str	r1, [r7, #8]
 80183d2:	607a      	str	r2, [r7, #4]
 80183d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80183d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80183d8:	2b00      	cmp	r3, #0
 80183da:	d10a      	bne.n	80183f2 <xTaskCreateStatic+0x2a>
	__asm volatile
 80183dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80183e0:	f383 8811 	msr	BASEPRI, r3
 80183e4:	f3bf 8f6f 	isb	sy
 80183e8:	f3bf 8f4f 	dsb	sy
 80183ec:	623b      	str	r3, [r7, #32]
}
 80183ee:	bf00      	nop
 80183f0:	e7fe      	b.n	80183f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80183f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80183f4:	2b00      	cmp	r3, #0
 80183f6:	d10a      	bne.n	801840e <xTaskCreateStatic+0x46>
	__asm volatile
 80183f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80183fc:	f383 8811 	msr	BASEPRI, r3
 8018400:	f3bf 8f6f 	isb	sy
 8018404:	f3bf 8f4f 	dsb	sy
 8018408:	61fb      	str	r3, [r7, #28]
}
 801840a:	bf00      	nop
 801840c:	e7fe      	b.n	801840c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801840e:	235c      	movs	r3, #92	; 0x5c
 8018410:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8018412:	693b      	ldr	r3, [r7, #16]
 8018414:	2b5c      	cmp	r3, #92	; 0x5c
 8018416:	d00a      	beq.n	801842e <xTaskCreateStatic+0x66>
	__asm volatile
 8018418:	f04f 0350 	mov.w	r3, #80	; 0x50
 801841c:	f383 8811 	msr	BASEPRI, r3
 8018420:	f3bf 8f6f 	isb	sy
 8018424:	f3bf 8f4f 	dsb	sy
 8018428:	61bb      	str	r3, [r7, #24]
}
 801842a:	bf00      	nop
 801842c:	e7fe      	b.n	801842c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801842e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8018430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018432:	2b00      	cmp	r3, #0
 8018434:	d01e      	beq.n	8018474 <xTaskCreateStatic+0xac>
 8018436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018438:	2b00      	cmp	r3, #0
 801843a:	d01b      	beq.n	8018474 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801843c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801843e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8018440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018442:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8018444:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8018446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018448:	2202      	movs	r2, #2
 801844a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801844e:	2300      	movs	r3, #0
 8018450:	9303      	str	r3, [sp, #12]
 8018452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018454:	9302      	str	r3, [sp, #8]
 8018456:	f107 0314 	add.w	r3, r7, #20
 801845a:	9301      	str	r3, [sp, #4]
 801845c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801845e:	9300      	str	r3, [sp, #0]
 8018460:	683b      	ldr	r3, [r7, #0]
 8018462:	687a      	ldr	r2, [r7, #4]
 8018464:	68b9      	ldr	r1, [r7, #8]
 8018466:	68f8      	ldr	r0, [r7, #12]
 8018468:	f000 f850 	bl	801850c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801846c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801846e:	f000 f8dd 	bl	801862c <prvAddNewTaskToReadyList>
 8018472:	e001      	b.n	8018478 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8018474:	2300      	movs	r3, #0
 8018476:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8018478:	697b      	ldr	r3, [r7, #20]
	}
 801847a:	4618      	mov	r0, r3
 801847c:	3728      	adds	r7, #40	; 0x28
 801847e:	46bd      	mov	sp, r7
 8018480:	bd80      	pop	{r7, pc}

08018482 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8018482:	b580      	push	{r7, lr}
 8018484:	b08c      	sub	sp, #48	; 0x30
 8018486:	af04      	add	r7, sp, #16
 8018488:	60f8      	str	r0, [r7, #12]
 801848a:	60b9      	str	r1, [r7, #8]
 801848c:	603b      	str	r3, [r7, #0]
 801848e:	4613      	mov	r3, r2
 8018490:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8018492:	88fb      	ldrh	r3, [r7, #6]
 8018494:	009b      	lsls	r3, r3, #2
 8018496:	4618      	mov	r0, r3
 8018498:	f001 fd1e 	bl	8019ed8 <pvPortMalloc>
 801849c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801849e:	697b      	ldr	r3, [r7, #20]
 80184a0:	2b00      	cmp	r3, #0
 80184a2:	d00e      	beq.n	80184c2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80184a4:	205c      	movs	r0, #92	; 0x5c
 80184a6:	f001 fd17 	bl	8019ed8 <pvPortMalloc>
 80184aa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80184ac:	69fb      	ldr	r3, [r7, #28]
 80184ae:	2b00      	cmp	r3, #0
 80184b0:	d003      	beq.n	80184ba <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80184b2:	69fb      	ldr	r3, [r7, #28]
 80184b4:	697a      	ldr	r2, [r7, #20]
 80184b6:	631a      	str	r2, [r3, #48]	; 0x30
 80184b8:	e005      	b.n	80184c6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80184ba:	6978      	ldr	r0, [r7, #20]
 80184bc:	f001 fdd8 	bl	801a070 <vPortFree>
 80184c0:	e001      	b.n	80184c6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80184c2:	2300      	movs	r3, #0
 80184c4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80184c6:	69fb      	ldr	r3, [r7, #28]
 80184c8:	2b00      	cmp	r3, #0
 80184ca:	d017      	beq.n	80184fc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80184cc:	69fb      	ldr	r3, [r7, #28]
 80184ce:	2200      	movs	r2, #0
 80184d0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80184d4:	88fa      	ldrh	r2, [r7, #6]
 80184d6:	2300      	movs	r3, #0
 80184d8:	9303      	str	r3, [sp, #12]
 80184da:	69fb      	ldr	r3, [r7, #28]
 80184dc:	9302      	str	r3, [sp, #8]
 80184de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184e0:	9301      	str	r3, [sp, #4]
 80184e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184e4:	9300      	str	r3, [sp, #0]
 80184e6:	683b      	ldr	r3, [r7, #0]
 80184e8:	68b9      	ldr	r1, [r7, #8]
 80184ea:	68f8      	ldr	r0, [r7, #12]
 80184ec:	f000 f80e 	bl	801850c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80184f0:	69f8      	ldr	r0, [r7, #28]
 80184f2:	f000 f89b 	bl	801862c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80184f6:	2301      	movs	r3, #1
 80184f8:	61bb      	str	r3, [r7, #24]
 80184fa:	e002      	b.n	8018502 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80184fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018500:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8018502:	69bb      	ldr	r3, [r7, #24]
	}
 8018504:	4618      	mov	r0, r3
 8018506:	3720      	adds	r7, #32
 8018508:	46bd      	mov	sp, r7
 801850a:	bd80      	pop	{r7, pc}

0801850c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801850c:	b580      	push	{r7, lr}
 801850e:	b088      	sub	sp, #32
 8018510:	af00      	add	r7, sp, #0
 8018512:	60f8      	str	r0, [r7, #12]
 8018514:	60b9      	str	r1, [r7, #8]
 8018516:	607a      	str	r2, [r7, #4]
 8018518:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801851a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801851c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801851e:	687b      	ldr	r3, [r7, #4]
 8018520:	009b      	lsls	r3, r3, #2
 8018522:	461a      	mov	r2, r3
 8018524:	21a5      	movs	r1, #165	; 0xa5
 8018526:	f001 fef9 	bl	801a31c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801852a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801852c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801852e:	6879      	ldr	r1, [r7, #4]
 8018530:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8018534:	440b      	add	r3, r1
 8018536:	009b      	lsls	r3, r3, #2
 8018538:	4413      	add	r3, r2
 801853a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801853c:	69bb      	ldr	r3, [r7, #24]
 801853e:	f023 0307 	bic.w	r3, r3, #7
 8018542:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8018544:	69bb      	ldr	r3, [r7, #24]
 8018546:	f003 0307 	and.w	r3, r3, #7
 801854a:	2b00      	cmp	r3, #0
 801854c:	d00a      	beq.n	8018564 <prvInitialiseNewTask+0x58>
	__asm volatile
 801854e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018552:	f383 8811 	msr	BASEPRI, r3
 8018556:	f3bf 8f6f 	isb	sy
 801855a:	f3bf 8f4f 	dsb	sy
 801855e:	617b      	str	r3, [r7, #20]
}
 8018560:	bf00      	nop
 8018562:	e7fe      	b.n	8018562 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8018564:	68bb      	ldr	r3, [r7, #8]
 8018566:	2b00      	cmp	r3, #0
 8018568:	d01f      	beq.n	80185aa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801856a:	2300      	movs	r3, #0
 801856c:	61fb      	str	r3, [r7, #28]
 801856e:	e012      	b.n	8018596 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8018570:	68ba      	ldr	r2, [r7, #8]
 8018572:	69fb      	ldr	r3, [r7, #28]
 8018574:	4413      	add	r3, r2
 8018576:	7819      	ldrb	r1, [r3, #0]
 8018578:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801857a:	69fb      	ldr	r3, [r7, #28]
 801857c:	4413      	add	r3, r2
 801857e:	3334      	adds	r3, #52	; 0x34
 8018580:	460a      	mov	r2, r1
 8018582:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8018584:	68ba      	ldr	r2, [r7, #8]
 8018586:	69fb      	ldr	r3, [r7, #28]
 8018588:	4413      	add	r3, r2
 801858a:	781b      	ldrb	r3, [r3, #0]
 801858c:	2b00      	cmp	r3, #0
 801858e:	d006      	beq.n	801859e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8018590:	69fb      	ldr	r3, [r7, #28]
 8018592:	3301      	adds	r3, #1
 8018594:	61fb      	str	r3, [r7, #28]
 8018596:	69fb      	ldr	r3, [r7, #28]
 8018598:	2b0f      	cmp	r3, #15
 801859a:	d9e9      	bls.n	8018570 <prvInitialiseNewTask+0x64>
 801859c:	e000      	b.n	80185a0 <prvInitialiseNewTask+0x94>
			{
				break;
 801859e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80185a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185a2:	2200      	movs	r2, #0
 80185a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80185a8:	e003      	b.n	80185b2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80185aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185ac:	2200      	movs	r2, #0
 80185ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80185b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185b4:	2b37      	cmp	r3, #55	; 0x37
 80185b6:	d901      	bls.n	80185bc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80185b8:	2337      	movs	r3, #55	; 0x37
 80185ba:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80185bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80185c0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80185c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80185c6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80185c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185ca:	2200      	movs	r2, #0
 80185cc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80185ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185d0:	3304      	adds	r3, #4
 80185d2:	4618      	mov	r0, r3
 80185d4:	f7ff f978 	bl	80178c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80185d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185da:	3318      	adds	r3, #24
 80185dc:	4618      	mov	r0, r3
 80185de:	f7ff f973 	bl	80178c8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80185e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80185e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80185e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185ea:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80185ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80185f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80185f6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80185f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185fa:	2200      	movs	r2, #0
 80185fc:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80185fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018600:	2200      	movs	r2, #0
 8018602:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8018606:	683a      	ldr	r2, [r7, #0]
 8018608:	68f9      	ldr	r1, [r7, #12]
 801860a:	69b8      	ldr	r0, [r7, #24]
 801860c:	f001 fa14 	bl	8019a38 <pxPortInitialiseStack>
 8018610:	4602      	mov	r2, r0
 8018612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018614:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8018616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018618:	2b00      	cmp	r3, #0
 801861a:	d002      	beq.n	8018622 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801861c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801861e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018620:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8018622:	bf00      	nop
 8018624:	3720      	adds	r7, #32
 8018626:	46bd      	mov	sp, r7
 8018628:	bd80      	pop	{r7, pc}
	...

0801862c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801862c:	b580      	push	{r7, lr}
 801862e:	b082      	sub	sp, #8
 8018630:	af00      	add	r7, sp, #0
 8018632:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8018634:	f001 fb2e 	bl	8019c94 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8018638:	4b2d      	ldr	r3, [pc, #180]	; (80186f0 <prvAddNewTaskToReadyList+0xc4>)
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	3301      	adds	r3, #1
 801863e:	4a2c      	ldr	r2, [pc, #176]	; (80186f0 <prvAddNewTaskToReadyList+0xc4>)
 8018640:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8018642:	4b2c      	ldr	r3, [pc, #176]	; (80186f4 <prvAddNewTaskToReadyList+0xc8>)
 8018644:	681b      	ldr	r3, [r3, #0]
 8018646:	2b00      	cmp	r3, #0
 8018648:	d109      	bne.n	801865e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801864a:	4a2a      	ldr	r2, [pc, #168]	; (80186f4 <prvAddNewTaskToReadyList+0xc8>)
 801864c:	687b      	ldr	r3, [r7, #4]
 801864e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8018650:	4b27      	ldr	r3, [pc, #156]	; (80186f0 <prvAddNewTaskToReadyList+0xc4>)
 8018652:	681b      	ldr	r3, [r3, #0]
 8018654:	2b01      	cmp	r3, #1
 8018656:	d110      	bne.n	801867a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8018658:	f000 fcca 	bl	8018ff0 <prvInitialiseTaskLists>
 801865c:	e00d      	b.n	801867a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801865e:	4b26      	ldr	r3, [pc, #152]	; (80186f8 <prvAddNewTaskToReadyList+0xcc>)
 8018660:	681b      	ldr	r3, [r3, #0]
 8018662:	2b00      	cmp	r3, #0
 8018664:	d109      	bne.n	801867a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8018666:	4b23      	ldr	r3, [pc, #140]	; (80186f4 <prvAddNewTaskToReadyList+0xc8>)
 8018668:	681b      	ldr	r3, [r3, #0]
 801866a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801866c:	687b      	ldr	r3, [r7, #4]
 801866e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018670:	429a      	cmp	r2, r3
 8018672:	d802      	bhi.n	801867a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8018674:	4a1f      	ldr	r2, [pc, #124]	; (80186f4 <prvAddNewTaskToReadyList+0xc8>)
 8018676:	687b      	ldr	r3, [r7, #4]
 8018678:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801867a:	4b20      	ldr	r3, [pc, #128]	; (80186fc <prvAddNewTaskToReadyList+0xd0>)
 801867c:	681b      	ldr	r3, [r3, #0]
 801867e:	3301      	adds	r3, #1
 8018680:	4a1e      	ldr	r2, [pc, #120]	; (80186fc <prvAddNewTaskToReadyList+0xd0>)
 8018682:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8018684:	4b1d      	ldr	r3, [pc, #116]	; (80186fc <prvAddNewTaskToReadyList+0xd0>)
 8018686:	681a      	ldr	r2, [r3, #0]
 8018688:	687b      	ldr	r3, [r7, #4]
 801868a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801868c:	687b      	ldr	r3, [r7, #4]
 801868e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018690:	4b1b      	ldr	r3, [pc, #108]	; (8018700 <prvAddNewTaskToReadyList+0xd4>)
 8018692:	681b      	ldr	r3, [r3, #0]
 8018694:	429a      	cmp	r2, r3
 8018696:	d903      	bls.n	80186a0 <prvAddNewTaskToReadyList+0x74>
 8018698:	687b      	ldr	r3, [r7, #4]
 801869a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801869c:	4a18      	ldr	r2, [pc, #96]	; (8018700 <prvAddNewTaskToReadyList+0xd4>)
 801869e:	6013      	str	r3, [r2, #0]
 80186a0:	687b      	ldr	r3, [r7, #4]
 80186a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80186a4:	4613      	mov	r3, r2
 80186a6:	009b      	lsls	r3, r3, #2
 80186a8:	4413      	add	r3, r2
 80186aa:	009b      	lsls	r3, r3, #2
 80186ac:	4a15      	ldr	r2, [pc, #84]	; (8018704 <prvAddNewTaskToReadyList+0xd8>)
 80186ae:	441a      	add	r2, r3
 80186b0:	687b      	ldr	r3, [r7, #4]
 80186b2:	3304      	adds	r3, #4
 80186b4:	4619      	mov	r1, r3
 80186b6:	4610      	mov	r0, r2
 80186b8:	f7ff f913 	bl	80178e2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80186bc:	f001 fb1a 	bl	8019cf4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80186c0:	4b0d      	ldr	r3, [pc, #52]	; (80186f8 <prvAddNewTaskToReadyList+0xcc>)
 80186c2:	681b      	ldr	r3, [r3, #0]
 80186c4:	2b00      	cmp	r3, #0
 80186c6:	d00e      	beq.n	80186e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80186c8:	4b0a      	ldr	r3, [pc, #40]	; (80186f4 <prvAddNewTaskToReadyList+0xc8>)
 80186ca:	681b      	ldr	r3, [r3, #0]
 80186cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80186ce:	687b      	ldr	r3, [r7, #4]
 80186d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80186d2:	429a      	cmp	r2, r3
 80186d4:	d207      	bcs.n	80186e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80186d6:	4b0c      	ldr	r3, [pc, #48]	; (8018708 <prvAddNewTaskToReadyList+0xdc>)
 80186d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80186dc:	601a      	str	r2, [r3, #0]
 80186de:	f3bf 8f4f 	dsb	sy
 80186e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80186e6:	bf00      	nop
 80186e8:	3708      	adds	r7, #8
 80186ea:	46bd      	mov	sp, r7
 80186ec:	bd80      	pop	{r7, pc}
 80186ee:	bf00      	nop
 80186f0:	24002bec 	.word	0x24002bec
 80186f4:	24002718 	.word	0x24002718
 80186f8:	24002bf8 	.word	0x24002bf8
 80186fc:	24002c08 	.word	0x24002c08
 8018700:	24002bf4 	.word	0x24002bf4
 8018704:	2400271c 	.word	0x2400271c
 8018708:	e000ed04 	.word	0xe000ed04

0801870c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801870c:	b580      	push	{r7, lr}
 801870e:	b084      	sub	sp, #16
 8018710:	af00      	add	r7, sp, #0
 8018712:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8018714:	2300      	movs	r3, #0
 8018716:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8018718:	687b      	ldr	r3, [r7, #4]
 801871a:	2b00      	cmp	r3, #0
 801871c:	d017      	beq.n	801874e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801871e:	4b13      	ldr	r3, [pc, #76]	; (801876c <vTaskDelay+0x60>)
 8018720:	681b      	ldr	r3, [r3, #0]
 8018722:	2b00      	cmp	r3, #0
 8018724:	d00a      	beq.n	801873c <vTaskDelay+0x30>
	__asm volatile
 8018726:	f04f 0350 	mov.w	r3, #80	; 0x50
 801872a:	f383 8811 	msr	BASEPRI, r3
 801872e:	f3bf 8f6f 	isb	sy
 8018732:	f3bf 8f4f 	dsb	sy
 8018736:	60bb      	str	r3, [r7, #8]
}
 8018738:	bf00      	nop
 801873a:	e7fe      	b.n	801873a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801873c:	f000 f880 	bl	8018840 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8018740:	2100      	movs	r1, #0
 8018742:	6878      	ldr	r0, [r7, #4]
 8018744:	f000 fdb6 	bl	80192b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8018748:	f000 f888 	bl	801885c <xTaskResumeAll>
 801874c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801874e:	68fb      	ldr	r3, [r7, #12]
 8018750:	2b00      	cmp	r3, #0
 8018752:	d107      	bne.n	8018764 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8018754:	4b06      	ldr	r3, [pc, #24]	; (8018770 <vTaskDelay+0x64>)
 8018756:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801875a:	601a      	str	r2, [r3, #0]
 801875c:	f3bf 8f4f 	dsb	sy
 8018760:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8018764:	bf00      	nop
 8018766:	3710      	adds	r7, #16
 8018768:	46bd      	mov	sp, r7
 801876a:	bd80      	pop	{r7, pc}
 801876c:	24002c14 	.word	0x24002c14
 8018770:	e000ed04 	.word	0xe000ed04

08018774 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8018774:	b580      	push	{r7, lr}
 8018776:	b08a      	sub	sp, #40	; 0x28
 8018778:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801877a:	2300      	movs	r3, #0
 801877c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801877e:	2300      	movs	r3, #0
 8018780:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8018782:	463a      	mov	r2, r7
 8018784:	1d39      	adds	r1, r7, #4
 8018786:	f107 0308 	add.w	r3, r7, #8
 801878a:	4618      	mov	r0, r3
 801878c:	f7fe fddc 	bl	8017348 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8018790:	6839      	ldr	r1, [r7, #0]
 8018792:	687b      	ldr	r3, [r7, #4]
 8018794:	68ba      	ldr	r2, [r7, #8]
 8018796:	9202      	str	r2, [sp, #8]
 8018798:	9301      	str	r3, [sp, #4]
 801879a:	2300      	movs	r3, #0
 801879c:	9300      	str	r3, [sp, #0]
 801879e:	2300      	movs	r3, #0
 80187a0:	460a      	mov	r2, r1
 80187a2:	4921      	ldr	r1, [pc, #132]	; (8018828 <vTaskStartScheduler+0xb4>)
 80187a4:	4821      	ldr	r0, [pc, #132]	; (801882c <vTaskStartScheduler+0xb8>)
 80187a6:	f7ff fe0f 	bl	80183c8 <xTaskCreateStatic>
 80187aa:	4603      	mov	r3, r0
 80187ac:	4a20      	ldr	r2, [pc, #128]	; (8018830 <vTaskStartScheduler+0xbc>)
 80187ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80187b0:	4b1f      	ldr	r3, [pc, #124]	; (8018830 <vTaskStartScheduler+0xbc>)
 80187b2:	681b      	ldr	r3, [r3, #0]
 80187b4:	2b00      	cmp	r3, #0
 80187b6:	d002      	beq.n	80187be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80187b8:	2301      	movs	r3, #1
 80187ba:	617b      	str	r3, [r7, #20]
 80187bc:	e001      	b.n	80187c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80187be:	2300      	movs	r3, #0
 80187c0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80187c2:	697b      	ldr	r3, [r7, #20]
 80187c4:	2b01      	cmp	r3, #1
 80187c6:	d102      	bne.n	80187ce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80187c8:	f000 fdc8 	bl	801935c <xTimerCreateTimerTask>
 80187cc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80187ce:	697b      	ldr	r3, [r7, #20]
 80187d0:	2b01      	cmp	r3, #1
 80187d2:	d116      	bne.n	8018802 <vTaskStartScheduler+0x8e>
	__asm volatile
 80187d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80187d8:	f383 8811 	msr	BASEPRI, r3
 80187dc:	f3bf 8f6f 	isb	sy
 80187e0:	f3bf 8f4f 	dsb	sy
 80187e4:	613b      	str	r3, [r7, #16]
}
 80187e6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80187e8:	4b12      	ldr	r3, [pc, #72]	; (8018834 <vTaskStartScheduler+0xc0>)
 80187ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80187ee:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80187f0:	4b11      	ldr	r3, [pc, #68]	; (8018838 <vTaskStartScheduler+0xc4>)
 80187f2:	2201      	movs	r2, #1
 80187f4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80187f6:	4b11      	ldr	r3, [pc, #68]	; (801883c <vTaskStartScheduler+0xc8>)
 80187f8:	2200      	movs	r2, #0
 80187fa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80187fc:	f001 f9a8 	bl	8019b50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8018800:	e00e      	b.n	8018820 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8018802:	697b      	ldr	r3, [r7, #20]
 8018804:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018808:	d10a      	bne.n	8018820 <vTaskStartScheduler+0xac>
	__asm volatile
 801880a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801880e:	f383 8811 	msr	BASEPRI, r3
 8018812:	f3bf 8f6f 	isb	sy
 8018816:	f3bf 8f4f 	dsb	sy
 801881a:	60fb      	str	r3, [r7, #12]
}
 801881c:	bf00      	nop
 801881e:	e7fe      	b.n	801881e <vTaskStartScheduler+0xaa>
}
 8018820:	bf00      	nop
 8018822:	3718      	adds	r7, #24
 8018824:	46bd      	mov	sp, r7
 8018826:	bd80      	pop	{r7, pc}
 8018828:	0801af90 	.word	0x0801af90
 801882c:	08018fc1 	.word	0x08018fc1
 8018830:	24002c10 	.word	0x24002c10
 8018834:	24002c0c 	.word	0x24002c0c
 8018838:	24002bf8 	.word	0x24002bf8
 801883c:	24002bf0 	.word	0x24002bf0

08018840 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8018840:	b480      	push	{r7}
 8018842:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8018844:	4b04      	ldr	r3, [pc, #16]	; (8018858 <vTaskSuspendAll+0x18>)
 8018846:	681b      	ldr	r3, [r3, #0]
 8018848:	3301      	adds	r3, #1
 801884a:	4a03      	ldr	r2, [pc, #12]	; (8018858 <vTaskSuspendAll+0x18>)
 801884c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801884e:	bf00      	nop
 8018850:	46bd      	mov	sp, r7
 8018852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018856:	4770      	bx	lr
 8018858:	24002c14 	.word	0x24002c14

0801885c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801885c:	b580      	push	{r7, lr}
 801885e:	b084      	sub	sp, #16
 8018860:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8018862:	2300      	movs	r3, #0
 8018864:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8018866:	2300      	movs	r3, #0
 8018868:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801886a:	4b42      	ldr	r3, [pc, #264]	; (8018974 <xTaskResumeAll+0x118>)
 801886c:	681b      	ldr	r3, [r3, #0]
 801886e:	2b00      	cmp	r3, #0
 8018870:	d10a      	bne.n	8018888 <xTaskResumeAll+0x2c>
	__asm volatile
 8018872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018876:	f383 8811 	msr	BASEPRI, r3
 801887a:	f3bf 8f6f 	isb	sy
 801887e:	f3bf 8f4f 	dsb	sy
 8018882:	603b      	str	r3, [r7, #0]
}
 8018884:	bf00      	nop
 8018886:	e7fe      	b.n	8018886 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8018888:	f001 fa04 	bl	8019c94 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801888c:	4b39      	ldr	r3, [pc, #228]	; (8018974 <xTaskResumeAll+0x118>)
 801888e:	681b      	ldr	r3, [r3, #0]
 8018890:	3b01      	subs	r3, #1
 8018892:	4a38      	ldr	r2, [pc, #224]	; (8018974 <xTaskResumeAll+0x118>)
 8018894:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018896:	4b37      	ldr	r3, [pc, #220]	; (8018974 <xTaskResumeAll+0x118>)
 8018898:	681b      	ldr	r3, [r3, #0]
 801889a:	2b00      	cmp	r3, #0
 801889c:	d162      	bne.n	8018964 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801889e:	4b36      	ldr	r3, [pc, #216]	; (8018978 <xTaskResumeAll+0x11c>)
 80188a0:	681b      	ldr	r3, [r3, #0]
 80188a2:	2b00      	cmp	r3, #0
 80188a4:	d05e      	beq.n	8018964 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80188a6:	e02f      	b.n	8018908 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80188a8:	4b34      	ldr	r3, [pc, #208]	; (801897c <xTaskResumeAll+0x120>)
 80188aa:	68db      	ldr	r3, [r3, #12]
 80188ac:	68db      	ldr	r3, [r3, #12]
 80188ae:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80188b0:	68fb      	ldr	r3, [r7, #12]
 80188b2:	3318      	adds	r3, #24
 80188b4:	4618      	mov	r0, r3
 80188b6:	f7ff f871 	bl	801799c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80188ba:	68fb      	ldr	r3, [r7, #12]
 80188bc:	3304      	adds	r3, #4
 80188be:	4618      	mov	r0, r3
 80188c0:	f7ff f86c 	bl	801799c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80188c4:	68fb      	ldr	r3, [r7, #12]
 80188c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80188c8:	4b2d      	ldr	r3, [pc, #180]	; (8018980 <xTaskResumeAll+0x124>)
 80188ca:	681b      	ldr	r3, [r3, #0]
 80188cc:	429a      	cmp	r2, r3
 80188ce:	d903      	bls.n	80188d8 <xTaskResumeAll+0x7c>
 80188d0:	68fb      	ldr	r3, [r7, #12]
 80188d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80188d4:	4a2a      	ldr	r2, [pc, #168]	; (8018980 <xTaskResumeAll+0x124>)
 80188d6:	6013      	str	r3, [r2, #0]
 80188d8:	68fb      	ldr	r3, [r7, #12]
 80188da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80188dc:	4613      	mov	r3, r2
 80188de:	009b      	lsls	r3, r3, #2
 80188e0:	4413      	add	r3, r2
 80188e2:	009b      	lsls	r3, r3, #2
 80188e4:	4a27      	ldr	r2, [pc, #156]	; (8018984 <xTaskResumeAll+0x128>)
 80188e6:	441a      	add	r2, r3
 80188e8:	68fb      	ldr	r3, [r7, #12]
 80188ea:	3304      	adds	r3, #4
 80188ec:	4619      	mov	r1, r3
 80188ee:	4610      	mov	r0, r2
 80188f0:	f7fe fff7 	bl	80178e2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80188f4:	68fb      	ldr	r3, [r7, #12]
 80188f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80188f8:	4b23      	ldr	r3, [pc, #140]	; (8018988 <xTaskResumeAll+0x12c>)
 80188fa:	681b      	ldr	r3, [r3, #0]
 80188fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80188fe:	429a      	cmp	r2, r3
 8018900:	d302      	bcc.n	8018908 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8018902:	4b22      	ldr	r3, [pc, #136]	; (801898c <xTaskResumeAll+0x130>)
 8018904:	2201      	movs	r2, #1
 8018906:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8018908:	4b1c      	ldr	r3, [pc, #112]	; (801897c <xTaskResumeAll+0x120>)
 801890a:	681b      	ldr	r3, [r3, #0]
 801890c:	2b00      	cmp	r3, #0
 801890e:	d1cb      	bne.n	80188a8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8018910:	68fb      	ldr	r3, [r7, #12]
 8018912:	2b00      	cmp	r3, #0
 8018914:	d001      	beq.n	801891a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8018916:	f000 fc09 	bl	801912c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801891a:	4b1d      	ldr	r3, [pc, #116]	; (8018990 <xTaskResumeAll+0x134>)
 801891c:	681b      	ldr	r3, [r3, #0]
 801891e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8018920:	687b      	ldr	r3, [r7, #4]
 8018922:	2b00      	cmp	r3, #0
 8018924:	d010      	beq.n	8018948 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8018926:	f000 f847 	bl	80189b8 <xTaskIncrementTick>
 801892a:	4603      	mov	r3, r0
 801892c:	2b00      	cmp	r3, #0
 801892e:	d002      	beq.n	8018936 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8018930:	4b16      	ldr	r3, [pc, #88]	; (801898c <xTaskResumeAll+0x130>)
 8018932:	2201      	movs	r2, #1
 8018934:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8018936:	687b      	ldr	r3, [r7, #4]
 8018938:	3b01      	subs	r3, #1
 801893a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801893c:	687b      	ldr	r3, [r7, #4]
 801893e:	2b00      	cmp	r3, #0
 8018940:	d1f1      	bne.n	8018926 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8018942:	4b13      	ldr	r3, [pc, #76]	; (8018990 <xTaskResumeAll+0x134>)
 8018944:	2200      	movs	r2, #0
 8018946:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8018948:	4b10      	ldr	r3, [pc, #64]	; (801898c <xTaskResumeAll+0x130>)
 801894a:	681b      	ldr	r3, [r3, #0]
 801894c:	2b00      	cmp	r3, #0
 801894e:	d009      	beq.n	8018964 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8018950:	2301      	movs	r3, #1
 8018952:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8018954:	4b0f      	ldr	r3, [pc, #60]	; (8018994 <xTaskResumeAll+0x138>)
 8018956:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801895a:	601a      	str	r2, [r3, #0]
 801895c:	f3bf 8f4f 	dsb	sy
 8018960:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8018964:	f001 f9c6 	bl	8019cf4 <vPortExitCritical>

	return xAlreadyYielded;
 8018968:	68bb      	ldr	r3, [r7, #8]
}
 801896a:	4618      	mov	r0, r3
 801896c:	3710      	adds	r7, #16
 801896e:	46bd      	mov	sp, r7
 8018970:	bd80      	pop	{r7, pc}
 8018972:	bf00      	nop
 8018974:	24002c14 	.word	0x24002c14
 8018978:	24002bec 	.word	0x24002bec
 801897c:	24002bac 	.word	0x24002bac
 8018980:	24002bf4 	.word	0x24002bf4
 8018984:	2400271c 	.word	0x2400271c
 8018988:	24002718 	.word	0x24002718
 801898c:	24002c00 	.word	0x24002c00
 8018990:	24002bfc 	.word	0x24002bfc
 8018994:	e000ed04 	.word	0xe000ed04

08018998 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8018998:	b480      	push	{r7}
 801899a:	b083      	sub	sp, #12
 801899c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801899e:	4b05      	ldr	r3, [pc, #20]	; (80189b4 <xTaskGetTickCount+0x1c>)
 80189a0:	681b      	ldr	r3, [r3, #0]
 80189a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80189a4:	687b      	ldr	r3, [r7, #4]
}
 80189a6:	4618      	mov	r0, r3
 80189a8:	370c      	adds	r7, #12
 80189aa:	46bd      	mov	sp, r7
 80189ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189b0:	4770      	bx	lr
 80189b2:	bf00      	nop
 80189b4:	24002bf0 	.word	0x24002bf0

080189b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80189b8:	b580      	push	{r7, lr}
 80189ba:	b086      	sub	sp, #24
 80189bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80189be:	2300      	movs	r3, #0
 80189c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80189c2:	4b53      	ldr	r3, [pc, #332]	; (8018b10 <xTaskIncrementTick+0x158>)
 80189c4:	681b      	ldr	r3, [r3, #0]
 80189c6:	2b00      	cmp	r3, #0
 80189c8:	f040 8095 	bne.w	8018af6 <xTaskIncrementTick+0x13e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80189cc:	4b51      	ldr	r3, [pc, #324]	; (8018b14 <xTaskIncrementTick+0x15c>)
 80189ce:	681b      	ldr	r3, [r3, #0]
 80189d0:	3301      	adds	r3, #1
 80189d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80189d4:	4a4f      	ldr	r2, [pc, #316]	; (8018b14 <xTaskIncrementTick+0x15c>)
 80189d6:	693b      	ldr	r3, [r7, #16]
 80189d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80189da:	693b      	ldr	r3, [r7, #16]
 80189dc:	2b00      	cmp	r3, #0
 80189de:	d120      	bne.n	8018a22 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80189e0:	4b4d      	ldr	r3, [pc, #308]	; (8018b18 <xTaskIncrementTick+0x160>)
 80189e2:	681b      	ldr	r3, [r3, #0]
 80189e4:	681b      	ldr	r3, [r3, #0]
 80189e6:	2b00      	cmp	r3, #0
 80189e8:	d00a      	beq.n	8018a00 <xTaskIncrementTick+0x48>
	__asm volatile
 80189ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80189ee:	f383 8811 	msr	BASEPRI, r3
 80189f2:	f3bf 8f6f 	isb	sy
 80189f6:	f3bf 8f4f 	dsb	sy
 80189fa:	603b      	str	r3, [r7, #0]
}
 80189fc:	bf00      	nop
 80189fe:	e7fe      	b.n	80189fe <xTaskIncrementTick+0x46>
 8018a00:	4b45      	ldr	r3, [pc, #276]	; (8018b18 <xTaskIncrementTick+0x160>)
 8018a02:	681b      	ldr	r3, [r3, #0]
 8018a04:	60fb      	str	r3, [r7, #12]
 8018a06:	4b45      	ldr	r3, [pc, #276]	; (8018b1c <xTaskIncrementTick+0x164>)
 8018a08:	681b      	ldr	r3, [r3, #0]
 8018a0a:	4a43      	ldr	r2, [pc, #268]	; (8018b18 <xTaskIncrementTick+0x160>)
 8018a0c:	6013      	str	r3, [r2, #0]
 8018a0e:	4a43      	ldr	r2, [pc, #268]	; (8018b1c <xTaskIncrementTick+0x164>)
 8018a10:	68fb      	ldr	r3, [r7, #12]
 8018a12:	6013      	str	r3, [r2, #0]
 8018a14:	4b42      	ldr	r3, [pc, #264]	; (8018b20 <xTaskIncrementTick+0x168>)
 8018a16:	681b      	ldr	r3, [r3, #0]
 8018a18:	3301      	adds	r3, #1
 8018a1a:	4a41      	ldr	r2, [pc, #260]	; (8018b20 <xTaskIncrementTick+0x168>)
 8018a1c:	6013      	str	r3, [r2, #0]
 8018a1e:	f000 fb85 	bl	801912c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8018a22:	4b40      	ldr	r3, [pc, #256]	; (8018b24 <xTaskIncrementTick+0x16c>)
 8018a24:	681b      	ldr	r3, [r3, #0]
 8018a26:	693a      	ldr	r2, [r7, #16]
 8018a28:	429a      	cmp	r2, r3
 8018a2a:	d349      	bcc.n	8018ac0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8018a2c:	4b3a      	ldr	r3, [pc, #232]	; (8018b18 <xTaskIncrementTick+0x160>)
 8018a2e:	681b      	ldr	r3, [r3, #0]
 8018a30:	681b      	ldr	r3, [r3, #0]
 8018a32:	2b00      	cmp	r3, #0
 8018a34:	d104      	bne.n	8018a40 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018a36:	4b3b      	ldr	r3, [pc, #236]	; (8018b24 <xTaskIncrementTick+0x16c>)
 8018a38:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018a3c:	601a      	str	r2, [r3, #0]
					break;
 8018a3e:	e03f      	b.n	8018ac0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018a40:	4b35      	ldr	r3, [pc, #212]	; (8018b18 <xTaskIncrementTick+0x160>)
 8018a42:	681b      	ldr	r3, [r3, #0]
 8018a44:	68db      	ldr	r3, [r3, #12]
 8018a46:	68db      	ldr	r3, [r3, #12]
 8018a48:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8018a4a:	68bb      	ldr	r3, [r7, #8]
 8018a4c:	685b      	ldr	r3, [r3, #4]
 8018a4e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8018a50:	693a      	ldr	r2, [r7, #16]
 8018a52:	687b      	ldr	r3, [r7, #4]
 8018a54:	429a      	cmp	r2, r3
 8018a56:	d203      	bcs.n	8018a60 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8018a58:	4a32      	ldr	r2, [pc, #200]	; (8018b24 <xTaskIncrementTick+0x16c>)
 8018a5a:	687b      	ldr	r3, [r7, #4]
 8018a5c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8018a5e:	e02f      	b.n	8018ac0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8018a60:	68bb      	ldr	r3, [r7, #8]
 8018a62:	3304      	adds	r3, #4
 8018a64:	4618      	mov	r0, r3
 8018a66:	f7fe ff99 	bl	801799c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8018a6a:	68bb      	ldr	r3, [r7, #8]
 8018a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018a6e:	2b00      	cmp	r3, #0
 8018a70:	d004      	beq.n	8018a7c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8018a72:	68bb      	ldr	r3, [r7, #8]
 8018a74:	3318      	adds	r3, #24
 8018a76:	4618      	mov	r0, r3
 8018a78:	f7fe ff90 	bl	801799c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8018a7c:	68bb      	ldr	r3, [r7, #8]
 8018a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018a80:	4b29      	ldr	r3, [pc, #164]	; (8018b28 <xTaskIncrementTick+0x170>)
 8018a82:	681b      	ldr	r3, [r3, #0]
 8018a84:	429a      	cmp	r2, r3
 8018a86:	d903      	bls.n	8018a90 <xTaskIncrementTick+0xd8>
 8018a88:	68bb      	ldr	r3, [r7, #8]
 8018a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018a8c:	4a26      	ldr	r2, [pc, #152]	; (8018b28 <xTaskIncrementTick+0x170>)
 8018a8e:	6013      	str	r3, [r2, #0]
 8018a90:	68bb      	ldr	r3, [r7, #8]
 8018a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018a94:	4613      	mov	r3, r2
 8018a96:	009b      	lsls	r3, r3, #2
 8018a98:	4413      	add	r3, r2
 8018a9a:	009b      	lsls	r3, r3, #2
 8018a9c:	4a23      	ldr	r2, [pc, #140]	; (8018b2c <xTaskIncrementTick+0x174>)
 8018a9e:	441a      	add	r2, r3
 8018aa0:	68bb      	ldr	r3, [r7, #8]
 8018aa2:	3304      	adds	r3, #4
 8018aa4:	4619      	mov	r1, r3
 8018aa6:	4610      	mov	r0, r2
 8018aa8:	f7fe ff1b 	bl	80178e2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8018aac:	68bb      	ldr	r3, [r7, #8]
 8018aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018ab0:	4b1f      	ldr	r3, [pc, #124]	; (8018b30 <xTaskIncrementTick+0x178>)
 8018ab2:	681b      	ldr	r3, [r3, #0]
 8018ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018ab6:	429a      	cmp	r2, r3
 8018ab8:	d3b8      	bcc.n	8018a2c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8018aba:	2301      	movs	r3, #1
 8018abc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8018abe:	e7b5      	b.n	8018a2c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8018ac0:	4b1b      	ldr	r3, [pc, #108]	; (8018b30 <xTaskIncrementTick+0x178>)
 8018ac2:	681b      	ldr	r3, [r3, #0]
 8018ac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018ac6:	4919      	ldr	r1, [pc, #100]	; (8018b2c <xTaskIncrementTick+0x174>)
 8018ac8:	4613      	mov	r3, r2
 8018aca:	009b      	lsls	r3, r3, #2
 8018acc:	4413      	add	r3, r2
 8018ace:	009b      	lsls	r3, r3, #2
 8018ad0:	440b      	add	r3, r1
 8018ad2:	681b      	ldr	r3, [r3, #0]
 8018ad4:	2b01      	cmp	r3, #1
 8018ad6:	d901      	bls.n	8018adc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8018ad8:	2301      	movs	r3, #1
 8018ada:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 8018adc:	4b15      	ldr	r3, [pc, #84]	; (8018b34 <xTaskIncrementTick+0x17c>)
 8018ade:	681b      	ldr	r3, [r3, #0]
 8018ae0:	2b00      	cmp	r3, #0
 8018ae2:	d101      	bne.n	8018ae8 <xTaskIncrementTick+0x130>
			{
				vApplicationTickHook();
 8018ae4:	f7e9 fcbe 	bl	8002464 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8018ae8:	4b13      	ldr	r3, [pc, #76]	; (8018b38 <xTaskIncrementTick+0x180>)
 8018aea:	681b      	ldr	r3, [r3, #0]
 8018aec:	2b00      	cmp	r3, #0
 8018aee:	d009      	beq.n	8018b04 <xTaskIncrementTick+0x14c>
			{
				xSwitchRequired = pdTRUE;
 8018af0:	2301      	movs	r3, #1
 8018af2:	617b      	str	r3, [r7, #20]
 8018af4:	e006      	b.n	8018b04 <xTaskIncrementTick+0x14c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8018af6:	4b0f      	ldr	r3, [pc, #60]	; (8018b34 <xTaskIncrementTick+0x17c>)
 8018af8:	681b      	ldr	r3, [r3, #0]
 8018afa:	3301      	adds	r3, #1
 8018afc:	4a0d      	ldr	r2, [pc, #52]	; (8018b34 <xTaskIncrementTick+0x17c>)
 8018afe:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8018b00:	f7e9 fcb0 	bl	8002464 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 8018b04:	697b      	ldr	r3, [r7, #20]
}
 8018b06:	4618      	mov	r0, r3
 8018b08:	3718      	adds	r7, #24
 8018b0a:	46bd      	mov	sp, r7
 8018b0c:	bd80      	pop	{r7, pc}
 8018b0e:	bf00      	nop
 8018b10:	24002c14 	.word	0x24002c14
 8018b14:	24002bf0 	.word	0x24002bf0
 8018b18:	24002ba4 	.word	0x24002ba4
 8018b1c:	24002ba8 	.word	0x24002ba8
 8018b20:	24002c04 	.word	0x24002c04
 8018b24:	24002c0c 	.word	0x24002c0c
 8018b28:	24002bf4 	.word	0x24002bf4
 8018b2c:	2400271c 	.word	0x2400271c
 8018b30:	24002718 	.word	0x24002718
 8018b34:	24002bfc 	.word	0x24002bfc
 8018b38:	24002c00 	.word	0x24002c00

08018b3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8018b3c:	b580      	push	{r7, lr}
 8018b3e:	b084      	sub	sp, #16
 8018b40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8018b42:	4b2f      	ldr	r3, [pc, #188]	; (8018c00 <vTaskSwitchContext+0xc4>)
 8018b44:	681b      	ldr	r3, [r3, #0]
 8018b46:	2b00      	cmp	r3, #0
 8018b48:	d003      	beq.n	8018b52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8018b4a:	4b2e      	ldr	r3, [pc, #184]	; (8018c04 <vTaskSwitchContext+0xc8>)
 8018b4c:	2201      	movs	r2, #1
 8018b4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8018b50:	e052      	b.n	8018bf8 <vTaskSwitchContext+0xbc>
		xYieldPending = pdFALSE;
 8018b52:	4b2c      	ldr	r3, [pc, #176]	; (8018c04 <vTaskSwitchContext+0xc8>)
 8018b54:	2200      	movs	r2, #0
 8018b56:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8018b58:	4b2b      	ldr	r3, [pc, #172]	; (8018c08 <vTaskSwitchContext+0xcc>)
 8018b5a:	681b      	ldr	r3, [r3, #0]
 8018b5c:	681a      	ldr	r2, [r3, #0]
 8018b5e:	4b2a      	ldr	r3, [pc, #168]	; (8018c08 <vTaskSwitchContext+0xcc>)
 8018b60:	681b      	ldr	r3, [r3, #0]
 8018b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018b64:	429a      	cmp	r2, r3
 8018b66:	d808      	bhi.n	8018b7a <vTaskSwitchContext+0x3e>
 8018b68:	4b27      	ldr	r3, [pc, #156]	; (8018c08 <vTaskSwitchContext+0xcc>)
 8018b6a:	681a      	ldr	r2, [r3, #0]
 8018b6c:	4b26      	ldr	r3, [pc, #152]	; (8018c08 <vTaskSwitchContext+0xcc>)
 8018b6e:	681b      	ldr	r3, [r3, #0]
 8018b70:	3334      	adds	r3, #52	; 0x34
 8018b72:	4619      	mov	r1, r3
 8018b74:	4610      	mov	r0, r2
 8018b76:	f7e9 fc83 	bl	8002480 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018b7a:	4b24      	ldr	r3, [pc, #144]	; (8018c0c <vTaskSwitchContext+0xd0>)
 8018b7c:	681b      	ldr	r3, [r3, #0]
 8018b7e:	60fb      	str	r3, [r7, #12]
 8018b80:	e010      	b.n	8018ba4 <vTaskSwitchContext+0x68>
 8018b82:	68fb      	ldr	r3, [r7, #12]
 8018b84:	2b00      	cmp	r3, #0
 8018b86:	d10a      	bne.n	8018b9e <vTaskSwitchContext+0x62>
	__asm volatile
 8018b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018b8c:	f383 8811 	msr	BASEPRI, r3
 8018b90:	f3bf 8f6f 	isb	sy
 8018b94:	f3bf 8f4f 	dsb	sy
 8018b98:	607b      	str	r3, [r7, #4]
}
 8018b9a:	bf00      	nop
 8018b9c:	e7fe      	b.n	8018b9c <vTaskSwitchContext+0x60>
 8018b9e:	68fb      	ldr	r3, [r7, #12]
 8018ba0:	3b01      	subs	r3, #1
 8018ba2:	60fb      	str	r3, [r7, #12]
 8018ba4:	491a      	ldr	r1, [pc, #104]	; (8018c10 <vTaskSwitchContext+0xd4>)
 8018ba6:	68fa      	ldr	r2, [r7, #12]
 8018ba8:	4613      	mov	r3, r2
 8018baa:	009b      	lsls	r3, r3, #2
 8018bac:	4413      	add	r3, r2
 8018bae:	009b      	lsls	r3, r3, #2
 8018bb0:	440b      	add	r3, r1
 8018bb2:	681b      	ldr	r3, [r3, #0]
 8018bb4:	2b00      	cmp	r3, #0
 8018bb6:	d0e4      	beq.n	8018b82 <vTaskSwitchContext+0x46>
 8018bb8:	68fa      	ldr	r2, [r7, #12]
 8018bba:	4613      	mov	r3, r2
 8018bbc:	009b      	lsls	r3, r3, #2
 8018bbe:	4413      	add	r3, r2
 8018bc0:	009b      	lsls	r3, r3, #2
 8018bc2:	4a13      	ldr	r2, [pc, #76]	; (8018c10 <vTaskSwitchContext+0xd4>)
 8018bc4:	4413      	add	r3, r2
 8018bc6:	60bb      	str	r3, [r7, #8]
 8018bc8:	68bb      	ldr	r3, [r7, #8]
 8018bca:	685b      	ldr	r3, [r3, #4]
 8018bcc:	685a      	ldr	r2, [r3, #4]
 8018bce:	68bb      	ldr	r3, [r7, #8]
 8018bd0:	605a      	str	r2, [r3, #4]
 8018bd2:	68bb      	ldr	r3, [r7, #8]
 8018bd4:	685a      	ldr	r2, [r3, #4]
 8018bd6:	68bb      	ldr	r3, [r7, #8]
 8018bd8:	3308      	adds	r3, #8
 8018bda:	429a      	cmp	r2, r3
 8018bdc:	d104      	bne.n	8018be8 <vTaskSwitchContext+0xac>
 8018bde:	68bb      	ldr	r3, [r7, #8]
 8018be0:	685b      	ldr	r3, [r3, #4]
 8018be2:	685a      	ldr	r2, [r3, #4]
 8018be4:	68bb      	ldr	r3, [r7, #8]
 8018be6:	605a      	str	r2, [r3, #4]
 8018be8:	68bb      	ldr	r3, [r7, #8]
 8018bea:	685b      	ldr	r3, [r3, #4]
 8018bec:	68db      	ldr	r3, [r3, #12]
 8018bee:	4a06      	ldr	r2, [pc, #24]	; (8018c08 <vTaskSwitchContext+0xcc>)
 8018bf0:	6013      	str	r3, [r2, #0]
 8018bf2:	4a06      	ldr	r2, [pc, #24]	; (8018c0c <vTaskSwitchContext+0xd0>)
 8018bf4:	68fb      	ldr	r3, [r7, #12]
 8018bf6:	6013      	str	r3, [r2, #0]
}
 8018bf8:	bf00      	nop
 8018bfa:	3710      	adds	r7, #16
 8018bfc:	46bd      	mov	sp, r7
 8018bfe:	bd80      	pop	{r7, pc}
 8018c00:	24002c14 	.word	0x24002c14
 8018c04:	24002c00 	.word	0x24002c00
 8018c08:	24002718 	.word	0x24002718
 8018c0c:	24002bf4 	.word	0x24002bf4
 8018c10:	2400271c 	.word	0x2400271c

08018c14 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8018c14:	b580      	push	{r7, lr}
 8018c16:	b084      	sub	sp, #16
 8018c18:	af00      	add	r7, sp, #0
 8018c1a:	6078      	str	r0, [r7, #4]
 8018c1c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8018c1e:	687b      	ldr	r3, [r7, #4]
 8018c20:	2b00      	cmp	r3, #0
 8018c22:	d10a      	bne.n	8018c3a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8018c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018c28:	f383 8811 	msr	BASEPRI, r3
 8018c2c:	f3bf 8f6f 	isb	sy
 8018c30:	f3bf 8f4f 	dsb	sy
 8018c34:	60fb      	str	r3, [r7, #12]
}
 8018c36:	bf00      	nop
 8018c38:	e7fe      	b.n	8018c38 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8018c3a:	4b07      	ldr	r3, [pc, #28]	; (8018c58 <vTaskPlaceOnEventList+0x44>)
 8018c3c:	681b      	ldr	r3, [r3, #0]
 8018c3e:	3318      	adds	r3, #24
 8018c40:	4619      	mov	r1, r3
 8018c42:	6878      	ldr	r0, [r7, #4]
 8018c44:	f7fe fe71 	bl	801792a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8018c48:	2101      	movs	r1, #1
 8018c4a:	6838      	ldr	r0, [r7, #0]
 8018c4c:	f000 fb32 	bl	80192b4 <prvAddCurrentTaskToDelayedList>
}
 8018c50:	bf00      	nop
 8018c52:	3710      	adds	r7, #16
 8018c54:	46bd      	mov	sp, r7
 8018c56:	bd80      	pop	{r7, pc}
 8018c58:	24002718 	.word	0x24002718

08018c5c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8018c5c:	b580      	push	{r7, lr}
 8018c5e:	b086      	sub	sp, #24
 8018c60:	af00      	add	r7, sp, #0
 8018c62:	60f8      	str	r0, [r7, #12]
 8018c64:	60b9      	str	r1, [r7, #8]
 8018c66:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8018c68:	68fb      	ldr	r3, [r7, #12]
 8018c6a:	2b00      	cmp	r3, #0
 8018c6c:	d10a      	bne.n	8018c84 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8018c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018c72:	f383 8811 	msr	BASEPRI, r3
 8018c76:	f3bf 8f6f 	isb	sy
 8018c7a:	f3bf 8f4f 	dsb	sy
 8018c7e:	617b      	str	r3, [r7, #20]
}
 8018c80:	bf00      	nop
 8018c82:	e7fe      	b.n	8018c82 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8018c84:	4b11      	ldr	r3, [pc, #68]	; (8018ccc <vTaskPlaceOnUnorderedEventList+0x70>)
 8018c86:	681b      	ldr	r3, [r3, #0]
 8018c88:	2b00      	cmp	r3, #0
 8018c8a:	d10a      	bne.n	8018ca2 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8018c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018c90:	f383 8811 	msr	BASEPRI, r3
 8018c94:	f3bf 8f6f 	isb	sy
 8018c98:	f3bf 8f4f 	dsb	sy
 8018c9c:	613b      	str	r3, [r7, #16]
}
 8018c9e:	bf00      	nop
 8018ca0:	e7fe      	b.n	8018ca0 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8018ca2:	4b0b      	ldr	r3, [pc, #44]	; (8018cd0 <vTaskPlaceOnUnorderedEventList+0x74>)
 8018ca4:	681b      	ldr	r3, [r3, #0]
 8018ca6:	68ba      	ldr	r2, [r7, #8]
 8018ca8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8018cac:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8018cae:	4b08      	ldr	r3, [pc, #32]	; (8018cd0 <vTaskPlaceOnUnorderedEventList+0x74>)
 8018cb0:	681b      	ldr	r3, [r3, #0]
 8018cb2:	3318      	adds	r3, #24
 8018cb4:	4619      	mov	r1, r3
 8018cb6:	68f8      	ldr	r0, [r7, #12]
 8018cb8:	f7fe fe13 	bl	80178e2 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8018cbc:	2101      	movs	r1, #1
 8018cbe:	6878      	ldr	r0, [r7, #4]
 8018cc0:	f000 faf8 	bl	80192b4 <prvAddCurrentTaskToDelayedList>
}
 8018cc4:	bf00      	nop
 8018cc6:	3718      	adds	r7, #24
 8018cc8:	46bd      	mov	sp, r7
 8018cca:	bd80      	pop	{r7, pc}
 8018ccc:	24002c14 	.word	0x24002c14
 8018cd0:	24002718 	.word	0x24002718

08018cd4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8018cd4:	b580      	push	{r7, lr}
 8018cd6:	b086      	sub	sp, #24
 8018cd8:	af00      	add	r7, sp, #0
 8018cda:	60f8      	str	r0, [r7, #12]
 8018cdc:	60b9      	str	r1, [r7, #8]
 8018cde:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8018ce0:	68fb      	ldr	r3, [r7, #12]
 8018ce2:	2b00      	cmp	r3, #0
 8018ce4:	d10a      	bne.n	8018cfc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8018ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018cea:	f383 8811 	msr	BASEPRI, r3
 8018cee:	f3bf 8f6f 	isb	sy
 8018cf2:	f3bf 8f4f 	dsb	sy
 8018cf6:	617b      	str	r3, [r7, #20]
}
 8018cf8:	bf00      	nop
 8018cfa:	e7fe      	b.n	8018cfa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8018cfc:	4b0a      	ldr	r3, [pc, #40]	; (8018d28 <vTaskPlaceOnEventListRestricted+0x54>)
 8018cfe:	681b      	ldr	r3, [r3, #0]
 8018d00:	3318      	adds	r3, #24
 8018d02:	4619      	mov	r1, r3
 8018d04:	68f8      	ldr	r0, [r7, #12]
 8018d06:	f7fe fdec 	bl	80178e2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8018d0a:	687b      	ldr	r3, [r7, #4]
 8018d0c:	2b00      	cmp	r3, #0
 8018d0e:	d002      	beq.n	8018d16 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8018d10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018d14:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8018d16:	6879      	ldr	r1, [r7, #4]
 8018d18:	68b8      	ldr	r0, [r7, #8]
 8018d1a:	f000 facb 	bl	80192b4 <prvAddCurrentTaskToDelayedList>
	}
 8018d1e:	bf00      	nop
 8018d20:	3718      	adds	r7, #24
 8018d22:	46bd      	mov	sp, r7
 8018d24:	bd80      	pop	{r7, pc}
 8018d26:	bf00      	nop
 8018d28:	24002718 	.word	0x24002718

08018d2c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8018d2c:	b580      	push	{r7, lr}
 8018d2e:	b086      	sub	sp, #24
 8018d30:	af00      	add	r7, sp, #0
 8018d32:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018d34:	687b      	ldr	r3, [r7, #4]
 8018d36:	68db      	ldr	r3, [r3, #12]
 8018d38:	68db      	ldr	r3, [r3, #12]
 8018d3a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8018d3c:	693b      	ldr	r3, [r7, #16]
 8018d3e:	2b00      	cmp	r3, #0
 8018d40:	d10a      	bne.n	8018d58 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8018d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018d46:	f383 8811 	msr	BASEPRI, r3
 8018d4a:	f3bf 8f6f 	isb	sy
 8018d4e:	f3bf 8f4f 	dsb	sy
 8018d52:	60fb      	str	r3, [r7, #12]
}
 8018d54:	bf00      	nop
 8018d56:	e7fe      	b.n	8018d56 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8018d58:	693b      	ldr	r3, [r7, #16]
 8018d5a:	3318      	adds	r3, #24
 8018d5c:	4618      	mov	r0, r3
 8018d5e:	f7fe fe1d 	bl	801799c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018d62:	4b1e      	ldr	r3, [pc, #120]	; (8018ddc <xTaskRemoveFromEventList+0xb0>)
 8018d64:	681b      	ldr	r3, [r3, #0]
 8018d66:	2b00      	cmp	r3, #0
 8018d68:	d11d      	bne.n	8018da6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8018d6a:	693b      	ldr	r3, [r7, #16]
 8018d6c:	3304      	adds	r3, #4
 8018d6e:	4618      	mov	r0, r3
 8018d70:	f7fe fe14 	bl	801799c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8018d74:	693b      	ldr	r3, [r7, #16]
 8018d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018d78:	4b19      	ldr	r3, [pc, #100]	; (8018de0 <xTaskRemoveFromEventList+0xb4>)
 8018d7a:	681b      	ldr	r3, [r3, #0]
 8018d7c:	429a      	cmp	r2, r3
 8018d7e:	d903      	bls.n	8018d88 <xTaskRemoveFromEventList+0x5c>
 8018d80:	693b      	ldr	r3, [r7, #16]
 8018d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018d84:	4a16      	ldr	r2, [pc, #88]	; (8018de0 <xTaskRemoveFromEventList+0xb4>)
 8018d86:	6013      	str	r3, [r2, #0]
 8018d88:	693b      	ldr	r3, [r7, #16]
 8018d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018d8c:	4613      	mov	r3, r2
 8018d8e:	009b      	lsls	r3, r3, #2
 8018d90:	4413      	add	r3, r2
 8018d92:	009b      	lsls	r3, r3, #2
 8018d94:	4a13      	ldr	r2, [pc, #76]	; (8018de4 <xTaskRemoveFromEventList+0xb8>)
 8018d96:	441a      	add	r2, r3
 8018d98:	693b      	ldr	r3, [r7, #16]
 8018d9a:	3304      	adds	r3, #4
 8018d9c:	4619      	mov	r1, r3
 8018d9e:	4610      	mov	r0, r2
 8018da0:	f7fe fd9f 	bl	80178e2 <vListInsertEnd>
 8018da4:	e005      	b.n	8018db2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8018da6:	693b      	ldr	r3, [r7, #16]
 8018da8:	3318      	adds	r3, #24
 8018daa:	4619      	mov	r1, r3
 8018dac:	480e      	ldr	r0, [pc, #56]	; (8018de8 <xTaskRemoveFromEventList+0xbc>)
 8018dae:	f7fe fd98 	bl	80178e2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8018db2:	693b      	ldr	r3, [r7, #16]
 8018db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018db6:	4b0d      	ldr	r3, [pc, #52]	; (8018dec <xTaskRemoveFromEventList+0xc0>)
 8018db8:	681b      	ldr	r3, [r3, #0]
 8018dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018dbc:	429a      	cmp	r2, r3
 8018dbe:	d905      	bls.n	8018dcc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8018dc0:	2301      	movs	r3, #1
 8018dc2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8018dc4:	4b0a      	ldr	r3, [pc, #40]	; (8018df0 <xTaskRemoveFromEventList+0xc4>)
 8018dc6:	2201      	movs	r2, #1
 8018dc8:	601a      	str	r2, [r3, #0]
 8018dca:	e001      	b.n	8018dd0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8018dcc:	2300      	movs	r3, #0
 8018dce:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8018dd0:	697b      	ldr	r3, [r7, #20]
}
 8018dd2:	4618      	mov	r0, r3
 8018dd4:	3718      	adds	r7, #24
 8018dd6:	46bd      	mov	sp, r7
 8018dd8:	bd80      	pop	{r7, pc}
 8018dda:	bf00      	nop
 8018ddc:	24002c14 	.word	0x24002c14
 8018de0:	24002bf4 	.word	0x24002bf4
 8018de4:	2400271c 	.word	0x2400271c
 8018de8:	24002bac 	.word	0x24002bac
 8018dec:	24002718 	.word	0x24002718
 8018df0:	24002c00 	.word	0x24002c00

08018df4 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8018df4:	b580      	push	{r7, lr}
 8018df6:	b086      	sub	sp, #24
 8018df8:	af00      	add	r7, sp, #0
 8018dfa:	6078      	str	r0, [r7, #4]
 8018dfc:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8018dfe:	4b29      	ldr	r3, [pc, #164]	; (8018ea4 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8018e00:	681b      	ldr	r3, [r3, #0]
 8018e02:	2b00      	cmp	r3, #0
 8018e04:	d10a      	bne.n	8018e1c <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8018e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018e0a:	f383 8811 	msr	BASEPRI, r3
 8018e0e:	f3bf 8f6f 	isb	sy
 8018e12:	f3bf 8f4f 	dsb	sy
 8018e16:	613b      	str	r3, [r7, #16]
}
 8018e18:	bf00      	nop
 8018e1a:	e7fe      	b.n	8018e1a <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8018e1c:	683b      	ldr	r3, [r7, #0]
 8018e1e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8018e22:	687b      	ldr	r3, [r7, #4]
 8018e24:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018e26:	687b      	ldr	r3, [r7, #4]
 8018e28:	68db      	ldr	r3, [r3, #12]
 8018e2a:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8018e2c:	697b      	ldr	r3, [r7, #20]
 8018e2e:	2b00      	cmp	r3, #0
 8018e30:	d10a      	bne.n	8018e48 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8018e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018e36:	f383 8811 	msr	BASEPRI, r3
 8018e3a:	f3bf 8f6f 	isb	sy
 8018e3e:	f3bf 8f4f 	dsb	sy
 8018e42:	60fb      	str	r3, [r7, #12]
}
 8018e44:	bf00      	nop
 8018e46:	e7fe      	b.n	8018e46 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8018e48:	6878      	ldr	r0, [r7, #4]
 8018e4a:	f7fe fda7 	bl	801799c <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8018e4e:	697b      	ldr	r3, [r7, #20]
 8018e50:	3304      	adds	r3, #4
 8018e52:	4618      	mov	r0, r3
 8018e54:	f7fe fda2 	bl	801799c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8018e58:	697b      	ldr	r3, [r7, #20]
 8018e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018e5c:	4b12      	ldr	r3, [pc, #72]	; (8018ea8 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8018e5e:	681b      	ldr	r3, [r3, #0]
 8018e60:	429a      	cmp	r2, r3
 8018e62:	d903      	bls.n	8018e6c <vTaskRemoveFromUnorderedEventList+0x78>
 8018e64:	697b      	ldr	r3, [r7, #20]
 8018e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018e68:	4a0f      	ldr	r2, [pc, #60]	; (8018ea8 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8018e6a:	6013      	str	r3, [r2, #0]
 8018e6c:	697b      	ldr	r3, [r7, #20]
 8018e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018e70:	4613      	mov	r3, r2
 8018e72:	009b      	lsls	r3, r3, #2
 8018e74:	4413      	add	r3, r2
 8018e76:	009b      	lsls	r3, r3, #2
 8018e78:	4a0c      	ldr	r2, [pc, #48]	; (8018eac <vTaskRemoveFromUnorderedEventList+0xb8>)
 8018e7a:	441a      	add	r2, r3
 8018e7c:	697b      	ldr	r3, [r7, #20]
 8018e7e:	3304      	adds	r3, #4
 8018e80:	4619      	mov	r1, r3
 8018e82:	4610      	mov	r0, r2
 8018e84:	f7fe fd2d 	bl	80178e2 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8018e88:	697b      	ldr	r3, [r7, #20]
 8018e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018e8c:	4b08      	ldr	r3, [pc, #32]	; (8018eb0 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8018e8e:	681b      	ldr	r3, [r3, #0]
 8018e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018e92:	429a      	cmp	r2, r3
 8018e94:	d902      	bls.n	8018e9c <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8018e96:	4b07      	ldr	r3, [pc, #28]	; (8018eb4 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8018e98:	2201      	movs	r2, #1
 8018e9a:	601a      	str	r2, [r3, #0]
	}
}
 8018e9c:	bf00      	nop
 8018e9e:	3718      	adds	r7, #24
 8018ea0:	46bd      	mov	sp, r7
 8018ea2:	bd80      	pop	{r7, pc}
 8018ea4:	24002c14 	.word	0x24002c14
 8018ea8:	24002bf4 	.word	0x24002bf4
 8018eac:	2400271c 	.word	0x2400271c
 8018eb0:	24002718 	.word	0x24002718
 8018eb4:	24002c00 	.word	0x24002c00

08018eb8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8018eb8:	b480      	push	{r7}
 8018eba:	b083      	sub	sp, #12
 8018ebc:	af00      	add	r7, sp, #0
 8018ebe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8018ec0:	4b06      	ldr	r3, [pc, #24]	; (8018edc <vTaskInternalSetTimeOutState+0x24>)
 8018ec2:	681a      	ldr	r2, [r3, #0]
 8018ec4:	687b      	ldr	r3, [r7, #4]
 8018ec6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8018ec8:	4b05      	ldr	r3, [pc, #20]	; (8018ee0 <vTaskInternalSetTimeOutState+0x28>)
 8018eca:	681a      	ldr	r2, [r3, #0]
 8018ecc:	687b      	ldr	r3, [r7, #4]
 8018ece:	605a      	str	r2, [r3, #4]
}
 8018ed0:	bf00      	nop
 8018ed2:	370c      	adds	r7, #12
 8018ed4:	46bd      	mov	sp, r7
 8018ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018eda:	4770      	bx	lr
 8018edc:	24002c04 	.word	0x24002c04
 8018ee0:	24002bf0 	.word	0x24002bf0

08018ee4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8018ee4:	b580      	push	{r7, lr}
 8018ee6:	b088      	sub	sp, #32
 8018ee8:	af00      	add	r7, sp, #0
 8018eea:	6078      	str	r0, [r7, #4]
 8018eec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8018eee:	687b      	ldr	r3, [r7, #4]
 8018ef0:	2b00      	cmp	r3, #0
 8018ef2:	d10a      	bne.n	8018f0a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8018ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018ef8:	f383 8811 	msr	BASEPRI, r3
 8018efc:	f3bf 8f6f 	isb	sy
 8018f00:	f3bf 8f4f 	dsb	sy
 8018f04:	613b      	str	r3, [r7, #16]
}
 8018f06:	bf00      	nop
 8018f08:	e7fe      	b.n	8018f08 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8018f0a:	683b      	ldr	r3, [r7, #0]
 8018f0c:	2b00      	cmp	r3, #0
 8018f0e:	d10a      	bne.n	8018f26 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8018f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018f14:	f383 8811 	msr	BASEPRI, r3
 8018f18:	f3bf 8f6f 	isb	sy
 8018f1c:	f3bf 8f4f 	dsb	sy
 8018f20:	60fb      	str	r3, [r7, #12]
}
 8018f22:	bf00      	nop
 8018f24:	e7fe      	b.n	8018f24 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8018f26:	f000 feb5 	bl	8019c94 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8018f2a:	4b1d      	ldr	r3, [pc, #116]	; (8018fa0 <xTaskCheckForTimeOut+0xbc>)
 8018f2c:	681b      	ldr	r3, [r3, #0]
 8018f2e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8018f30:	687b      	ldr	r3, [r7, #4]
 8018f32:	685b      	ldr	r3, [r3, #4]
 8018f34:	69ba      	ldr	r2, [r7, #24]
 8018f36:	1ad3      	subs	r3, r2, r3
 8018f38:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8018f3a:	683b      	ldr	r3, [r7, #0]
 8018f3c:	681b      	ldr	r3, [r3, #0]
 8018f3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018f42:	d102      	bne.n	8018f4a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8018f44:	2300      	movs	r3, #0
 8018f46:	61fb      	str	r3, [r7, #28]
 8018f48:	e023      	b.n	8018f92 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8018f4a:	687b      	ldr	r3, [r7, #4]
 8018f4c:	681a      	ldr	r2, [r3, #0]
 8018f4e:	4b15      	ldr	r3, [pc, #84]	; (8018fa4 <xTaskCheckForTimeOut+0xc0>)
 8018f50:	681b      	ldr	r3, [r3, #0]
 8018f52:	429a      	cmp	r2, r3
 8018f54:	d007      	beq.n	8018f66 <xTaskCheckForTimeOut+0x82>
 8018f56:	687b      	ldr	r3, [r7, #4]
 8018f58:	685b      	ldr	r3, [r3, #4]
 8018f5a:	69ba      	ldr	r2, [r7, #24]
 8018f5c:	429a      	cmp	r2, r3
 8018f5e:	d302      	bcc.n	8018f66 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8018f60:	2301      	movs	r3, #1
 8018f62:	61fb      	str	r3, [r7, #28]
 8018f64:	e015      	b.n	8018f92 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8018f66:	683b      	ldr	r3, [r7, #0]
 8018f68:	681b      	ldr	r3, [r3, #0]
 8018f6a:	697a      	ldr	r2, [r7, #20]
 8018f6c:	429a      	cmp	r2, r3
 8018f6e:	d20b      	bcs.n	8018f88 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8018f70:	683b      	ldr	r3, [r7, #0]
 8018f72:	681a      	ldr	r2, [r3, #0]
 8018f74:	697b      	ldr	r3, [r7, #20]
 8018f76:	1ad2      	subs	r2, r2, r3
 8018f78:	683b      	ldr	r3, [r7, #0]
 8018f7a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8018f7c:	6878      	ldr	r0, [r7, #4]
 8018f7e:	f7ff ff9b 	bl	8018eb8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8018f82:	2300      	movs	r3, #0
 8018f84:	61fb      	str	r3, [r7, #28]
 8018f86:	e004      	b.n	8018f92 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8018f88:	683b      	ldr	r3, [r7, #0]
 8018f8a:	2200      	movs	r2, #0
 8018f8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8018f8e:	2301      	movs	r3, #1
 8018f90:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8018f92:	f000 feaf 	bl	8019cf4 <vPortExitCritical>

	return xReturn;
 8018f96:	69fb      	ldr	r3, [r7, #28]
}
 8018f98:	4618      	mov	r0, r3
 8018f9a:	3720      	adds	r7, #32
 8018f9c:	46bd      	mov	sp, r7
 8018f9e:	bd80      	pop	{r7, pc}
 8018fa0:	24002bf0 	.word	0x24002bf0
 8018fa4:	24002c04 	.word	0x24002c04

08018fa8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8018fa8:	b480      	push	{r7}
 8018faa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8018fac:	4b03      	ldr	r3, [pc, #12]	; (8018fbc <vTaskMissedYield+0x14>)
 8018fae:	2201      	movs	r2, #1
 8018fb0:	601a      	str	r2, [r3, #0]
}
 8018fb2:	bf00      	nop
 8018fb4:	46bd      	mov	sp, r7
 8018fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fba:	4770      	bx	lr
 8018fbc:	24002c00 	.word	0x24002c00

08018fc0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8018fc0:	b580      	push	{r7, lr}
 8018fc2:	b082      	sub	sp, #8
 8018fc4:	af00      	add	r7, sp, #0
 8018fc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8018fc8:	f000 f852 	bl	8019070 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8018fcc:	4b06      	ldr	r3, [pc, #24]	; (8018fe8 <prvIdleTask+0x28>)
 8018fce:	681b      	ldr	r3, [r3, #0]
 8018fd0:	2b01      	cmp	r3, #1
 8018fd2:	d9f9      	bls.n	8018fc8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8018fd4:	4b05      	ldr	r3, [pc, #20]	; (8018fec <prvIdleTask+0x2c>)
 8018fd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018fda:	601a      	str	r2, [r3, #0]
 8018fdc:	f3bf 8f4f 	dsb	sy
 8018fe0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8018fe4:	e7f0      	b.n	8018fc8 <prvIdleTask+0x8>
 8018fe6:	bf00      	nop
 8018fe8:	2400271c 	.word	0x2400271c
 8018fec:	e000ed04 	.word	0xe000ed04

08018ff0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8018ff0:	b580      	push	{r7, lr}
 8018ff2:	b082      	sub	sp, #8
 8018ff4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8018ff6:	2300      	movs	r3, #0
 8018ff8:	607b      	str	r3, [r7, #4]
 8018ffa:	e00c      	b.n	8019016 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8018ffc:	687a      	ldr	r2, [r7, #4]
 8018ffe:	4613      	mov	r3, r2
 8019000:	009b      	lsls	r3, r3, #2
 8019002:	4413      	add	r3, r2
 8019004:	009b      	lsls	r3, r3, #2
 8019006:	4a12      	ldr	r2, [pc, #72]	; (8019050 <prvInitialiseTaskLists+0x60>)
 8019008:	4413      	add	r3, r2
 801900a:	4618      	mov	r0, r3
 801900c:	f7fe fc3c 	bl	8017888 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8019010:	687b      	ldr	r3, [r7, #4]
 8019012:	3301      	adds	r3, #1
 8019014:	607b      	str	r3, [r7, #4]
 8019016:	687b      	ldr	r3, [r7, #4]
 8019018:	2b37      	cmp	r3, #55	; 0x37
 801901a:	d9ef      	bls.n	8018ffc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801901c:	480d      	ldr	r0, [pc, #52]	; (8019054 <prvInitialiseTaskLists+0x64>)
 801901e:	f7fe fc33 	bl	8017888 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8019022:	480d      	ldr	r0, [pc, #52]	; (8019058 <prvInitialiseTaskLists+0x68>)
 8019024:	f7fe fc30 	bl	8017888 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8019028:	480c      	ldr	r0, [pc, #48]	; (801905c <prvInitialiseTaskLists+0x6c>)
 801902a:	f7fe fc2d 	bl	8017888 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801902e:	480c      	ldr	r0, [pc, #48]	; (8019060 <prvInitialiseTaskLists+0x70>)
 8019030:	f7fe fc2a 	bl	8017888 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8019034:	480b      	ldr	r0, [pc, #44]	; (8019064 <prvInitialiseTaskLists+0x74>)
 8019036:	f7fe fc27 	bl	8017888 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801903a:	4b0b      	ldr	r3, [pc, #44]	; (8019068 <prvInitialiseTaskLists+0x78>)
 801903c:	4a05      	ldr	r2, [pc, #20]	; (8019054 <prvInitialiseTaskLists+0x64>)
 801903e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8019040:	4b0a      	ldr	r3, [pc, #40]	; (801906c <prvInitialiseTaskLists+0x7c>)
 8019042:	4a05      	ldr	r2, [pc, #20]	; (8019058 <prvInitialiseTaskLists+0x68>)
 8019044:	601a      	str	r2, [r3, #0]
}
 8019046:	bf00      	nop
 8019048:	3708      	adds	r7, #8
 801904a:	46bd      	mov	sp, r7
 801904c:	bd80      	pop	{r7, pc}
 801904e:	bf00      	nop
 8019050:	2400271c 	.word	0x2400271c
 8019054:	24002b7c 	.word	0x24002b7c
 8019058:	24002b90 	.word	0x24002b90
 801905c:	24002bac 	.word	0x24002bac
 8019060:	24002bc0 	.word	0x24002bc0
 8019064:	24002bd8 	.word	0x24002bd8
 8019068:	24002ba4 	.word	0x24002ba4
 801906c:	24002ba8 	.word	0x24002ba8

08019070 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8019070:	b580      	push	{r7, lr}
 8019072:	b082      	sub	sp, #8
 8019074:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8019076:	e019      	b.n	80190ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8019078:	f000 fe0c 	bl	8019c94 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801907c:	4b10      	ldr	r3, [pc, #64]	; (80190c0 <prvCheckTasksWaitingTermination+0x50>)
 801907e:	68db      	ldr	r3, [r3, #12]
 8019080:	68db      	ldr	r3, [r3, #12]
 8019082:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8019084:	687b      	ldr	r3, [r7, #4]
 8019086:	3304      	adds	r3, #4
 8019088:	4618      	mov	r0, r3
 801908a:	f7fe fc87 	bl	801799c <uxListRemove>
				--uxCurrentNumberOfTasks;
 801908e:	4b0d      	ldr	r3, [pc, #52]	; (80190c4 <prvCheckTasksWaitingTermination+0x54>)
 8019090:	681b      	ldr	r3, [r3, #0]
 8019092:	3b01      	subs	r3, #1
 8019094:	4a0b      	ldr	r2, [pc, #44]	; (80190c4 <prvCheckTasksWaitingTermination+0x54>)
 8019096:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8019098:	4b0b      	ldr	r3, [pc, #44]	; (80190c8 <prvCheckTasksWaitingTermination+0x58>)
 801909a:	681b      	ldr	r3, [r3, #0]
 801909c:	3b01      	subs	r3, #1
 801909e:	4a0a      	ldr	r2, [pc, #40]	; (80190c8 <prvCheckTasksWaitingTermination+0x58>)
 80190a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80190a2:	f000 fe27 	bl	8019cf4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80190a6:	6878      	ldr	r0, [r7, #4]
 80190a8:	f000 f810 	bl	80190cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80190ac:	4b06      	ldr	r3, [pc, #24]	; (80190c8 <prvCheckTasksWaitingTermination+0x58>)
 80190ae:	681b      	ldr	r3, [r3, #0]
 80190b0:	2b00      	cmp	r3, #0
 80190b2:	d1e1      	bne.n	8019078 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80190b4:	bf00      	nop
 80190b6:	bf00      	nop
 80190b8:	3708      	adds	r7, #8
 80190ba:	46bd      	mov	sp, r7
 80190bc:	bd80      	pop	{r7, pc}
 80190be:	bf00      	nop
 80190c0:	24002bc0 	.word	0x24002bc0
 80190c4:	24002bec 	.word	0x24002bec
 80190c8:	24002bd4 	.word	0x24002bd4

080190cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80190cc:	b580      	push	{r7, lr}
 80190ce:	b084      	sub	sp, #16
 80190d0:	af00      	add	r7, sp, #0
 80190d2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80190d4:	687b      	ldr	r3, [r7, #4]
 80190d6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80190da:	2b00      	cmp	r3, #0
 80190dc:	d108      	bne.n	80190f0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80190de:	687b      	ldr	r3, [r7, #4]
 80190e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80190e2:	4618      	mov	r0, r3
 80190e4:	f000 ffc4 	bl	801a070 <vPortFree>
				vPortFree( pxTCB );
 80190e8:	6878      	ldr	r0, [r7, #4]
 80190ea:	f000 ffc1 	bl	801a070 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80190ee:	e018      	b.n	8019122 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80190f0:	687b      	ldr	r3, [r7, #4]
 80190f2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80190f6:	2b01      	cmp	r3, #1
 80190f8:	d103      	bne.n	8019102 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80190fa:	6878      	ldr	r0, [r7, #4]
 80190fc:	f000 ffb8 	bl	801a070 <vPortFree>
	}
 8019100:	e00f      	b.n	8019122 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8019102:	687b      	ldr	r3, [r7, #4]
 8019104:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8019108:	2b02      	cmp	r3, #2
 801910a:	d00a      	beq.n	8019122 <prvDeleteTCB+0x56>
	__asm volatile
 801910c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019110:	f383 8811 	msr	BASEPRI, r3
 8019114:	f3bf 8f6f 	isb	sy
 8019118:	f3bf 8f4f 	dsb	sy
 801911c:	60fb      	str	r3, [r7, #12]
}
 801911e:	bf00      	nop
 8019120:	e7fe      	b.n	8019120 <prvDeleteTCB+0x54>
	}
 8019122:	bf00      	nop
 8019124:	3710      	adds	r7, #16
 8019126:	46bd      	mov	sp, r7
 8019128:	bd80      	pop	{r7, pc}
	...

0801912c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801912c:	b480      	push	{r7}
 801912e:	b083      	sub	sp, #12
 8019130:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8019132:	4b0c      	ldr	r3, [pc, #48]	; (8019164 <prvResetNextTaskUnblockTime+0x38>)
 8019134:	681b      	ldr	r3, [r3, #0]
 8019136:	681b      	ldr	r3, [r3, #0]
 8019138:	2b00      	cmp	r3, #0
 801913a:	d104      	bne.n	8019146 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801913c:	4b0a      	ldr	r3, [pc, #40]	; (8019168 <prvResetNextTaskUnblockTime+0x3c>)
 801913e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019142:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8019144:	e008      	b.n	8019158 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8019146:	4b07      	ldr	r3, [pc, #28]	; (8019164 <prvResetNextTaskUnblockTime+0x38>)
 8019148:	681b      	ldr	r3, [r3, #0]
 801914a:	68db      	ldr	r3, [r3, #12]
 801914c:	68db      	ldr	r3, [r3, #12]
 801914e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8019150:	687b      	ldr	r3, [r7, #4]
 8019152:	685b      	ldr	r3, [r3, #4]
 8019154:	4a04      	ldr	r2, [pc, #16]	; (8019168 <prvResetNextTaskUnblockTime+0x3c>)
 8019156:	6013      	str	r3, [r2, #0]
}
 8019158:	bf00      	nop
 801915a:	370c      	adds	r7, #12
 801915c:	46bd      	mov	sp, r7
 801915e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019162:	4770      	bx	lr
 8019164:	24002ba4 	.word	0x24002ba4
 8019168:	24002c0c 	.word	0x24002c0c

0801916c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801916c:	b480      	push	{r7}
 801916e:	b083      	sub	sp, #12
 8019170:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8019172:	4b0b      	ldr	r3, [pc, #44]	; (80191a0 <xTaskGetSchedulerState+0x34>)
 8019174:	681b      	ldr	r3, [r3, #0]
 8019176:	2b00      	cmp	r3, #0
 8019178:	d102      	bne.n	8019180 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801917a:	2301      	movs	r3, #1
 801917c:	607b      	str	r3, [r7, #4]
 801917e:	e008      	b.n	8019192 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8019180:	4b08      	ldr	r3, [pc, #32]	; (80191a4 <xTaskGetSchedulerState+0x38>)
 8019182:	681b      	ldr	r3, [r3, #0]
 8019184:	2b00      	cmp	r3, #0
 8019186:	d102      	bne.n	801918e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8019188:	2302      	movs	r3, #2
 801918a:	607b      	str	r3, [r7, #4]
 801918c:	e001      	b.n	8019192 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801918e:	2300      	movs	r3, #0
 8019190:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8019192:	687b      	ldr	r3, [r7, #4]
	}
 8019194:	4618      	mov	r0, r3
 8019196:	370c      	adds	r7, #12
 8019198:	46bd      	mov	sp, r7
 801919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801919e:	4770      	bx	lr
 80191a0:	24002bf8 	.word	0x24002bf8
 80191a4:	24002c14 	.word	0x24002c14

080191a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80191a8:	b580      	push	{r7, lr}
 80191aa:	b086      	sub	sp, #24
 80191ac:	af00      	add	r7, sp, #0
 80191ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80191b0:	687b      	ldr	r3, [r7, #4]
 80191b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80191b4:	2300      	movs	r3, #0
 80191b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80191b8:	687b      	ldr	r3, [r7, #4]
 80191ba:	2b00      	cmp	r3, #0
 80191bc:	d056      	beq.n	801926c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80191be:	4b2e      	ldr	r3, [pc, #184]	; (8019278 <xTaskPriorityDisinherit+0xd0>)
 80191c0:	681b      	ldr	r3, [r3, #0]
 80191c2:	693a      	ldr	r2, [r7, #16]
 80191c4:	429a      	cmp	r2, r3
 80191c6:	d00a      	beq.n	80191de <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80191c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80191cc:	f383 8811 	msr	BASEPRI, r3
 80191d0:	f3bf 8f6f 	isb	sy
 80191d4:	f3bf 8f4f 	dsb	sy
 80191d8:	60fb      	str	r3, [r7, #12]
}
 80191da:	bf00      	nop
 80191dc:	e7fe      	b.n	80191dc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80191de:	693b      	ldr	r3, [r7, #16]
 80191e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80191e2:	2b00      	cmp	r3, #0
 80191e4:	d10a      	bne.n	80191fc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80191e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80191ea:	f383 8811 	msr	BASEPRI, r3
 80191ee:	f3bf 8f6f 	isb	sy
 80191f2:	f3bf 8f4f 	dsb	sy
 80191f6:	60bb      	str	r3, [r7, #8]
}
 80191f8:	bf00      	nop
 80191fa:	e7fe      	b.n	80191fa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80191fc:	693b      	ldr	r3, [r7, #16]
 80191fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019200:	1e5a      	subs	r2, r3, #1
 8019202:	693b      	ldr	r3, [r7, #16]
 8019204:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8019206:	693b      	ldr	r3, [r7, #16]
 8019208:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801920a:	693b      	ldr	r3, [r7, #16]
 801920c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801920e:	429a      	cmp	r2, r3
 8019210:	d02c      	beq.n	801926c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8019212:	693b      	ldr	r3, [r7, #16]
 8019214:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019216:	2b00      	cmp	r3, #0
 8019218:	d128      	bne.n	801926c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801921a:	693b      	ldr	r3, [r7, #16]
 801921c:	3304      	adds	r3, #4
 801921e:	4618      	mov	r0, r3
 8019220:	f7fe fbbc 	bl	801799c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8019224:	693b      	ldr	r3, [r7, #16]
 8019226:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8019228:	693b      	ldr	r3, [r7, #16]
 801922a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801922c:	693b      	ldr	r3, [r7, #16]
 801922e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019230:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8019234:	693b      	ldr	r3, [r7, #16]
 8019236:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8019238:	693b      	ldr	r3, [r7, #16]
 801923a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801923c:	4b0f      	ldr	r3, [pc, #60]	; (801927c <xTaskPriorityDisinherit+0xd4>)
 801923e:	681b      	ldr	r3, [r3, #0]
 8019240:	429a      	cmp	r2, r3
 8019242:	d903      	bls.n	801924c <xTaskPriorityDisinherit+0xa4>
 8019244:	693b      	ldr	r3, [r7, #16]
 8019246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019248:	4a0c      	ldr	r2, [pc, #48]	; (801927c <xTaskPriorityDisinherit+0xd4>)
 801924a:	6013      	str	r3, [r2, #0]
 801924c:	693b      	ldr	r3, [r7, #16]
 801924e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8019250:	4613      	mov	r3, r2
 8019252:	009b      	lsls	r3, r3, #2
 8019254:	4413      	add	r3, r2
 8019256:	009b      	lsls	r3, r3, #2
 8019258:	4a09      	ldr	r2, [pc, #36]	; (8019280 <xTaskPriorityDisinherit+0xd8>)
 801925a:	441a      	add	r2, r3
 801925c:	693b      	ldr	r3, [r7, #16]
 801925e:	3304      	adds	r3, #4
 8019260:	4619      	mov	r1, r3
 8019262:	4610      	mov	r0, r2
 8019264:	f7fe fb3d 	bl	80178e2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8019268:	2301      	movs	r3, #1
 801926a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801926c:	697b      	ldr	r3, [r7, #20]
	}
 801926e:	4618      	mov	r0, r3
 8019270:	3718      	adds	r7, #24
 8019272:	46bd      	mov	sp, r7
 8019274:	bd80      	pop	{r7, pc}
 8019276:	bf00      	nop
 8019278:	24002718 	.word	0x24002718
 801927c:	24002bf4 	.word	0x24002bf4
 8019280:	2400271c 	.word	0x2400271c

08019284 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8019284:	b480      	push	{r7}
 8019286:	b083      	sub	sp, #12
 8019288:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 801928a:	4b09      	ldr	r3, [pc, #36]	; (80192b0 <uxTaskResetEventItemValue+0x2c>)
 801928c:	681b      	ldr	r3, [r3, #0]
 801928e:	699b      	ldr	r3, [r3, #24]
 8019290:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8019292:	4b07      	ldr	r3, [pc, #28]	; (80192b0 <uxTaskResetEventItemValue+0x2c>)
 8019294:	681b      	ldr	r3, [r3, #0]
 8019296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8019298:	4b05      	ldr	r3, [pc, #20]	; (80192b0 <uxTaskResetEventItemValue+0x2c>)
 801929a:	681b      	ldr	r3, [r3, #0]
 801929c:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 80192a0:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80192a2:	687b      	ldr	r3, [r7, #4]
}
 80192a4:	4618      	mov	r0, r3
 80192a6:	370c      	adds	r7, #12
 80192a8:	46bd      	mov	sp, r7
 80192aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192ae:	4770      	bx	lr
 80192b0:	24002718 	.word	0x24002718

080192b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80192b4:	b580      	push	{r7, lr}
 80192b6:	b084      	sub	sp, #16
 80192b8:	af00      	add	r7, sp, #0
 80192ba:	6078      	str	r0, [r7, #4]
 80192bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80192be:	4b21      	ldr	r3, [pc, #132]	; (8019344 <prvAddCurrentTaskToDelayedList+0x90>)
 80192c0:	681b      	ldr	r3, [r3, #0]
 80192c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80192c4:	4b20      	ldr	r3, [pc, #128]	; (8019348 <prvAddCurrentTaskToDelayedList+0x94>)
 80192c6:	681b      	ldr	r3, [r3, #0]
 80192c8:	3304      	adds	r3, #4
 80192ca:	4618      	mov	r0, r3
 80192cc:	f7fe fb66 	bl	801799c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80192d0:	687b      	ldr	r3, [r7, #4]
 80192d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80192d6:	d10a      	bne.n	80192ee <prvAddCurrentTaskToDelayedList+0x3a>
 80192d8:	683b      	ldr	r3, [r7, #0]
 80192da:	2b00      	cmp	r3, #0
 80192dc:	d007      	beq.n	80192ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80192de:	4b1a      	ldr	r3, [pc, #104]	; (8019348 <prvAddCurrentTaskToDelayedList+0x94>)
 80192e0:	681b      	ldr	r3, [r3, #0]
 80192e2:	3304      	adds	r3, #4
 80192e4:	4619      	mov	r1, r3
 80192e6:	4819      	ldr	r0, [pc, #100]	; (801934c <prvAddCurrentTaskToDelayedList+0x98>)
 80192e8:	f7fe fafb 	bl	80178e2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80192ec:	e026      	b.n	801933c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80192ee:	68fa      	ldr	r2, [r7, #12]
 80192f0:	687b      	ldr	r3, [r7, #4]
 80192f2:	4413      	add	r3, r2
 80192f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80192f6:	4b14      	ldr	r3, [pc, #80]	; (8019348 <prvAddCurrentTaskToDelayedList+0x94>)
 80192f8:	681b      	ldr	r3, [r3, #0]
 80192fa:	68ba      	ldr	r2, [r7, #8]
 80192fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80192fe:	68ba      	ldr	r2, [r7, #8]
 8019300:	68fb      	ldr	r3, [r7, #12]
 8019302:	429a      	cmp	r2, r3
 8019304:	d209      	bcs.n	801931a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8019306:	4b12      	ldr	r3, [pc, #72]	; (8019350 <prvAddCurrentTaskToDelayedList+0x9c>)
 8019308:	681a      	ldr	r2, [r3, #0]
 801930a:	4b0f      	ldr	r3, [pc, #60]	; (8019348 <prvAddCurrentTaskToDelayedList+0x94>)
 801930c:	681b      	ldr	r3, [r3, #0]
 801930e:	3304      	adds	r3, #4
 8019310:	4619      	mov	r1, r3
 8019312:	4610      	mov	r0, r2
 8019314:	f7fe fb09 	bl	801792a <vListInsert>
}
 8019318:	e010      	b.n	801933c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801931a:	4b0e      	ldr	r3, [pc, #56]	; (8019354 <prvAddCurrentTaskToDelayedList+0xa0>)
 801931c:	681a      	ldr	r2, [r3, #0]
 801931e:	4b0a      	ldr	r3, [pc, #40]	; (8019348 <prvAddCurrentTaskToDelayedList+0x94>)
 8019320:	681b      	ldr	r3, [r3, #0]
 8019322:	3304      	adds	r3, #4
 8019324:	4619      	mov	r1, r3
 8019326:	4610      	mov	r0, r2
 8019328:	f7fe faff 	bl	801792a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801932c:	4b0a      	ldr	r3, [pc, #40]	; (8019358 <prvAddCurrentTaskToDelayedList+0xa4>)
 801932e:	681b      	ldr	r3, [r3, #0]
 8019330:	68ba      	ldr	r2, [r7, #8]
 8019332:	429a      	cmp	r2, r3
 8019334:	d202      	bcs.n	801933c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8019336:	4a08      	ldr	r2, [pc, #32]	; (8019358 <prvAddCurrentTaskToDelayedList+0xa4>)
 8019338:	68bb      	ldr	r3, [r7, #8]
 801933a:	6013      	str	r3, [r2, #0]
}
 801933c:	bf00      	nop
 801933e:	3710      	adds	r7, #16
 8019340:	46bd      	mov	sp, r7
 8019342:	bd80      	pop	{r7, pc}
 8019344:	24002bf0 	.word	0x24002bf0
 8019348:	24002718 	.word	0x24002718
 801934c:	24002bd8 	.word	0x24002bd8
 8019350:	24002ba8 	.word	0x24002ba8
 8019354:	24002ba4 	.word	0x24002ba4
 8019358:	24002c0c 	.word	0x24002c0c

0801935c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801935c:	b580      	push	{r7, lr}
 801935e:	b08a      	sub	sp, #40	; 0x28
 8019360:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8019362:	2300      	movs	r3, #0
 8019364:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8019366:	f000 fb07 	bl	8019978 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801936a:	4b1c      	ldr	r3, [pc, #112]	; (80193dc <xTimerCreateTimerTask+0x80>)
 801936c:	681b      	ldr	r3, [r3, #0]
 801936e:	2b00      	cmp	r3, #0
 8019370:	d021      	beq.n	80193b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8019372:	2300      	movs	r3, #0
 8019374:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8019376:	2300      	movs	r3, #0
 8019378:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801937a:	1d3a      	adds	r2, r7, #4
 801937c:	f107 0108 	add.w	r1, r7, #8
 8019380:	f107 030c 	add.w	r3, r7, #12
 8019384:	4618      	mov	r0, r3
 8019386:	f7fd fff9 	bl	801737c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801938a:	6879      	ldr	r1, [r7, #4]
 801938c:	68bb      	ldr	r3, [r7, #8]
 801938e:	68fa      	ldr	r2, [r7, #12]
 8019390:	9202      	str	r2, [sp, #8]
 8019392:	9301      	str	r3, [sp, #4]
 8019394:	2302      	movs	r3, #2
 8019396:	9300      	str	r3, [sp, #0]
 8019398:	2300      	movs	r3, #0
 801939a:	460a      	mov	r2, r1
 801939c:	4910      	ldr	r1, [pc, #64]	; (80193e0 <xTimerCreateTimerTask+0x84>)
 801939e:	4811      	ldr	r0, [pc, #68]	; (80193e4 <xTimerCreateTimerTask+0x88>)
 80193a0:	f7ff f812 	bl	80183c8 <xTaskCreateStatic>
 80193a4:	4603      	mov	r3, r0
 80193a6:	4a10      	ldr	r2, [pc, #64]	; (80193e8 <xTimerCreateTimerTask+0x8c>)
 80193a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80193aa:	4b0f      	ldr	r3, [pc, #60]	; (80193e8 <xTimerCreateTimerTask+0x8c>)
 80193ac:	681b      	ldr	r3, [r3, #0]
 80193ae:	2b00      	cmp	r3, #0
 80193b0:	d001      	beq.n	80193b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80193b2:	2301      	movs	r3, #1
 80193b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80193b6:	697b      	ldr	r3, [r7, #20]
 80193b8:	2b00      	cmp	r3, #0
 80193ba:	d10a      	bne.n	80193d2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80193bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80193c0:	f383 8811 	msr	BASEPRI, r3
 80193c4:	f3bf 8f6f 	isb	sy
 80193c8:	f3bf 8f4f 	dsb	sy
 80193cc:	613b      	str	r3, [r7, #16]
}
 80193ce:	bf00      	nop
 80193d0:	e7fe      	b.n	80193d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80193d2:	697b      	ldr	r3, [r7, #20]
}
 80193d4:	4618      	mov	r0, r3
 80193d6:	3718      	adds	r7, #24
 80193d8:	46bd      	mov	sp, r7
 80193da:	bd80      	pop	{r7, pc}
 80193dc:	24002c48 	.word	0x24002c48
 80193e0:	0801af98 	.word	0x0801af98
 80193e4:	08019521 	.word	0x08019521
 80193e8:	24002c4c 	.word	0x24002c4c

080193ec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80193ec:	b580      	push	{r7, lr}
 80193ee:	b08a      	sub	sp, #40	; 0x28
 80193f0:	af00      	add	r7, sp, #0
 80193f2:	60f8      	str	r0, [r7, #12]
 80193f4:	60b9      	str	r1, [r7, #8]
 80193f6:	607a      	str	r2, [r7, #4]
 80193f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80193fa:	2300      	movs	r3, #0
 80193fc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80193fe:	68fb      	ldr	r3, [r7, #12]
 8019400:	2b00      	cmp	r3, #0
 8019402:	d10a      	bne.n	801941a <xTimerGenericCommand+0x2e>
	__asm volatile
 8019404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019408:	f383 8811 	msr	BASEPRI, r3
 801940c:	f3bf 8f6f 	isb	sy
 8019410:	f3bf 8f4f 	dsb	sy
 8019414:	623b      	str	r3, [r7, #32]
}
 8019416:	bf00      	nop
 8019418:	e7fe      	b.n	8019418 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801941a:	4b1a      	ldr	r3, [pc, #104]	; (8019484 <xTimerGenericCommand+0x98>)
 801941c:	681b      	ldr	r3, [r3, #0]
 801941e:	2b00      	cmp	r3, #0
 8019420:	d02a      	beq.n	8019478 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8019422:	68bb      	ldr	r3, [r7, #8]
 8019424:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8019426:	687b      	ldr	r3, [r7, #4]
 8019428:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801942a:	68fb      	ldr	r3, [r7, #12]
 801942c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801942e:	68bb      	ldr	r3, [r7, #8]
 8019430:	2b05      	cmp	r3, #5
 8019432:	dc18      	bgt.n	8019466 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8019434:	f7ff fe9a 	bl	801916c <xTaskGetSchedulerState>
 8019438:	4603      	mov	r3, r0
 801943a:	2b02      	cmp	r3, #2
 801943c:	d109      	bne.n	8019452 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801943e:	4b11      	ldr	r3, [pc, #68]	; (8019484 <xTimerGenericCommand+0x98>)
 8019440:	6818      	ldr	r0, [r3, #0]
 8019442:	f107 0110 	add.w	r1, r7, #16
 8019446:	2300      	movs	r3, #0
 8019448:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801944a:	f7fe fbd5 	bl	8017bf8 <xQueueGenericSend>
 801944e:	6278      	str	r0, [r7, #36]	; 0x24
 8019450:	e012      	b.n	8019478 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8019452:	4b0c      	ldr	r3, [pc, #48]	; (8019484 <xTimerGenericCommand+0x98>)
 8019454:	6818      	ldr	r0, [r3, #0]
 8019456:	f107 0110 	add.w	r1, r7, #16
 801945a:	2300      	movs	r3, #0
 801945c:	2200      	movs	r2, #0
 801945e:	f7fe fbcb 	bl	8017bf8 <xQueueGenericSend>
 8019462:	6278      	str	r0, [r7, #36]	; 0x24
 8019464:	e008      	b.n	8019478 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8019466:	4b07      	ldr	r3, [pc, #28]	; (8019484 <xTimerGenericCommand+0x98>)
 8019468:	6818      	ldr	r0, [r3, #0]
 801946a:	f107 0110 	add.w	r1, r7, #16
 801946e:	2300      	movs	r3, #0
 8019470:	683a      	ldr	r2, [r7, #0]
 8019472:	f7fe fcbf 	bl	8017df4 <xQueueGenericSendFromISR>
 8019476:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8019478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801947a:	4618      	mov	r0, r3
 801947c:	3728      	adds	r7, #40	; 0x28
 801947e:	46bd      	mov	sp, r7
 8019480:	bd80      	pop	{r7, pc}
 8019482:	bf00      	nop
 8019484:	24002c48 	.word	0x24002c48

08019488 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8019488:	b580      	push	{r7, lr}
 801948a:	b088      	sub	sp, #32
 801948c:	af02      	add	r7, sp, #8
 801948e:	6078      	str	r0, [r7, #4]
 8019490:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8019492:	4b22      	ldr	r3, [pc, #136]	; (801951c <prvProcessExpiredTimer+0x94>)
 8019494:	681b      	ldr	r3, [r3, #0]
 8019496:	68db      	ldr	r3, [r3, #12]
 8019498:	68db      	ldr	r3, [r3, #12]
 801949a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801949c:	697b      	ldr	r3, [r7, #20]
 801949e:	3304      	adds	r3, #4
 80194a0:	4618      	mov	r0, r3
 80194a2:	f7fe fa7b 	bl	801799c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80194a6:	697b      	ldr	r3, [r7, #20]
 80194a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80194ac:	f003 0304 	and.w	r3, r3, #4
 80194b0:	2b00      	cmp	r3, #0
 80194b2:	d022      	beq.n	80194fa <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80194b4:	697b      	ldr	r3, [r7, #20]
 80194b6:	699a      	ldr	r2, [r3, #24]
 80194b8:	687b      	ldr	r3, [r7, #4]
 80194ba:	18d1      	adds	r1, r2, r3
 80194bc:	687b      	ldr	r3, [r7, #4]
 80194be:	683a      	ldr	r2, [r7, #0]
 80194c0:	6978      	ldr	r0, [r7, #20]
 80194c2:	f000 f8d1 	bl	8019668 <prvInsertTimerInActiveList>
 80194c6:	4603      	mov	r3, r0
 80194c8:	2b00      	cmp	r3, #0
 80194ca:	d01f      	beq.n	801950c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80194cc:	2300      	movs	r3, #0
 80194ce:	9300      	str	r3, [sp, #0]
 80194d0:	2300      	movs	r3, #0
 80194d2:	687a      	ldr	r2, [r7, #4]
 80194d4:	2100      	movs	r1, #0
 80194d6:	6978      	ldr	r0, [r7, #20]
 80194d8:	f7ff ff88 	bl	80193ec <xTimerGenericCommand>
 80194dc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80194de:	693b      	ldr	r3, [r7, #16]
 80194e0:	2b00      	cmp	r3, #0
 80194e2:	d113      	bne.n	801950c <prvProcessExpiredTimer+0x84>
	__asm volatile
 80194e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80194e8:	f383 8811 	msr	BASEPRI, r3
 80194ec:	f3bf 8f6f 	isb	sy
 80194f0:	f3bf 8f4f 	dsb	sy
 80194f4:	60fb      	str	r3, [r7, #12]
}
 80194f6:	bf00      	nop
 80194f8:	e7fe      	b.n	80194f8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80194fa:	697b      	ldr	r3, [r7, #20]
 80194fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019500:	f023 0301 	bic.w	r3, r3, #1
 8019504:	b2da      	uxtb	r2, r3
 8019506:	697b      	ldr	r3, [r7, #20]
 8019508:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801950c:	697b      	ldr	r3, [r7, #20]
 801950e:	6a1b      	ldr	r3, [r3, #32]
 8019510:	6978      	ldr	r0, [r7, #20]
 8019512:	4798      	blx	r3
}
 8019514:	bf00      	nop
 8019516:	3718      	adds	r7, #24
 8019518:	46bd      	mov	sp, r7
 801951a:	bd80      	pop	{r7, pc}
 801951c:	24002c40 	.word	0x24002c40

08019520 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8019520:	b580      	push	{r7, lr}
 8019522:	b084      	sub	sp, #16
 8019524:	af00      	add	r7, sp, #0
 8019526:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8019528:	f107 0308 	add.w	r3, r7, #8
 801952c:	4618      	mov	r0, r3
 801952e:	f000 f857 	bl	80195e0 <prvGetNextExpireTime>
 8019532:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8019534:	68bb      	ldr	r3, [r7, #8]
 8019536:	4619      	mov	r1, r3
 8019538:	68f8      	ldr	r0, [r7, #12]
 801953a:	f000 f803 	bl	8019544 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801953e:	f000 f8d5 	bl	80196ec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8019542:	e7f1      	b.n	8019528 <prvTimerTask+0x8>

08019544 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8019544:	b580      	push	{r7, lr}
 8019546:	b084      	sub	sp, #16
 8019548:	af00      	add	r7, sp, #0
 801954a:	6078      	str	r0, [r7, #4]
 801954c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801954e:	f7ff f977 	bl	8018840 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8019552:	f107 0308 	add.w	r3, r7, #8
 8019556:	4618      	mov	r0, r3
 8019558:	f000 f866 	bl	8019628 <prvSampleTimeNow>
 801955c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801955e:	68bb      	ldr	r3, [r7, #8]
 8019560:	2b00      	cmp	r3, #0
 8019562:	d130      	bne.n	80195c6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8019564:	683b      	ldr	r3, [r7, #0]
 8019566:	2b00      	cmp	r3, #0
 8019568:	d10a      	bne.n	8019580 <prvProcessTimerOrBlockTask+0x3c>
 801956a:	687a      	ldr	r2, [r7, #4]
 801956c:	68fb      	ldr	r3, [r7, #12]
 801956e:	429a      	cmp	r2, r3
 8019570:	d806      	bhi.n	8019580 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8019572:	f7ff f973 	bl	801885c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8019576:	68f9      	ldr	r1, [r7, #12]
 8019578:	6878      	ldr	r0, [r7, #4]
 801957a:	f7ff ff85 	bl	8019488 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801957e:	e024      	b.n	80195ca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8019580:	683b      	ldr	r3, [r7, #0]
 8019582:	2b00      	cmp	r3, #0
 8019584:	d008      	beq.n	8019598 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8019586:	4b13      	ldr	r3, [pc, #76]	; (80195d4 <prvProcessTimerOrBlockTask+0x90>)
 8019588:	681b      	ldr	r3, [r3, #0]
 801958a:	681b      	ldr	r3, [r3, #0]
 801958c:	2b00      	cmp	r3, #0
 801958e:	d101      	bne.n	8019594 <prvProcessTimerOrBlockTask+0x50>
 8019590:	2301      	movs	r3, #1
 8019592:	e000      	b.n	8019596 <prvProcessTimerOrBlockTask+0x52>
 8019594:	2300      	movs	r3, #0
 8019596:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8019598:	4b0f      	ldr	r3, [pc, #60]	; (80195d8 <prvProcessTimerOrBlockTask+0x94>)
 801959a:	6818      	ldr	r0, [r3, #0]
 801959c:	687a      	ldr	r2, [r7, #4]
 801959e:	68fb      	ldr	r3, [r7, #12]
 80195a0:	1ad3      	subs	r3, r2, r3
 80195a2:	683a      	ldr	r2, [r7, #0]
 80195a4:	4619      	mov	r1, r3
 80195a6:	f7fe fedb 	bl	8018360 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80195aa:	f7ff f957 	bl	801885c <xTaskResumeAll>
 80195ae:	4603      	mov	r3, r0
 80195b0:	2b00      	cmp	r3, #0
 80195b2:	d10a      	bne.n	80195ca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80195b4:	4b09      	ldr	r3, [pc, #36]	; (80195dc <prvProcessTimerOrBlockTask+0x98>)
 80195b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80195ba:	601a      	str	r2, [r3, #0]
 80195bc:	f3bf 8f4f 	dsb	sy
 80195c0:	f3bf 8f6f 	isb	sy
}
 80195c4:	e001      	b.n	80195ca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80195c6:	f7ff f949 	bl	801885c <xTaskResumeAll>
}
 80195ca:	bf00      	nop
 80195cc:	3710      	adds	r7, #16
 80195ce:	46bd      	mov	sp, r7
 80195d0:	bd80      	pop	{r7, pc}
 80195d2:	bf00      	nop
 80195d4:	24002c44 	.word	0x24002c44
 80195d8:	24002c48 	.word	0x24002c48
 80195dc:	e000ed04 	.word	0xe000ed04

080195e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80195e0:	b480      	push	{r7}
 80195e2:	b085      	sub	sp, #20
 80195e4:	af00      	add	r7, sp, #0
 80195e6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80195e8:	4b0e      	ldr	r3, [pc, #56]	; (8019624 <prvGetNextExpireTime+0x44>)
 80195ea:	681b      	ldr	r3, [r3, #0]
 80195ec:	681b      	ldr	r3, [r3, #0]
 80195ee:	2b00      	cmp	r3, #0
 80195f0:	d101      	bne.n	80195f6 <prvGetNextExpireTime+0x16>
 80195f2:	2201      	movs	r2, #1
 80195f4:	e000      	b.n	80195f8 <prvGetNextExpireTime+0x18>
 80195f6:	2200      	movs	r2, #0
 80195f8:	687b      	ldr	r3, [r7, #4]
 80195fa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80195fc:	687b      	ldr	r3, [r7, #4]
 80195fe:	681b      	ldr	r3, [r3, #0]
 8019600:	2b00      	cmp	r3, #0
 8019602:	d105      	bne.n	8019610 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8019604:	4b07      	ldr	r3, [pc, #28]	; (8019624 <prvGetNextExpireTime+0x44>)
 8019606:	681b      	ldr	r3, [r3, #0]
 8019608:	68db      	ldr	r3, [r3, #12]
 801960a:	681b      	ldr	r3, [r3, #0]
 801960c:	60fb      	str	r3, [r7, #12]
 801960e:	e001      	b.n	8019614 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8019610:	2300      	movs	r3, #0
 8019612:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8019614:	68fb      	ldr	r3, [r7, #12]
}
 8019616:	4618      	mov	r0, r3
 8019618:	3714      	adds	r7, #20
 801961a:	46bd      	mov	sp, r7
 801961c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019620:	4770      	bx	lr
 8019622:	bf00      	nop
 8019624:	24002c40 	.word	0x24002c40

08019628 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8019628:	b580      	push	{r7, lr}
 801962a:	b084      	sub	sp, #16
 801962c:	af00      	add	r7, sp, #0
 801962e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8019630:	f7ff f9b2 	bl	8018998 <xTaskGetTickCount>
 8019634:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8019636:	4b0b      	ldr	r3, [pc, #44]	; (8019664 <prvSampleTimeNow+0x3c>)
 8019638:	681b      	ldr	r3, [r3, #0]
 801963a:	68fa      	ldr	r2, [r7, #12]
 801963c:	429a      	cmp	r2, r3
 801963e:	d205      	bcs.n	801964c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8019640:	f000 f936 	bl	80198b0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8019644:	687b      	ldr	r3, [r7, #4]
 8019646:	2201      	movs	r2, #1
 8019648:	601a      	str	r2, [r3, #0]
 801964a:	e002      	b.n	8019652 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 801964c:	687b      	ldr	r3, [r7, #4]
 801964e:	2200      	movs	r2, #0
 8019650:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8019652:	4a04      	ldr	r2, [pc, #16]	; (8019664 <prvSampleTimeNow+0x3c>)
 8019654:	68fb      	ldr	r3, [r7, #12]
 8019656:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8019658:	68fb      	ldr	r3, [r7, #12]
}
 801965a:	4618      	mov	r0, r3
 801965c:	3710      	adds	r7, #16
 801965e:	46bd      	mov	sp, r7
 8019660:	bd80      	pop	{r7, pc}
 8019662:	bf00      	nop
 8019664:	24002c50 	.word	0x24002c50

08019668 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8019668:	b580      	push	{r7, lr}
 801966a:	b086      	sub	sp, #24
 801966c:	af00      	add	r7, sp, #0
 801966e:	60f8      	str	r0, [r7, #12]
 8019670:	60b9      	str	r1, [r7, #8]
 8019672:	607a      	str	r2, [r7, #4]
 8019674:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8019676:	2300      	movs	r3, #0
 8019678:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801967a:	68fb      	ldr	r3, [r7, #12]
 801967c:	68ba      	ldr	r2, [r7, #8]
 801967e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8019680:	68fb      	ldr	r3, [r7, #12]
 8019682:	68fa      	ldr	r2, [r7, #12]
 8019684:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8019686:	68ba      	ldr	r2, [r7, #8]
 8019688:	687b      	ldr	r3, [r7, #4]
 801968a:	429a      	cmp	r2, r3
 801968c:	d812      	bhi.n	80196b4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801968e:	687a      	ldr	r2, [r7, #4]
 8019690:	683b      	ldr	r3, [r7, #0]
 8019692:	1ad2      	subs	r2, r2, r3
 8019694:	68fb      	ldr	r3, [r7, #12]
 8019696:	699b      	ldr	r3, [r3, #24]
 8019698:	429a      	cmp	r2, r3
 801969a:	d302      	bcc.n	80196a2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801969c:	2301      	movs	r3, #1
 801969e:	617b      	str	r3, [r7, #20]
 80196a0:	e01b      	b.n	80196da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80196a2:	4b10      	ldr	r3, [pc, #64]	; (80196e4 <prvInsertTimerInActiveList+0x7c>)
 80196a4:	681a      	ldr	r2, [r3, #0]
 80196a6:	68fb      	ldr	r3, [r7, #12]
 80196a8:	3304      	adds	r3, #4
 80196aa:	4619      	mov	r1, r3
 80196ac:	4610      	mov	r0, r2
 80196ae:	f7fe f93c 	bl	801792a <vListInsert>
 80196b2:	e012      	b.n	80196da <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80196b4:	687a      	ldr	r2, [r7, #4]
 80196b6:	683b      	ldr	r3, [r7, #0]
 80196b8:	429a      	cmp	r2, r3
 80196ba:	d206      	bcs.n	80196ca <prvInsertTimerInActiveList+0x62>
 80196bc:	68ba      	ldr	r2, [r7, #8]
 80196be:	683b      	ldr	r3, [r7, #0]
 80196c0:	429a      	cmp	r2, r3
 80196c2:	d302      	bcc.n	80196ca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80196c4:	2301      	movs	r3, #1
 80196c6:	617b      	str	r3, [r7, #20]
 80196c8:	e007      	b.n	80196da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80196ca:	4b07      	ldr	r3, [pc, #28]	; (80196e8 <prvInsertTimerInActiveList+0x80>)
 80196cc:	681a      	ldr	r2, [r3, #0]
 80196ce:	68fb      	ldr	r3, [r7, #12]
 80196d0:	3304      	adds	r3, #4
 80196d2:	4619      	mov	r1, r3
 80196d4:	4610      	mov	r0, r2
 80196d6:	f7fe f928 	bl	801792a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80196da:	697b      	ldr	r3, [r7, #20]
}
 80196dc:	4618      	mov	r0, r3
 80196de:	3718      	adds	r7, #24
 80196e0:	46bd      	mov	sp, r7
 80196e2:	bd80      	pop	{r7, pc}
 80196e4:	24002c44 	.word	0x24002c44
 80196e8:	24002c40 	.word	0x24002c40

080196ec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80196ec:	b580      	push	{r7, lr}
 80196ee:	b08e      	sub	sp, #56	; 0x38
 80196f0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80196f2:	e0ca      	b.n	801988a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80196f4:	687b      	ldr	r3, [r7, #4]
 80196f6:	2b00      	cmp	r3, #0
 80196f8:	da18      	bge.n	801972c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80196fa:	1d3b      	adds	r3, r7, #4
 80196fc:	3304      	adds	r3, #4
 80196fe:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8019700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019702:	2b00      	cmp	r3, #0
 8019704:	d10a      	bne.n	801971c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8019706:	f04f 0350 	mov.w	r3, #80	; 0x50
 801970a:	f383 8811 	msr	BASEPRI, r3
 801970e:	f3bf 8f6f 	isb	sy
 8019712:	f3bf 8f4f 	dsb	sy
 8019716:	61fb      	str	r3, [r7, #28]
}
 8019718:	bf00      	nop
 801971a:	e7fe      	b.n	801971a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801971c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801971e:	681b      	ldr	r3, [r3, #0]
 8019720:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019722:	6850      	ldr	r0, [r2, #4]
 8019724:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019726:	6892      	ldr	r2, [r2, #8]
 8019728:	4611      	mov	r1, r2
 801972a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801972c:	687b      	ldr	r3, [r7, #4]
 801972e:	2b00      	cmp	r3, #0
 8019730:	f2c0 80aa 	blt.w	8019888 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8019734:	68fb      	ldr	r3, [r7, #12]
 8019736:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8019738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801973a:	695b      	ldr	r3, [r3, #20]
 801973c:	2b00      	cmp	r3, #0
 801973e:	d004      	beq.n	801974a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8019740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019742:	3304      	adds	r3, #4
 8019744:	4618      	mov	r0, r3
 8019746:	f7fe f929 	bl	801799c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801974a:	463b      	mov	r3, r7
 801974c:	4618      	mov	r0, r3
 801974e:	f7ff ff6b 	bl	8019628 <prvSampleTimeNow>
 8019752:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8019754:	687b      	ldr	r3, [r7, #4]
 8019756:	2b09      	cmp	r3, #9
 8019758:	f200 8097 	bhi.w	801988a <prvProcessReceivedCommands+0x19e>
 801975c:	a201      	add	r2, pc, #4	; (adr r2, 8019764 <prvProcessReceivedCommands+0x78>)
 801975e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019762:	bf00      	nop
 8019764:	0801978d 	.word	0x0801978d
 8019768:	0801978d 	.word	0x0801978d
 801976c:	0801978d 	.word	0x0801978d
 8019770:	08019801 	.word	0x08019801
 8019774:	08019815 	.word	0x08019815
 8019778:	0801985f 	.word	0x0801985f
 801977c:	0801978d 	.word	0x0801978d
 8019780:	0801978d 	.word	0x0801978d
 8019784:	08019801 	.word	0x08019801
 8019788:	08019815 	.word	0x08019815
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801978c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801978e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019792:	f043 0301 	orr.w	r3, r3, #1
 8019796:	b2da      	uxtb	r2, r3
 8019798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801979a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801979e:	68ba      	ldr	r2, [r7, #8]
 80197a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80197a2:	699b      	ldr	r3, [r3, #24]
 80197a4:	18d1      	adds	r1, r2, r3
 80197a6:	68bb      	ldr	r3, [r7, #8]
 80197a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80197aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80197ac:	f7ff ff5c 	bl	8019668 <prvInsertTimerInActiveList>
 80197b0:	4603      	mov	r3, r0
 80197b2:	2b00      	cmp	r3, #0
 80197b4:	d069      	beq.n	801988a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80197b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80197b8:	6a1b      	ldr	r3, [r3, #32]
 80197ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80197bc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80197be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80197c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80197c4:	f003 0304 	and.w	r3, r3, #4
 80197c8:	2b00      	cmp	r3, #0
 80197ca:	d05e      	beq.n	801988a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80197cc:	68ba      	ldr	r2, [r7, #8]
 80197ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80197d0:	699b      	ldr	r3, [r3, #24]
 80197d2:	441a      	add	r2, r3
 80197d4:	2300      	movs	r3, #0
 80197d6:	9300      	str	r3, [sp, #0]
 80197d8:	2300      	movs	r3, #0
 80197da:	2100      	movs	r1, #0
 80197dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80197de:	f7ff fe05 	bl	80193ec <xTimerGenericCommand>
 80197e2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80197e4:	6a3b      	ldr	r3, [r7, #32]
 80197e6:	2b00      	cmp	r3, #0
 80197e8:	d14f      	bne.n	801988a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80197ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80197ee:	f383 8811 	msr	BASEPRI, r3
 80197f2:	f3bf 8f6f 	isb	sy
 80197f6:	f3bf 8f4f 	dsb	sy
 80197fa:	61bb      	str	r3, [r7, #24]
}
 80197fc:	bf00      	nop
 80197fe:	e7fe      	b.n	80197fe <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8019800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019802:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019806:	f023 0301 	bic.w	r3, r3, #1
 801980a:	b2da      	uxtb	r2, r3
 801980c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801980e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8019812:	e03a      	b.n	801988a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8019814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019816:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801981a:	f043 0301 	orr.w	r3, r3, #1
 801981e:	b2da      	uxtb	r2, r3
 8019820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019822:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8019826:	68ba      	ldr	r2, [r7, #8]
 8019828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801982a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801982c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801982e:	699b      	ldr	r3, [r3, #24]
 8019830:	2b00      	cmp	r3, #0
 8019832:	d10a      	bne.n	801984a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8019834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019838:	f383 8811 	msr	BASEPRI, r3
 801983c:	f3bf 8f6f 	isb	sy
 8019840:	f3bf 8f4f 	dsb	sy
 8019844:	617b      	str	r3, [r7, #20]
}
 8019846:	bf00      	nop
 8019848:	e7fe      	b.n	8019848 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801984a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801984c:	699a      	ldr	r2, [r3, #24]
 801984e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019850:	18d1      	adds	r1, r2, r3
 8019852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019856:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019858:	f7ff ff06 	bl	8019668 <prvInsertTimerInActiveList>
					break;
 801985c:	e015      	b.n	801988a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801985e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019860:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019864:	f003 0302 	and.w	r3, r3, #2
 8019868:	2b00      	cmp	r3, #0
 801986a:	d103      	bne.n	8019874 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 801986c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801986e:	f000 fbff 	bl	801a070 <vPortFree>
 8019872:	e00a      	b.n	801988a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8019874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019876:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801987a:	f023 0301 	bic.w	r3, r3, #1
 801987e:	b2da      	uxtb	r2, r3
 8019880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019882:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8019886:	e000      	b.n	801988a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8019888:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801988a:	4b08      	ldr	r3, [pc, #32]	; (80198ac <prvProcessReceivedCommands+0x1c0>)
 801988c:	681b      	ldr	r3, [r3, #0]
 801988e:	1d39      	adds	r1, r7, #4
 8019890:	2200      	movs	r2, #0
 8019892:	4618      	mov	r0, r3
 8019894:	f7fe fb4a 	bl	8017f2c <xQueueReceive>
 8019898:	4603      	mov	r3, r0
 801989a:	2b00      	cmp	r3, #0
 801989c:	f47f af2a 	bne.w	80196f4 <prvProcessReceivedCommands+0x8>
	}
}
 80198a0:	bf00      	nop
 80198a2:	bf00      	nop
 80198a4:	3730      	adds	r7, #48	; 0x30
 80198a6:	46bd      	mov	sp, r7
 80198a8:	bd80      	pop	{r7, pc}
 80198aa:	bf00      	nop
 80198ac:	24002c48 	.word	0x24002c48

080198b0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80198b0:	b580      	push	{r7, lr}
 80198b2:	b088      	sub	sp, #32
 80198b4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80198b6:	e048      	b.n	801994a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80198b8:	4b2d      	ldr	r3, [pc, #180]	; (8019970 <prvSwitchTimerLists+0xc0>)
 80198ba:	681b      	ldr	r3, [r3, #0]
 80198bc:	68db      	ldr	r3, [r3, #12]
 80198be:	681b      	ldr	r3, [r3, #0]
 80198c0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80198c2:	4b2b      	ldr	r3, [pc, #172]	; (8019970 <prvSwitchTimerLists+0xc0>)
 80198c4:	681b      	ldr	r3, [r3, #0]
 80198c6:	68db      	ldr	r3, [r3, #12]
 80198c8:	68db      	ldr	r3, [r3, #12]
 80198ca:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80198cc:	68fb      	ldr	r3, [r7, #12]
 80198ce:	3304      	adds	r3, #4
 80198d0:	4618      	mov	r0, r3
 80198d2:	f7fe f863 	bl	801799c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80198d6:	68fb      	ldr	r3, [r7, #12]
 80198d8:	6a1b      	ldr	r3, [r3, #32]
 80198da:	68f8      	ldr	r0, [r7, #12]
 80198dc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80198de:	68fb      	ldr	r3, [r7, #12]
 80198e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80198e4:	f003 0304 	and.w	r3, r3, #4
 80198e8:	2b00      	cmp	r3, #0
 80198ea:	d02e      	beq.n	801994a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80198ec:	68fb      	ldr	r3, [r7, #12]
 80198ee:	699b      	ldr	r3, [r3, #24]
 80198f0:	693a      	ldr	r2, [r7, #16]
 80198f2:	4413      	add	r3, r2
 80198f4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80198f6:	68ba      	ldr	r2, [r7, #8]
 80198f8:	693b      	ldr	r3, [r7, #16]
 80198fa:	429a      	cmp	r2, r3
 80198fc:	d90e      	bls.n	801991c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80198fe:	68fb      	ldr	r3, [r7, #12]
 8019900:	68ba      	ldr	r2, [r7, #8]
 8019902:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8019904:	68fb      	ldr	r3, [r7, #12]
 8019906:	68fa      	ldr	r2, [r7, #12]
 8019908:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801990a:	4b19      	ldr	r3, [pc, #100]	; (8019970 <prvSwitchTimerLists+0xc0>)
 801990c:	681a      	ldr	r2, [r3, #0]
 801990e:	68fb      	ldr	r3, [r7, #12]
 8019910:	3304      	adds	r3, #4
 8019912:	4619      	mov	r1, r3
 8019914:	4610      	mov	r0, r2
 8019916:	f7fe f808 	bl	801792a <vListInsert>
 801991a:	e016      	b.n	801994a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801991c:	2300      	movs	r3, #0
 801991e:	9300      	str	r3, [sp, #0]
 8019920:	2300      	movs	r3, #0
 8019922:	693a      	ldr	r2, [r7, #16]
 8019924:	2100      	movs	r1, #0
 8019926:	68f8      	ldr	r0, [r7, #12]
 8019928:	f7ff fd60 	bl	80193ec <xTimerGenericCommand>
 801992c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801992e:	687b      	ldr	r3, [r7, #4]
 8019930:	2b00      	cmp	r3, #0
 8019932:	d10a      	bne.n	801994a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8019934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019938:	f383 8811 	msr	BASEPRI, r3
 801993c:	f3bf 8f6f 	isb	sy
 8019940:	f3bf 8f4f 	dsb	sy
 8019944:	603b      	str	r3, [r7, #0]
}
 8019946:	bf00      	nop
 8019948:	e7fe      	b.n	8019948 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801994a:	4b09      	ldr	r3, [pc, #36]	; (8019970 <prvSwitchTimerLists+0xc0>)
 801994c:	681b      	ldr	r3, [r3, #0]
 801994e:	681b      	ldr	r3, [r3, #0]
 8019950:	2b00      	cmp	r3, #0
 8019952:	d1b1      	bne.n	80198b8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8019954:	4b06      	ldr	r3, [pc, #24]	; (8019970 <prvSwitchTimerLists+0xc0>)
 8019956:	681b      	ldr	r3, [r3, #0]
 8019958:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801995a:	4b06      	ldr	r3, [pc, #24]	; (8019974 <prvSwitchTimerLists+0xc4>)
 801995c:	681b      	ldr	r3, [r3, #0]
 801995e:	4a04      	ldr	r2, [pc, #16]	; (8019970 <prvSwitchTimerLists+0xc0>)
 8019960:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8019962:	4a04      	ldr	r2, [pc, #16]	; (8019974 <prvSwitchTimerLists+0xc4>)
 8019964:	697b      	ldr	r3, [r7, #20]
 8019966:	6013      	str	r3, [r2, #0]
}
 8019968:	bf00      	nop
 801996a:	3718      	adds	r7, #24
 801996c:	46bd      	mov	sp, r7
 801996e:	bd80      	pop	{r7, pc}
 8019970:	24002c40 	.word	0x24002c40
 8019974:	24002c44 	.word	0x24002c44

08019978 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8019978:	b580      	push	{r7, lr}
 801997a:	b082      	sub	sp, #8
 801997c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801997e:	f000 f989 	bl	8019c94 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8019982:	4b15      	ldr	r3, [pc, #84]	; (80199d8 <prvCheckForValidListAndQueue+0x60>)
 8019984:	681b      	ldr	r3, [r3, #0]
 8019986:	2b00      	cmp	r3, #0
 8019988:	d120      	bne.n	80199cc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801998a:	4814      	ldr	r0, [pc, #80]	; (80199dc <prvCheckForValidListAndQueue+0x64>)
 801998c:	f7fd ff7c 	bl	8017888 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8019990:	4813      	ldr	r0, [pc, #76]	; (80199e0 <prvCheckForValidListAndQueue+0x68>)
 8019992:	f7fd ff79 	bl	8017888 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8019996:	4b13      	ldr	r3, [pc, #76]	; (80199e4 <prvCheckForValidListAndQueue+0x6c>)
 8019998:	4a10      	ldr	r2, [pc, #64]	; (80199dc <prvCheckForValidListAndQueue+0x64>)
 801999a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801999c:	4b12      	ldr	r3, [pc, #72]	; (80199e8 <prvCheckForValidListAndQueue+0x70>)
 801999e:	4a10      	ldr	r2, [pc, #64]	; (80199e0 <prvCheckForValidListAndQueue+0x68>)
 80199a0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80199a2:	2300      	movs	r3, #0
 80199a4:	9300      	str	r3, [sp, #0]
 80199a6:	4b11      	ldr	r3, [pc, #68]	; (80199ec <prvCheckForValidListAndQueue+0x74>)
 80199a8:	4a11      	ldr	r2, [pc, #68]	; (80199f0 <prvCheckForValidListAndQueue+0x78>)
 80199aa:	2110      	movs	r1, #16
 80199ac:	200a      	movs	r0, #10
 80199ae:	f7fe f887 	bl	8017ac0 <xQueueGenericCreateStatic>
 80199b2:	4603      	mov	r3, r0
 80199b4:	4a08      	ldr	r2, [pc, #32]	; (80199d8 <prvCheckForValidListAndQueue+0x60>)
 80199b6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80199b8:	4b07      	ldr	r3, [pc, #28]	; (80199d8 <prvCheckForValidListAndQueue+0x60>)
 80199ba:	681b      	ldr	r3, [r3, #0]
 80199bc:	2b00      	cmp	r3, #0
 80199be:	d005      	beq.n	80199cc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80199c0:	4b05      	ldr	r3, [pc, #20]	; (80199d8 <prvCheckForValidListAndQueue+0x60>)
 80199c2:	681b      	ldr	r3, [r3, #0]
 80199c4:	490b      	ldr	r1, [pc, #44]	; (80199f4 <prvCheckForValidListAndQueue+0x7c>)
 80199c6:	4618      	mov	r0, r3
 80199c8:	f7fe fca0 	bl	801830c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80199cc:	f000 f992 	bl	8019cf4 <vPortExitCritical>
}
 80199d0:	bf00      	nop
 80199d2:	46bd      	mov	sp, r7
 80199d4:	bd80      	pop	{r7, pc}
 80199d6:	bf00      	nop
 80199d8:	24002c48 	.word	0x24002c48
 80199dc:	24002c18 	.word	0x24002c18
 80199e0:	24002c2c 	.word	0x24002c2c
 80199e4:	24002c40 	.word	0x24002c40
 80199e8:	24002c44 	.word	0x24002c44
 80199ec:	24002cf4 	.word	0x24002cf4
 80199f0:	24002c54 	.word	0x24002c54
 80199f4:	0801afa0 	.word	0x0801afa0

080199f8 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80199f8:	b580      	push	{r7, lr}
 80199fa:	b08a      	sub	sp, #40	; 0x28
 80199fc:	af00      	add	r7, sp, #0
 80199fe:	60f8      	str	r0, [r7, #12]
 8019a00:	60b9      	str	r1, [r7, #8]
 8019a02:	607a      	str	r2, [r7, #4]
 8019a04:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8019a06:	f06f 0301 	mvn.w	r3, #1
 8019a0a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8019a0c:	68fb      	ldr	r3, [r7, #12]
 8019a0e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8019a10:	68bb      	ldr	r3, [r7, #8]
 8019a12:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8019a14:	687b      	ldr	r3, [r7, #4]
 8019a16:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8019a18:	4b06      	ldr	r3, [pc, #24]	; (8019a34 <xTimerPendFunctionCallFromISR+0x3c>)
 8019a1a:	6818      	ldr	r0, [r3, #0]
 8019a1c:	f107 0114 	add.w	r1, r7, #20
 8019a20:	2300      	movs	r3, #0
 8019a22:	683a      	ldr	r2, [r7, #0]
 8019a24:	f7fe f9e6 	bl	8017df4 <xQueueGenericSendFromISR>
 8019a28:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8019a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8019a2c:	4618      	mov	r0, r3
 8019a2e:	3728      	adds	r7, #40	; 0x28
 8019a30:	46bd      	mov	sp, r7
 8019a32:	bd80      	pop	{r7, pc}
 8019a34:	24002c48 	.word	0x24002c48

08019a38 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8019a38:	b480      	push	{r7}
 8019a3a:	b085      	sub	sp, #20
 8019a3c:	af00      	add	r7, sp, #0
 8019a3e:	60f8      	str	r0, [r7, #12]
 8019a40:	60b9      	str	r1, [r7, #8]
 8019a42:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8019a44:	68fb      	ldr	r3, [r7, #12]
 8019a46:	3b04      	subs	r3, #4
 8019a48:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8019a4a:	68fb      	ldr	r3, [r7, #12]
 8019a4c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8019a50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8019a52:	68fb      	ldr	r3, [r7, #12]
 8019a54:	3b04      	subs	r3, #4
 8019a56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8019a58:	68bb      	ldr	r3, [r7, #8]
 8019a5a:	f023 0201 	bic.w	r2, r3, #1
 8019a5e:	68fb      	ldr	r3, [r7, #12]
 8019a60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8019a62:	68fb      	ldr	r3, [r7, #12]
 8019a64:	3b04      	subs	r3, #4
 8019a66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8019a68:	4a0c      	ldr	r2, [pc, #48]	; (8019a9c <pxPortInitialiseStack+0x64>)
 8019a6a:	68fb      	ldr	r3, [r7, #12]
 8019a6c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8019a6e:	68fb      	ldr	r3, [r7, #12]
 8019a70:	3b14      	subs	r3, #20
 8019a72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8019a74:	687a      	ldr	r2, [r7, #4]
 8019a76:	68fb      	ldr	r3, [r7, #12]
 8019a78:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8019a7a:	68fb      	ldr	r3, [r7, #12]
 8019a7c:	3b04      	subs	r3, #4
 8019a7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8019a80:	68fb      	ldr	r3, [r7, #12]
 8019a82:	f06f 0202 	mvn.w	r2, #2
 8019a86:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8019a88:	68fb      	ldr	r3, [r7, #12]
 8019a8a:	3b20      	subs	r3, #32
 8019a8c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8019a8e:	68fb      	ldr	r3, [r7, #12]
}
 8019a90:	4618      	mov	r0, r3
 8019a92:	3714      	adds	r7, #20
 8019a94:	46bd      	mov	sp, r7
 8019a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a9a:	4770      	bx	lr
 8019a9c:	08019aa1 	.word	0x08019aa1

08019aa0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8019aa0:	b480      	push	{r7}
 8019aa2:	b085      	sub	sp, #20
 8019aa4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8019aa6:	2300      	movs	r3, #0
 8019aa8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8019aaa:	4b12      	ldr	r3, [pc, #72]	; (8019af4 <prvTaskExitError+0x54>)
 8019aac:	681b      	ldr	r3, [r3, #0]
 8019aae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8019ab2:	d00a      	beq.n	8019aca <prvTaskExitError+0x2a>
	__asm volatile
 8019ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019ab8:	f383 8811 	msr	BASEPRI, r3
 8019abc:	f3bf 8f6f 	isb	sy
 8019ac0:	f3bf 8f4f 	dsb	sy
 8019ac4:	60fb      	str	r3, [r7, #12]
}
 8019ac6:	bf00      	nop
 8019ac8:	e7fe      	b.n	8019ac8 <prvTaskExitError+0x28>
	__asm volatile
 8019aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019ace:	f383 8811 	msr	BASEPRI, r3
 8019ad2:	f3bf 8f6f 	isb	sy
 8019ad6:	f3bf 8f4f 	dsb	sy
 8019ada:	60bb      	str	r3, [r7, #8]
}
 8019adc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8019ade:	bf00      	nop
 8019ae0:	687b      	ldr	r3, [r7, #4]
 8019ae2:	2b00      	cmp	r3, #0
 8019ae4:	d0fc      	beq.n	8019ae0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8019ae6:	bf00      	nop
 8019ae8:	bf00      	nop
 8019aea:	3714      	adds	r7, #20
 8019aec:	46bd      	mov	sp, r7
 8019aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019af2:	4770      	bx	lr
 8019af4:	240000d0 	.word	0x240000d0
	...

08019b00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8019b00:	4b07      	ldr	r3, [pc, #28]	; (8019b20 <pxCurrentTCBConst2>)
 8019b02:	6819      	ldr	r1, [r3, #0]
 8019b04:	6808      	ldr	r0, [r1, #0]
 8019b06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b0a:	f380 8809 	msr	PSP, r0
 8019b0e:	f3bf 8f6f 	isb	sy
 8019b12:	f04f 0000 	mov.w	r0, #0
 8019b16:	f380 8811 	msr	BASEPRI, r0
 8019b1a:	4770      	bx	lr
 8019b1c:	f3af 8000 	nop.w

08019b20 <pxCurrentTCBConst2>:
 8019b20:	24002718 	.word	0x24002718
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8019b24:	bf00      	nop
 8019b26:	bf00      	nop

08019b28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8019b28:	4808      	ldr	r0, [pc, #32]	; (8019b4c <prvPortStartFirstTask+0x24>)
 8019b2a:	6800      	ldr	r0, [r0, #0]
 8019b2c:	6800      	ldr	r0, [r0, #0]
 8019b2e:	f380 8808 	msr	MSP, r0
 8019b32:	f04f 0000 	mov.w	r0, #0
 8019b36:	f380 8814 	msr	CONTROL, r0
 8019b3a:	b662      	cpsie	i
 8019b3c:	b661      	cpsie	f
 8019b3e:	f3bf 8f4f 	dsb	sy
 8019b42:	f3bf 8f6f 	isb	sy
 8019b46:	df00      	svc	0
 8019b48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8019b4a:	bf00      	nop
 8019b4c:	e000ed08 	.word	0xe000ed08

08019b50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8019b50:	b580      	push	{r7, lr}
 8019b52:	b086      	sub	sp, #24
 8019b54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8019b56:	4b46      	ldr	r3, [pc, #280]	; (8019c70 <xPortStartScheduler+0x120>)
 8019b58:	681b      	ldr	r3, [r3, #0]
 8019b5a:	4a46      	ldr	r2, [pc, #280]	; (8019c74 <xPortStartScheduler+0x124>)
 8019b5c:	4293      	cmp	r3, r2
 8019b5e:	d10a      	bne.n	8019b76 <xPortStartScheduler+0x26>
	__asm volatile
 8019b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019b64:	f383 8811 	msr	BASEPRI, r3
 8019b68:	f3bf 8f6f 	isb	sy
 8019b6c:	f3bf 8f4f 	dsb	sy
 8019b70:	613b      	str	r3, [r7, #16]
}
 8019b72:	bf00      	nop
 8019b74:	e7fe      	b.n	8019b74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8019b76:	4b3e      	ldr	r3, [pc, #248]	; (8019c70 <xPortStartScheduler+0x120>)
 8019b78:	681b      	ldr	r3, [r3, #0]
 8019b7a:	4a3f      	ldr	r2, [pc, #252]	; (8019c78 <xPortStartScheduler+0x128>)
 8019b7c:	4293      	cmp	r3, r2
 8019b7e:	d10a      	bne.n	8019b96 <xPortStartScheduler+0x46>
	__asm volatile
 8019b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019b84:	f383 8811 	msr	BASEPRI, r3
 8019b88:	f3bf 8f6f 	isb	sy
 8019b8c:	f3bf 8f4f 	dsb	sy
 8019b90:	60fb      	str	r3, [r7, #12]
}
 8019b92:	bf00      	nop
 8019b94:	e7fe      	b.n	8019b94 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8019b96:	4b39      	ldr	r3, [pc, #228]	; (8019c7c <xPortStartScheduler+0x12c>)
 8019b98:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8019b9a:	697b      	ldr	r3, [r7, #20]
 8019b9c:	781b      	ldrb	r3, [r3, #0]
 8019b9e:	b2db      	uxtb	r3, r3
 8019ba0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8019ba2:	697b      	ldr	r3, [r7, #20]
 8019ba4:	22ff      	movs	r2, #255	; 0xff
 8019ba6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8019ba8:	697b      	ldr	r3, [r7, #20]
 8019baa:	781b      	ldrb	r3, [r3, #0]
 8019bac:	b2db      	uxtb	r3, r3
 8019bae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8019bb0:	78fb      	ldrb	r3, [r7, #3]
 8019bb2:	b2db      	uxtb	r3, r3
 8019bb4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8019bb8:	b2da      	uxtb	r2, r3
 8019bba:	4b31      	ldr	r3, [pc, #196]	; (8019c80 <xPortStartScheduler+0x130>)
 8019bbc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8019bbe:	4b31      	ldr	r3, [pc, #196]	; (8019c84 <xPortStartScheduler+0x134>)
 8019bc0:	2207      	movs	r2, #7
 8019bc2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8019bc4:	e009      	b.n	8019bda <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8019bc6:	4b2f      	ldr	r3, [pc, #188]	; (8019c84 <xPortStartScheduler+0x134>)
 8019bc8:	681b      	ldr	r3, [r3, #0]
 8019bca:	3b01      	subs	r3, #1
 8019bcc:	4a2d      	ldr	r2, [pc, #180]	; (8019c84 <xPortStartScheduler+0x134>)
 8019bce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8019bd0:	78fb      	ldrb	r3, [r7, #3]
 8019bd2:	b2db      	uxtb	r3, r3
 8019bd4:	005b      	lsls	r3, r3, #1
 8019bd6:	b2db      	uxtb	r3, r3
 8019bd8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8019bda:	78fb      	ldrb	r3, [r7, #3]
 8019bdc:	b2db      	uxtb	r3, r3
 8019bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8019be2:	2b80      	cmp	r3, #128	; 0x80
 8019be4:	d0ef      	beq.n	8019bc6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8019be6:	4b27      	ldr	r3, [pc, #156]	; (8019c84 <xPortStartScheduler+0x134>)
 8019be8:	681b      	ldr	r3, [r3, #0]
 8019bea:	f1c3 0307 	rsb	r3, r3, #7
 8019bee:	2b04      	cmp	r3, #4
 8019bf0:	d00a      	beq.n	8019c08 <xPortStartScheduler+0xb8>
	__asm volatile
 8019bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019bf6:	f383 8811 	msr	BASEPRI, r3
 8019bfa:	f3bf 8f6f 	isb	sy
 8019bfe:	f3bf 8f4f 	dsb	sy
 8019c02:	60bb      	str	r3, [r7, #8]
}
 8019c04:	bf00      	nop
 8019c06:	e7fe      	b.n	8019c06 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8019c08:	4b1e      	ldr	r3, [pc, #120]	; (8019c84 <xPortStartScheduler+0x134>)
 8019c0a:	681b      	ldr	r3, [r3, #0]
 8019c0c:	021b      	lsls	r3, r3, #8
 8019c0e:	4a1d      	ldr	r2, [pc, #116]	; (8019c84 <xPortStartScheduler+0x134>)
 8019c10:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8019c12:	4b1c      	ldr	r3, [pc, #112]	; (8019c84 <xPortStartScheduler+0x134>)
 8019c14:	681b      	ldr	r3, [r3, #0]
 8019c16:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8019c1a:	4a1a      	ldr	r2, [pc, #104]	; (8019c84 <xPortStartScheduler+0x134>)
 8019c1c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8019c1e:	687b      	ldr	r3, [r7, #4]
 8019c20:	b2da      	uxtb	r2, r3
 8019c22:	697b      	ldr	r3, [r7, #20]
 8019c24:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8019c26:	4b18      	ldr	r3, [pc, #96]	; (8019c88 <xPortStartScheduler+0x138>)
 8019c28:	681b      	ldr	r3, [r3, #0]
 8019c2a:	4a17      	ldr	r2, [pc, #92]	; (8019c88 <xPortStartScheduler+0x138>)
 8019c2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8019c30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8019c32:	4b15      	ldr	r3, [pc, #84]	; (8019c88 <xPortStartScheduler+0x138>)
 8019c34:	681b      	ldr	r3, [r3, #0]
 8019c36:	4a14      	ldr	r2, [pc, #80]	; (8019c88 <xPortStartScheduler+0x138>)
 8019c38:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8019c3c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8019c3e:	f000 f8dd 	bl	8019dfc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8019c42:	4b12      	ldr	r3, [pc, #72]	; (8019c8c <xPortStartScheduler+0x13c>)
 8019c44:	2200      	movs	r2, #0
 8019c46:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8019c48:	f000 f8fc 	bl	8019e44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8019c4c:	4b10      	ldr	r3, [pc, #64]	; (8019c90 <xPortStartScheduler+0x140>)
 8019c4e:	681b      	ldr	r3, [r3, #0]
 8019c50:	4a0f      	ldr	r2, [pc, #60]	; (8019c90 <xPortStartScheduler+0x140>)
 8019c52:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8019c56:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8019c58:	f7ff ff66 	bl	8019b28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8019c5c:	f7fe ff6e 	bl	8018b3c <vTaskSwitchContext>
	prvTaskExitError();
 8019c60:	f7ff ff1e 	bl	8019aa0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8019c64:	2300      	movs	r3, #0
}
 8019c66:	4618      	mov	r0, r3
 8019c68:	3718      	adds	r7, #24
 8019c6a:	46bd      	mov	sp, r7
 8019c6c:	bd80      	pop	{r7, pc}
 8019c6e:	bf00      	nop
 8019c70:	e000ed00 	.word	0xe000ed00
 8019c74:	410fc271 	.word	0x410fc271
 8019c78:	410fc270 	.word	0x410fc270
 8019c7c:	e000e400 	.word	0xe000e400
 8019c80:	24002d44 	.word	0x24002d44
 8019c84:	24002d48 	.word	0x24002d48
 8019c88:	e000ed20 	.word	0xe000ed20
 8019c8c:	240000d0 	.word	0x240000d0
 8019c90:	e000ef34 	.word	0xe000ef34

08019c94 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8019c94:	b480      	push	{r7}
 8019c96:	b083      	sub	sp, #12
 8019c98:	af00      	add	r7, sp, #0
	__asm volatile
 8019c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019c9e:	f383 8811 	msr	BASEPRI, r3
 8019ca2:	f3bf 8f6f 	isb	sy
 8019ca6:	f3bf 8f4f 	dsb	sy
 8019caa:	607b      	str	r3, [r7, #4]
}
 8019cac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8019cae:	4b0f      	ldr	r3, [pc, #60]	; (8019cec <vPortEnterCritical+0x58>)
 8019cb0:	681b      	ldr	r3, [r3, #0]
 8019cb2:	3301      	adds	r3, #1
 8019cb4:	4a0d      	ldr	r2, [pc, #52]	; (8019cec <vPortEnterCritical+0x58>)
 8019cb6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8019cb8:	4b0c      	ldr	r3, [pc, #48]	; (8019cec <vPortEnterCritical+0x58>)
 8019cba:	681b      	ldr	r3, [r3, #0]
 8019cbc:	2b01      	cmp	r3, #1
 8019cbe:	d10f      	bne.n	8019ce0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8019cc0:	4b0b      	ldr	r3, [pc, #44]	; (8019cf0 <vPortEnterCritical+0x5c>)
 8019cc2:	681b      	ldr	r3, [r3, #0]
 8019cc4:	b2db      	uxtb	r3, r3
 8019cc6:	2b00      	cmp	r3, #0
 8019cc8:	d00a      	beq.n	8019ce0 <vPortEnterCritical+0x4c>
	__asm volatile
 8019cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019cce:	f383 8811 	msr	BASEPRI, r3
 8019cd2:	f3bf 8f6f 	isb	sy
 8019cd6:	f3bf 8f4f 	dsb	sy
 8019cda:	603b      	str	r3, [r7, #0]
}
 8019cdc:	bf00      	nop
 8019cde:	e7fe      	b.n	8019cde <vPortEnterCritical+0x4a>
	}
}
 8019ce0:	bf00      	nop
 8019ce2:	370c      	adds	r7, #12
 8019ce4:	46bd      	mov	sp, r7
 8019ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cea:	4770      	bx	lr
 8019cec:	240000d0 	.word	0x240000d0
 8019cf0:	e000ed04 	.word	0xe000ed04

08019cf4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8019cf4:	b480      	push	{r7}
 8019cf6:	b083      	sub	sp, #12
 8019cf8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8019cfa:	4b12      	ldr	r3, [pc, #72]	; (8019d44 <vPortExitCritical+0x50>)
 8019cfc:	681b      	ldr	r3, [r3, #0]
 8019cfe:	2b00      	cmp	r3, #0
 8019d00:	d10a      	bne.n	8019d18 <vPortExitCritical+0x24>
	__asm volatile
 8019d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019d06:	f383 8811 	msr	BASEPRI, r3
 8019d0a:	f3bf 8f6f 	isb	sy
 8019d0e:	f3bf 8f4f 	dsb	sy
 8019d12:	607b      	str	r3, [r7, #4]
}
 8019d14:	bf00      	nop
 8019d16:	e7fe      	b.n	8019d16 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8019d18:	4b0a      	ldr	r3, [pc, #40]	; (8019d44 <vPortExitCritical+0x50>)
 8019d1a:	681b      	ldr	r3, [r3, #0]
 8019d1c:	3b01      	subs	r3, #1
 8019d1e:	4a09      	ldr	r2, [pc, #36]	; (8019d44 <vPortExitCritical+0x50>)
 8019d20:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8019d22:	4b08      	ldr	r3, [pc, #32]	; (8019d44 <vPortExitCritical+0x50>)
 8019d24:	681b      	ldr	r3, [r3, #0]
 8019d26:	2b00      	cmp	r3, #0
 8019d28:	d105      	bne.n	8019d36 <vPortExitCritical+0x42>
 8019d2a:	2300      	movs	r3, #0
 8019d2c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8019d2e:	683b      	ldr	r3, [r7, #0]
 8019d30:	f383 8811 	msr	BASEPRI, r3
}
 8019d34:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8019d36:	bf00      	nop
 8019d38:	370c      	adds	r7, #12
 8019d3a:	46bd      	mov	sp, r7
 8019d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d40:	4770      	bx	lr
 8019d42:	bf00      	nop
 8019d44:	240000d0 	.word	0x240000d0
	...

08019d50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8019d50:	f3ef 8009 	mrs	r0, PSP
 8019d54:	f3bf 8f6f 	isb	sy
 8019d58:	4b15      	ldr	r3, [pc, #84]	; (8019db0 <pxCurrentTCBConst>)
 8019d5a:	681a      	ldr	r2, [r3, #0]
 8019d5c:	f01e 0f10 	tst.w	lr, #16
 8019d60:	bf08      	it	eq
 8019d62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8019d66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d6a:	6010      	str	r0, [r2, #0]
 8019d6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8019d70:	f04f 0050 	mov.w	r0, #80	; 0x50
 8019d74:	f380 8811 	msr	BASEPRI, r0
 8019d78:	f3bf 8f4f 	dsb	sy
 8019d7c:	f3bf 8f6f 	isb	sy
 8019d80:	f7fe fedc 	bl	8018b3c <vTaskSwitchContext>
 8019d84:	f04f 0000 	mov.w	r0, #0
 8019d88:	f380 8811 	msr	BASEPRI, r0
 8019d8c:	bc09      	pop	{r0, r3}
 8019d8e:	6819      	ldr	r1, [r3, #0]
 8019d90:	6808      	ldr	r0, [r1, #0]
 8019d92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d96:	f01e 0f10 	tst.w	lr, #16
 8019d9a:	bf08      	it	eq
 8019d9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8019da0:	f380 8809 	msr	PSP, r0
 8019da4:	f3bf 8f6f 	isb	sy
 8019da8:	4770      	bx	lr
 8019daa:	bf00      	nop
 8019dac:	f3af 8000 	nop.w

08019db0 <pxCurrentTCBConst>:
 8019db0:	24002718 	.word	0x24002718
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8019db4:	bf00      	nop
 8019db6:	bf00      	nop

08019db8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8019db8:	b580      	push	{r7, lr}
 8019dba:	b082      	sub	sp, #8
 8019dbc:	af00      	add	r7, sp, #0
	__asm volatile
 8019dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019dc2:	f383 8811 	msr	BASEPRI, r3
 8019dc6:	f3bf 8f6f 	isb	sy
 8019dca:	f3bf 8f4f 	dsb	sy
 8019dce:	607b      	str	r3, [r7, #4]
}
 8019dd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8019dd2:	f7fe fdf1 	bl	80189b8 <xTaskIncrementTick>
 8019dd6:	4603      	mov	r3, r0
 8019dd8:	2b00      	cmp	r3, #0
 8019dda:	d003      	beq.n	8019de4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8019ddc:	4b06      	ldr	r3, [pc, #24]	; (8019df8 <xPortSysTickHandler+0x40>)
 8019dde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8019de2:	601a      	str	r2, [r3, #0]
 8019de4:	2300      	movs	r3, #0
 8019de6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8019de8:	683b      	ldr	r3, [r7, #0]
 8019dea:	f383 8811 	msr	BASEPRI, r3
}
 8019dee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8019df0:	bf00      	nop
 8019df2:	3708      	adds	r7, #8
 8019df4:	46bd      	mov	sp, r7
 8019df6:	bd80      	pop	{r7, pc}
 8019df8:	e000ed04 	.word	0xe000ed04

08019dfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8019dfc:	b480      	push	{r7}
 8019dfe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8019e00:	4b0b      	ldr	r3, [pc, #44]	; (8019e30 <vPortSetupTimerInterrupt+0x34>)
 8019e02:	2200      	movs	r2, #0
 8019e04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8019e06:	4b0b      	ldr	r3, [pc, #44]	; (8019e34 <vPortSetupTimerInterrupt+0x38>)
 8019e08:	2200      	movs	r2, #0
 8019e0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8019e0c:	4b0a      	ldr	r3, [pc, #40]	; (8019e38 <vPortSetupTimerInterrupt+0x3c>)
 8019e0e:	681b      	ldr	r3, [r3, #0]
 8019e10:	4a0a      	ldr	r2, [pc, #40]	; (8019e3c <vPortSetupTimerInterrupt+0x40>)
 8019e12:	fba2 2303 	umull	r2, r3, r2, r3
 8019e16:	099b      	lsrs	r3, r3, #6
 8019e18:	4a09      	ldr	r2, [pc, #36]	; (8019e40 <vPortSetupTimerInterrupt+0x44>)
 8019e1a:	3b01      	subs	r3, #1
 8019e1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8019e1e:	4b04      	ldr	r3, [pc, #16]	; (8019e30 <vPortSetupTimerInterrupt+0x34>)
 8019e20:	2207      	movs	r2, #7
 8019e22:	601a      	str	r2, [r3, #0]
}
 8019e24:	bf00      	nop
 8019e26:	46bd      	mov	sp, r7
 8019e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e2c:	4770      	bx	lr
 8019e2e:	bf00      	nop
 8019e30:	e000e010 	.word	0xe000e010
 8019e34:	e000e018 	.word	0xe000e018
 8019e38:	240000c0 	.word	0x240000c0
 8019e3c:	10624dd3 	.word	0x10624dd3
 8019e40:	e000e014 	.word	0xe000e014

08019e44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8019e44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8019e54 <vPortEnableVFP+0x10>
 8019e48:	6801      	ldr	r1, [r0, #0]
 8019e4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8019e4e:	6001      	str	r1, [r0, #0]
 8019e50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8019e52:	bf00      	nop
 8019e54:	e000ed88 	.word	0xe000ed88

08019e58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8019e58:	b480      	push	{r7}
 8019e5a:	b085      	sub	sp, #20
 8019e5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8019e5e:	f3ef 8305 	mrs	r3, IPSR
 8019e62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8019e64:	68fb      	ldr	r3, [r7, #12]
 8019e66:	2b0f      	cmp	r3, #15
 8019e68:	d914      	bls.n	8019e94 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8019e6a:	4a17      	ldr	r2, [pc, #92]	; (8019ec8 <vPortValidateInterruptPriority+0x70>)
 8019e6c:	68fb      	ldr	r3, [r7, #12]
 8019e6e:	4413      	add	r3, r2
 8019e70:	781b      	ldrb	r3, [r3, #0]
 8019e72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8019e74:	4b15      	ldr	r3, [pc, #84]	; (8019ecc <vPortValidateInterruptPriority+0x74>)
 8019e76:	781b      	ldrb	r3, [r3, #0]
 8019e78:	7afa      	ldrb	r2, [r7, #11]
 8019e7a:	429a      	cmp	r2, r3
 8019e7c:	d20a      	bcs.n	8019e94 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8019e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019e82:	f383 8811 	msr	BASEPRI, r3
 8019e86:	f3bf 8f6f 	isb	sy
 8019e8a:	f3bf 8f4f 	dsb	sy
 8019e8e:	607b      	str	r3, [r7, #4]
}
 8019e90:	bf00      	nop
 8019e92:	e7fe      	b.n	8019e92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8019e94:	4b0e      	ldr	r3, [pc, #56]	; (8019ed0 <vPortValidateInterruptPriority+0x78>)
 8019e96:	681b      	ldr	r3, [r3, #0]
 8019e98:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8019e9c:	4b0d      	ldr	r3, [pc, #52]	; (8019ed4 <vPortValidateInterruptPriority+0x7c>)
 8019e9e:	681b      	ldr	r3, [r3, #0]
 8019ea0:	429a      	cmp	r2, r3
 8019ea2:	d90a      	bls.n	8019eba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8019ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019ea8:	f383 8811 	msr	BASEPRI, r3
 8019eac:	f3bf 8f6f 	isb	sy
 8019eb0:	f3bf 8f4f 	dsb	sy
 8019eb4:	603b      	str	r3, [r7, #0]
}
 8019eb6:	bf00      	nop
 8019eb8:	e7fe      	b.n	8019eb8 <vPortValidateInterruptPriority+0x60>
	}
 8019eba:	bf00      	nop
 8019ebc:	3714      	adds	r7, #20
 8019ebe:	46bd      	mov	sp, r7
 8019ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ec4:	4770      	bx	lr
 8019ec6:	bf00      	nop
 8019ec8:	e000e3f0 	.word	0xe000e3f0
 8019ecc:	24002d44 	.word	0x24002d44
 8019ed0:	e000ed0c 	.word	0xe000ed0c
 8019ed4:	24002d48 	.word	0x24002d48

08019ed8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8019ed8:	b580      	push	{r7, lr}
 8019eda:	b08a      	sub	sp, #40	; 0x28
 8019edc:	af00      	add	r7, sp, #0
 8019ede:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8019ee0:	2300      	movs	r3, #0
 8019ee2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8019ee4:	f7fe fcac 	bl	8018840 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8019ee8:	4b5b      	ldr	r3, [pc, #364]	; (801a058 <pvPortMalloc+0x180>)
 8019eea:	681b      	ldr	r3, [r3, #0]
 8019eec:	2b00      	cmp	r3, #0
 8019eee:	d101      	bne.n	8019ef4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8019ef0:	f000 f920 	bl	801a134 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8019ef4:	4b59      	ldr	r3, [pc, #356]	; (801a05c <pvPortMalloc+0x184>)
 8019ef6:	681a      	ldr	r2, [r3, #0]
 8019ef8:	687b      	ldr	r3, [r7, #4]
 8019efa:	4013      	ands	r3, r2
 8019efc:	2b00      	cmp	r3, #0
 8019efe:	f040 8093 	bne.w	801a028 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8019f02:	687b      	ldr	r3, [r7, #4]
 8019f04:	2b00      	cmp	r3, #0
 8019f06:	d01d      	beq.n	8019f44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8019f08:	2208      	movs	r2, #8
 8019f0a:	687b      	ldr	r3, [r7, #4]
 8019f0c:	4413      	add	r3, r2
 8019f0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8019f10:	687b      	ldr	r3, [r7, #4]
 8019f12:	f003 0307 	and.w	r3, r3, #7
 8019f16:	2b00      	cmp	r3, #0
 8019f18:	d014      	beq.n	8019f44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8019f1a:	687b      	ldr	r3, [r7, #4]
 8019f1c:	f023 0307 	bic.w	r3, r3, #7
 8019f20:	3308      	adds	r3, #8
 8019f22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8019f24:	687b      	ldr	r3, [r7, #4]
 8019f26:	f003 0307 	and.w	r3, r3, #7
 8019f2a:	2b00      	cmp	r3, #0
 8019f2c:	d00a      	beq.n	8019f44 <pvPortMalloc+0x6c>
	__asm volatile
 8019f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019f32:	f383 8811 	msr	BASEPRI, r3
 8019f36:	f3bf 8f6f 	isb	sy
 8019f3a:	f3bf 8f4f 	dsb	sy
 8019f3e:	617b      	str	r3, [r7, #20]
}
 8019f40:	bf00      	nop
 8019f42:	e7fe      	b.n	8019f42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8019f44:	687b      	ldr	r3, [r7, #4]
 8019f46:	2b00      	cmp	r3, #0
 8019f48:	d06e      	beq.n	801a028 <pvPortMalloc+0x150>
 8019f4a:	4b45      	ldr	r3, [pc, #276]	; (801a060 <pvPortMalloc+0x188>)
 8019f4c:	681b      	ldr	r3, [r3, #0]
 8019f4e:	687a      	ldr	r2, [r7, #4]
 8019f50:	429a      	cmp	r2, r3
 8019f52:	d869      	bhi.n	801a028 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8019f54:	4b43      	ldr	r3, [pc, #268]	; (801a064 <pvPortMalloc+0x18c>)
 8019f56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8019f58:	4b42      	ldr	r3, [pc, #264]	; (801a064 <pvPortMalloc+0x18c>)
 8019f5a:	681b      	ldr	r3, [r3, #0]
 8019f5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8019f5e:	e004      	b.n	8019f6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8019f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8019f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f66:	681b      	ldr	r3, [r3, #0]
 8019f68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8019f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f6c:	685b      	ldr	r3, [r3, #4]
 8019f6e:	687a      	ldr	r2, [r7, #4]
 8019f70:	429a      	cmp	r2, r3
 8019f72:	d903      	bls.n	8019f7c <pvPortMalloc+0xa4>
 8019f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f76:	681b      	ldr	r3, [r3, #0]
 8019f78:	2b00      	cmp	r3, #0
 8019f7a:	d1f1      	bne.n	8019f60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8019f7c:	4b36      	ldr	r3, [pc, #216]	; (801a058 <pvPortMalloc+0x180>)
 8019f7e:	681b      	ldr	r3, [r3, #0]
 8019f80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019f82:	429a      	cmp	r2, r3
 8019f84:	d050      	beq.n	801a028 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8019f86:	6a3b      	ldr	r3, [r7, #32]
 8019f88:	681b      	ldr	r3, [r3, #0]
 8019f8a:	2208      	movs	r2, #8
 8019f8c:	4413      	add	r3, r2
 8019f8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8019f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f92:	681a      	ldr	r2, [r3, #0]
 8019f94:	6a3b      	ldr	r3, [r7, #32]
 8019f96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8019f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f9a:	685a      	ldr	r2, [r3, #4]
 8019f9c:	687b      	ldr	r3, [r7, #4]
 8019f9e:	1ad2      	subs	r2, r2, r3
 8019fa0:	2308      	movs	r3, #8
 8019fa2:	005b      	lsls	r3, r3, #1
 8019fa4:	429a      	cmp	r2, r3
 8019fa6:	d91f      	bls.n	8019fe8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8019fa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019faa:	687b      	ldr	r3, [r7, #4]
 8019fac:	4413      	add	r3, r2
 8019fae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8019fb0:	69bb      	ldr	r3, [r7, #24]
 8019fb2:	f003 0307 	and.w	r3, r3, #7
 8019fb6:	2b00      	cmp	r3, #0
 8019fb8:	d00a      	beq.n	8019fd0 <pvPortMalloc+0xf8>
	__asm volatile
 8019fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019fbe:	f383 8811 	msr	BASEPRI, r3
 8019fc2:	f3bf 8f6f 	isb	sy
 8019fc6:	f3bf 8f4f 	dsb	sy
 8019fca:	613b      	str	r3, [r7, #16]
}
 8019fcc:	bf00      	nop
 8019fce:	e7fe      	b.n	8019fce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8019fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019fd2:	685a      	ldr	r2, [r3, #4]
 8019fd4:	687b      	ldr	r3, [r7, #4]
 8019fd6:	1ad2      	subs	r2, r2, r3
 8019fd8:	69bb      	ldr	r3, [r7, #24]
 8019fda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8019fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019fde:	687a      	ldr	r2, [r7, #4]
 8019fe0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8019fe2:	69b8      	ldr	r0, [r7, #24]
 8019fe4:	f000 f908 	bl	801a1f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8019fe8:	4b1d      	ldr	r3, [pc, #116]	; (801a060 <pvPortMalloc+0x188>)
 8019fea:	681a      	ldr	r2, [r3, #0]
 8019fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019fee:	685b      	ldr	r3, [r3, #4]
 8019ff0:	1ad3      	subs	r3, r2, r3
 8019ff2:	4a1b      	ldr	r2, [pc, #108]	; (801a060 <pvPortMalloc+0x188>)
 8019ff4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8019ff6:	4b1a      	ldr	r3, [pc, #104]	; (801a060 <pvPortMalloc+0x188>)
 8019ff8:	681a      	ldr	r2, [r3, #0]
 8019ffa:	4b1b      	ldr	r3, [pc, #108]	; (801a068 <pvPortMalloc+0x190>)
 8019ffc:	681b      	ldr	r3, [r3, #0]
 8019ffe:	429a      	cmp	r2, r3
 801a000:	d203      	bcs.n	801a00a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801a002:	4b17      	ldr	r3, [pc, #92]	; (801a060 <pvPortMalloc+0x188>)
 801a004:	681b      	ldr	r3, [r3, #0]
 801a006:	4a18      	ldr	r2, [pc, #96]	; (801a068 <pvPortMalloc+0x190>)
 801a008:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801a00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a00c:	685a      	ldr	r2, [r3, #4]
 801a00e:	4b13      	ldr	r3, [pc, #76]	; (801a05c <pvPortMalloc+0x184>)
 801a010:	681b      	ldr	r3, [r3, #0]
 801a012:	431a      	orrs	r2, r3
 801a014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a016:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 801a018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a01a:	2200      	movs	r2, #0
 801a01c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801a01e:	4b13      	ldr	r3, [pc, #76]	; (801a06c <pvPortMalloc+0x194>)
 801a020:	681b      	ldr	r3, [r3, #0]
 801a022:	3301      	adds	r3, #1
 801a024:	4a11      	ldr	r2, [pc, #68]	; (801a06c <pvPortMalloc+0x194>)
 801a026:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801a028:	f7fe fc18 	bl	801885c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801a02c:	69fb      	ldr	r3, [r7, #28]
 801a02e:	f003 0307 	and.w	r3, r3, #7
 801a032:	2b00      	cmp	r3, #0
 801a034:	d00a      	beq.n	801a04c <pvPortMalloc+0x174>
	__asm volatile
 801a036:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a03a:	f383 8811 	msr	BASEPRI, r3
 801a03e:	f3bf 8f6f 	isb	sy
 801a042:	f3bf 8f4f 	dsb	sy
 801a046:	60fb      	str	r3, [r7, #12]
}
 801a048:	bf00      	nop
 801a04a:	e7fe      	b.n	801a04a <pvPortMalloc+0x172>
	return pvReturn;
 801a04c:	69fb      	ldr	r3, [r7, #28]
}
 801a04e:	4618      	mov	r0, r3
 801a050:	3728      	adds	r7, #40	; 0x28
 801a052:	46bd      	mov	sp, r7
 801a054:	bd80      	pop	{r7, pc}
 801a056:	bf00      	nop
 801a058:	24006954 	.word	0x24006954
 801a05c:	24006968 	.word	0x24006968
 801a060:	24006958 	.word	0x24006958
 801a064:	2400694c 	.word	0x2400694c
 801a068:	2400695c 	.word	0x2400695c
 801a06c:	24006960 	.word	0x24006960

0801a070 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801a070:	b580      	push	{r7, lr}
 801a072:	b086      	sub	sp, #24
 801a074:	af00      	add	r7, sp, #0
 801a076:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801a078:	687b      	ldr	r3, [r7, #4]
 801a07a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801a07c:	687b      	ldr	r3, [r7, #4]
 801a07e:	2b00      	cmp	r3, #0
 801a080:	d04d      	beq.n	801a11e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801a082:	2308      	movs	r3, #8
 801a084:	425b      	negs	r3, r3
 801a086:	697a      	ldr	r2, [r7, #20]
 801a088:	4413      	add	r3, r2
 801a08a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801a08c:	697b      	ldr	r3, [r7, #20]
 801a08e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801a090:	693b      	ldr	r3, [r7, #16]
 801a092:	685a      	ldr	r2, [r3, #4]
 801a094:	4b24      	ldr	r3, [pc, #144]	; (801a128 <vPortFree+0xb8>)
 801a096:	681b      	ldr	r3, [r3, #0]
 801a098:	4013      	ands	r3, r2
 801a09a:	2b00      	cmp	r3, #0
 801a09c:	d10a      	bne.n	801a0b4 <vPortFree+0x44>
	__asm volatile
 801a09e:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a0a2:	f383 8811 	msr	BASEPRI, r3
 801a0a6:	f3bf 8f6f 	isb	sy
 801a0aa:	f3bf 8f4f 	dsb	sy
 801a0ae:	60fb      	str	r3, [r7, #12]
}
 801a0b0:	bf00      	nop
 801a0b2:	e7fe      	b.n	801a0b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801a0b4:	693b      	ldr	r3, [r7, #16]
 801a0b6:	681b      	ldr	r3, [r3, #0]
 801a0b8:	2b00      	cmp	r3, #0
 801a0ba:	d00a      	beq.n	801a0d2 <vPortFree+0x62>
	__asm volatile
 801a0bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a0c0:	f383 8811 	msr	BASEPRI, r3
 801a0c4:	f3bf 8f6f 	isb	sy
 801a0c8:	f3bf 8f4f 	dsb	sy
 801a0cc:	60bb      	str	r3, [r7, #8]
}
 801a0ce:	bf00      	nop
 801a0d0:	e7fe      	b.n	801a0d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801a0d2:	693b      	ldr	r3, [r7, #16]
 801a0d4:	685a      	ldr	r2, [r3, #4]
 801a0d6:	4b14      	ldr	r3, [pc, #80]	; (801a128 <vPortFree+0xb8>)
 801a0d8:	681b      	ldr	r3, [r3, #0]
 801a0da:	4013      	ands	r3, r2
 801a0dc:	2b00      	cmp	r3, #0
 801a0de:	d01e      	beq.n	801a11e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801a0e0:	693b      	ldr	r3, [r7, #16]
 801a0e2:	681b      	ldr	r3, [r3, #0]
 801a0e4:	2b00      	cmp	r3, #0
 801a0e6:	d11a      	bne.n	801a11e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 801a0e8:	693b      	ldr	r3, [r7, #16]
 801a0ea:	685a      	ldr	r2, [r3, #4]
 801a0ec:	4b0e      	ldr	r3, [pc, #56]	; (801a128 <vPortFree+0xb8>)
 801a0ee:	681b      	ldr	r3, [r3, #0]
 801a0f0:	43db      	mvns	r3, r3
 801a0f2:	401a      	ands	r2, r3
 801a0f4:	693b      	ldr	r3, [r7, #16]
 801a0f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 801a0f8:	f7fe fba2 	bl	8018840 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801a0fc:	693b      	ldr	r3, [r7, #16]
 801a0fe:	685a      	ldr	r2, [r3, #4]
 801a100:	4b0a      	ldr	r3, [pc, #40]	; (801a12c <vPortFree+0xbc>)
 801a102:	681b      	ldr	r3, [r3, #0]
 801a104:	4413      	add	r3, r2
 801a106:	4a09      	ldr	r2, [pc, #36]	; (801a12c <vPortFree+0xbc>)
 801a108:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801a10a:	6938      	ldr	r0, [r7, #16]
 801a10c:	f000 f874 	bl	801a1f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801a110:	4b07      	ldr	r3, [pc, #28]	; (801a130 <vPortFree+0xc0>)
 801a112:	681b      	ldr	r3, [r3, #0]
 801a114:	3301      	adds	r3, #1
 801a116:	4a06      	ldr	r2, [pc, #24]	; (801a130 <vPortFree+0xc0>)
 801a118:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801a11a:	f7fe fb9f 	bl	801885c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801a11e:	bf00      	nop
 801a120:	3718      	adds	r7, #24
 801a122:	46bd      	mov	sp, r7
 801a124:	bd80      	pop	{r7, pc}
 801a126:	bf00      	nop
 801a128:	24006968 	.word	0x24006968
 801a12c:	24006958 	.word	0x24006958
 801a130:	24006964 	.word	0x24006964

0801a134 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801a134:	b480      	push	{r7}
 801a136:	b085      	sub	sp, #20
 801a138:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801a13a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801a13e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801a140:	4b27      	ldr	r3, [pc, #156]	; (801a1e0 <prvHeapInit+0xac>)
 801a142:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801a144:	68fb      	ldr	r3, [r7, #12]
 801a146:	f003 0307 	and.w	r3, r3, #7
 801a14a:	2b00      	cmp	r3, #0
 801a14c:	d00c      	beq.n	801a168 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801a14e:	68fb      	ldr	r3, [r7, #12]
 801a150:	3307      	adds	r3, #7
 801a152:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801a154:	68fb      	ldr	r3, [r7, #12]
 801a156:	f023 0307 	bic.w	r3, r3, #7
 801a15a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801a15c:	68ba      	ldr	r2, [r7, #8]
 801a15e:	68fb      	ldr	r3, [r7, #12]
 801a160:	1ad3      	subs	r3, r2, r3
 801a162:	4a1f      	ldr	r2, [pc, #124]	; (801a1e0 <prvHeapInit+0xac>)
 801a164:	4413      	add	r3, r2
 801a166:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801a168:	68fb      	ldr	r3, [r7, #12]
 801a16a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801a16c:	4a1d      	ldr	r2, [pc, #116]	; (801a1e4 <prvHeapInit+0xb0>)
 801a16e:	687b      	ldr	r3, [r7, #4]
 801a170:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801a172:	4b1c      	ldr	r3, [pc, #112]	; (801a1e4 <prvHeapInit+0xb0>)
 801a174:	2200      	movs	r2, #0
 801a176:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801a178:	687b      	ldr	r3, [r7, #4]
 801a17a:	68ba      	ldr	r2, [r7, #8]
 801a17c:	4413      	add	r3, r2
 801a17e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801a180:	2208      	movs	r2, #8
 801a182:	68fb      	ldr	r3, [r7, #12]
 801a184:	1a9b      	subs	r3, r3, r2
 801a186:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801a188:	68fb      	ldr	r3, [r7, #12]
 801a18a:	f023 0307 	bic.w	r3, r3, #7
 801a18e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801a190:	68fb      	ldr	r3, [r7, #12]
 801a192:	4a15      	ldr	r2, [pc, #84]	; (801a1e8 <prvHeapInit+0xb4>)
 801a194:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801a196:	4b14      	ldr	r3, [pc, #80]	; (801a1e8 <prvHeapInit+0xb4>)
 801a198:	681b      	ldr	r3, [r3, #0]
 801a19a:	2200      	movs	r2, #0
 801a19c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801a19e:	4b12      	ldr	r3, [pc, #72]	; (801a1e8 <prvHeapInit+0xb4>)
 801a1a0:	681b      	ldr	r3, [r3, #0]
 801a1a2:	2200      	movs	r2, #0
 801a1a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801a1a6:	687b      	ldr	r3, [r7, #4]
 801a1a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801a1aa:	683b      	ldr	r3, [r7, #0]
 801a1ac:	68fa      	ldr	r2, [r7, #12]
 801a1ae:	1ad2      	subs	r2, r2, r3
 801a1b0:	683b      	ldr	r3, [r7, #0]
 801a1b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801a1b4:	4b0c      	ldr	r3, [pc, #48]	; (801a1e8 <prvHeapInit+0xb4>)
 801a1b6:	681a      	ldr	r2, [r3, #0]
 801a1b8:	683b      	ldr	r3, [r7, #0]
 801a1ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801a1bc:	683b      	ldr	r3, [r7, #0]
 801a1be:	685b      	ldr	r3, [r3, #4]
 801a1c0:	4a0a      	ldr	r2, [pc, #40]	; (801a1ec <prvHeapInit+0xb8>)
 801a1c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801a1c4:	683b      	ldr	r3, [r7, #0]
 801a1c6:	685b      	ldr	r3, [r3, #4]
 801a1c8:	4a09      	ldr	r2, [pc, #36]	; (801a1f0 <prvHeapInit+0xbc>)
 801a1ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801a1cc:	4b09      	ldr	r3, [pc, #36]	; (801a1f4 <prvHeapInit+0xc0>)
 801a1ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 801a1d2:	601a      	str	r2, [r3, #0]
}
 801a1d4:	bf00      	nop
 801a1d6:	3714      	adds	r7, #20
 801a1d8:	46bd      	mov	sp, r7
 801a1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a1de:	4770      	bx	lr
 801a1e0:	24002d4c 	.word	0x24002d4c
 801a1e4:	2400694c 	.word	0x2400694c
 801a1e8:	24006954 	.word	0x24006954
 801a1ec:	2400695c 	.word	0x2400695c
 801a1f0:	24006958 	.word	0x24006958
 801a1f4:	24006968 	.word	0x24006968

0801a1f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801a1f8:	b480      	push	{r7}
 801a1fa:	b085      	sub	sp, #20
 801a1fc:	af00      	add	r7, sp, #0
 801a1fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801a200:	4b28      	ldr	r3, [pc, #160]	; (801a2a4 <prvInsertBlockIntoFreeList+0xac>)
 801a202:	60fb      	str	r3, [r7, #12]
 801a204:	e002      	b.n	801a20c <prvInsertBlockIntoFreeList+0x14>
 801a206:	68fb      	ldr	r3, [r7, #12]
 801a208:	681b      	ldr	r3, [r3, #0]
 801a20a:	60fb      	str	r3, [r7, #12]
 801a20c:	68fb      	ldr	r3, [r7, #12]
 801a20e:	681b      	ldr	r3, [r3, #0]
 801a210:	687a      	ldr	r2, [r7, #4]
 801a212:	429a      	cmp	r2, r3
 801a214:	d8f7      	bhi.n	801a206 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801a216:	68fb      	ldr	r3, [r7, #12]
 801a218:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801a21a:	68fb      	ldr	r3, [r7, #12]
 801a21c:	685b      	ldr	r3, [r3, #4]
 801a21e:	68ba      	ldr	r2, [r7, #8]
 801a220:	4413      	add	r3, r2
 801a222:	687a      	ldr	r2, [r7, #4]
 801a224:	429a      	cmp	r2, r3
 801a226:	d108      	bne.n	801a23a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801a228:	68fb      	ldr	r3, [r7, #12]
 801a22a:	685a      	ldr	r2, [r3, #4]
 801a22c:	687b      	ldr	r3, [r7, #4]
 801a22e:	685b      	ldr	r3, [r3, #4]
 801a230:	441a      	add	r2, r3
 801a232:	68fb      	ldr	r3, [r7, #12]
 801a234:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801a236:	68fb      	ldr	r3, [r7, #12]
 801a238:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801a23a:	687b      	ldr	r3, [r7, #4]
 801a23c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801a23e:	687b      	ldr	r3, [r7, #4]
 801a240:	685b      	ldr	r3, [r3, #4]
 801a242:	68ba      	ldr	r2, [r7, #8]
 801a244:	441a      	add	r2, r3
 801a246:	68fb      	ldr	r3, [r7, #12]
 801a248:	681b      	ldr	r3, [r3, #0]
 801a24a:	429a      	cmp	r2, r3
 801a24c:	d118      	bne.n	801a280 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801a24e:	68fb      	ldr	r3, [r7, #12]
 801a250:	681a      	ldr	r2, [r3, #0]
 801a252:	4b15      	ldr	r3, [pc, #84]	; (801a2a8 <prvInsertBlockIntoFreeList+0xb0>)
 801a254:	681b      	ldr	r3, [r3, #0]
 801a256:	429a      	cmp	r2, r3
 801a258:	d00d      	beq.n	801a276 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801a25a:	687b      	ldr	r3, [r7, #4]
 801a25c:	685a      	ldr	r2, [r3, #4]
 801a25e:	68fb      	ldr	r3, [r7, #12]
 801a260:	681b      	ldr	r3, [r3, #0]
 801a262:	685b      	ldr	r3, [r3, #4]
 801a264:	441a      	add	r2, r3
 801a266:	687b      	ldr	r3, [r7, #4]
 801a268:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801a26a:	68fb      	ldr	r3, [r7, #12]
 801a26c:	681b      	ldr	r3, [r3, #0]
 801a26e:	681a      	ldr	r2, [r3, #0]
 801a270:	687b      	ldr	r3, [r7, #4]
 801a272:	601a      	str	r2, [r3, #0]
 801a274:	e008      	b.n	801a288 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801a276:	4b0c      	ldr	r3, [pc, #48]	; (801a2a8 <prvInsertBlockIntoFreeList+0xb0>)
 801a278:	681a      	ldr	r2, [r3, #0]
 801a27a:	687b      	ldr	r3, [r7, #4]
 801a27c:	601a      	str	r2, [r3, #0]
 801a27e:	e003      	b.n	801a288 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801a280:	68fb      	ldr	r3, [r7, #12]
 801a282:	681a      	ldr	r2, [r3, #0]
 801a284:	687b      	ldr	r3, [r7, #4]
 801a286:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801a288:	68fa      	ldr	r2, [r7, #12]
 801a28a:	687b      	ldr	r3, [r7, #4]
 801a28c:	429a      	cmp	r2, r3
 801a28e:	d002      	beq.n	801a296 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801a290:	68fb      	ldr	r3, [r7, #12]
 801a292:	687a      	ldr	r2, [r7, #4]
 801a294:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801a296:	bf00      	nop
 801a298:	3714      	adds	r7, #20
 801a29a:	46bd      	mov	sp, r7
 801a29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a2a0:	4770      	bx	lr
 801a2a2:	bf00      	nop
 801a2a4:	2400694c 	.word	0x2400694c
 801a2a8:	24006954 	.word	0x24006954

0801a2ac <__errno>:
 801a2ac:	4b01      	ldr	r3, [pc, #4]	; (801a2b4 <__errno+0x8>)
 801a2ae:	6818      	ldr	r0, [r3, #0]
 801a2b0:	4770      	bx	lr
 801a2b2:	bf00      	nop
 801a2b4:	240000d4 	.word	0x240000d4

0801a2b8 <__libc_init_array>:
 801a2b8:	b570      	push	{r4, r5, r6, lr}
 801a2ba:	4d0d      	ldr	r5, [pc, #52]	; (801a2f0 <__libc_init_array+0x38>)
 801a2bc:	4c0d      	ldr	r4, [pc, #52]	; (801a2f4 <__libc_init_array+0x3c>)
 801a2be:	1b64      	subs	r4, r4, r5
 801a2c0:	10a4      	asrs	r4, r4, #2
 801a2c2:	2600      	movs	r6, #0
 801a2c4:	42a6      	cmp	r6, r4
 801a2c6:	d109      	bne.n	801a2dc <__libc_init_array+0x24>
 801a2c8:	4d0b      	ldr	r5, [pc, #44]	; (801a2f8 <__libc_init_array+0x40>)
 801a2ca:	4c0c      	ldr	r4, [pc, #48]	; (801a2fc <__libc_init_array+0x44>)
 801a2cc:	f000 fd2c 	bl	801ad28 <_init>
 801a2d0:	1b64      	subs	r4, r4, r5
 801a2d2:	10a4      	asrs	r4, r4, #2
 801a2d4:	2600      	movs	r6, #0
 801a2d6:	42a6      	cmp	r6, r4
 801a2d8:	d105      	bne.n	801a2e6 <__libc_init_array+0x2e>
 801a2da:	bd70      	pop	{r4, r5, r6, pc}
 801a2dc:	f855 3b04 	ldr.w	r3, [r5], #4
 801a2e0:	4798      	blx	r3
 801a2e2:	3601      	adds	r6, #1
 801a2e4:	e7ee      	b.n	801a2c4 <__libc_init_array+0xc>
 801a2e6:	f855 3b04 	ldr.w	r3, [r5], #4
 801a2ea:	4798      	blx	r3
 801a2ec:	3601      	adds	r6, #1
 801a2ee:	e7f2      	b.n	801a2d6 <__libc_init_array+0x1e>
 801a2f0:	0801b1e0 	.word	0x0801b1e0
 801a2f4:	0801b1e0 	.word	0x0801b1e0
 801a2f8:	0801b1e0 	.word	0x0801b1e0
 801a2fc:	0801b1e4 	.word	0x0801b1e4

0801a300 <memcpy>:
 801a300:	440a      	add	r2, r1
 801a302:	4291      	cmp	r1, r2
 801a304:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801a308:	d100      	bne.n	801a30c <memcpy+0xc>
 801a30a:	4770      	bx	lr
 801a30c:	b510      	push	{r4, lr}
 801a30e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a312:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a316:	4291      	cmp	r1, r2
 801a318:	d1f9      	bne.n	801a30e <memcpy+0xe>
 801a31a:	bd10      	pop	{r4, pc}

0801a31c <memset>:
 801a31c:	4402      	add	r2, r0
 801a31e:	4603      	mov	r3, r0
 801a320:	4293      	cmp	r3, r2
 801a322:	d100      	bne.n	801a326 <memset+0xa>
 801a324:	4770      	bx	lr
 801a326:	f803 1b01 	strb.w	r1, [r3], #1
 801a32a:	e7f9      	b.n	801a320 <memset+0x4>

0801a32c <_puts_r>:
 801a32c:	b570      	push	{r4, r5, r6, lr}
 801a32e:	460e      	mov	r6, r1
 801a330:	4605      	mov	r5, r0
 801a332:	b118      	cbz	r0, 801a33c <_puts_r+0x10>
 801a334:	6983      	ldr	r3, [r0, #24]
 801a336:	b90b      	cbnz	r3, 801a33c <_puts_r+0x10>
 801a338:	f000 fa48 	bl	801a7cc <__sinit>
 801a33c:	69ab      	ldr	r3, [r5, #24]
 801a33e:	68ac      	ldr	r4, [r5, #8]
 801a340:	b913      	cbnz	r3, 801a348 <_puts_r+0x1c>
 801a342:	4628      	mov	r0, r5
 801a344:	f000 fa42 	bl	801a7cc <__sinit>
 801a348:	4b2c      	ldr	r3, [pc, #176]	; (801a3fc <_puts_r+0xd0>)
 801a34a:	429c      	cmp	r4, r3
 801a34c:	d120      	bne.n	801a390 <_puts_r+0x64>
 801a34e:	686c      	ldr	r4, [r5, #4]
 801a350:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a352:	07db      	lsls	r3, r3, #31
 801a354:	d405      	bmi.n	801a362 <_puts_r+0x36>
 801a356:	89a3      	ldrh	r3, [r4, #12]
 801a358:	0598      	lsls	r0, r3, #22
 801a35a:	d402      	bmi.n	801a362 <_puts_r+0x36>
 801a35c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a35e:	f000 fad3 	bl	801a908 <__retarget_lock_acquire_recursive>
 801a362:	89a3      	ldrh	r3, [r4, #12]
 801a364:	0719      	lsls	r1, r3, #28
 801a366:	d51d      	bpl.n	801a3a4 <_puts_r+0x78>
 801a368:	6923      	ldr	r3, [r4, #16]
 801a36a:	b1db      	cbz	r3, 801a3a4 <_puts_r+0x78>
 801a36c:	3e01      	subs	r6, #1
 801a36e:	68a3      	ldr	r3, [r4, #8]
 801a370:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a374:	3b01      	subs	r3, #1
 801a376:	60a3      	str	r3, [r4, #8]
 801a378:	bb39      	cbnz	r1, 801a3ca <_puts_r+0x9e>
 801a37a:	2b00      	cmp	r3, #0
 801a37c:	da38      	bge.n	801a3f0 <_puts_r+0xc4>
 801a37e:	4622      	mov	r2, r4
 801a380:	210a      	movs	r1, #10
 801a382:	4628      	mov	r0, r5
 801a384:	f000 f848 	bl	801a418 <__swbuf_r>
 801a388:	3001      	adds	r0, #1
 801a38a:	d011      	beq.n	801a3b0 <_puts_r+0x84>
 801a38c:	250a      	movs	r5, #10
 801a38e:	e011      	b.n	801a3b4 <_puts_r+0x88>
 801a390:	4b1b      	ldr	r3, [pc, #108]	; (801a400 <_puts_r+0xd4>)
 801a392:	429c      	cmp	r4, r3
 801a394:	d101      	bne.n	801a39a <_puts_r+0x6e>
 801a396:	68ac      	ldr	r4, [r5, #8]
 801a398:	e7da      	b.n	801a350 <_puts_r+0x24>
 801a39a:	4b1a      	ldr	r3, [pc, #104]	; (801a404 <_puts_r+0xd8>)
 801a39c:	429c      	cmp	r4, r3
 801a39e:	bf08      	it	eq
 801a3a0:	68ec      	ldreq	r4, [r5, #12]
 801a3a2:	e7d5      	b.n	801a350 <_puts_r+0x24>
 801a3a4:	4621      	mov	r1, r4
 801a3a6:	4628      	mov	r0, r5
 801a3a8:	f000 f888 	bl	801a4bc <__swsetup_r>
 801a3ac:	2800      	cmp	r0, #0
 801a3ae:	d0dd      	beq.n	801a36c <_puts_r+0x40>
 801a3b0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801a3b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a3b6:	07da      	lsls	r2, r3, #31
 801a3b8:	d405      	bmi.n	801a3c6 <_puts_r+0x9a>
 801a3ba:	89a3      	ldrh	r3, [r4, #12]
 801a3bc:	059b      	lsls	r3, r3, #22
 801a3be:	d402      	bmi.n	801a3c6 <_puts_r+0x9a>
 801a3c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a3c2:	f000 faa2 	bl	801a90a <__retarget_lock_release_recursive>
 801a3c6:	4628      	mov	r0, r5
 801a3c8:	bd70      	pop	{r4, r5, r6, pc}
 801a3ca:	2b00      	cmp	r3, #0
 801a3cc:	da04      	bge.n	801a3d8 <_puts_r+0xac>
 801a3ce:	69a2      	ldr	r2, [r4, #24]
 801a3d0:	429a      	cmp	r2, r3
 801a3d2:	dc06      	bgt.n	801a3e2 <_puts_r+0xb6>
 801a3d4:	290a      	cmp	r1, #10
 801a3d6:	d004      	beq.n	801a3e2 <_puts_r+0xb6>
 801a3d8:	6823      	ldr	r3, [r4, #0]
 801a3da:	1c5a      	adds	r2, r3, #1
 801a3dc:	6022      	str	r2, [r4, #0]
 801a3de:	7019      	strb	r1, [r3, #0]
 801a3e0:	e7c5      	b.n	801a36e <_puts_r+0x42>
 801a3e2:	4622      	mov	r2, r4
 801a3e4:	4628      	mov	r0, r5
 801a3e6:	f000 f817 	bl	801a418 <__swbuf_r>
 801a3ea:	3001      	adds	r0, #1
 801a3ec:	d1bf      	bne.n	801a36e <_puts_r+0x42>
 801a3ee:	e7df      	b.n	801a3b0 <_puts_r+0x84>
 801a3f0:	6823      	ldr	r3, [r4, #0]
 801a3f2:	250a      	movs	r5, #10
 801a3f4:	1c5a      	adds	r2, r3, #1
 801a3f6:	6022      	str	r2, [r4, #0]
 801a3f8:	701d      	strb	r5, [r3, #0]
 801a3fa:	e7db      	b.n	801a3b4 <_puts_r+0x88>
 801a3fc:	0801b198 	.word	0x0801b198
 801a400:	0801b1b8 	.word	0x0801b1b8
 801a404:	0801b178 	.word	0x0801b178

0801a408 <puts>:
 801a408:	4b02      	ldr	r3, [pc, #8]	; (801a414 <puts+0xc>)
 801a40a:	4601      	mov	r1, r0
 801a40c:	6818      	ldr	r0, [r3, #0]
 801a40e:	f7ff bf8d 	b.w	801a32c <_puts_r>
 801a412:	bf00      	nop
 801a414:	240000d4 	.word	0x240000d4

0801a418 <__swbuf_r>:
 801a418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a41a:	460e      	mov	r6, r1
 801a41c:	4614      	mov	r4, r2
 801a41e:	4605      	mov	r5, r0
 801a420:	b118      	cbz	r0, 801a42a <__swbuf_r+0x12>
 801a422:	6983      	ldr	r3, [r0, #24]
 801a424:	b90b      	cbnz	r3, 801a42a <__swbuf_r+0x12>
 801a426:	f000 f9d1 	bl	801a7cc <__sinit>
 801a42a:	4b21      	ldr	r3, [pc, #132]	; (801a4b0 <__swbuf_r+0x98>)
 801a42c:	429c      	cmp	r4, r3
 801a42e:	d12b      	bne.n	801a488 <__swbuf_r+0x70>
 801a430:	686c      	ldr	r4, [r5, #4]
 801a432:	69a3      	ldr	r3, [r4, #24]
 801a434:	60a3      	str	r3, [r4, #8]
 801a436:	89a3      	ldrh	r3, [r4, #12]
 801a438:	071a      	lsls	r2, r3, #28
 801a43a:	d52f      	bpl.n	801a49c <__swbuf_r+0x84>
 801a43c:	6923      	ldr	r3, [r4, #16]
 801a43e:	b36b      	cbz	r3, 801a49c <__swbuf_r+0x84>
 801a440:	6923      	ldr	r3, [r4, #16]
 801a442:	6820      	ldr	r0, [r4, #0]
 801a444:	1ac0      	subs	r0, r0, r3
 801a446:	6963      	ldr	r3, [r4, #20]
 801a448:	b2f6      	uxtb	r6, r6
 801a44a:	4283      	cmp	r3, r0
 801a44c:	4637      	mov	r7, r6
 801a44e:	dc04      	bgt.n	801a45a <__swbuf_r+0x42>
 801a450:	4621      	mov	r1, r4
 801a452:	4628      	mov	r0, r5
 801a454:	f000 f926 	bl	801a6a4 <_fflush_r>
 801a458:	bb30      	cbnz	r0, 801a4a8 <__swbuf_r+0x90>
 801a45a:	68a3      	ldr	r3, [r4, #8]
 801a45c:	3b01      	subs	r3, #1
 801a45e:	60a3      	str	r3, [r4, #8]
 801a460:	6823      	ldr	r3, [r4, #0]
 801a462:	1c5a      	adds	r2, r3, #1
 801a464:	6022      	str	r2, [r4, #0]
 801a466:	701e      	strb	r6, [r3, #0]
 801a468:	6963      	ldr	r3, [r4, #20]
 801a46a:	3001      	adds	r0, #1
 801a46c:	4283      	cmp	r3, r0
 801a46e:	d004      	beq.n	801a47a <__swbuf_r+0x62>
 801a470:	89a3      	ldrh	r3, [r4, #12]
 801a472:	07db      	lsls	r3, r3, #31
 801a474:	d506      	bpl.n	801a484 <__swbuf_r+0x6c>
 801a476:	2e0a      	cmp	r6, #10
 801a478:	d104      	bne.n	801a484 <__swbuf_r+0x6c>
 801a47a:	4621      	mov	r1, r4
 801a47c:	4628      	mov	r0, r5
 801a47e:	f000 f911 	bl	801a6a4 <_fflush_r>
 801a482:	b988      	cbnz	r0, 801a4a8 <__swbuf_r+0x90>
 801a484:	4638      	mov	r0, r7
 801a486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a488:	4b0a      	ldr	r3, [pc, #40]	; (801a4b4 <__swbuf_r+0x9c>)
 801a48a:	429c      	cmp	r4, r3
 801a48c:	d101      	bne.n	801a492 <__swbuf_r+0x7a>
 801a48e:	68ac      	ldr	r4, [r5, #8]
 801a490:	e7cf      	b.n	801a432 <__swbuf_r+0x1a>
 801a492:	4b09      	ldr	r3, [pc, #36]	; (801a4b8 <__swbuf_r+0xa0>)
 801a494:	429c      	cmp	r4, r3
 801a496:	bf08      	it	eq
 801a498:	68ec      	ldreq	r4, [r5, #12]
 801a49a:	e7ca      	b.n	801a432 <__swbuf_r+0x1a>
 801a49c:	4621      	mov	r1, r4
 801a49e:	4628      	mov	r0, r5
 801a4a0:	f000 f80c 	bl	801a4bc <__swsetup_r>
 801a4a4:	2800      	cmp	r0, #0
 801a4a6:	d0cb      	beq.n	801a440 <__swbuf_r+0x28>
 801a4a8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801a4ac:	e7ea      	b.n	801a484 <__swbuf_r+0x6c>
 801a4ae:	bf00      	nop
 801a4b0:	0801b198 	.word	0x0801b198
 801a4b4:	0801b1b8 	.word	0x0801b1b8
 801a4b8:	0801b178 	.word	0x0801b178

0801a4bc <__swsetup_r>:
 801a4bc:	4b32      	ldr	r3, [pc, #200]	; (801a588 <__swsetup_r+0xcc>)
 801a4be:	b570      	push	{r4, r5, r6, lr}
 801a4c0:	681d      	ldr	r5, [r3, #0]
 801a4c2:	4606      	mov	r6, r0
 801a4c4:	460c      	mov	r4, r1
 801a4c6:	b125      	cbz	r5, 801a4d2 <__swsetup_r+0x16>
 801a4c8:	69ab      	ldr	r3, [r5, #24]
 801a4ca:	b913      	cbnz	r3, 801a4d2 <__swsetup_r+0x16>
 801a4cc:	4628      	mov	r0, r5
 801a4ce:	f000 f97d 	bl	801a7cc <__sinit>
 801a4d2:	4b2e      	ldr	r3, [pc, #184]	; (801a58c <__swsetup_r+0xd0>)
 801a4d4:	429c      	cmp	r4, r3
 801a4d6:	d10f      	bne.n	801a4f8 <__swsetup_r+0x3c>
 801a4d8:	686c      	ldr	r4, [r5, #4]
 801a4da:	89a3      	ldrh	r3, [r4, #12]
 801a4dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a4e0:	0719      	lsls	r1, r3, #28
 801a4e2:	d42c      	bmi.n	801a53e <__swsetup_r+0x82>
 801a4e4:	06dd      	lsls	r5, r3, #27
 801a4e6:	d411      	bmi.n	801a50c <__swsetup_r+0x50>
 801a4e8:	2309      	movs	r3, #9
 801a4ea:	6033      	str	r3, [r6, #0]
 801a4ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a4f0:	81a3      	strh	r3, [r4, #12]
 801a4f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a4f6:	e03e      	b.n	801a576 <__swsetup_r+0xba>
 801a4f8:	4b25      	ldr	r3, [pc, #148]	; (801a590 <__swsetup_r+0xd4>)
 801a4fa:	429c      	cmp	r4, r3
 801a4fc:	d101      	bne.n	801a502 <__swsetup_r+0x46>
 801a4fe:	68ac      	ldr	r4, [r5, #8]
 801a500:	e7eb      	b.n	801a4da <__swsetup_r+0x1e>
 801a502:	4b24      	ldr	r3, [pc, #144]	; (801a594 <__swsetup_r+0xd8>)
 801a504:	429c      	cmp	r4, r3
 801a506:	bf08      	it	eq
 801a508:	68ec      	ldreq	r4, [r5, #12]
 801a50a:	e7e6      	b.n	801a4da <__swsetup_r+0x1e>
 801a50c:	0758      	lsls	r0, r3, #29
 801a50e:	d512      	bpl.n	801a536 <__swsetup_r+0x7a>
 801a510:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a512:	b141      	cbz	r1, 801a526 <__swsetup_r+0x6a>
 801a514:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a518:	4299      	cmp	r1, r3
 801a51a:	d002      	beq.n	801a522 <__swsetup_r+0x66>
 801a51c:	4630      	mov	r0, r6
 801a51e:	f000 fa5b 	bl	801a9d8 <_free_r>
 801a522:	2300      	movs	r3, #0
 801a524:	6363      	str	r3, [r4, #52]	; 0x34
 801a526:	89a3      	ldrh	r3, [r4, #12]
 801a528:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a52c:	81a3      	strh	r3, [r4, #12]
 801a52e:	2300      	movs	r3, #0
 801a530:	6063      	str	r3, [r4, #4]
 801a532:	6923      	ldr	r3, [r4, #16]
 801a534:	6023      	str	r3, [r4, #0]
 801a536:	89a3      	ldrh	r3, [r4, #12]
 801a538:	f043 0308 	orr.w	r3, r3, #8
 801a53c:	81a3      	strh	r3, [r4, #12]
 801a53e:	6923      	ldr	r3, [r4, #16]
 801a540:	b94b      	cbnz	r3, 801a556 <__swsetup_r+0x9a>
 801a542:	89a3      	ldrh	r3, [r4, #12]
 801a544:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a548:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a54c:	d003      	beq.n	801a556 <__swsetup_r+0x9a>
 801a54e:	4621      	mov	r1, r4
 801a550:	4630      	mov	r0, r6
 801a552:	f000 fa01 	bl	801a958 <__smakebuf_r>
 801a556:	89a0      	ldrh	r0, [r4, #12]
 801a558:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a55c:	f010 0301 	ands.w	r3, r0, #1
 801a560:	d00a      	beq.n	801a578 <__swsetup_r+0xbc>
 801a562:	2300      	movs	r3, #0
 801a564:	60a3      	str	r3, [r4, #8]
 801a566:	6963      	ldr	r3, [r4, #20]
 801a568:	425b      	negs	r3, r3
 801a56a:	61a3      	str	r3, [r4, #24]
 801a56c:	6923      	ldr	r3, [r4, #16]
 801a56e:	b943      	cbnz	r3, 801a582 <__swsetup_r+0xc6>
 801a570:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801a574:	d1ba      	bne.n	801a4ec <__swsetup_r+0x30>
 801a576:	bd70      	pop	{r4, r5, r6, pc}
 801a578:	0781      	lsls	r1, r0, #30
 801a57a:	bf58      	it	pl
 801a57c:	6963      	ldrpl	r3, [r4, #20]
 801a57e:	60a3      	str	r3, [r4, #8]
 801a580:	e7f4      	b.n	801a56c <__swsetup_r+0xb0>
 801a582:	2000      	movs	r0, #0
 801a584:	e7f7      	b.n	801a576 <__swsetup_r+0xba>
 801a586:	bf00      	nop
 801a588:	240000d4 	.word	0x240000d4
 801a58c:	0801b198 	.word	0x0801b198
 801a590:	0801b1b8 	.word	0x0801b1b8
 801a594:	0801b178 	.word	0x0801b178

0801a598 <__sflush_r>:
 801a598:	898a      	ldrh	r2, [r1, #12]
 801a59a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a59e:	4605      	mov	r5, r0
 801a5a0:	0710      	lsls	r0, r2, #28
 801a5a2:	460c      	mov	r4, r1
 801a5a4:	d458      	bmi.n	801a658 <__sflush_r+0xc0>
 801a5a6:	684b      	ldr	r3, [r1, #4]
 801a5a8:	2b00      	cmp	r3, #0
 801a5aa:	dc05      	bgt.n	801a5b8 <__sflush_r+0x20>
 801a5ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801a5ae:	2b00      	cmp	r3, #0
 801a5b0:	dc02      	bgt.n	801a5b8 <__sflush_r+0x20>
 801a5b2:	2000      	movs	r0, #0
 801a5b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a5b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a5ba:	2e00      	cmp	r6, #0
 801a5bc:	d0f9      	beq.n	801a5b2 <__sflush_r+0x1a>
 801a5be:	2300      	movs	r3, #0
 801a5c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a5c4:	682f      	ldr	r7, [r5, #0]
 801a5c6:	602b      	str	r3, [r5, #0]
 801a5c8:	d032      	beq.n	801a630 <__sflush_r+0x98>
 801a5ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a5cc:	89a3      	ldrh	r3, [r4, #12]
 801a5ce:	075a      	lsls	r2, r3, #29
 801a5d0:	d505      	bpl.n	801a5de <__sflush_r+0x46>
 801a5d2:	6863      	ldr	r3, [r4, #4]
 801a5d4:	1ac0      	subs	r0, r0, r3
 801a5d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a5d8:	b10b      	cbz	r3, 801a5de <__sflush_r+0x46>
 801a5da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a5dc:	1ac0      	subs	r0, r0, r3
 801a5de:	2300      	movs	r3, #0
 801a5e0:	4602      	mov	r2, r0
 801a5e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a5e4:	6a21      	ldr	r1, [r4, #32]
 801a5e6:	4628      	mov	r0, r5
 801a5e8:	47b0      	blx	r6
 801a5ea:	1c43      	adds	r3, r0, #1
 801a5ec:	89a3      	ldrh	r3, [r4, #12]
 801a5ee:	d106      	bne.n	801a5fe <__sflush_r+0x66>
 801a5f0:	6829      	ldr	r1, [r5, #0]
 801a5f2:	291d      	cmp	r1, #29
 801a5f4:	d82c      	bhi.n	801a650 <__sflush_r+0xb8>
 801a5f6:	4a2a      	ldr	r2, [pc, #168]	; (801a6a0 <__sflush_r+0x108>)
 801a5f8:	40ca      	lsrs	r2, r1
 801a5fa:	07d6      	lsls	r6, r2, #31
 801a5fc:	d528      	bpl.n	801a650 <__sflush_r+0xb8>
 801a5fe:	2200      	movs	r2, #0
 801a600:	6062      	str	r2, [r4, #4]
 801a602:	04d9      	lsls	r1, r3, #19
 801a604:	6922      	ldr	r2, [r4, #16]
 801a606:	6022      	str	r2, [r4, #0]
 801a608:	d504      	bpl.n	801a614 <__sflush_r+0x7c>
 801a60a:	1c42      	adds	r2, r0, #1
 801a60c:	d101      	bne.n	801a612 <__sflush_r+0x7a>
 801a60e:	682b      	ldr	r3, [r5, #0]
 801a610:	b903      	cbnz	r3, 801a614 <__sflush_r+0x7c>
 801a612:	6560      	str	r0, [r4, #84]	; 0x54
 801a614:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a616:	602f      	str	r7, [r5, #0]
 801a618:	2900      	cmp	r1, #0
 801a61a:	d0ca      	beq.n	801a5b2 <__sflush_r+0x1a>
 801a61c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a620:	4299      	cmp	r1, r3
 801a622:	d002      	beq.n	801a62a <__sflush_r+0x92>
 801a624:	4628      	mov	r0, r5
 801a626:	f000 f9d7 	bl	801a9d8 <_free_r>
 801a62a:	2000      	movs	r0, #0
 801a62c:	6360      	str	r0, [r4, #52]	; 0x34
 801a62e:	e7c1      	b.n	801a5b4 <__sflush_r+0x1c>
 801a630:	6a21      	ldr	r1, [r4, #32]
 801a632:	2301      	movs	r3, #1
 801a634:	4628      	mov	r0, r5
 801a636:	47b0      	blx	r6
 801a638:	1c41      	adds	r1, r0, #1
 801a63a:	d1c7      	bne.n	801a5cc <__sflush_r+0x34>
 801a63c:	682b      	ldr	r3, [r5, #0]
 801a63e:	2b00      	cmp	r3, #0
 801a640:	d0c4      	beq.n	801a5cc <__sflush_r+0x34>
 801a642:	2b1d      	cmp	r3, #29
 801a644:	d001      	beq.n	801a64a <__sflush_r+0xb2>
 801a646:	2b16      	cmp	r3, #22
 801a648:	d101      	bne.n	801a64e <__sflush_r+0xb6>
 801a64a:	602f      	str	r7, [r5, #0]
 801a64c:	e7b1      	b.n	801a5b2 <__sflush_r+0x1a>
 801a64e:	89a3      	ldrh	r3, [r4, #12]
 801a650:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a654:	81a3      	strh	r3, [r4, #12]
 801a656:	e7ad      	b.n	801a5b4 <__sflush_r+0x1c>
 801a658:	690f      	ldr	r7, [r1, #16]
 801a65a:	2f00      	cmp	r7, #0
 801a65c:	d0a9      	beq.n	801a5b2 <__sflush_r+0x1a>
 801a65e:	0793      	lsls	r3, r2, #30
 801a660:	680e      	ldr	r6, [r1, #0]
 801a662:	bf08      	it	eq
 801a664:	694b      	ldreq	r3, [r1, #20]
 801a666:	600f      	str	r7, [r1, #0]
 801a668:	bf18      	it	ne
 801a66a:	2300      	movne	r3, #0
 801a66c:	eba6 0807 	sub.w	r8, r6, r7
 801a670:	608b      	str	r3, [r1, #8]
 801a672:	f1b8 0f00 	cmp.w	r8, #0
 801a676:	dd9c      	ble.n	801a5b2 <__sflush_r+0x1a>
 801a678:	6a21      	ldr	r1, [r4, #32]
 801a67a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a67c:	4643      	mov	r3, r8
 801a67e:	463a      	mov	r2, r7
 801a680:	4628      	mov	r0, r5
 801a682:	47b0      	blx	r6
 801a684:	2800      	cmp	r0, #0
 801a686:	dc06      	bgt.n	801a696 <__sflush_r+0xfe>
 801a688:	89a3      	ldrh	r3, [r4, #12]
 801a68a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a68e:	81a3      	strh	r3, [r4, #12]
 801a690:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a694:	e78e      	b.n	801a5b4 <__sflush_r+0x1c>
 801a696:	4407      	add	r7, r0
 801a698:	eba8 0800 	sub.w	r8, r8, r0
 801a69c:	e7e9      	b.n	801a672 <__sflush_r+0xda>
 801a69e:	bf00      	nop
 801a6a0:	20400001 	.word	0x20400001

0801a6a4 <_fflush_r>:
 801a6a4:	b538      	push	{r3, r4, r5, lr}
 801a6a6:	690b      	ldr	r3, [r1, #16]
 801a6a8:	4605      	mov	r5, r0
 801a6aa:	460c      	mov	r4, r1
 801a6ac:	b913      	cbnz	r3, 801a6b4 <_fflush_r+0x10>
 801a6ae:	2500      	movs	r5, #0
 801a6b0:	4628      	mov	r0, r5
 801a6b2:	bd38      	pop	{r3, r4, r5, pc}
 801a6b4:	b118      	cbz	r0, 801a6be <_fflush_r+0x1a>
 801a6b6:	6983      	ldr	r3, [r0, #24]
 801a6b8:	b90b      	cbnz	r3, 801a6be <_fflush_r+0x1a>
 801a6ba:	f000 f887 	bl	801a7cc <__sinit>
 801a6be:	4b14      	ldr	r3, [pc, #80]	; (801a710 <_fflush_r+0x6c>)
 801a6c0:	429c      	cmp	r4, r3
 801a6c2:	d11b      	bne.n	801a6fc <_fflush_r+0x58>
 801a6c4:	686c      	ldr	r4, [r5, #4]
 801a6c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a6ca:	2b00      	cmp	r3, #0
 801a6cc:	d0ef      	beq.n	801a6ae <_fflush_r+0xa>
 801a6ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801a6d0:	07d0      	lsls	r0, r2, #31
 801a6d2:	d404      	bmi.n	801a6de <_fflush_r+0x3a>
 801a6d4:	0599      	lsls	r1, r3, #22
 801a6d6:	d402      	bmi.n	801a6de <_fflush_r+0x3a>
 801a6d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a6da:	f000 f915 	bl	801a908 <__retarget_lock_acquire_recursive>
 801a6de:	4628      	mov	r0, r5
 801a6e0:	4621      	mov	r1, r4
 801a6e2:	f7ff ff59 	bl	801a598 <__sflush_r>
 801a6e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a6e8:	07da      	lsls	r2, r3, #31
 801a6ea:	4605      	mov	r5, r0
 801a6ec:	d4e0      	bmi.n	801a6b0 <_fflush_r+0xc>
 801a6ee:	89a3      	ldrh	r3, [r4, #12]
 801a6f0:	059b      	lsls	r3, r3, #22
 801a6f2:	d4dd      	bmi.n	801a6b0 <_fflush_r+0xc>
 801a6f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a6f6:	f000 f908 	bl	801a90a <__retarget_lock_release_recursive>
 801a6fa:	e7d9      	b.n	801a6b0 <_fflush_r+0xc>
 801a6fc:	4b05      	ldr	r3, [pc, #20]	; (801a714 <_fflush_r+0x70>)
 801a6fe:	429c      	cmp	r4, r3
 801a700:	d101      	bne.n	801a706 <_fflush_r+0x62>
 801a702:	68ac      	ldr	r4, [r5, #8]
 801a704:	e7df      	b.n	801a6c6 <_fflush_r+0x22>
 801a706:	4b04      	ldr	r3, [pc, #16]	; (801a718 <_fflush_r+0x74>)
 801a708:	429c      	cmp	r4, r3
 801a70a:	bf08      	it	eq
 801a70c:	68ec      	ldreq	r4, [r5, #12]
 801a70e:	e7da      	b.n	801a6c6 <_fflush_r+0x22>
 801a710:	0801b198 	.word	0x0801b198
 801a714:	0801b1b8 	.word	0x0801b1b8
 801a718:	0801b178 	.word	0x0801b178

0801a71c <std>:
 801a71c:	2300      	movs	r3, #0
 801a71e:	b510      	push	{r4, lr}
 801a720:	4604      	mov	r4, r0
 801a722:	e9c0 3300 	strd	r3, r3, [r0]
 801a726:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a72a:	6083      	str	r3, [r0, #8]
 801a72c:	8181      	strh	r1, [r0, #12]
 801a72e:	6643      	str	r3, [r0, #100]	; 0x64
 801a730:	81c2      	strh	r2, [r0, #14]
 801a732:	6183      	str	r3, [r0, #24]
 801a734:	4619      	mov	r1, r3
 801a736:	2208      	movs	r2, #8
 801a738:	305c      	adds	r0, #92	; 0x5c
 801a73a:	f7ff fdef 	bl	801a31c <memset>
 801a73e:	4b05      	ldr	r3, [pc, #20]	; (801a754 <std+0x38>)
 801a740:	6263      	str	r3, [r4, #36]	; 0x24
 801a742:	4b05      	ldr	r3, [pc, #20]	; (801a758 <std+0x3c>)
 801a744:	62a3      	str	r3, [r4, #40]	; 0x28
 801a746:	4b05      	ldr	r3, [pc, #20]	; (801a75c <std+0x40>)
 801a748:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a74a:	4b05      	ldr	r3, [pc, #20]	; (801a760 <std+0x44>)
 801a74c:	6224      	str	r4, [r4, #32]
 801a74e:	6323      	str	r3, [r4, #48]	; 0x30
 801a750:	bd10      	pop	{r4, pc}
 801a752:	bf00      	nop
 801a754:	0801abb9 	.word	0x0801abb9
 801a758:	0801abdb 	.word	0x0801abdb
 801a75c:	0801ac13 	.word	0x0801ac13
 801a760:	0801ac37 	.word	0x0801ac37

0801a764 <_cleanup_r>:
 801a764:	4901      	ldr	r1, [pc, #4]	; (801a76c <_cleanup_r+0x8>)
 801a766:	f000 b8af 	b.w	801a8c8 <_fwalk_reent>
 801a76a:	bf00      	nop
 801a76c:	0801a6a5 	.word	0x0801a6a5

0801a770 <__sfmoreglue>:
 801a770:	b570      	push	{r4, r5, r6, lr}
 801a772:	2268      	movs	r2, #104	; 0x68
 801a774:	1e4d      	subs	r5, r1, #1
 801a776:	4355      	muls	r5, r2
 801a778:	460e      	mov	r6, r1
 801a77a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a77e:	f000 f997 	bl	801aab0 <_malloc_r>
 801a782:	4604      	mov	r4, r0
 801a784:	b140      	cbz	r0, 801a798 <__sfmoreglue+0x28>
 801a786:	2100      	movs	r1, #0
 801a788:	e9c0 1600 	strd	r1, r6, [r0]
 801a78c:	300c      	adds	r0, #12
 801a78e:	60a0      	str	r0, [r4, #8]
 801a790:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a794:	f7ff fdc2 	bl	801a31c <memset>
 801a798:	4620      	mov	r0, r4
 801a79a:	bd70      	pop	{r4, r5, r6, pc}

0801a79c <__sfp_lock_acquire>:
 801a79c:	4801      	ldr	r0, [pc, #4]	; (801a7a4 <__sfp_lock_acquire+0x8>)
 801a79e:	f000 b8b3 	b.w	801a908 <__retarget_lock_acquire_recursive>
 801a7a2:	bf00      	nop
 801a7a4:	2400696d 	.word	0x2400696d

0801a7a8 <__sfp_lock_release>:
 801a7a8:	4801      	ldr	r0, [pc, #4]	; (801a7b0 <__sfp_lock_release+0x8>)
 801a7aa:	f000 b8ae 	b.w	801a90a <__retarget_lock_release_recursive>
 801a7ae:	bf00      	nop
 801a7b0:	2400696d 	.word	0x2400696d

0801a7b4 <__sinit_lock_acquire>:
 801a7b4:	4801      	ldr	r0, [pc, #4]	; (801a7bc <__sinit_lock_acquire+0x8>)
 801a7b6:	f000 b8a7 	b.w	801a908 <__retarget_lock_acquire_recursive>
 801a7ba:	bf00      	nop
 801a7bc:	2400696e 	.word	0x2400696e

0801a7c0 <__sinit_lock_release>:
 801a7c0:	4801      	ldr	r0, [pc, #4]	; (801a7c8 <__sinit_lock_release+0x8>)
 801a7c2:	f000 b8a2 	b.w	801a90a <__retarget_lock_release_recursive>
 801a7c6:	bf00      	nop
 801a7c8:	2400696e 	.word	0x2400696e

0801a7cc <__sinit>:
 801a7cc:	b510      	push	{r4, lr}
 801a7ce:	4604      	mov	r4, r0
 801a7d0:	f7ff fff0 	bl	801a7b4 <__sinit_lock_acquire>
 801a7d4:	69a3      	ldr	r3, [r4, #24]
 801a7d6:	b11b      	cbz	r3, 801a7e0 <__sinit+0x14>
 801a7d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a7dc:	f7ff bff0 	b.w	801a7c0 <__sinit_lock_release>
 801a7e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a7e4:	6523      	str	r3, [r4, #80]	; 0x50
 801a7e6:	4b13      	ldr	r3, [pc, #76]	; (801a834 <__sinit+0x68>)
 801a7e8:	4a13      	ldr	r2, [pc, #76]	; (801a838 <__sinit+0x6c>)
 801a7ea:	681b      	ldr	r3, [r3, #0]
 801a7ec:	62a2      	str	r2, [r4, #40]	; 0x28
 801a7ee:	42a3      	cmp	r3, r4
 801a7f0:	bf04      	itt	eq
 801a7f2:	2301      	moveq	r3, #1
 801a7f4:	61a3      	streq	r3, [r4, #24]
 801a7f6:	4620      	mov	r0, r4
 801a7f8:	f000 f820 	bl	801a83c <__sfp>
 801a7fc:	6060      	str	r0, [r4, #4]
 801a7fe:	4620      	mov	r0, r4
 801a800:	f000 f81c 	bl	801a83c <__sfp>
 801a804:	60a0      	str	r0, [r4, #8]
 801a806:	4620      	mov	r0, r4
 801a808:	f000 f818 	bl	801a83c <__sfp>
 801a80c:	2200      	movs	r2, #0
 801a80e:	60e0      	str	r0, [r4, #12]
 801a810:	2104      	movs	r1, #4
 801a812:	6860      	ldr	r0, [r4, #4]
 801a814:	f7ff ff82 	bl	801a71c <std>
 801a818:	68a0      	ldr	r0, [r4, #8]
 801a81a:	2201      	movs	r2, #1
 801a81c:	2109      	movs	r1, #9
 801a81e:	f7ff ff7d 	bl	801a71c <std>
 801a822:	68e0      	ldr	r0, [r4, #12]
 801a824:	2202      	movs	r2, #2
 801a826:	2112      	movs	r1, #18
 801a828:	f7ff ff78 	bl	801a71c <std>
 801a82c:	2301      	movs	r3, #1
 801a82e:	61a3      	str	r3, [r4, #24]
 801a830:	e7d2      	b.n	801a7d8 <__sinit+0xc>
 801a832:	bf00      	nop
 801a834:	0801b174 	.word	0x0801b174
 801a838:	0801a765 	.word	0x0801a765

0801a83c <__sfp>:
 801a83c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a83e:	4607      	mov	r7, r0
 801a840:	f7ff ffac 	bl	801a79c <__sfp_lock_acquire>
 801a844:	4b1e      	ldr	r3, [pc, #120]	; (801a8c0 <__sfp+0x84>)
 801a846:	681e      	ldr	r6, [r3, #0]
 801a848:	69b3      	ldr	r3, [r6, #24]
 801a84a:	b913      	cbnz	r3, 801a852 <__sfp+0x16>
 801a84c:	4630      	mov	r0, r6
 801a84e:	f7ff ffbd 	bl	801a7cc <__sinit>
 801a852:	3648      	adds	r6, #72	; 0x48
 801a854:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a858:	3b01      	subs	r3, #1
 801a85a:	d503      	bpl.n	801a864 <__sfp+0x28>
 801a85c:	6833      	ldr	r3, [r6, #0]
 801a85e:	b30b      	cbz	r3, 801a8a4 <__sfp+0x68>
 801a860:	6836      	ldr	r6, [r6, #0]
 801a862:	e7f7      	b.n	801a854 <__sfp+0x18>
 801a864:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a868:	b9d5      	cbnz	r5, 801a8a0 <__sfp+0x64>
 801a86a:	4b16      	ldr	r3, [pc, #88]	; (801a8c4 <__sfp+0x88>)
 801a86c:	60e3      	str	r3, [r4, #12]
 801a86e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a872:	6665      	str	r5, [r4, #100]	; 0x64
 801a874:	f000 f847 	bl	801a906 <__retarget_lock_init_recursive>
 801a878:	f7ff ff96 	bl	801a7a8 <__sfp_lock_release>
 801a87c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a880:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a884:	6025      	str	r5, [r4, #0]
 801a886:	61a5      	str	r5, [r4, #24]
 801a888:	2208      	movs	r2, #8
 801a88a:	4629      	mov	r1, r5
 801a88c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a890:	f7ff fd44 	bl	801a31c <memset>
 801a894:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a898:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a89c:	4620      	mov	r0, r4
 801a89e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a8a0:	3468      	adds	r4, #104	; 0x68
 801a8a2:	e7d9      	b.n	801a858 <__sfp+0x1c>
 801a8a4:	2104      	movs	r1, #4
 801a8a6:	4638      	mov	r0, r7
 801a8a8:	f7ff ff62 	bl	801a770 <__sfmoreglue>
 801a8ac:	4604      	mov	r4, r0
 801a8ae:	6030      	str	r0, [r6, #0]
 801a8b0:	2800      	cmp	r0, #0
 801a8b2:	d1d5      	bne.n	801a860 <__sfp+0x24>
 801a8b4:	f7ff ff78 	bl	801a7a8 <__sfp_lock_release>
 801a8b8:	230c      	movs	r3, #12
 801a8ba:	603b      	str	r3, [r7, #0]
 801a8bc:	e7ee      	b.n	801a89c <__sfp+0x60>
 801a8be:	bf00      	nop
 801a8c0:	0801b174 	.word	0x0801b174
 801a8c4:	ffff0001 	.word	0xffff0001

0801a8c8 <_fwalk_reent>:
 801a8c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a8cc:	4606      	mov	r6, r0
 801a8ce:	4688      	mov	r8, r1
 801a8d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a8d4:	2700      	movs	r7, #0
 801a8d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a8da:	f1b9 0901 	subs.w	r9, r9, #1
 801a8de:	d505      	bpl.n	801a8ec <_fwalk_reent+0x24>
 801a8e0:	6824      	ldr	r4, [r4, #0]
 801a8e2:	2c00      	cmp	r4, #0
 801a8e4:	d1f7      	bne.n	801a8d6 <_fwalk_reent+0xe>
 801a8e6:	4638      	mov	r0, r7
 801a8e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a8ec:	89ab      	ldrh	r3, [r5, #12]
 801a8ee:	2b01      	cmp	r3, #1
 801a8f0:	d907      	bls.n	801a902 <_fwalk_reent+0x3a>
 801a8f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a8f6:	3301      	adds	r3, #1
 801a8f8:	d003      	beq.n	801a902 <_fwalk_reent+0x3a>
 801a8fa:	4629      	mov	r1, r5
 801a8fc:	4630      	mov	r0, r6
 801a8fe:	47c0      	blx	r8
 801a900:	4307      	orrs	r7, r0
 801a902:	3568      	adds	r5, #104	; 0x68
 801a904:	e7e9      	b.n	801a8da <_fwalk_reent+0x12>

0801a906 <__retarget_lock_init_recursive>:
 801a906:	4770      	bx	lr

0801a908 <__retarget_lock_acquire_recursive>:
 801a908:	4770      	bx	lr

0801a90a <__retarget_lock_release_recursive>:
 801a90a:	4770      	bx	lr

0801a90c <__swhatbuf_r>:
 801a90c:	b570      	push	{r4, r5, r6, lr}
 801a90e:	460e      	mov	r6, r1
 801a910:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a914:	2900      	cmp	r1, #0
 801a916:	b096      	sub	sp, #88	; 0x58
 801a918:	4614      	mov	r4, r2
 801a91a:	461d      	mov	r5, r3
 801a91c:	da08      	bge.n	801a930 <__swhatbuf_r+0x24>
 801a91e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801a922:	2200      	movs	r2, #0
 801a924:	602a      	str	r2, [r5, #0]
 801a926:	061a      	lsls	r2, r3, #24
 801a928:	d410      	bmi.n	801a94c <__swhatbuf_r+0x40>
 801a92a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a92e:	e00e      	b.n	801a94e <__swhatbuf_r+0x42>
 801a930:	466a      	mov	r2, sp
 801a932:	f000 f9a7 	bl	801ac84 <_fstat_r>
 801a936:	2800      	cmp	r0, #0
 801a938:	dbf1      	blt.n	801a91e <__swhatbuf_r+0x12>
 801a93a:	9a01      	ldr	r2, [sp, #4]
 801a93c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801a940:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801a944:	425a      	negs	r2, r3
 801a946:	415a      	adcs	r2, r3
 801a948:	602a      	str	r2, [r5, #0]
 801a94a:	e7ee      	b.n	801a92a <__swhatbuf_r+0x1e>
 801a94c:	2340      	movs	r3, #64	; 0x40
 801a94e:	2000      	movs	r0, #0
 801a950:	6023      	str	r3, [r4, #0]
 801a952:	b016      	add	sp, #88	; 0x58
 801a954:	bd70      	pop	{r4, r5, r6, pc}
	...

0801a958 <__smakebuf_r>:
 801a958:	898b      	ldrh	r3, [r1, #12]
 801a95a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a95c:	079d      	lsls	r5, r3, #30
 801a95e:	4606      	mov	r6, r0
 801a960:	460c      	mov	r4, r1
 801a962:	d507      	bpl.n	801a974 <__smakebuf_r+0x1c>
 801a964:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a968:	6023      	str	r3, [r4, #0]
 801a96a:	6123      	str	r3, [r4, #16]
 801a96c:	2301      	movs	r3, #1
 801a96e:	6163      	str	r3, [r4, #20]
 801a970:	b002      	add	sp, #8
 801a972:	bd70      	pop	{r4, r5, r6, pc}
 801a974:	ab01      	add	r3, sp, #4
 801a976:	466a      	mov	r2, sp
 801a978:	f7ff ffc8 	bl	801a90c <__swhatbuf_r>
 801a97c:	9900      	ldr	r1, [sp, #0]
 801a97e:	4605      	mov	r5, r0
 801a980:	4630      	mov	r0, r6
 801a982:	f000 f895 	bl	801aab0 <_malloc_r>
 801a986:	b948      	cbnz	r0, 801a99c <__smakebuf_r+0x44>
 801a988:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a98c:	059a      	lsls	r2, r3, #22
 801a98e:	d4ef      	bmi.n	801a970 <__smakebuf_r+0x18>
 801a990:	f023 0303 	bic.w	r3, r3, #3
 801a994:	f043 0302 	orr.w	r3, r3, #2
 801a998:	81a3      	strh	r3, [r4, #12]
 801a99a:	e7e3      	b.n	801a964 <__smakebuf_r+0xc>
 801a99c:	4b0d      	ldr	r3, [pc, #52]	; (801a9d4 <__smakebuf_r+0x7c>)
 801a99e:	62b3      	str	r3, [r6, #40]	; 0x28
 801a9a0:	89a3      	ldrh	r3, [r4, #12]
 801a9a2:	6020      	str	r0, [r4, #0]
 801a9a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a9a8:	81a3      	strh	r3, [r4, #12]
 801a9aa:	9b00      	ldr	r3, [sp, #0]
 801a9ac:	6163      	str	r3, [r4, #20]
 801a9ae:	9b01      	ldr	r3, [sp, #4]
 801a9b0:	6120      	str	r0, [r4, #16]
 801a9b2:	b15b      	cbz	r3, 801a9cc <__smakebuf_r+0x74>
 801a9b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a9b8:	4630      	mov	r0, r6
 801a9ba:	f000 f975 	bl	801aca8 <_isatty_r>
 801a9be:	b128      	cbz	r0, 801a9cc <__smakebuf_r+0x74>
 801a9c0:	89a3      	ldrh	r3, [r4, #12]
 801a9c2:	f023 0303 	bic.w	r3, r3, #3
 801a9c6:	f043 0301 	orr.w	r3, r3, #1
 801a9ca:	81a3      	strh	r3, [r4, #12]
 801a9cc:	89a0      	ldrh	r0, [r4, #12]
 801a9ce:	4305      	orrs	r5, r0
 801a9d0:	81a5      	strh	r5, [r4, #12]
 801a9d2:	e7cd      	b.n	801a970 <__smakebuf_r+0x18>
 801a9d4:	0801a765 	.word	0x0801a765

0801a9d8 <_free_r>:
 801a9d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a9da:	2900      	cmp	r1, #0
 801a9dc:	d044      	beq.n	801aa68 <_free_r+0x90>
 801a9de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a9e2:	9001      	str	r0, [sp, #4]
 801a9e4:	2b00      	cmp	r3, #0
 801a9e6:	f1a1 0404 	sub.w	r4, r1, #4
 801a9ea:	bfb8      	it	lt
 801a9ec:	18e4      	addlt	r4, r4, r3
 801a9ee:	f000 f97d 	bl	801acec <__malloc_lock>
 801a9f2:	4a1e      	ldr	r2, [pc, #120]	; (801aa6c <_free_r+0x94>)
 801a9f4:	9801      	ldr	r0, [sp, #4]
 801a9f6:	6813      	ldr	r3, [r2, #0]
 801a9f8:	b933      	cbnz	r3, 801aa08 <_free_r+0x30>
 801a9fa:	6063      	str	r3, [r4, #4]
 801a9fc:	6014      	str	r4, [r2, #0]
 801a9fe:	b003      	add	sp, #12
 801aa00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801aa04:	f000 b978 	b.w	801acf8 <__malloc_unlock>
 801aa08:	42a3      	cmp	r3, r4
 801aa0a:	d908      	bls.n	801aa1e <_free_r+0x46>
 801aa0c:	6825      	ldr	r5, [r4, #0]
 801aa0e:	1961      	adds	r1, r4, r5
 801aa10:	428b      	cmp	r3, r1
 801aa12:	bf01      	itttt	eq
 801aa14:	6819      	ldreq	r1, [r3, #0]
 801aa16:	685b      	ldreq	r3, [r3, #4]
 801aa18:	1949      	addeq	r1, r1, r5
 801aa1a:	6021      	streq	r1, [r4, #0]
 801aa1c:	e7ed      	b.n	801a9fa <_free_r+0x22>
 801aa1e:	461a      	mov	r2, r3
 801aa20:	685b      	ldr	r3, [r3, #4]
 801aa22:	b10b      	cbz	r3, 801aa28 <_free_r+0x50>
 801aa24:	42a3      	cmp	r3, r4
 801aa26:	d9fa      	bls.n	801aa1e <_free_r+0x46>
 801aa28:	6811      	ldr	r1, [r2, #0]
 801aa2a:	1855      	adds	r5, r2, r1
 801aa2c:	42a5      	cmp	r5, r4
 801aa2e:	d10b      	bne.n	801aa48 <_free_r+0x70>
 801aa30:	6824      	ldr	r4, [r4, #0]
 801aa32:	4421      	add	r1, r4
 801aa34:	1854      	adds	r4, r2, r1
 801aa36:	42a3      	cmp	r3, r4
 801aa38:	6011      	str	r1, [r2, #0]
 801aa3a:	d1e0      	bne.n	801a9fe <_free_r+0x26>
 801aa3c:	681c      	ldr	r4, [r3, #0]
 801aa3e:	685b      	ldr	r3, [r3, #4]
 801aa40:	6053      	str	r3, [r2, #4]
 801aa42:	4421      	add	r1, r4
 801aa44:	6011      	str	r1, [r2, #0]
 801aa46:	e7da      	b.n	801a9fe <_free_r+0x26>
 801aa48:	d902      	bls.n	801aa50 <_free_r+0x78>
 801aa4a:	230c      	movs	r3, #12
 801aa4c:	6003      	str	r3, [r0, #0]
 801aa4e:	e7d6      	b.n	801a9fe <_free_r+0x26>
 801aa50:	6825      	ldr	r5, [r4, #0]
 801aa52:	1961      	adds	r1, r4, r5
 801aa54:	428b      	cmp	r3, r1
 801aa56:	bf04      	itt	eq
 801aa58:	6819      	ldreq	r1, [r3, #0]
 801aa5a:	685b      	ldreq	r3, [r3, #4]
 801aa5c:	6063      	str	r3, [r4, #4]
 801aa5e:	bf04      	itt	eq
 801aa60:	1949      	addeq	r1, r1, r5
 801aa62:	6021      	streq	r1, [r4, #0]
 801aa64:	6054      	str	r4, [r2, #4]
 801aa66:	e7ca      	b.n	801a9fe <_free_r+0x26>
 801aa68:	b003      	add	sp, #12
 801aa6a:	bd30      	pop	{r4, r5, pc}
 801aa6c:	24006970 	.word	0x24006970

0801aa70 <sbrk_aligned>:
 801aa70:	b570      	push	{r4, r5, r6, lr}
 801aa72:	4e0e      	ldr	r6, [pc, #56]	; (801aaac <sbrk_aligned+0x3c>)
 801aa74:	460c      	mov	r4, r1
 801aa76:	6831      	ldr	r1, [r6, #0]
 801aa78:	4605      	mov	r5, r0
 801aa7a:	b911      	cbnz	r1, 801aa82 <sbrk_aligned+0x12>
 801aa7c:	f000 f88c 	bl	801ab98 <_sbrk_r>
 801aa80:	6030      	str	r0, [r6, #0]
 801aa82:	4621      	mov	r1, r4
 801aa84:	4628      	mov	r0, r5
 801aa86:	f000 f887 	bl	801ab98 <_sbrk_r>
 801aa8a:	1c43      	adds	r3, r0, #1
 801aa8c:	d00a      	beq.n	801aaa4 <sbrk_aligned+0x34>
 801aa8e:	1cc4      	adds	r4, r0, #3
 801aa90:	f024 0403 	bic.w	r4, r4, #3
 801aa94:	42a0      	cmp	r0, r4
 801aa96:	d007      	beq.n	801aaa8 <sbrk_aligned+0x38>
 801aa98:	1a21      	subs	r1, r4, r0
 801aa9a:	4628      	mov	r0, r5
 801aa9c:	f000 f87c 	bl	801ab98 <_sbrk_r>
 801aaa0:	3001      	adds	r0, #1
 801aaa2:	d101      	bne.n	801aaa8 <sbrk_aligned+0x38>
 801aaa4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801aaa8:	4620      	mov	r0, r4
 801aaaa:	bd70      	pop	{r4, r5, r6, pc}
 801aaac:	24006974 	.word	0x24006974

0801aab0 <_malloc_r>:
 801aab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aab4:	1ccd      	adds	r5, r1, #3
 801aab6:	f025 0503 	bic.w	r5, r5, #3
 801aaba:	3508      	adds	r5, #8
 801aabc:	2d0c      	cmp	r5, #12
 801aabe:	bf38      	it	cc
 801aac0:	250c      	movcc	r5, #12
 801aac2:	2d00      	cmp	r5, #0
 801aac4:	4607      	mov	r7, r0
 801aac6:	db01      	blt.n	801aacc <_malloc_r+0x1c>
 801aac8:	42a9      	cmp	r1, r5
 801aaca:	d905      	bls.n	801aad8 <_malloc_r+0x28>
 801aacc:	230c      	movs	r3, #12
 801aace:	603b      	str	r3, [r7, #0]
 801aad0:	2600      	movs	r6, #0
 801aad2:	4630      	mov	r0, r6
 801aad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aad8:	4e2e      	ldr	r6, [pc, #184]	; (801ab94 <_malloc_r+0xe4>)
 801aada:	f000 f907 	bl	801acec <__malloc_lock>
 801aade:	6833      	ldr	r3, [r6, #0]
 801aae0:	461c      	mov	r4, r3
 801aae2:	bb34      	cbnz	r4, 801ab32 <_malloc_r+0x82>
 801aae4:	4629      	mov	r1, r5
 801aae6:	4638      	mov	r0, r7
 801aae8:	f7ff ffc2 	bl	801aa70 <sbrk_aligned>
 801aaec:	1c43      	adds	r3, r0, #1
 801aaee:	4604      	mov	r4, r0
 801aaf0:	d14d      	bne.n	801ab8e <_malloc_r+0xde>
 801aaf2:	6834      	ldr	r4, [r6, #0]
 801aaf4:	4626      	mov	r6, r4
 801aaf6:	2e00      	cmp	r6, #0
 801aaf8:	d140      	bne.n	801ab7c <_malloc_r+0xcc>
 801aafa:	6823      	ldr	r3, [r4, #0]
 801aafc:	4631      	mov	r1, r6
 801aafe:	4638      	mov	r0, r7
 801ab00:	eb04 0803 	add.w	r8, r4, r3
 801ab04:	f000 f848 	bl	801ab98 <_sbrk_r>
 801ab08:	4580      	cmp	r8, r0
 801ab0a:	d13a      	bne.n	801ab82 <_malloc_r+0xd2>
 801ab0c:	6821      	ldr	r1, [r4, #0]
 801ab0e:	3503      	adds	r5, #3
 801ab10:	1a6d      	subs	r5, r5, r1
 801ab12:	f025 0503 	bic.w	r5, r5, #3
 801ab16:	3508      	adds	r5, #8
 801ab18:	2d0c      	cmp	r5, #12
 801ab1a:	bf38      	it	cc
 801ab1c:	250c      	movcc	r5, #12
 801ab1e:	4629      	mov	r1, r5
 801ab20:	4638      	mov	r0, r7
 801ab22:	f7ff ffa5 	bl	801aa70 <sbrk_aligned>
 801ab26:	3001      	adds	r0, #1
 801ab28:	d02b      	beq.n	801ab82 <_malloc_r+0xd2>
 801ab2a:	6823      	ldr	r3, [r4, #0]
 801ab2c:	442b      	add	r3, r5
 801ab2e:	6023      	str	r3, [r4, #0]
 801ab30:	e00e      	b.n	801ab50 <_malloc_r+0xa0>
 801ab32:	6822      	ldr	r2, [r4, #0]
 801ab34:	1b52      	subs	r2, r2, r5
 801ab36:	d41e      	bmi.n	801ab76 <_malloc_r+0xc6>
 801ab38:	2a0b      	cmp	r2, #11
 801ab3a:	d916      	bls.n	801ab6a <_malloc_r+0xba>
 801ab3c:	1961      	adds	r1, r4, r5
 801ab3e:	42a3      	cmp	r3, r4
 801ab40:	6025      	str	r5, [r4, #0]
 801ab42:	bf18      	it	ne
 801ab44:	6059      	strne	r1, [r3, #4]
 801ab46:	6863      	ldr	r3, [r4, #4]
 801ab48:	bf08      	it	eq
 801ab4a:	6031      	streq	r1, [r6, #0]
 801ab4c:	5162      	str	r2, [r4, r5]
 801ab4e:	604b      	str	r3, [r1, #4]
 801ab50:	4638      	mov	r0, r7
 801ab52:	f104 060b 	add.w	r6, r4, #11
 801ab56:	f000 f8cf 	bl	801acf8 <__malloc_unlock>
 801ab5a:	f026 0607 	bic.w	r6, r6, #7
 801ab5e:	1d23      	adds	r3, r4, #4
 801ab60:	1af2      	subs	r2, r6, r3
 801ab62:	d0b6      	beq.n	801aad2 <_malloc_r+0x22>
 801ab64:	1b9b      	subs	r3, r3, r6
 801ab66:	50a3      	str	r3, [r4, r2]
 801ab68:	e7b3      	b.n	801aad2 <_malloc_r+0x22>
 801ab6a:	6862      	ldr	r2, [r4, #4]
 801ab6c:	42a3      	cmp	r3, r4
 801ab6e:	bf0c      	ite	eq
 801ab70:	6032      	streq	r2, [r6, #0]
 801ab72:	605a      	strne	r2, [r3, #4]
 801ab74:	e7ec      	b.n	801ab50 <_malloc_r+0xa0>
 801ab76:	4623      	mov	r3, r4
 801ab78:	6864      	ldr	r4, [r4, #4]
 801ab7a:	e7b2      	b.n	801aae2 <_malloc_r+0x32>
 801ab7c:	4634      	mov	r4, r6
 801ab7e:	6876      	ldr	r6, [r6, #4]
 801ab80:	e7b9      	b.n	801aaf6 <_malloc_r+0x46>
 801ab82:	230c      	movs	r3, #12
 801ab84:	603b      	str	r3, [r7, #0]
 801ab86:	4638      	mov	r0, r7
 801ab88:	f000 f8b6 	bl	801acf8 <__malloc_unlock>
 801ab8c:	e7a1      	b.n	801aad2 <_malloc_r+0x22>
 801ab8e:	6025      	str	r5, [r4, #0]
 801ab90:	e7de      	b.n	801ab50 <_malloc_r+0xa0>
 801ab92:	bf00      	nop
 801ab94:	24006970 	.word	0x24006970

0801ab98 <_sbrk_r>:
 801ab98:	b538      	push	{r3, r4, r5, lr}
 801ab9a:	4d06      	ldr	r5, [pc, #24]	; (801abb4 <_sbrk_r+0x1c>)
 801ab9c:	2300      	movs	r3, #0
 801ab9e:	4604      	mov	r4, r0
 801aba0:	4608      	mov	r0, r1
 801aba2:	602b      	str	r3, [r5, #0]
 801aba4:	f7e9 ff36 	bl	8004a14 <_sbrk>
 801aba8:	1c43      	adds	r3, r0, #1
 801abaa:	d102      	bne.n	801abb2 <_sbrk_r+0x1a>
 801abac:	682b      	ldr	r3, [r5, #0]
 801abae:	b103      	cbz	r3, 801abb2 <_sbrk_r+0x1a>
 801abb0:	6023      	str	r3, [r4, #0]
 801abb2:	bd38      	pop	{r3, r4, r5, pc}
 801abb4:	24006978 	.word	0x24006978

0801abb8 <__sread>:
 801abb8:	b510      	push	{r4, lr}
 801abba:	460c      	mov	r4, r1
 801abbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801abc0:	f000 f8a0 	bl	801ad04 <_read_r>
 801abc4:	2800      	cmp	r0, #0
 801abc6:	bfab      	itete	ge
 801abc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801abca:	89a3      	ldrhlt	r3, [r4, #12]
 801abcc:	181b      	addge	r3, r3, r0
 801abce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801abd2:	bfac      	ite	ge
 801abd4:	6563      	strge	r3, [r4, #84]	; 0x54
 801abd6:	81a3      	strhlt	r3, [r4, #12]
 801abd8:	bd10      	pop	{r4, pc}

0801abda <__swrite>:
 801abda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801abde:	461f      	mov	r7, r3
 801abe0:	898b      	ldrh	r3, [r1, #12]
 801abe2:	05db      	lsls	r3, r3, #23
 801abe4:	4605      	mov	r5, r0
 801abe6:	460c      	mov	r4, r1
 801abe8:	4616      	mov	r6, r2
 801abea:	d505      	bpl.n	801abf8 <__swrite+0x1e>
 801abec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801abf0:	2302      	movs	r3, #2
 801abf2:	2200      	movs	r2, #0
 801abf4:	f000 f868 	bl	801acc8 <_lseek_r>
 801abf8:	89a3      	ldrh	r3, [r4, #12]
 801abfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801abfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801ac02:	81a3      	strh	r3, [r4, #12]
 801ac04:	4632      	mov	r2, r6
 801ac06:	463b      	mov	r3, r7
 801ac08:	4628      	mov	r0, r5
 801ac0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ac0e:	f000 b817 	b.w	801ac40 <_write_r>

0801ac12 <__sseek>:
 801ac12:	b510      	push	{r4, lr}
 801ac14:	460c      	mov	r4, r1
 801ac16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ac1a:	f000 f855 	bl	801acc8 <_lseek_r>
 801ac1e:	1c43      	adds	r3, r0, #1
 801ac20:	89a3      	ldrh	r3, [r4, #12]
 801ac22:	bf15      	itete	ne
 801ac24:	6560      	strne	r0, [r4, #84]	; 0x54
 801ac26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801ac2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801ac2e:	81a3      	strheq	r3, [r4, #12]
 801ac30:	bf18      	it	ne
 801ac32:	81a3      	strhne	r3, [r4, #12]
 801ac34:	bd10      	pop	{r4, pc}

0801ac36 <__sclose>:
 801ac36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ac3a:	f000 b813 	b.w	801ac64 <_close_r>
	...

0801ac40 <_write_r>:
 801ac40:	b538      	push	{r3, r4, r5, lr}
 801ac42:	4d07      	ldr	r5, [pc, #28]	; (801ac60 <_write_r+0x20>)
 801ac44:	4604      	mov	r4, r0
 801ac46:	4608      	mov	r0, r1
 801ac48:	4611      	mov	r1, r2
 801ac4a:	2200      	movs	r2, #0
 801ac4c:	602a      	str	r2, [r5, #0]
 801ac4e:	461a      	mov	r2, r3
 801ac50:	f7e9 fe8f 	bl	8004972 <_write>
 801ac54:	1c43      	adds	r3, r0, #1
 801ac56:	d102      	bne.n	801ac5e <_write_r+0x1e>
 801ac58:	682b      	ldr	r3, [r5, #0]
 801ac5a:	b103      	cbz	r3, 801ac5e <_write_r+0x1e>
 801ac5c:	6023      	str	r3, [r4, #0]
 801ac5e:	bd38      	pop	{r3, r4, r5, pc}
 801ac60:	24006978 	.word	0x24006978

0801ac64 <_close_r>:
 801ac64:	b538      	push	{r3, r4, r5, lr}
 801ac66:	4d06      	ldr	r5, [pc, #24]	; (801ac80 <_close_r+0x1c>)
 801ac68:	2300      	movs	r3, #0
 801ac6a:	4604      	mov	r4, r0
 801ac6c:	4608      	mov	r0, r1
 801ac6e:	602b      	str	r3, [r5, #0]
 801ac70:	f7e9 fe9b 	bl	80049aa <_close>
 801ac74:	1c43      	adds	r3, r0, #1
 801ac76:	d102      	bne.n	801ac7e <_close_r+0x1a>
 801ac78:	682b      	ldr	r3, [r5, #0]
 801ac7a:	b103      	cbz	r3, 801ac7e <_close_r+0x1a>
 801ac7c:	6023      	str	r3, [r4, #0]
 801ac7e:	bd38      	pop	{r3, r4, r5, pc}
 801ac80:	24006978 	.word	0x24006978

0801ac84 <_fstat_r>:
 801ac84:	b538      	push	{r3, r4, r5, lr}
 801ac86:	4d07      	ldr	r5, [pc, #28]	; (801aca4 <_fstat_r+0x20>)
 801ac88:	2300      	movs	r3, #0
 801ac8a:	4604      	mov	r4, r0
 801ac8c:	4608      	mov	r0, r1
 801ac8e:	4611      	mov	r1, r2
 801ac90:	602b      	str	r3, [r5, #0]
 801ac92:	f7e9 fe96 	bl	80049c2 <_fstat>
 801ac96:	1c43      	adds	r3, r0, #1
 801ac98:	d102      	bne.n	801aca0 <_fstat_r+0x1c>
 801ac9a:	682b      	ldr	r3, [r5, #0]
 801ac9c:	b103      	cbz	r3, 801aca0 <_fstat_r+0x1c>
 801ac9e:	6023      	str	r3, [r4, #0]
 801aca0:	bd38      	pop	{r3, r4, r5, pc}
 801aca2:	bf00      	nop
 801aca4:	24006978 	.word	0x24006978

0801aca8 <_isatty_r>:
 801aca8:	b538      	push	{r3, r4, r5, lr}
 801acaa:	4d06      	ldr	r5, [pc, #24]	; (801acc4 <_isatty_r+0x1c>)
 801acac:	2300      	movs	r3, #0
 801acae:	4604      	mov	r4, r0
 801acb0:	4608      	mov	r0, r1
 801acb2:	602b      	str	r3, [r5, #0]
 801acb4:	f7e9 fe95 	bl	80049e2 <_isatty>
 801acb8:	1c43      	adds	r3, r0, #1
 801acba:	d102      	bne.n	801acc2 <_isatty_r+0x1a>
 801acbc:	682b      	ldr	r3, [r5, #0]
 801acbe:	b103      	cbz	r3, 801acc2 <_isatty_r+0x1a>
 801acc0:	6023      	str	r3, [r4, #0]
 801acc2:	bd38      	pop	{r3, r4, r5, pc}
 801acc4:	24006978 	.word	0x24006978

0801acc8 <_lseek_r>:
 801acc8:	b538      	push	{r3, r4, r5, lr}
 801acca:	4d07      	ldr	r5, [pc, #28]	; (801ace8 <_lseek_r+0x20>)
 801accc:	4604      	mov	r4, r0
 801acce:	4608      	mov	r0, r1
 801acd0:	4611      	mov	r1, r2
 801acd2:	2200      	movs	r2, #0
 801acd4:	602a      	str	r2, [r5, #0]
 801acd6:	461a      	mov	r2, r3
 801acd8:	f7e9 fe8e 	bl	80049f8 <_lseek>
 801acdc:	1c43      	adds	r3, r0, #1
 801acde:	d102      	bne.n	801ace6 <_lseek_r+0x1e>
 801ace0:	682b      	ldr	r3, [r5, #0]
 801ace2:	b103      	cbz	r3, 801ace6 <_lseek_r+0x1e>
 801ace4:	6023      	str	r3, [r4, #0]
 801ace6:	bd38      	pop	{r3, r4, r5, pc}
 801ace8:	24006978 	.word	0x24006978

0801acec <__malloc_lock>:
 801acec:	4801      	ldr	r0, [pc, #4]	; (801acf4 <__malloc_lock+0x8>)
 801acee:	f7ff be0b 	b.w	801a908 <__retarget_lock_acquire_recursive>
 801acf2:	bf00      	nop
 801acf4:	2400696c 	.word	0x2400696c

0801acf8 <__malloc_unlock>:
 801acf8:	4801      	ldr	r0, [pc, #4]	; (801ad00 <__malloc_unlock+0x8>)
 801acfa:	f7ff be06 	b.w	801a90a <__retarget_lock_release_recursive>
 801acfe:	bf00      	nop
 801ad00:	2400696c 	.word	0x2400696c

0801ad04 <_read_r>:
 801ad04:	b538      	push	{r3, r4, r5, lr}
 801ad06:	4d07      	ldr	r5, [pc, #28]	; (801ad24 <_read_r+0x20>)
 801ad08:	4604      	mov	r4, r0
 801ad0a:	4608      	mov	r0, r1
 801ad0c:	4611      	mov	r1, r2
 801ad0e:	2200      	movs	r2, #0
 801ad10:	602a      	str	r2, [r5, #0]
 801ad12:	461a      	mov	r2, r3
 801ad14:	f7e9 fe10 	bl	8004938 <_read>
 801ad18:	1c43      	adds	r3, r0, #1
 801ad1a:	d102      	bne.n	801ad22 <_read_r+0x1e>
 801ad1c:	682b      	ldr	r3, [r5, #0]
 801ad1e:	b103      	cbz	r3, 801ad22 <_read_r+0x1e>
 801ad20:	6023      	str	r3, [r4, #0]
 801ad22:	bd38      	pop	{r3, r4, r5, pc}
 801ad24:	24006978 	.word	0x24006978

0801ad28 <_init>:
 801ad28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ad2a:	bf00      	nop
 801ad2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ad2e:	bc08      	pop	{r3}
 801ad30:	469e      	mov	lr, r3
 801ad32:	4770      	bx	lr

0801ad34 <_fini>:
 801ad34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ad36:	bf00      	nop
 801ad38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ad3a:	bc08      	pop	{r3}
 801ad3c:	469e      	mov	lr, r3
 801ad3e:	4770      	bx	lr
