|lab8
CLOCK_50 => Clk.IN1
KEY[0] => Reset_h.DATAIN
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
HEX0[0] <= HexDriver:hex_inst_0.port1
HEX0[1] <= HexDriver:hex_inst_0.port1
HEX0[2] <= HexDriver:hex_inst_0.port1
HEX0[3] <= HexDriver:hex_inst_0.port1
HEX0[4] <= HexDriver:hex_inst_0.port1
HEX0[5] <= HexDriver:hex_inst_0.port1
HEX0[6] <= HexDriver:hex_inst_0.port1
HEX1[0] <= HexDriver:hex_inst_1.port1
HEX1[1] <= HexDriver:hex_inst_1.port1
HEX1[2] <= HexDriver:hex_inst_1.port1
HEX1[3] <= HexDriver:hex_inst_1.port1
HEX1[4] <= HexDriver:hex_inst_1.port1
HEX1[5] <= HexDriver:hex_inst_1.port1
HEX1[6] <= HexDriver:hex_inst_1.port1
VGA_R[0] <= color_mapper:color_instance.VGA_R[0]
VGA_R[1] <= color_mapper:color_instance.VGA_R[1]
VGA_R[2] <= color_mapper:color_instance.VGA_R[2]
VGA_R[3] <= color_mapper:color_instance.VGA_R[3]
VGA_R[4] <= color_mapper:color_instance.VGA_R[4]
VGA_R[5] <= color_mapper:color_instance.VGA_R[5]
VGA_R[6] <= color_mapper:color_instance.VGA_R[6]
VGA_R[7] <= color_mapper:color_instance.VGA_R[7]
VGA_G[0] <= color_mapper:color_instance.VGA_G[0]
VGA_G[1] <= color_mapper:color_instance.VGA_G[1]
VGA_G[2] <= color_mapper:color_instance.VGA_G[2]
VGA_G[3] <= color_mapper:color_instance.VGA_G[3]
VGA_G[4] <= color_mapper:color_instance.VGA_G[4]
VGA_G[5] <= color_mapper:color_instance.VGA_G[5]
VGA_G[6] <= color_mapper:color_instance.VGA_G[6]
VGA_G[7] <= color_mapper:color_instance.VGA_G[7]
VGA_B[0] <= color_mapper:color_instance.VGA_B[0]
VGA_B[1] <= color_mapper:color_instance.VGA_B[1]
VGA_B[2] <= color_mapper:color_instance.VGA_B[2]
VGA_B[3] <= color_mapper:color_instance.VGA_B[3]
VGA_B[4] <= color_mapper:color_instance.VGA_B[4]
VGA_B[5] <= color_mapper:color_instance.VGA_B[5]
VGA_B[6] <= color_mapper:color_instance.VGA_B[6]
VGA_B[7] <= color_mapper:color_instance.VGA_B[7]
VGA_CLK <= vga_clk:vga_clk_instance.c0
VGA_SYNC_N <= VGA_controller:vga_controller_instance.VGA_SYNC_N
VGA_BLANK_N <= VGA_controller:vga_controller_instance.VGA_BLANK_N
VGA_VS <= VGA_controller:vga_controller_instance.VGA_VS
VGA_HS <= VGA_controller:vga_controller_instance.VGA_HS
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <GND>
OTG_RD_N <= <GND>
OTG_WR_N <= <GND>
OTG_RST_N <= <GND>
OTG_INT => ~NO_FANOUT~
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_DQ[16] <> <UNC>
DRAM_DQ[17] <> <UNC>
DRAM_DQ[18] <> <UNC>
DRAM_DQ[19] <> <UNC>
DRAM_DQ[20] <> <UNC>
DRAM_DQ[21] <> <UNC>
DRAM_DQ[22] <> <UNC>
DRAM_DQ[23] <> <UNC>
DRAM_DQ[24] <> <UNC>
DRAM_DQ[25] <> <UNC>
DRAM_DQ[26] <> <UNC>
DRAM_DQ[27] <> <UNC>
DRAM_DQ[28] <> <UNC>
DRAM_DQ[29] <> <UNC>
DRAM_DQ[30] <> <UNC>
DRAM_DQ[31] <> <UNC>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_DQM[0] <= <GND>
DRAM_DQM[1] <= <GND>
DRAM_DQM[2] <= <GND>
DRAM_DQM[3] <= <GND>
DRAM_RAS_N <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_WE_N <= <GND>
DRAM_CS_N <= <GND>
DRAM_CLK <= <GND>


|lab8|vga_clk:vga_clk_instance
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|lab8|vga_clk:vga_clk_instance|altpll:altpll_component
inclk[0] => vga_clk_altpll:auto_generated.inclk[0]
inclk[1] => vga_clk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|lab8|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|lab8|VGA_controller:vga_controller_instance
Clk => ~NO_FANOUT~
Reset => VGA_HS.OUTPUTSELECT
Reset => VGA_VS.OUTPUTSELECT
Reset => VGA_BLANK_N.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK => v_counter[0].CLK
VGA_CLK => v_counter[1].CLK
VGA_CLK => v_counter[2].CLK
VGA_CLK => v_counter[3].CLK
VGA_CLK => v_counter[4].CLK
VGA_CLK => v_counter[5].CLK
VGA_CLK => v_counter[6].CLK
VGA_CLK => v_counter[7].CLK
VGA_CLK => v_counter[8].CLK
VGA_CLK => v_counter[9].CLK
VGA_CLK => h_counter[0].CLK
VGA_CLK => h_counter[1].CLK
VGA_CLK => h_counter[2].CLK
VGA_CLK => h_counter[3].CLK
VGA_CLK => h_counter[4].CLK
VGA_CLK => h_counter[5].CLK
VGA_CLK => h_counter[6].CLK
VGA_CLK => h_counter[7].CLK
VGA_CLK => h_counter[8].CLK
VGA_CLK => h_counter[9].CLK
VGA_CLK => VGA_BLANK_N~reg0.CLK
VGA_CLK => VGA_VS~reg0.CLK
VGA_CLK => VGA_HS~reg0.CLK
VGA_BLANK_N <= VGA_BLANK_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>
DrawX[0] <= h_counter[0].DB_MAX_OUTPUT_PORT_TYPE
DrawX[1] <= h_counter[1].DB_MAX_OUTPUT_PORT_TYPE
DrawX[2] <= h_counter[2].DB_MAX_OUTPUT_PORT_TYPE
DrawX[3] <= h_counter[3].DB_MAX_OUTPUT_PORT_TYPE
DrawX[4] <= h_counter[4].DB_MAX_OUTPUT_PORT_TYPE
DrawX[5] <= h_counter[5].DB_MAX_OUTPUT_PORT_TYPE
DrawX[6] <= h_counter[6].DB_MAX_OUTPUT_PORT_TYPE
DrawX[7] <= h_counter[7].DB_MAX_OUTPUT_PORT_TYPE
DrawX[8] <= h_counter[8].DB_MAX_OUTPUT_PORT_TYPE
DrawX[9] <= h_counter[9].DB_MAX_OUTPUT_PORT_TYPE
DrawY[0] <= v_counter[0].DB_MAX_OUTPUT_PORT_TYPE
DrawY[1] <= v_counter[1].DB_MAX_OUTPUT_PORT_TYPE
DrawY[2] <= v_counter[2].DB_MAX_OUTPUT_PORT_TYPE
DrawY[3] <= v_counter[3].DB_MAX_OUTPUT_PORT_TYPE
DrawY[4] <= v_counter[4].DB_MAX_OUTPUT_PORT_TYPE
DrawY[5] <= v_counter[5].DB_MAX_OUTPUT_PORT_TYPE
DrawY[6] <= v_counter[6].DB_MAX_OUTPUT_PORT_TYPE
DrawY[7] <= v_counter[7].DB_MAX_OUTPUT_PORT_TYPE
DrawY[8] <= v_counter[8].DB_MAX_OUTPUT_PORT_TYPE
DrawY[9] <= v_counter[9].DB_MAX_OUTPUT_PORT_TYPE


|lab8|GameLogic:game
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => i[10].CLK
clk => i[11].CLK
clk => i[12].CLK
clk => i[13].CLK
clk => i[14].CLK
clk => i[15].CLK
clk => i[16].CLK
clk => i[17].CLK
clk => i[18].CLK
clk => i[19].CLK
clk => i[20].CLK
clk => i[21].CLK
clk => i[22].CLK
clk => i[23].CLK
clk => i[24].CLK
clk => i[25].CLK
clk => i[26].CLK
clk => i[27].CLK
clk => i[28].CLK
clk => i[29].CLK
clk => i[30].CLK
clk => i[31].CLK
clk => state~1.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
reset => i.OUTPUTSELECT
gameOver[0] => Equal1.IN1
gameOver[1] => Equal1.IN0
shift[0] => Equal0.IN21
shift[1] => Equal0.IN20
shift[2] => Equal0.IN19
shift[3] => Equal0.IN18
shift[4] => Equal0.IN17
shift[5] => Equal0.IN16
shift[6] => Equal0.IN15
shift[7] => Equal0.IN14
shift[8] => Equal0.IN13
shift[9] => Equal0.IN12
shift[10] => Equal0.IN11
shift[11] => Equal0.IN10
shift[12] => Equal0.IN9
shift[13] => Equal0.IN8
shift[14] => Equal0.IN7
shift[15] => Equal0.IN6
shift[16] => Equal0.IN5
shift[17] => Equal0.IN4
shift[18] => Equal0.IN3
shift[19] => Equal0.IN2
shift[20] => Equal0.IN1
shift[21] => Equal0.IN0
stop[0] => Equal2.IN21
stop[1] => Equal2.IN20
stop[2] => Equal2.IN19
stop[3] => Equal2.IN18
stop[4] => Equal2.IN17
stop[5] => Equal2.IN16
stop[6] => Equal2.IN15
stop[7] => Equal2.IN14
stop[8] => Equal2.IN13
stop[9] => Equal2.IN12
stop[10] => Equal2.IN11
stop[11] => Equal2.IN10
stop[12] => Equal2.IN9
stop[13] => Equal2.IN8
stop[14] => Equal2.IN7
stop[15] => Equal2.IN6
stop[16] => Equal2.IN5
stop[17] => Equal2.IN4
stop[18] => Equal2.IN3
stop[19] => Equal2.IN2
stop[20] => Equal2.IN1
stop[21] => Equal2.IN0
out_state[0] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out_state[1] <= out_state.DB_MAX_OUTPUT_PORT_TYPE
out_state[2] <= out_state.DB_MAX_OUTPUT_PORT_TYPE
shift_row[0] <= <GND>
shift_row[1] <= <GND>
shift_row[2] <= <GND>
shift_row[3] <= <GND>
shift_row[4] <= <GND>
shift_row[5] <= <GND>
shift_row[6] <= <GND>
shift_row[7] <= <GND>
shift_row[8] <= <GND>
shift_row[9] <= <GND>
shift_row[10] <= <GND>
shift_row[11] <= <GND>
shift_row[12] <= <GND>
shift_row[13] <= <GND>
shift_row[14] <= <GND>
shift_row[15] <= <GND>
shift_row[16] <= <GND>
shift_row[17] <= <GND>
shift_row[18] <= <GND>
shift_row[19] <= <GND>
shift_row[20] <= <GND>
shift_row[21] <= <GND>


|lab8|next_Block:block
block[0] => ~NO_FANOUT~
block[1] => ~NO_FANOUT~
block[2] => ~NO_FANOUT~
new_block[0][0] <= <GND>
new_block[0][1] <= <GND>
new_block[0][2] <= <GND>
new_block[0][3] <= <GND>
new_block[0][4] <= <GND>
new_block[0][5] <= <VCC>
new_block[0][6] <= <GND>
new_block[0][7] <= <GND>
new_block[0][8] <= <GND>
new_block[0][9] <= <GND>
new_block[1][0] <= <GND>
new_block[1][1] <= <GND>
new_block[1][2] <= <GND>
new_block[1][3] <= <GND>
new_block[1][4] <= <VCC>
new_block[1][5] <= <VCC>
new_block[1][6] <= <VCC>
new_block[1][7] <= <GND>
new_block[1][8] <= <GND>
new_block[1][9] <= <GND>


|lab8|mapper:mapp
rows[0][0] => map_b.IN0
rows[0][1] => map_b.IN0
rows[0][2] => map_b.IN0
rows[0][3] => map_b.IN0
rows[0][4] => map_b.IN0
rows[0][5] => map_b.IN0
rows[0][6] => map_b.IN0
rows[0][7] => map_b.IN0
rows[0][8] => map_b.IN0
rows[0][9] => map_b.IN0
rows[1][0] => map_b.IN0
rows[1][1] => map_b.IN0
rows[1][2] => map_b.IN0
rows[1][3] => map_b.IN0
rows[1][4] => map_b.IN0
rows[1][5] => map_b.IN0
rows[1][6] => map_b.IN0
rows[1][7] => map_b.IN0
rows[1][8] => map_b.IN0
rows[1][9] => map_b.IN0
rows[2][0] => map_b.IN0
rows[2][1] => map_b.IN0
rows[2][2] => map_b.IN0
rows[2][3] => map_b.IN0
rows[2][4] => map_b.IN0
rows[2][5] => map_b.IN0
rows[2][6] => map_b.IN0
rows[2][7] => map_b.IN0
rows[2][8] => map_b.IN0
rows[2][9] => map_b.IN0
rows[3][0] => map_b.IN0
rows[3][1] => map_b.IN0
rows[3][2] => map_b.IN0
rows[3][3] => map_b.IN0
rows[3][4] => map_b.IN0
rows[3][5] => map_b.IN0
rows[3][6] => map_b.IN0
rows[3][7] => map_b.IN0
rows[3][8] => map_b.IN0
rows[3][9] => map_b.IN0
rows[4][0] => map_b.IN0
rows[4][1] => map_b.IN0
rows[4][2] => map_b.IN0
rows[4][3] => map_b.IN0
rows[4][4] => map_b.IN0
rows[4][5] => map_b.IN0
rows[4][6] => map_b.IN0
rows[4][7] => map_b.IN0
rows[4][8] => map_b.IN0
rows[4][9] => map_b.IN0
rows[5][0] => map_b.IN0
rows[5][1] => map_b.IN0
rows[5][2] => map_b.IN0
rows[5][3] => map_b.IN0
rows[5][4] => map_b.IN0
rows[5][5] => map_b.IN0
rows[5][6] => map_b.IN0
rows[5][7] => map_b.IN0
rows[5][8] => map_b.IN0
rows[5][9] => map_b.IN0
rows[6][0] => map_b.IN0
rows[6][1] => map_b.IN0
rows[6][2] => map_b.IN0
rows[6][3] => map_b.IN0
rows[6][4] => map_b.IN0
rows[6][5] => map_b.IN0
rows[6][6] => map_b.IN0
rows[6][7] => map_b.IN0
rows[6][8] => map_b.IN0
rows[6][9] => map_b.IN0
rows[7][0] => map_b.IN0
rows[7][1] => map_b.IN0
rows[7][2] => map_b.IN0
rows[7][3] => map_b.IN0
rows[7][4] => map_b.IN0
rows[7][5] => map_b.IN0
rows[7][6] => map_b.IN0
rows[7][7] => map_b.IN0
rows[7][8] => map_b.IN0
rows[7][9] => map_b.IN0
rows[8][0] => map_b.IN0
rows[8][1] => map_b.IN0
rows[8][2] => map_b.IN0
rows[8][3] => map_b.IN0
rows[8][4] => map_b.IN0
rows[8][5] => map_b.IN0
rows[8][6] => map_b.IN0
rows[8][7] => map_b.IN0
rows[8][8] => map_b.IN0
rows[8][9] => map_b.IN0
rows[9][0] => map_b.IN0
rows[9][1] => map_b.IN0
rows[9][2] => map_b.IN0
rows[9][3] => map_b.IN0
rows[9][4] => map_b.IN0
rows[9][5] => map_b.IN0
rows[9][6] => map_b.IN0
rows[9][7] => map_b.IN0
rows[9][8] => map_b.IN0
rows[9][9] => map_b.IN0
rows[10][0] => map_b.IN0
rows[10][1] => map_b.IN0
rows[10][2] => map_b.IN0
rows[10][3] => map_b.IN0
rows[10][4] => map_b.IN0
rows[10][5] => map_b.IN0
rows[10][6] => map_b.IN0
rows[10][7] => map_b.IN0
rows[10][8] => map_b.IN0
rows[10][9] => map_b.IN0
rows[11][0] => map_b.IN0
rows[11][1] => map_b.IN0
rows[11][2] => map_b.IN0
rows[11][3] => map_b.IN0
rows[11][4] => map_b.IN0
rows[11][5] => map_b.IN0
rows[11][6] => map_b.IN0
rows[11][7] => map_b.IN0
rows[11][8] => map_b.IN0
rows[11][9] => map_b.IN0
rows[12][0] => map_b.IN0
rows[12][1] => map_b.IN0
rows[12][2] => map_b.IN0
rows[12][3] => map_b.IN0
rows[12][4] => map_b.IN0
rows[12][5] => map_b.IN0
rows[12][6] => map_b.IN0
rows[12][7] => map_b.IN0
rows[12][8] => map_b.IN0
rows[12][9] => map_b.IN0
rows[13][0] => map_b.IN0
rows[13][1] => map_b.IN0
rows[13][2] => map_b.IN0
rows[13][3] => map_b.IN0
rows[13][4] => map_b.IN0
rows[13][5] => map_b.IN0
rows[13][6] => map_b.IN0
rows[13][7] => map_b.IN0
rows[13][8] => map_b.IN0
rows[13][9] => map_b.IN0
rows[14][0] => map_b.IN0
rows[14][1] => map_b.IN0
rows[14][2] => map_b.IN0
rows[14][3] => map_b.IN0
rows[14][4] => map_b.IN0
rows[14][5] => map_b.IN0
rows[14][6] => map_b.IN0
rows[14][7] => map_b.IN0
rows[14][8] => map_b.IN0
rows[14][9] => map_b.IN0
rows[15][0] => map_b.IN0
rows[15][1] => map_b.IN0
rows[15][2] => map_b.IN0
rows[15][3] => map_b.IN0
rows[15][4] => map_b.IN0
rows[15][5] => map_b.IN0
rows[15][6] => map_b.IN0
rows[15][7] => map_b.IN0
rows[15][8] => map_b.IN0
rows[15][9] => map_b.IN0
rows[16][0] => map_b.IN0
rows[16][1] => map_b.IN0
rows[16][2] => map_b.IN0
rows[16][3] => map_b.IN0
rows[16][4] => map_b.IN0
rows[16][5] => map_b.IN0
rows[16][6] => map_b.IN0
rows[16][7] => map_b.IN0
rows[16][8] => map_b.IN0
rows[16][9] => map_b.IN0
rows[17][0] => map_b.IN0
rows[17][1] => map_b.IN0
rows[17][2] => map_b.IN0
rows[17][3] => map_b.IN0
rows[17][4] => map_b.IN0
rows[17][5] => map_b.IN0
rows[17][6] => map_b.IN0
rows[17][7] => map_b.IN0
rows[17][8] => map_b.IN0
rows[17][9] => map_b.IN0
rows[18][0] => map_b.IN0
rows[18][1] => map_b.IN0
rows[18][2] => map_b.IN0
rows[18][3] => map_b.IN0
rows[18][4] => map_b.IN0
rows[18][5] => map_b.IN0
rows[18][6] => map_b.IN0
rows[18][7] => map_b.IN0
rows[18][8] => map_b.IN0
rows[18][9] => map_b.IN0
rows[19][0] => map_b.IN0
rows[19][1] => map_b.IN0
rows[19][2] => map_b.IN0
rows[19][3] => map_b.IN0
rows[19][4] => map_b.IN0
rows[19][5] => map_b.IN0
rows[19][6] => map_b.IN0
rows[19][7] => map_b.IN0
rows[19][8] => map_b.IN0
rows[19][9] => map_b.IN0
rows[20][0] => map_b.IN0
rows[20][1] => map_b.IN0
rows[20][2] => map_b.IN0
rows[20][3] => map_b.IN0
rows[20][4] => map_b.IN0
rows[20][5] => map_b.IN0
rows[20][6] => map_b.IN0
rows[20][7] => map_b.IN0
rows[20][8] => map_b.IN0
rows[20][9] => map_b.IN0
rows[21][0] => map_b.IN0
rows[21][1] => map_b.IN0
rows[21][2] => map_b.IN0
rows[21][3] => map_b.IN0
rows[21][4] => map_b.IN0
rows[21][5] => map_b.IN0
rows[21][6] => map_b.IN0
rows[21][7] => map_b.IN0
rows[21][8] => map_b.IN0
rows[21][9] => map_b.IN0
blocks[0][0] => map_b.IN1
blocks[0][1] => map_b.IN1
blocks[0][2] => map_b.IN1
blocks[0][3] => map_b.IN1
blocks[0][4] => map_b.IN1
blocks[0][5] => map_b.IN1
blocks[0][6] => map_b.IN1
blocks[0][7] => map_b.IN1
blocks[0][8] => map_b.IN1
blocks[0][9] => map_b.IN1
blocks[1][0] => map_b.IN1
blocks[1][1] => map_b.IN1
blocks[1][2] => map_b.IN1
blocks[1][3] => map_b.IN1
blocks[1][4] => map_b.IN1
blocks[1][5] => map_b.IN1
blocks[1][6] => map_b.IN1
blocks[1][7] => map_b.IN1
blocks[1][8] => map_b.IN1
blocks[1][9] => map_b.IN1
blocks[2][0] => map_b.IN1
blocks[2][1] => map_b.IN1
blocks[2][2] => map_b.IN1
blocks[2][3] => map_b.IN1
blocks[2][4] => map_b.IN1
blocks[2][5] => map_b.IN1
blocks[2][6] => map_b.IN1
blocks[2][7] => map_b.IN1
blocks[2][8] => map_b.IN1
blocks[2][9] => map_b.IN1
blocks[3][0] => map_b.IN1
blocks[3][1] => map_b.IN1
blocks[3][2] => map_b.IN1
blocks[3][3] => map_b.IN1
blocks[3][4] => map_b.IN1
blocks[3][5] => map_b.IN1
blocks[3][6] => map_b.IN1
blocks[3][7] => map_b.IN1
blocks[3][8] => map_b.IN1
blocks[3][9] => map_b.IN1
blocks[4][0] => map_b.IN1
blocks[4][1] => map_b.IN1
blocks[4][2] => map_b.IN1
blocks[4][3] => map_b.IN1
blocks[4][4] => map_b.IN1
blocks[4][5] => map_b.IN1
blocks[4][6] => map_b.IN1
blocks[4][7] => map_b.IN1
blocks[4][8] => map_b.IN1
blocks[4][9] => map_b.IN1
blocks[5][0] => map_b.IN1
blocks[5][1] => map_b.IN1
blocks[5][2] => map_b.IN1
blocks[5][3] => map_b.IN1
blocks[5][4] => map_b.IN1
blocks[5][5] => map_b.IN1
blocks[5][6] => map_b.IN1
blocks[5][7] => map_b.IN1
blocks[5][8] => map_b.IN1
blocks[5][9] => map_b.IN1
blocks[6][0] => map_b.IN1
blocks[6][1] => map_b.IN1
blocks[6][2] => map_b.IN1
blocks[6][3] => map_b.IN1
blocks[6][4] => map_b.IN1
blocks[6][5] => map_b.IN1
blocks[6][6] => map_b.IN1
blocks[6][7] => map_b.IN1
blocks[6][8] => map_b.IN1
blocks[6][9] => map_b.IN1
blocks[7][0] => map_b.IN1
blocks[7][1] => map_b.IN1
blocks[7][2] => map_b.IN1
blocks[7][3] => map_b.IN1
blocks[7][4] => map_b.IN1
blocks[7][5] => map_b.IN1
blocks[7][6] => map_b.IN1
blocks[7][7] => map_b.IN1
blocks[7][8] => map_b.IN1
blocks[7][9] => map_b.IN1
blocks[8][0] => map_b.IN1
blocks[8][1] => map_b.IN1
blocks[8][2] => map_b.IN1
blocks[8][3] => map_b.IN1
blocks[8][4] => map_b.IN1
blocks[8][5] => map_b.IN1
blocks[8][6] => map_b.IN1
blocks[8][7] => map_b.IN1
blocks[8][8] => map_b.IN1
blocks[8][9] => map_b.IN1
blocks[9][0] => map_b.IN1
blocks[9][1] => map_b.IN1
blocks[9][2] => map_b.IN1
blocks[9][3] => map_b.IN1
blocks[9][4] => map_b.IN1
blocks[9][5] => map_b.IN1
blocks[9][6] => map_b.IN1
blocks[9][7] => map_b.IN1
blocks[9][8] => map_b.IN1
blocks[9][9] => map_b.IN1
blocks[10][0] => map_b.IN1
blocks[10][1] => map_b.IN1
blocks[10][2] => map_b.IN1
blocks[10][3] => map_b.IN1
blocks[10][4] => map_b.IN1
blocks[10][5] => map_b.IN1
blocks[10][6] => map_b.IN1
blocks[10][7] => map_b.IN1
blocks[10][8] => map_b.IN1
blocks[10][9] => map_b.IN1
blocks[11][0] => map_b.IN1
blocks[11][1] => map_b.IN1
blocks[11][2] => map_b.IN1
blocks[11][3] => map_b.IN1
blocks[11][4] => map_b.IN1
blocks[11][5] => map_b.IN1
blocks[11][6] => map_b.IN1
blocks[11][7] => map_b.IN1
blocks[11][8] => map_b.IN1
blocks[11][9] => map_b.IN1
blocks[12][0] => map_b.IN1
blocks[12][1] => map_b.IN1
blocks[12][2] => map_b.IN1
blocks[12][3] => map_b.IN1
blocks[12][4] => map_b.IN1
blocks[12][5] => map_b.IN1
blocks[12][6] => map_b.IN1
blocks[12][7] => map_b.IN1
blocks[12][8] => map_b.IN1
blocks[12][9] => map_b.IN1
blocks[13][0] => map_b.IN1
blocks[13][1] => map_b.IN1
blocks[13][2] => map_b.IN1
blocks[13][3] => map_b.IN1
blocks[13][4] => map_b.IN1
blocks[13][5] => map_b.IN1
blocks[13][6] => map_b.IN1
blocks[13][7] => map_b.IN1
blocks[13][8] => map_b.IN1
blocks[13][9] => map_b.IN1
blocks[14][0] => map_b.IN1
blocks[14][1] => map_b.IN1
blocks[14][2] => map_b.IN1
blocks[14][3] => map_b.IN1
blocks[14][4] => map_b.IN1
blocks[14][5] => map_b.IN1
blocks[14][6] => map_b.IN1
blocks[14][7] => map_b.IN1
blocks[14][8] => map_b.IN1
blocks[14][9] => map_b.IN1
blocks[15][0] => map_b.IN1
blocks[15][1] => map_b.IN1
blocks[15][2] => map_b.IN1
blocks[15][3] => map_b.IN1
blocks[15][4] => map_b.IN1
blocks[15][5] => map_b.IN1
blocks[15][6] => map_b.IN1
blocks[15][7] => map_b.IN1
blocks[15][8] => map_b.IN1
blocks[15][9] => map_b.IN1
blocks[16][0] => map_b.IN1
blocks[16][1] => map_b.IN1
blocks[16][2] => map_b.IN1
blocks[16][3] => map_b.IN1
blocks[16][4] => map_b.IN1
blocks[16][5] => map_b.IN1
blocks[16][6] => map_b.IN1
blocks[16][7] => map_b.IN1
blocks[16][8] => map_b.IN1
blocks[16][9] => map_b.IN1
blocks[17][0] => map_b.IN1
blocks[17][1] => map_b.IN1
blocks[17][2] => map_b.IN1
blocks[17][3] => map_b.IN1
blocks[17][4] => map_b.IN1
blocks[17][5] => map_b.IN1
blocks[17][6] => map_b.IN1
blocks[17][7] => map_b.IN1
blocks[17][8] => map_b.IN1
blocks[17][9] => map_b.IN1
blocks[18][0] => map_b.IN1
blocks[18][1] => map_b.IN1
blocks[18][2] => map_b.IN1
blocks[18][3] => map_b.IN1
blocks[18][4] => map_b.IN1
blocks[18][5] => map_b.IN1
blocks[18][6] => map_b.IN1
blocks[18][7] => map_b.IN1
blocks[18][8] => map_b.IN1
blocks[18][9] => map_b.IN1
blocks[19][0] => map_b.IN1
blocks[19][1] => map_b.IN1
blocks[19][2] => map_b.IN1
blocks[19][3] => map_b.IN1
blocks[19][4] => map_b.IN1
blocks[19][5] => map_b.IN1
blocks[19][6] => map_b.IN1
blocks[19][7] => map_b.IN1
blocks[19][8] => map_b.IN1
blocks[19][9] => map_b.IN1
blocks[20][0] => map_b.IN1
blocks[20][1] => map_b.IN1
blocks[20][2] => map_b.IN1
blocks[20][3] => map_b.IN1
blocks[20][4] => map_b.IN1
blocks[20][5] => map_b.IN1
blocks[20][6] => map_b.IN1
blocks[20][7] => map_b.IN1
blocks[20][8] => map_b.IN1
blocks[20][9] => map_b.IN1
blocks[21][0] => map_b.IN1
blocks[21][1] => map_b.IN1
blocks[21][2] => map_b.IN1
blocks[21][3] => map_b.IN1
blocks[21][4] => map_b.IN1
blocks[21][5] => map_b.IN1
blocks[21][6] => map_b.IN1
blocks[21][7] => map_b.IN1
blocks[21][8] => map_b.IN1
blocks[21][9] => map_b.IN1
map_b[0][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[0][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[0][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[0][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[0][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[0][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[0][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[0][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[0][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[0][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[1][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[1][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[1][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[1][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[1][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[1][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[1][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[1][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[1][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[1][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[2][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[2][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[2][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[2][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[2][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[2][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[2][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[2][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[2][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[2][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[3][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[3][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[3][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[3][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[3][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[3][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[3][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[3][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[3][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[3][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[4][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[4][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[4][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[4][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[4][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[4][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[4][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[4][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[4][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[4][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[5][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[5][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[5][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[5][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[5][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[5][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[5][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[5][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[5][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[5][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[6][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[6][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[6][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[6][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[6][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[6][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[6][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[6][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[6][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[6][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[7][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[7][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[7][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[7][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[7][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[7][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[7][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[7][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[7][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[7][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[8][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[8][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[8][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[8][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[8][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[8][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[8][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[8][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[8][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[8][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[9][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[9][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[9][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[9][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[9][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[9][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[9][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[9][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[9][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[9][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[10][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[10][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[10][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[10][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[10][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[10][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[10][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[10][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[10][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[10][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[11][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[11][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[11][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[11][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[11][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[11][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[11][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[11][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[11][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[11][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[12][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[12][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[12][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[12][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[12][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[12][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[12][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[12][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[12][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[12][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[13][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[13][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[13][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[13][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[13][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[13][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[13][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[13][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[13][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[13][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[14][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[14][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[14][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[14][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[14][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[14][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[14][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[14][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[14][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[14][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[15][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[15][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[15][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[15][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[15][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[15][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[15][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[15][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[15][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[15][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[16][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[16][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[16][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[16][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[16][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[16][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[16][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[16][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[16][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[16][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[17][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[17][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[17][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[17][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[17][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[17][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[17][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[17][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[17][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[17][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[18][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[18][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[18][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[18][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[18][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[18][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[18][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[18][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[18][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[18][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[19][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[19][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[19][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[19][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[19][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[19][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[19][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[19][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[19][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[19][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[20][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[20][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[20][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[20][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[20][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[20][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[20][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[20][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[20][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[20][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[21][0] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[21][1] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[21][2] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[21][3] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[21][4] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[21][5] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[21][6] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[21][7] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[21][8] <= map_b.DB_MAX_OUTPUT_PORT_TYPE
map_b[21][9] <= map_b.DB_MAX_OUTPUT_PORT_TYPE


|lab8|block_mapper:bmap
DrawX[0] => Div0.IN14
DrawX[1] => Div0.IN13
DrawX[2] => Div0.IN12
DrawX[3] => Div0.IN11
DrawX[4] => Div0.IN10
DrawX[5] => Div0.IN9
DrawX[6] => Div0.IN8
DrawX[7] => Div0.IN7
DrawX[8] => Div0.IN6
DrawX[9] => Div0.IN5
DrawY[0] => Div1.IN14
DrawY[1] => Div1.IN13
DrawY[2] => Div1.IN12
DrawY[3] => Div1.IN11
DrawY[4] => Div1.IN10
DrawY[5] => Div1.IN9
DrawY[6] => Div1.IN8
DrawY[7] => Div1.IN7
DrawY[8] => Div1.IN6
DrawY[9] => Div1.IN5
map[0][0] => Mux21.IN19
map[0][1] => Mux21.IN18
map[0][2] => Mux21.IN17
map[0][3] => Mux21.IN16
map[0][4] => Mux21.IN15
map[0][5] => Mux21.IN14
map[0][6] => Mux21.IN13
map[0][7] => Mux21.IN12
map[0][8] => Mux21.IN11
map[0][9] => Mux21.IN10
map[1][0] => Mux20.IN19
map[1][1] => Mux20.IN18
map[1][2] => Mux20.IN17
map[1][3] => Mux20.IN16
map[1][4] => Mux20.IN15
map[1][5] => Mux20.IN14
map[1][6] => Mux20.IN13
map[1][7] => Mux20.IN12
map[1][8] => Mux20.IN11
map[1][9] => Mux20.IN10
map[2][0] => Mux19.IN19
map[2][1] => Mux19.IN18
map[2][2] => Mux19.IN17
map[2][3] => Mux19.IN16
map[2][4] => Mux19.IN15
map[2][5] => Mux19.IN14
map[2][6] => Mux19.IN13
map[2][7] => Mux19.IN12
map[2][8] => Mux19.IN11
map[2][9] => Mux19.IN10
map[3][0] => Mux18.IN19
map[3][1] => Mux18.IN18
map[3][2] => Mux18.IN17
map[3][3] => Mux18.IN16
map[3][4] => Mux18.IN15
map[3][5] => Mux18.IN14
map[3][6] => Mux18.IN13
map[3][7] => Mux18.IN12
map[3][8] => Mux18.IN11
map[3][9] => Mux18.IN10
map[4][0] => Mux17.IN19
map[4][1] => Mux17.IN18
map[4][2] => Mux17.IN17
map[4][3] => Mux17.IN16
map[4][4] => Mux17.IN15
map[4][5] => Mux17.IN14
map[4][6] => Mux17.IN13
map[4][7] => Mux17.IN12
map[4][8] => Mux17.IN11
map[4][9] => Mux17.IN10
map[5][0] => Mux16.IN19
map[5][1] => Mux16.IN18
map[5][2] => Mux16.IN17
map[5][3] => Mux16.IN16
map[5][4] => Mux16.IN15
map[5][5] => Mux16.IN14
map[5][6] => Mux16.IN13
map[5][7] => Mux16.IN12
map[5][8] => Mux16.IN11
map[5][9] => Mux16.IN10
map[6][0] => Mux15.IN19
map[6][1] => Mux15.IN18
map[6][2] => Mux15.IN17
map[6][3] => Mux15.IN16
map[6][4] => Mux15.IN15
map[6][5] => Mux15.IN14
map[6][6] => Mux15.IN13
map[6][7] => Mux15.IN12
map[6][8] => Mux15.IN11
map[6][9] => Mux15.IN10
map[7][0] => Mux14.IN19
map[7][1] => Mux14.IN18
map[7][2] => Mux14.IN17
map[7][3] => Mux14.IN16
map[7][4] => Mux14.IN15
map[7][5] => Mux14.IN14
map[7][6] => Mux14.IN13
map[7][7] => Mux14.IN12
map[7][8] => Mux14.IN11
map[7][9] => Mux14.IN10
map[8][0] => Mux13.IN19
map[8][1] => Mux13.IN18
map[8][2] => Mux13.IN17
map[8][3] => Mux13.IN16
map[8][4] => Mux13.IN15
map[8][5] => Mux13.IN14
map[8][6] => Mux13.IN13
map[8][7] => Mux13.IN12
map[8][8] => Mux13.IN11
map[8][9] => Mux13.IN10
map[9][0] => Mux12.IN19
map[9][1] => Mux12.IN18
map[9][2] => Mux12.IN17
map[9][3] => Mux12.IN16
map[9][4] => Mux12.IN15
map[9][5] => Mux12.IN14
map[9][6] => Mux12.IN13
map[9][7] => Mux12.IN12
map[9][8] => Mux12.IN11
map[9][9] => Mux12.IN10
map[10][0] => Mux11.IN19
map[10][1] => Mux11.IN18
map[10][2] => Mux11.IN17
map[10][3] => Mux11.IN16
map[10][4] => Mux11.IN15
map[10][5] => Mux11.IN14
map[10][6] => Mux11.IN13
map[10][7] => Mux11.IN12
map[10][8] => Mux11.IN11
map[10][9] => Mux11.IN10
map[11][0] => Mux10.IN19
map[11][1] => Mux10.IN18
map[11][2] => Mux10.IN17
map[11][3] => Mux10.IN16
map[11][4] => Mux10.IN15
map[11][5] => Mux10.IN14
map[11][6] => Mux10.IN13
map[11][7] => Mux10.IN12
map[11][8] => Mux10.IN11
map[11][9] => Mux10.IN10
map[12][0] => Mux9.IN19
map[12][1] => Mux9.IN18
map[12][2] => Mux9.IN17
map[12][3] => Mux9.IN16
map[12][4] => Mux9.IN15
map[12][5] => Mux9.IN14
map[12][6] => Mux9.IN13
map[12][7] => Mux9.IN12
map[12][8] => Mux9.IN11
map[12][9] => Mux9.IN10
map[13][0] => Mux8.IN19
map[13][1] => Mux8.IN18
map[13][2] => Mux8.IN17
map[13][3] => Mux8.IN16
map[13][4] => Mux8.IN15
map[13][5] => Mux8.IN14
map[13][6] => Mux8.IN13
map[13][7] => Mux8.IN12
map[13][8] => Mux8.IN11
map[13][9] => Mux8.IN10
map[14][0] => Mux7.IN19
map[14][1] => Mux7.IN18
map[14][2] => Mux7.IN17
map[14][3] => Mux7.IN16
map[14][4] => Mux7.IN15
map[14][5] => Mux7.IN14
map[14][6] => Mux7.IN13
map[14][7] => Mux7.IN12
map[14][8] => Mux7.IN11
map[14][9] => Mux7.IN10
map[15][0] => Mux6.IN19
map[15][1] => Mux6.IN18
map[15][2] => Mux6.IN17
map[15][3] => Mux6.IN16
map[15][4] => Mux6.IN15
map[15][5] => Mux6.IN14
map[15][6] => Mux6.IN13
map[15][7] => Mux6.IN12
map[15][8] => Mux6.IN11
map[15][9] => Mux6.IN10
map[16][0] => Mux5.IN19
map[16][1] => Mux5.IN18
map[16][2] => Mux5.IN17
map[16][3] => Mux5.IN16
map[16][4] => Mux5.IN15
map[16][5] => Mux5.IN14
map[16][6] => Mux5.IN13
map[16][7] => Mux5.IN12
map[16][8] => Mux5.IN11
map[16][9] => Mux5.IN10
map[17][0] => Mux4.IN19
map[17][1] => Mux4.IN18
map[17][2] => Mux4.IN17
map[17][3] => Mux4.IN16
map[17][4] => Mux4.IN15
map[17][5] => Mux4.IN14
map[17][6] => Mux4.IN13
map[17][7] => Mux4.IN12
map[17][8] => Mux4.IN11
map[17][9] => Mux4.IN10
map[18][0] => Mux3.IN19
map[18][1] => Mux3.IN18
map[18][2] => Mux3.IN17
map[18][3] => Mux3.IN16
map[18][4] => Mux3.IN15
map[18][5] => Mux3.IN14
map[18][6] => Mux3.IN13
map[18][7] => Mux3.IN12
map[18][8] => Mux3.IN11
map[18][9] => Mux3.IN10
map[19][0] => Mux2.IN19
map[19][1] => Mux2.IN18
map[19][2] => Mux2.IN17
map[19][3] => Mux2.IN16
map[19][4] => Mux2.IN15
map[19][5] => Mux2.IN14
map[19][6] => Mux2.IN13
map[19][7] => Mux2.IN12
map[19][8] => Mux2.IN11
map[19][9] => Mux2.IN10
map[20][0] => Mux1.IN19
map[20][1] => Mux1.IN18
map[20][2] => Mux1.IN17
map[20][3] => Mux1.IN16
map[20][4] => Mux1.IN15
map[20][5] => Mux1.IN14
map[20][6] => Mux1.IN13
map[20][7] => Mux1.IN12
map[20][8] => Mux1.IN11
map[20][9] => Mux1.IN10
map[21][0] => Mux0.IN19
map[21][1] => Mux0.IN18
map[21][2] => Mux0.IN17
map[21][3] => Mux0.IN16
map[21][4] => Mux0.IN15
map[21][5] => Mux0.IN14
map[21][6] => Mux0.IN13
map[21][7] => Mux0.IN12
map[21][8] => Mux0.IN11
map[21][9] => Mux0.IN10
is_block <= is_block.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row21
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row20
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row19
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row18
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row17
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row16
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row15
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row14
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row13
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row12
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row11
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row10
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row09
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row08
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row07
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row06
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row05
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row04
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row03
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row02
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row01
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Row:row00
clk => shift~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => shift~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
shift_row => always0.IN1
state[0] => Equal0.IN2
state[0] => Equal2.IN2
state[0] => Equal3.IN1
state[1] => Equal0.IN1
state[1] => Equal2.IN0
state[1] => Equal3.IN0
state[2] => Equal0.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN2
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => row.DATAB
write[1] => row.DATAB
write[2] => row.DATAB
write[3] => row.DATAB
write[4] => row.DATAB
write[5] => row.DATAB
write[6] => row.DATAB
write[7] => row.DATAB
write[8] => row.DATAB
write[9] => row.DATAB
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block21
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block20
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block19
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block18
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block17
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block16
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block15
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block14
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block13
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block12
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block11
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block10
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block9
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block8
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block7
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block6
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block5
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block4
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block3
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block2
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block1
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|Block:block0
clk => endgame~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
reset => endgame~reg0.ACLR
reset => row[0].ACLR
reset => row[1].ACLR
reset => row[2].ACLR
reset => row[3].ACLR
reset => row[4].ACLR
reset => row[5].ACLR
reset => row[6].ACLR
reset => row[7].ACLR
reset => row[8].ACLR
reset => row[9].ACLR
state[0] => Equal1.IN2
state[0] => Equal2.IN0
state[0] => Equal3.IN2
state[1] => Equal1.IN1
state[1] => Equal2.IN2
state[1] => Equal3.IN1
state[2] => Equal1.IN0
state[2] => Equal2.IN1
state[2] => Equal3.IN0
prev[0] => row.DATAB
prev[1] => row.DATAB
prev[2] => row.DATAB
prev[3] => row.DATAB
prev[4] => row.DATAB
prev[5] => row.DATAB
prev[6] => row.DATAB
prev[7] => row.DATAB
prev[8] => row.DATAB
prev[9] => row.DATAB
write[0] => always0.IN0
write[0] => row.DATAB
write[1] => always0.IN0
write[1] => row.DATAB
write[2] => always0.IN0
write[2] => row.DATAB
write[3] => always0.IN0
write[3] => row.DATAB
write[4] => always0.IN0
write[4] => row.DATAB
write[5] => always0.IN0
write[5] => row.DATAB
write[6] => always0.IN0
write[6] => row.DATAB
write[7] => always0.IN0
write[7] => row.DATAB
write[8] => always0.IN0
write[8] => row.DATAB
write[9] => always0.IN0
write[9] => row.DATAB
collision[0] => Stop.IN1
collision[0] => always0.IN1
collision[1] => Stop.IN1
collision[1] => always0.IN1
collision[2] => Stop.IN1
collision[2] => always0.IN1
collision[3] => Stop.IN1
collision[3] => always0.IN1
collision[4] => Stop.IN1
collision[4] => always0.IN1
collision[5] => Stop.IN1
collision[5] => always0.IN1
collision[6] => Stop.IN1
collision[6] => always0.IN1
collision[7] => Stop.IN1
collision[7] => always0.IN1
collision[8] => Stop.IN1
collision[8] => always0.IN1
collision[9] => Stop.IN1
collision[9] => always0.IN1
next[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
next[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
next[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
next[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
next[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
next[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
next[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
next[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
next[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
next[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
Stop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endgame <= endgame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|color_mapper:color_instance
is_block => Blue.OUTPUTSELECT
is_block => Blue.OUTPUTSELECT
is_block => Blue.OUTPUTSELECT
is_block => Blue.OUTPUTSELECT
is_block => Blue.OUTPUTSELECT
is_block => Blue.OUTPUTSELECT
is_block => Blue.OUTPUTSELECT
is_block => VGA_R[7].DATAIN
is_block => VGA_R[6].DATAIN
is_block => VGA_G[7].DATAIN
is_block => VGA_G[6].DATAIN
is_block => VGA_G[5].DATAIN
is_block => VGA_G[4].DATAIN
is_block => VGA_G[3].DATAIN
is_block => VGA_G[2].DATAIN
is_block => VGA_G[1].DATAIN
is_block => VGA_G[0].DATAIN
is_block => VGA_B[7].DATAIN
DrawX[0] => ~NO_FANOUT~
DrawX[1] => ~NO_FANOUT~
DrawX[2] => ~NO_FANOUT~
DrawX[3] => Blue.DATAA
DrawX[4] => Blue.DATAA
DrawX[5] => Blue.DATAA
DrawX[6] => Blue.DATAA
DrawX[7] => Blue.DATAA
DrawX[8] => Blue.DATAA
DrawX[9] => Blue.DATAA
DrawY[0] => ~NO_FANOUT~
DrawY[1] => ~NO_FANOUT~
DrawY[2] => ~NO_FANOUT~
DrawY[3] => ~NO_FANOUT~
DrawY[4] => ~NO_FANOUT~
DrawY[5] => ~NO_FANOUT~
DrawY[6] => ~NO_FANOUT~
DrawY[7] => ~NO_FANOUT~
DrawY[8] => ~NO_FANOUT~
DrawY[9] => ~NO_FANOUT~
VGA_R[0] <= <VCC>
VGA_R[1] <= <VCC>
VGA_R[2] <= <VCC>
VGA_R[3] <= <VCC>
VGA_R[4] <= <VCC>
VGA_R[5] <= <VCC>
VGA_R[6] <= is_block.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= is_block.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= is_block.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= is_block.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= is_block.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= is_block.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= is_block.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= is_block.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= is_block.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= is_block.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= Blue.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= Blue.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= Blue.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= Blue.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= Blue.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= Blue.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= Blue.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= is_block.DB_MAX_OUTPUT_PORT_TYPE


|lab8|HexDriver:hex_inst_0
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|lab8|HexDriver:hex_inst_1
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


