{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711707522851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711707522851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 17:18:39 2024 " "Processing started: Fri Mar 29 17:18:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711707522851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711707522851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711707522851 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1711707523742 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "module_clock_century.v(98) " "Verilog HDL information at module_clock_century.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "module_clock_century.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1711707523789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clock_century.v 5 5 " "Found 5 design units, including 5 entities, in source file module_clock_century.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_clock_century " "Found entity 1: module_clock_century" {  } { { "module_clock_century.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""} { "Info" "ISGN_ENTITY_NAME" "2 sig_1s " "Found entity 2: sig_1s" {  } { { "module_clock_century.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""} { "Info" "ISGN_ENTITY_NAME" "3 SecondsCounter " "Found entity 3: SecondsCounter" {  } { { "module_clock_century.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""} { "Info" "ISGN_ENTITY_NAME" "4 MinutesCounter " "Found entity 4: MinutesCounter" {  } { { "module_clock_century.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""} { "Info" "ISGN_ENTITY_NAME" "5 HoursCounter " "Found entity 5: HoursCounter" {  } { { "module_clock_century.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 6 6 " "Found 6 design units, including 6 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_bcd6bits " "Found entity 2: top_bcd6bits" {  } { { "test.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/test.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_bcd6bits " "Found entity 3: sub_bcd6bits" {  } { { "test.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/test.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub_bcd6bits2 " "Found entity 4: sub_bcd6bits2" {  } { { "test.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/test.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_Display7seg " "Found entity 5: top_Display7seg" {  } { { "test.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/test.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""} { "Info" "ISGN_ENTITY_NAME" "6 sub_Display7seg " "Found entity 6: sub_Display7seg" {  } { { "test.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/test.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711707523804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tens test.v(121) " "Verilog HDL Implicit Net warning at test.v(121): created implicit net for \"tens\"" {  } { { "test.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/test.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711707523804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "module_clock_century " "Elaborating entity \"module_clock_century\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711707523851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_1s sig_1s:inst_sig " "Elaborating entity \"sig_1s\" for hierarchy \"sig_1s:inst_sig\"" {  } { { "module_clock_century.v" "inst_sig" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711707523882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondsCounter SecondsCounter:inst_sec " "Elaborating entity \"SecondsCounter\" for hierarchy \"SecondsCounter:inst_sec\"" {  } { { "module_clock_century.v" "inst_sec" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711707523898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 module_clock_century.v(108) " "Verilog HDL assignment warning at module_clock_century.v(108): truncated value with size 32 to match size of target (6)" {  } { { "module_clock_century.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711707523914 "|module_clock_century|SecondsCounter:inst_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinutesCounter MinutesCounter:inst_min " "Elaborating entity \"MinutesCounter\" for hierarchy \"MinutesCounter:inst_min\"" {  } { { "module_clock_century.v" "inst_min" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711707523929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 module_clock_century.v(136) " "Verilog HDL assignment warning at module_clock_century.v(136): truncated value with size 32 to match size of target (6)" {  } { { "module_clock_century.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711707523929 "|module_clock_century|MinutesCounter:inst_min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HoursCounter HoursCounter:inst_hour " "Elaborating entity \"HoursCounter\" for hierarchy \"HoursCounter:inst_hour\"" {  } { { "module_clock_century.v" "inst_hour" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711707523945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 module_clock_century.v(166) " "Verilog HDL assignment warning at module_clock_century.v(166): truncated value with size 32 to match size of target (5)" {  } { { "module_clock_century.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711707523945 "|module_clock_century|HoursCounter:inst_hour"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:inst_display " "Elaborating entity \"test\" for hierarchy \"test:inst_display\"" {  } { { "module_clock_century.v" "inst_display" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711707523961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_bcd6bits test:inst_display\|top_bcd6bits:ints_time " "Elaborating entity \"top_bcd6bits\" for hierarchy \"test:inst_display\|top_bcd6bits:ints_time\"" {  } { { "test.v" "ints_time" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/test.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711707523961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_bcd6bits test:inst_display\|top_bcd6bits:ints_time\|sub_bcd6bits:ints_second " "Elaborating entity \"sub_bcd6bits\" for hierarchy \"test:inst_display\|top_bcd6bits:ints_time\|sub_bcd6bits:ints_second\"" {  } { { "test.v" "ints_second" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/test.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711707523976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(66) " "Verilog HDL assignment warning at test.v(66): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/test.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711707523976 "|module_clock_century|test:inst_display|top_bcd6bits:ints_time|sub_bcd6bits:ints_second"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_Display7seg test:inst_display\|top_Display7seg:display " "Elaborating entity \"top_Display7seg\" for hierarchy \"test:inst_display\|top_Display7seg:display\"" {  } { { "test.v" "display" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/test.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711707523992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_Display7seg test:inst_display\|top_Display7seg:display\|sub_Display7seg:inst0 " "Elaborating entity \"sub_Display7seg\" for hierarchy \"test:inst_display\|top_Display7seg:display\|sub_Display7seg:inst0\"" {  } { { "test.v" "inst0" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/test.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711707524007 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hours\[5\] " "Net \"hours\[5\]\" is missing source, defaulting to GND" {  } { { "module_clock_century.v" "hours\[5\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1711707524070 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1711707524070 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hours\[5\] " "Net \"hours\[5\]\" is missing source, defaulting to GND" {  } { { "module_clock_century.v" "hours\[5\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1711707524070 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1711707524070 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hours\[5\] " "Net \"hours\[5\]\" is missing source, defaulting to GND" {  } { { "module_clock_century.v" "hours\[5\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1711707524070 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1711707524070 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hours\[5\] " "Net \"hours\[5\]\" is missing source, defaulting to GND" {  } { { "module_clock_century.v" "hours\[5\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1711707524070 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1711707524070 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1711707524836 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "module_clock_century.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1711707524867 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1711707524867 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tend_h\[1\] GND " "Pin \"tend_h\[1\]\" is stuck at GND" {  } { { "module_clock_century.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/module_clock_century.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711707525304 "|module_clock_century|tend_h[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1711707525304 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1711707525476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1711707525757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711707526023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711707526023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711707526367 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711707526367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711707526367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711707526367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711707526429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 17:18:46 2024 " "Processing ended: Fri Mar 29 17:18:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711707526429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711707526429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711707526429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711707526429 ""}
