#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 13 18:57:17 2021
# Process ID: 11016
# Current directory: C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10440 C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.xpr
# Log file: C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/vivado.log
# Journal file: C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 814.793 ; gain = 57.375
update_compile_order -fileset sources_1
close [ open {C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd} w ]
add_files {{C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/Arbitro.vhd} w ]
add_files {{C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/Arbitro.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/SwitchMultistadio.vhd} w ]
add_files {{C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/SwitchMultistadio.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd}}
update_compile_order -fileset sim_1
set_property top SwitchMultistadio_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\ControlUnit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sim_1\new\UnitaOperativa_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\UnitaOperativa.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sim_1\new\SwitchMultistadio_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\SwitchMultistadio.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\Arbitro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\ControlUnit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sim_1\new\UnitaOperativa_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\UnitaOperativa.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sim_1\new\SwitchMultistadio_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\SwitchMultistadio.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\Arbitro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\ControlUnit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sim_1\new\UnitaOperativa_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\UnitaOperativa.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sim_1\new\SwitchMultistadio_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\SwitchMultistadio.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\Arbitro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\ControlUnit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sim_1\new\UnitaOperativa_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\UnitaOperativa.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sim_1\new\SwitchMultistadio_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\SwitchMultistadio.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\Arbitro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\ControlUnit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sim_1\new\UnitaOperativa_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\UnitaOperativa.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sim_1\new\SwitchMultistadio_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\SwitchMultistadio.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\franc\OneDrive - Universit di Napoli Federico II\Progetto ASDI\Esercizio 10-Switch multistadio\switch_multistadio\switch_multistadio.srcs\sources_1\new\Arbitro.vhd:]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/Arbitro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Arbitro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/SwitchMultistadio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd:34]
ERROR: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd:35]
ERROR: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd:36]
ERROR: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit switchmultistadio_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/SwitchMultistadio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.Arbitro [arbitro_default]
Compiling architecture structural of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture dataflow of entity xil_defaultlib.Mux [\Mux(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.Demux [\Demux(n=8)\]
Compiling architecture structural of entity xil_defaultlib.Switch [switch_default]
Compiling architecture structural of entity xil_defaultlib.UnitaOperativa [unitaoperativa_default]
Compiling architecture structural of entity xil_defaultlib.SwitchMultistadio [switchmultistadio_default]
Compiling architecture behavioral of entity xil_defaultlib.switchmultistadio_tb
Built simulation snapshot SwitchMultistadio_TB_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SwitchMultistadio_TB_behav -key {Behavioral:sim_1:Functional:SwitchMultistadio_TB} -tclbatch {SwitchMultistadio_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SwitchMultistadio_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SwitchMultistadio_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 901.746 ; gain = 3.102
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/SwitchMultistadio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.Arbitro [arbitro_default]
Compiling architecture structural of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture dataflow of entity xil_defaultlib.Mux [\Mux(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.Demux [\Demux(n=8)\]
Compiling architecture structural of entity xil_defaultlib.Switch [switch_default]
Compiling architecture structural of entity xil_defaultlib.UnitaOperativa [unitaoperativa_default]
Compiling architecture structural of entity xil_defaultlib.SwitchMultistadio [switchmultistadio_default]
Compiling architecture behavioral of entity xil_defaultlib.switchmultistadio_tb
Built simulation snapshot SwitchMultistadio_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.348 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/SwitchMultistadio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd:34]
ERROR: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd:35]
ERROR: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd:36]
ERROR: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit switchmultistadio_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/SwitchMultistadio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd:34]
ERROR: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd:35]
ERROR: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd:36]
ERROR: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit switchmultistadio_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/SwitchMultistadio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.Arbitro [arbitro_default]
Compiling architecture structural of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture dataflow of entity xil_defaultlib.Mux [\Mux(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.Demux [\Demux(n=8)\]
Compiling architecture structural of entity xil_defaultlib.Switch [switch_default]
Compiling architecture structural of entity xil_defaultlib.UnitaOperativa [unitaoperativa_default]
Compiling architecture structural of entity xil_defaultlib.SwitchMultistadio [switchmultistadio_default]
Compiling architecture behavioral of entity xil_defaultlib.switchmultistadio_tb
Built simulation snapshot SwitchMultistadio_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1170.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/SwitchMultistadio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.Arbitro [arbitro_default]
Compiling architecture structural of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture dataflow of entity xil_defaultlib.Mux [\Mux(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.Demux [\Demux(n=8)\]
Compiling architecture structural of entity xil_defaultlib.Switch [switch_default]
Compiling architecture structural of entity xil_defaultlib.UnitaOperativa [unitaoperativa_default]
Compiling architecture structural of entity xil_defaultlib.SwitchMultistadio [switchmultistadio_default]
Compiling architecture behavioral of entity xil_defaultlib.switchmultistadio_tb
Built simulation snapshot SwitchMultistadio_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/UnitaOperativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UnitaOperativa'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/SwitchMultistadio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.Arbitro [arbitro_default]
Compiling architecture structural of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture dataflow of entity xil_defaultlib.Mux [\Mux(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.Demux [\Demux(n=8)\]
Compiling architecture structural of entity xil_defaultlib.Switch [switch_default]
Compiling architecture structural of entity xil_defaultlib.UnitaOperativa [unitaoperativa_default]
Compiling architecture structural of entity xil_defaultlib.SwitchMultistadio [switchmultistadio_default]
Compiling architecture behavioral of entity xil_defaultlib.switchmultistadio_tb
Built simulation snapshot SwitchMultistadio_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.Arbitro [arbitro_default]
Compiling architecture structural of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture dataflow of entity xil_defaultlib.Mux [\Mux(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.Demux [\Demux(n=8)\]
Compiling architecture structural of entity xil_defaultlib.Switch [switch_default]
Compiling architecture structural of entity xil_defaultlib.UnitaOperativa [unitaoperativa_default]
Compiling architecture structural of entity xil_defaultlib.SwitchMultistadio [switchmultistadio_default]
Compiling architecture behavioral of entity xil_defaultlib.switchmultistadio_tb
Built simulation snapshot SwitchMultistadio_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/UnitaOperativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UnitaOperativa'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/SwitchMultistadio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.Arbitro [arbitro_default]
Compiling architecture structural of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture dataflow of entity xil_defaultlib.Mux [\Mux(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.Demux [\Demux(n=8)\]
Compiling architecture structural of entity xil_defaultlib.Switch [switch_default]
Compiling architecture structural of entity xil_defaultlib.UnitaOperativa [unitaoperativa_default]
Compiling architecture structural of entity xil_defaultlib.SwitchMultistadio [switchmultistadio_default]
Compiling architecture behavioral of entity xil_defaultlib.switchmultistadio_tb
Built simulation snapshot SwitchMultistadio_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/UnitaOperativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UnitaOperativa'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sources_1/new/SwitchMultistadio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.Arbitro [arbitro_default]
Compiling architecture structural of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture dataflow of entity xil_defaultlib.Mux [\Mux(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.Demux [\Demux(n=8)\]
Compiling architecture structural of entity xil_defaultlib.Switch [switch_default]
Compiling architecture structural of entity xil_defaultlib.UnitaOperativa [unitaoperativa_default]
Compiling architecture structural of entity xil_defaultlib.SwitchMultistadio [switchmultistadio_default]
Compiling architecture behavioral of entity xil_defaultlib.switchmultistadio_tb
Built simulation snapshot SwitchMultistadio_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1170.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SwitchMultistadio_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SwitchMultistadio_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.srcs/sim_1/new/SwitchMultistadio_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchMultistadio_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Universit di Napoli Federico II/Progetto ASDI/Esercizio 10-Switch multistadio/switch_multistadio/switch_multistadio.sim/sim_1/behav/xsim'
"xelab -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec2ad925c0e47d680bf0711a80a39bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SwitchMultistadio_TB_behav xil_defaultlib.SwitchMultistadio_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.Arbitro [arbitro_default]
Compiling architecture structural of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture dataflow of entity xil_defaultlib.Mux [\Mux(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.Demux [\Demux(n=8)\]
Compiling architecture structural of entity xil_defaultlib.Switch [switch_default]
Compiling architecture structural of entity xil_defaultlib.UnitaOperativa [unitaoperativa_default]
Compiling architecture structural of entity xil_defaultlib.SwitchMultistadio [switchmultistadio_default]
Compiling architecture behavioral of entity xil_defaultlib.switchmultistadio_tb
Built simulation snapshot SwitchMultistadio_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 13 20:10:26 2021...
