{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750134354159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750134354160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 22:25:54 2025 " "Processing started: Mon Jun 16 22:25:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750134354160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134354160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto2 -c proyecto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2 -c proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134354161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750134354456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750134354457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/synthesis/jtag_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/synthesis/jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart " "Found entity 1: jtag_uart" {  } { { "jtag_uart/synthesis/jtag_uart.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "jtag_uart/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_jtag_uart_0_sim_scfifo_w " "Found entity 1: jtag_uart_jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363774 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_jtag_uart_0_scfifo_w " "Found entity 2: jtag_uart_jtag_uart_0_scfifo_w" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363774 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_jtag_uart_0_sim_scfifo_r " "Found entity 3: jtag_uart_jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363774 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_jtag_uart_0_scfifo_r " "Found entity 4: jtag_uart_jtag_uart_0_scfifo_r" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363774 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_jtag_uart_0 " "Found entity 5: jtag_uart_jtag_uart_0" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_writer " "Found entity 1: uart_writer" {  } { { "../uart_writer.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram/synthesis/sdram.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sdram/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sys_sdram_pll_0 " "Found entity 1: sdram_sys_sdram_pll_0" {  } { { "sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sys_sdram_pll_0_sys_pll " "Found entity 1: sdram_sys_sdram_pll_0_sys_pll" {  } { { "sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_new_sdram_controller_0_input_efifo_module " "Found entity 1: sdram_new_sdram_controller_0_input_efifo_module" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363783 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_new_sdram_controller_0 " "Found entity 2: sdram_new_sdram_controller_0" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_interface " "Found entity 1: sdram_interface" {  } { { "sdram_interface.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram_interface.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_test_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram_test_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_test_top " "Found entity 1: sdram_test_top" {  } { { "sdram_test_top.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram_test_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PE_SO.sv 1 1 " "Found 1 design units, including 1 entities, in source file PE_SO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PE_SO " "Found entity 1: PE_SO" {  } { { "PE_SO.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/PE_SO.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SystolicArray8x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file SystolicArray8x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SystolicArray8x8 " "Found entity 1: SystolicArray8x8" {  } { { "SystolicArray8x8.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/SystolicArray8x8.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_multiplication_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_multiplication_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_multiplication_system " "Found entity 1: matrix_multiplication_system" {  } { { "matrix_multiplication_system.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/matrix_multiplication_system.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134363789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134363789 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1750134363793 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1750134363793 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1750134363793 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1750134363795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750134363843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart jtag_uart:u0 " "Elaborating entity \"jtag_uart\" for hierarchy \"jtag_uart:u0\"" {  } { { "../top.sv" "u0" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134363852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_0 jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"jtag_uart_jtag_uart_0\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\"" {  } { { "jtag_uart/synthesis/jtag_uart.v" "jtag_uart_0" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134363857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_0_scfifo_w jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w " "Elaborating entity \"jtag_uart_jtag_uart_0_scfifo_w\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "the_jtag_uart_jtag_uart_0_scfifo_w" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134363867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "wfifo" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134364045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134364051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364051 ""}  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750134364051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134364090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134364090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134364091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134364099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134364099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134364099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134364106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134364106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134364107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134364146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134364146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134364146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134364189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134364189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134364190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134364231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134364231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134364232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_0_scfifo_r jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r " "Elaborating entity \"jtag_uart_jtag_uart_0_scfifo_r\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "the_jtag_uart_jtag_uart_0_scfifo_r" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134364238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "jtag_uart_jtag_uart_0_alt_jtag_atlantic" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134364450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134364475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750134364475 ""}  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750134364475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134364931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134365027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller jtag_uart:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"jtag_uart:u0\|altera_reset_controller:rst_controller\"" {  } { { "jtag_uart/synthesis/jtag_uart.v" "rst_controller" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134365056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jtag_uart:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jtag_uart:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "jtag_uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134365061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jtag_uart:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jtag_uart:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "jtag_uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134365064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_writer uart_writer:handshake_master " "Elaborating entity \"uart_writer\" for hierarchy \"uart_writer:handshake_master\"" {  } { { "../top.sv" "handshake_master" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134365068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 uart_writer.sv(76) " "Verilog HDL assignment warning at uart_writer.sv(76): truncated value with size 32 to match size of target (24)" {  } { { "../uart_writer.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134365069 "|top|uart_writer:handshake_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 uart_writer.sv(121) " "Verilog HDL assignment warning at uart_writer.sv(121): truncated value with size 32 to match size of target (24)" {  } { { "../uart_writer.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134365070 "|top|uart_writer:handshake_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_writer.sv(146) " "Verilog HDL assignment warning at uart_writer.sv(146): truncated value with size 32 to match size of target (5)" {  } { { "../uart_writer.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750134365070 "|top|uart_writer:handshake_master"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "response_msg.data_a 0 uart_writer.sv(30) " "Net \"response_msg.data_a\" at uart_writer.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "../uart_writer.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750134365072 "|top|uart_writer:handshake_master"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "response_msg.waddr_a 0 uart_writer.sv(30) " "Net \"response_msg.waddr_a\" at uart_writer.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "../uart_writer.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750134365072 "|top|uart_writer:handshake_master"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "response_msg.we_a 0 uart_writer.sv(30) " "Net \"response_msg.we_a\" at uart_writer.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "../uart_writer.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750134365072 "|top|uart_writer:handshake_master"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750134365255 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.16.22:26:09 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl " "2025.06.16.22:26:09 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134369239 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134371296 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134371430 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134372202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134372288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134372372 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134372475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134372477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134372478 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750134373146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcbc818cf/alt_sld_fab.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134373325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134373325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134373385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134373385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134373386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134373386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134373435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134373435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134373498 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134373498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134373498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750134373550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134373550 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[0\] " "Synthesized away node \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf" 39 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf" 43 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v" 31 0 0 } } { "../top.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134374241 "|top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[1\] " "Synthesized away node \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf" 69 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf" 43 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v" 31 0 0 } } { "../top.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134374241 "|top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[2\] " "Synthesized away node \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf" 99 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf" 43 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v" 31 0 0 } } { "../top.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134374241 "|top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[3\] " "Synthesized away node \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf" 129 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf" 43 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v" 31 0 0 } } { "../top.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134374241 "|top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[4\] " "Synthesized away node \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf" 159 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf" 43 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v" 31 0 0 } } { "../top.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134374241 "|top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[5\] " "Synthesized away node \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf" 189 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf" 43 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v" 31 0 0 } } { "../top.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134374241 "|top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[6\] " "Synthesized away node \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf" 219 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf" 43 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v" 31 0 0 } } { "../top.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134374241 "|top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[7\] " "Synthesized away node \"jtag_uart:u0\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf" 249 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf" 43 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "jtag_uart/synthesis/jtag_uart.v" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v" 31 0 0 } } { "../top.sv" "" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750134374241 "|top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1750134374241 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1750134374241 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "uart_writer:handshake_master\|response_msg " "RAM logic \"uart_writer:handshake_master\|response_msg\" is uninferred due to inappropriate RAM size" {  } { { "../uart_writer.sv" "response_msg" { Text "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv" 30 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750134374427 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1750134374427 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 19 /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/proyecto2.ram0_uart_writer_2a974c8b.hdl.mif " "Memory depth (32) in the design file differs from memory depth (19) in the Memory Initialization File \"/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/proyecto2.ram0_uart_writer_2a974c8b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1750134374428 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750134374588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134374799 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750134374976 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram 19 " "Ignored 19 assignments for entity \"sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1750134374992 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_new_sdram_controller_0 34 " "Ignored 34 assignments for entity \"sdram_new_sdram_controller_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1750134374992 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_sys_sdram_pll_0_sys_pll 317 " "Ignored 317 assignments for entity \"sdram_sys_sdram_pll_0_sys_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1750134374992 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750134375717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750134375717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "329 " "Implemented 329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750134375780 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750134375780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "314 " "Implemented 314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750134375780 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750134375780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750134375780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1334 " "Peak virtual memory: 1334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750134375793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 22:26:15 2025 " "Processing ended: Mon Jun 16 22:26:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750134375793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750134375793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750134375793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750134375793 ""}
