###############################################################
#  Generated by:      Cadence Encounter 13.10-p003_1
#  OS:                Linux i686(Host ID cadence)
#  Generated on:      Thu Dec  5 14:45:51 2024
#  Design:            hybrid_mac
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix hybrid_mac_postCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin acc/accumulated_result_reg[19]/CK 
Endpoint:   acc/accumulated_result_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.134
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.927
- Arrival Time                  1.853
= Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                       |           |       |   0.000 |    0.074 | 
     | clk__L1_I0/A                      |   ^   | clk                       | CLKINVX20 | 0.000 |   0.000 |    0.074 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                | CLKINVX20 | 0.026 |   0.027 |    0.100 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                | CLKINVX20 | 0.000 |   0.027 |    0.100 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                | CLKINVX20 | 0.043 |   0.069 |    0.143 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                | DFFRHQX1  | 0.001 |   0.070 |    0.144 | 
     | acc/accumulated_result_reg[10]/Q  |   v   | mac_result[10]            | DFFRHQX1  | 0.364 |   0.435 |    0.508 | 
     | acc/add_17_54/g1188/B             |   v   | mac_result[10]            | NOR2XL    | 0.000 |   0.435 |    0.508 | 
     | acc/add_17_54/g1188/Y             |   ^   | acc/add_17_54/n_76        | NOR2XL    | 0.267 |   0.701 |    0.775 | 
     | acc/add_17_54/g1123/A             |   ^   | acc/add_17_54/n_76        | NOR2XL    | 0.000 |   0.701 |    0.775 | 
     | acc/add_17_54/g1123/Y             |   v   | acc/add_17_54/n_121       | NOR2XL    | 0.153 |   0.854 |    0.928 | 
     | acc/add_17_54/g1061/A1            |   v   | acc/add_17_54/n_121       | AOI21X1   | 0.000 |   0.854 |    0.928 | 
     | acc/add_17_54/g1061/Y             |   ^   | acc/add_17_54/n_175       | AOI21X1   | 0.262 |   1.117 |    1.190 | 
     | acc/add_17_54/FE_RC_224_0/A1      |   ^   | acc/add_17_54/n_175       | OAI21X1   | 0.000 |   1.117 |    1.190 | 
     | acc/add_17_54/FE_RC_224_0/Y       |   v   | acc/add_17_54/FE_RN_156_0 | OAI21X1   | 0.198 |   1.314 |    1.388 | 
     | acc/add_17_54/FE_RC_223_0/B0      |   v   | acc/add_17_54/FE_RN_156_0 | AOI21X4   | 0.000 |   1.314 |    1.388 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   ^   | acc/add_17_54/n_222       | AOI21X4   | 0.128 |   1.443 |    1.516 | 
     | acc/add_17_54/FE_RC_509_0/B       |   ^   | acc/add_17_54/n_222       | NOR2BX1   | 0.000 |   1.443 |    1.516 | 
     | acc/add_17_54/FE_RC_509_0/Y       |   v   | acc/add_17_54/FE_RN_383_0 | NOR2BX1   | 0.053 |   1.496 |    1.570 | 
     | acc/add_17_54/FE_RC_508_0/B       |   v   | acc/add_17_54/FE_RN_383_0 | NOR2BX1   | 0.000 |   1.496 |    1.570 | 
     | acc/add_17_54/FE_RC_508_0/Y       |   ^   | acc/add_17_54/n_309       | NOR2BX1   | 0.081 |   1.577 |    1.650 | 
     | acc/add_17_54/g1266/A1            |   ^   | acc/add_17_54/n_309       | OAI21X1   | 0.000 |   1.577 |    1.650 | 
     | acc/add_17_54/g1266/Y             |   v   | acc/add_17_54/n_310       | OAI21X1   | 0.090 |   1.667 |    1.740 | 
     | acc/add_17_54/g1248/B             |   v   | acc/add_17_54/n_310       | XOR2XL    | 0.000 |   1.667 |    1.740 | 
     | acc/add_17_54/g1248/Y             |   ^   | acc/n_77                  | XOR2XL    | 0.186 |   1.853 |    1.927 | 
     | acc/accumulated_result_reg[19]/D  |   ^   | acc/n_77                  | DFFRHQX1  | 0.000 |   1.853 |    1.927 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.074 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.074 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.047 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.047 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.005 | 
     | acc/accumulated_result_reg[19]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.003 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin acc/accumulated_result_reg[27]/CK 
Endpoint:   acc/accumulated_result_reg[27]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.069
- Setup                         0.139
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.921
- Arrival Time                  1.841
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |           |       |   0.000 |    0.080 | 
     | clk__L1_I0/A                      |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.080 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.106 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.106 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.149 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.150 | 
     | acc/accumulated_result_reg[10]/Q  |   v   | mac_result[10]               | DFFRHQX1  | 0.364 |   0.435 |    0.514 | 
     | acc/add_17_54/g1188/B             |   v   | mac_result[10]               | NOR2XL    | 0.000 |   0.435 |    0.514 | 
     | acc/add_17_54/g1188/Y             |   ^   | acc/add_17_54/n_76           | NOR2XL    | 0.267 |   0.701 |    0.781 | 
     | acc/add_17_54/g1123/A             |   ^   | acc/add_17_54/n_76           | NOR2XL    | 0.000 |   0.701 |    0.781 | 
     | acc/add_17_54/g1123/Y             |   v   | acc/add_17_54/n_121          | NOR2XL    | 0.153 |   0.854 |    0.934 | 
     | acc/add_17_54/g1061/A1            |   v   | acc/add_17_54/n_121          | AOI21X1   | 0.000 |   0.854 |    0.934 | 
     | acc/add_17_54/g1061/Y             |   ^   | acc/add_17_54/n_175          | AOI21X1   | 0.262 |   1.117 |    1.196 | 
     | acc/add_17_54/FE_RC_224_0/A1      |   ^   | acc/add_17_54/n_175          | OAI21X1   | 0.000 |   1.117 |    1.196 | 
     | acc/add_17_54/FE_RC_224_0/Y       |   v   | acc/add_17_54/FE_RN_156_0    | OAI21X1   | 0.198 |   1.314 |    1.394 | 
     | acc/add_17_54/FE_RC_223_0/B0      |   v   | acc/add_17_54/FE_RN_156_0    | AOI21X4   | 0.000 |   1.314 |    1.394 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   ^   | acc/add_17_54/n_222          | AOI21X4   | 0.128 |   1.443 |    1.522 | 
     | acc/add_17_54/FE_OCPC4_n_222/A    |   ^   | acc/add_17_54/n_222          | CLKBUFX6  | 0.000 |   1.443 |    1.522 | 
     | acc/add_17_54/FE_OCPC4_n_222/Y    |   ^   | acc/add_17_54/FE_OCPN4_n_222 | CLKBUFX6  | 0.160 |   1.603 |    1.682 | 
     | acc/add_17_54/g973/A1             |   ^   | acc/add_17_54/FE_OCPN4_n_222 | OAI21X2   | 0.001 |   1.604 |    1.683 | 
     | acc/add_17_54/g973/Y              |   v   | acc/add_17_54/n_246          | OAI21X2   | 0.069 |   1.673 |    1.753 | 
     | acc/add_17_54/g1259/B             |   v   | acc/add_17_54/n_246          | XOR2XL    | 0.000 |   1.673 |    1.753 | 
     | acc/add_17_54/g1259/Y             |   ^   | acc/n_68                     | XOR2XL    | 0.168 |   1.841 |    1.921 | 
     | acc/accumulated_result_reg[27]/D  |   ^   | acc/n_68                     | DFFRHQX1  | 0.000 |   1.841 |    1.921 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.080 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.080 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.053 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.053 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.011 | 
     | acc/accumulated_result_reg[27]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.069 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin acc/accumulated_result_reg[22]/CK 
Endpoint:   acc/accumulated_result_reg[22]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.140
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.921
- Arrival Time                  1.835
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |           |       |   0.000 |    0.086 | 
     | clk__L1_I0/A                      |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.086 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.113 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.113 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.155 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.157 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1  | 0.358 |   0.428 |    0.515 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL    | 0.000 |   0.428 |    0.515 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.129 |   0.558 |    0.644 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.000 |   0.558 |    0.644 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL    | 0.205 |   0.762 |    0.849 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1   | 0.000 |   0.762 |    0.849 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1   | 0.287 |   1.049 |    1.135 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1    | 0.000 |   1.049 |    1.135 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1    | 0.249 |   1.298 |    1.385 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4   | 0.000 |   1.298 |    1.385 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4   | 0.119 |   1.417 |    1.503 | 
     | acc/add_17_54/FE_OCPC7_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6  | 0.000 |   1.417 |    1.503 | 
     | acc/add_17_54/FE_OCPC7_n_222/Y    |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKBUFX6  | 0.148 |   1.565 |    1.651 | 
     | acc/add_17_54/g976/A1             |   v   | acc/add_17_54/FE_OCPN7_n_222 | OAI21X1   | 0.000 |   1.565 |    1.651 | 
     | acc/add_17_54/g976/Y              |   ^   | acc/add_17_54/n_243          | OAI21X1   | 0.123 |   1.688 |    1.775 | 
     | acc/add_17_54/FE_RC_99_0/A        |   ^   | acc/add_17_54/n_243          | NAND2X1   | 0.000 |   1.688 |    1.775 | 
     | acc/add_17_54/FE_RC_99_0/Y        |   v   | acc/add_17_54/FE_RN_50_0     | NAND2X1   | 0.083 |   1.772 |    1.858 | 
     | acc/add_17_54/FE_RC_98_0/B0       |   v   | acc/add_17_54/FE_RN_50_0     | OAI21X1   | 0.000 |   1.772 |    1.858 | 
     | acc/add_17_54/FE_RC_98_0/Y        |   ^   | acc/n_74                     | OAI21X1   | 0.063 |   1.835 |    1.921 | 
     | acc/accumulated_result_reg[22]/D  |   ^   | acc/n_74                     | DFFRHQX1  | 0.000 |   1.835 |    1.921 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.086 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.086 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.060 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.060 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.017 | 
     | acc/accumulated_result_reg[22]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.015 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin acc/accumulated_result_reg[25]/CK 
Endpoint:   acc/accumulated_result_reg[25]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.133
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.928
- Arrival Time                  1.838
= Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                               |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                           |           |       |   0.000 |    0.090 | 
     | clk__L1_I0/A                      |   ^   | clk                           | CLKINVX20 | 0.000 |   0.000 |    0.090 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                    | CLKINVX20 | 0.026 |   0.027 |    0.116 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                    | CLKINVX20 | 0.000 |   0.027 |    0.116 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                    | CLKINVX20 | 0.043 |   0.069 |    0.159 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk__L2_N0                    | DFFRHQX1  | 0.000 |   0.069 |    0.159 | 
     | acc/accumulated_result_reg[16]/Q  |   ^   | mac_result[16]                | DFFRHQX1  | 0.381 |   0.450 |    0.540 | 
     | acc/add_17_54/g1204/B             |   ^   | mac_result[16]                | NAND2XL   | 0.000 |   0.450 |    0.540 | 
     | acc/add_17_54/g1204/Y             |   v   | acc/add_17_54/n_59            | NAND2XL   | 0.239 |   0.689 |    0.779 | 
     | acc/add_17_54/g1101/A0            |   v   | acc/add_17_54/n_59            | OAI21X1   | 0.000 |   0.689 |    0.779 | 
     | acc/add_17_54/g1101/Y             |   ^   | acc/add_17_54/n_139           | OAI21X1   | 0.208 |   0.897 |    0.987 | 
     | acc/add_17_54/g1060/A0            |   ^   | acc/add_17_54/n_139           | AOI21X1   | 0.000 |   0.897 |    0.987 | 
     | acc/add_17_54/g1060/Y             |   v   | acc/add_17_54/n_177           | AOI21X1   | 0.095 |   0.992 |    1.082 | 
     | acc/add_17_54/FE_OCPC34_n_177/A   |   v   | acc/add_17_54/n_177           | CLKBUFX2  | 0.000 |   0.992 |    1.082 | 
     | acc/add_17_54/FE_OCPC34_n_177/Y   |   v   | acc/add_17_54/FE_OCPN34_n_177 | CLKBUFX2  | 0.176 |   1.168 |    1.258 | 
     | acc/add_17_54/g1028/A1            |   v   | acc/add_17_54/FE_OCPN34_n_177 | OAI21X2   | 0.000 |   1.168 |    1.258 | 
     | acc/add_17_54/g1028/Y             |   ^   | acc/add_17_54/n_204           | OAI21X2   | 0.170 |   1.338 |    1.428 | 
     | acc/add_17_54/g1027/A             |   ^   | acc/add_17_54/n_204           | CLKINVX1  | 0.000 |   1.338 |    1.428 | 
     | acc/add_17_54/g1027/Y             |   v   | acc/add_17_54/n_203           | CLKINVX1  | 0.096 |   1.434 |    1.523 | 
     | acc/add_17_54/g995/A1             |   v   | acc/add_17_54/n_203           | OA21XL    | 0.000 |   1.434 |    1.523 | 
     | acc/add_17_54/g995/Y              |   v   | acc/add_17_54/n_231           | OA21XL    | 0.193 |   1.627 |    1.717 | 
     | acc/add_17_54/g975/B0             |   v   | acc/add_17_54/n_231           | OAI21X2   | 0.000 |   1.627 |    1.717 | 
     | acc/add_17_54/g975/Y              |   ^   | acc/add_17_54/n_244           | OAI21X2   | 0.068 |   1.695 |    1.785 | 
     | acc/add_17_54/FE_RC_57_0/B        |   ^   | acc/add_17_54/n_244           | NAND2X1   | 0.000 |   1.695 |    1.785 | 
     | acc/add_17_54/FE_RC_57_0/Y        |   v   | acc/add_17_54/FE_RN_25_0      | NAND2X1   | 0.083 |   1.778 |    1.868 | 
     | acc/add_17_54/FE_RC_56_0/B0       |   v   | acc/add_17_54/FE_RN_25_0      | OAI21X1   | 0.000 |   1.778 |    1.868 | 
     | acc/add_17_54/FE_RC_56_0/Y        |   ^   | acc/n_71                      | OAI21X1   | 0.060 |   1.838 |    1.928 | 
     | acc/accumulated_result_reg[25]/D  |   ^   | acc/n_71                      | DFFRHQX1  | 0.000 |   1.838 |    1.928 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.090 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.090 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.063 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.063 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.021 | 
     | acc/accumulated_result_reg[25]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.019 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin acc/accumulated_result_reg[18]/CK 
Endpoint:   acc/accumulated_result_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.135
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.925
- Arrival Time                  1.831
= Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |           |       |   0.000 |    0.094 | 
     | clk__L1_I0/A                      |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.094 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.121 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.121 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.163 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.165 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1  | 0.358 |   0.428 |    0.523 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL    | 0.000 |   0.428 |    0.523 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.129 |   0.558 |    0.652 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.000 |   0.558 |    0.652 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL    | 0.205 |   0.762 |    0.857 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1   | 0.000 |   0.762 |    0.857 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1   | 0.287 |   1.049 |    1.143 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1    | 0.000 |   1.049 |    1.143 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1    | 0.249 |   1.298 |    1.393 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4   | 0.000 |   1.298 |    1.393 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4   | 0.119 |   1.417 |    1.511 | 
     | acc/add_17_54/FE_OCPC7_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6  | 0.000 |   1.417 |    1.511 | 
     | acc/add_17_54/FE_OCPC7_n_222/Y    |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKBUFX6  | 0.148 |   1.565 |    1.659 | 
     | acc/add_17_54/g968/A1             |   v   | acc/add_17_54/FE_OCPN7_n_222 | OAI21X1   | 0.000 |   1.565 |    1.659 | 
     | acc/add_17_54/g968/Y              |   ^   | acc/add_17_54/n_251          | OAI21X1   | 0.124 |   1.689 |    1.783 | 
     | acc/add_17_54/FE_RC_101_0/A       |   ^   | acc/add_17_54/n_251          | NAND2X1   | 0.000 |   1.689 |    1.783 | 
     | acc/add_17_54/FE_RC_101_0/Y       |   v   | acc/add_17_54/FE_RN_51_0     | NAND2X1   | 0.083 |   1.772 |    1.866 | 
     | acc/add_17_54/FE_RC_100_0/B0      |   v   | acc/add_17_54/FE_RN_51_0     | OAI21X1   | 0.000 |   1.772 |    1.866 | 
     | acc/add_17_54/FE_RC_100_0/Y       |   ^   | acc/n_78                     | OAI21X1   | 0.059 |   1.831 |    1.925 | 
     | acc/accumulated_result_reg[18]/D  |   ^   | acc/n_78                     | DFFRHQX1  | 0.000 |   1.831 |    1.925 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.094 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.094 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.068 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.068 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.025 | 
     | acc/accumulated_result_reg[18]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.023 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin acc/accumulated_result_reg[26]/CK 
Endpoint:   acc/accumulated_result_reg[26]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.069
- Setup                         0.138
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.922
- Arrival Time                  1.827
= Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                          |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                      |           |       |   0.000 |    0.094 | 
     | clk__L1_I0/A                      |   ^   | clk                      | CLKINVX20 | 0.000 |   0.000 |    0.094 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0               | CLKINVX20 | 0.026 |   0.026 |    0.121 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0               | CLKINVX20 | 0.000 |   0.026 |    0.121 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0               | CLKINVX20 | 0.043 |   0.069 |    0.163 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk__L2_N0               | DFFRHQX1  | 0.000 |   0.069 |    0.164 | 
     | acc/accumulated_result_reg[16]/Q  |   ^   | mac_result[16]           | DFFRHQX1  | 0.381 |   0.450 |    0.545 | 
     | acc/add_17_54/g1195/B             |   ^   | mac_result[16]           | NOR2XL    | 0.000 |   0.450 |    0.545 | 
     | acc/add_17_54/g1195/Y             |   v   | acc/add_17_54/n_68       | NOR2XL    | 0.130 |   0.580 |    0.675 | 
     | acc/add_17_54/g1156/A             |   v   | acc/add_17_54/n_68       | NOR2XL    | 0.000 |   0.580 |    0.675 | 
     | acc/add_17_54/g1156/Y             |   ^   | acc/add_17_54/n_100      | NOR2XL    | 0.184 |   0.764 |    0.859 | 
     | acc/add_17_54/g1095/A             |   ^   | acc/add_17_54/n_100      | NAND2XL   | 0.000 |   0.764 |    0.859 | 
     | acc/add_17_54/g1095/Y             |   v   | acc/add_17_54/n_146      | NAND2XL   | 0.280 |   1.044 |    1.138 | 
     | acc/add_17_54/g1079/A             |   v   | acc/add_17_54/n_146      | NOR2X1    | 0.000 |   1.044 |    1.138 | 
     | acc/add_17_54/g1079/Y             |   ^   | acc/add_17_54/n_159      | NOR2X1    | 0.310 |   1.353 |    1.448 | 
     | acc/add_17_54/g1045/B             |   ^   | acc/add_17_54/n_159      | NAND2XL   | 0.000 |   1.353 |    1.448 | 
     | acc/add_17_54/g1045/Y             |   v   | acc/add_17_54/n_187      | NAND2XL   | 0.203 |   1.557 |    1.651 | 
     | acc/add_17_54/g971/A0             |   v   | acc/add_17_54/n_187      | OAI21X2   | 0.000 |   1.557 |    1.651 | 
     | acc/add_17_54/g971/Y              |   ^   | acc/add_17_54/n_248      | OAI21X2   | 0.131 |   1.687 |    1.782 | 
     | acc/add_17_54/FE_RC_50_0/A        |   ^   | acc/add_17_54/n_248      | NAND2X1   | 0.000 |   1.687 |    1.782 | 
     | acc/add_17_54/FE_RC_50_0/Y        |   v   | acc/add_17_54/FE_RN_22_0 | NAND2X1   | 0.078 |   1.765 |    1.860 | 
     | acc/add_17_54/FE_RC_49_0/B0       |   v   | acc/add_17_54/FE_RN_22_0 | OAI21X1   | 0.000 |   1.765 |    1.860 | 
     | acc/add_17_54/FE_RC_49_0/Y        |   ^   | acc/n_70                 | OAI21X1   | 0.062 |   1.827 |    1.922 | 
     | acc/accumulated_result_reg[26]/D  |   ^   | acc/n_70                 | DFFRHQX1  | 0.000 |   1.827 |    1.922 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.094 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.094 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.068 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.068 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.025 | 
     | acc/accumulated_result_reg[26]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.069 |   -0.025 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin acc/accumulated_result_reg[30]/CK 
Endpoint:   acc/accumulated_result_reg[30]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.069
- Setup                         0.137
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.922
- Arrival Time                  1.821
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |           |       |   0.000 |    0.101 | 
     | clk__L1_I0/A                      |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.101 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.127 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.127 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.170 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.171 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1  | 0.358 |   0.428 |    0.529 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL    | 0.000 |   0.428 |    0.529 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.129 |   0.558 |    0.658 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.000 |   0.558 |    0.658 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL    | 0.205 |   0.762 |    0.863 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1   | 0.000 |   0.762 |    0.863 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1   | 0.287 |   1.049 |    1.150 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1    | 0.000 |   1.049 |    1.150 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1    | 0.249 |   1.298 |    1.399 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4   | 0.000 |   1.298 |    1.399 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4   | 0.119 |   1.417 |    1.518 | 
     | acc/add_17_54/FE_OCPC4_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6  | 0.000 |   1.417 |    1.518 | 
     | acc/add_17_54/FE_OCPC4_n_222/Y    |   v   | acc/add_17_54/FE_OCPN4_n_222 | CLKBUFX6  | 0.162 |   1.579 |    1.680 | 
     | acc/add_17_54/g974/A1             |   v   | acc/add_17_54/FE_OCPN4_n_222 | OAI21X2   | 0.001 |   1.580 |    1.681 | 
     | acc/add_17_54/g974/Y              |   ^   | acc/add_17_54/n_245          | OAI21X2   | 0.100 |   1.680 |    1.781 | 
     | acc/add_17_54/FE_RC_48_0/B        |   ^   | acc/add_17_54/n_245          | NAND2X1   | 0.000 |   1.680 |    1.781 | 
     | acc/add_17_54/FE_RC_48_0/Y        |   v   | acc/add_17_54/FE_RN_21_0     | NAND2X1   | 0.080 |   1.760 |    1.861 | 
     | acc/add_17_54/FE_RC_47_0/B0       |   v   | acc/add_17_54/FE_RN_21_0     | OAI21X1   | 0.000 |   1.760 |    1.861 | 
     | acc/add_17_54/FE_RC_47_0/Y        |   ^   | acc/n_65                     | OAI21X1   | 0.061 |   1.821 |    1.922 | 
     | acc/accumulated_result_reg[30]/D  |   ^   | acc/n_65                     | DFFRHQX1  | 0.000 |   1.821 |    1.922 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.101 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.101 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.074 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.074 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.032 | 
     | acc/accumulated_result_reg[30]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.000 |   0.069 |   -0.031 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin acc/accumulated_result_reg[28]/CK 
Endpoint:   acc/accumulated_result_reg[28]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.069
- Setup                         0.147
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.913
- Arrival Time                  1.811
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |           |       |   0.000 |    0.102 | 
     | clk__L1_I0/A                      |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.102 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.128 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.128 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.171 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.172 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1  | 0.358 |   0.428 |    0.530 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL    | 0.000 |   0.428 |    0.530 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.129 |   0.558 |    0.659 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.000 |   0.558 |    0.659 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL    | 0.205 |   0.762 |    0.864 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1   | 0.000 |   0.762 |    0.864 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1   | 0.287 |   1.049 |    1.150 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1    | 0.000 |   1.049 |    1.150 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1    | 0.249 |   1.298 |    1.400 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4   | 0.000 |   1.298 |    1.400 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4   | 0.119 |   1.417 |    1.519 | 
     | acc/add_17_54/FE_OCPC4_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6  | 0.000 |   1.417 |    1.519 | 
     | acc/add_17_54/FE_OCPC4_n_222/Y    |   v   | acc/add_17_54/FE_OCPN4_n_222 | CLKBUFX6  | 0.162 |   1.579 |    1.681 | 
     | acc/add_17_54/g989/A1             |   v   | acc/add_17_54/FE_OCPN4_n_222 | OAI21X2   | 0.001 |   1.580 |    1.682 | 
     | acc/add_17_54/g989/Y              |   ^   | acc/add_17_54/n_237          | OAI21X2   | 0.099 |   1.680 |    1.781 | 
     | acc/add_17_54/FE_RC_59_0/A        |   ^   | acc/add_17_54/n_237          | CLKINVX1  | 0.000 |   1.680 |    1.781 | 
     | acc/add_17_54/FE_RC_59_0/Y        |   v   | acc/add_17_54/FE_RN_27_0     | CLKINVX1  | 0.050 |   1.730 |    1.831 | 
     | acc/add_17_54/FE_RC_58_0/B1       |   v   | acc/add_17_54/FE_RN_27_0     | OAI22X1   | 0.000 |   1.730 |    1.831 | 
     | acc/add_17_54/FE_RC_58_0/Y        |   ^   | acc/n_67                     | OAI22X1   | 0.081 |   1.811 |    1.913 | 
     | acc/accumulated_result_reg[28]/D  |   ^   | acc/n_67                     | DFFRHQX1  | 0.000 |   1.811 |    1.913 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.102 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.102 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.075 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.075 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.033 | 
     | acc/accumulated_result_reg[28]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.000 |   0.069 |   -0.032 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin acc/accumulated_result_reg[31]/CK 
Endpoint:   acc/accumulated_result_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.146
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.915
- Arrival Time                  1.809
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                          |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                      |           |       |   0.000 |    0.106 | 
     | clk__L1_I0/A                      |   ^   | clk                      | CLKINVX20 | 0.000 |   0.000 |    0.106 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0               | CLKINVX20 | 0.026 |   0.026 |    0.133 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0               | CLKINVX20 | 0.000 |   0.026 |    0.133 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0               | CLKINVX20 | 0.043 |   0.069 |    0.175 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk__L2_N0               | DFFRHQX1  | 0.000 |   0.069 |    0.176 | 
     | acc/accumulated_result_reg[16]/Q  |   ^   | mac_result[16]           | DFFRHQX1  | 0.381 |   0.450 |    0.556 | 
     | acc/add_17_54/g1195/B             |   ^   | mac_result[16]           | NOR2XL    | 0.000 |   0.450 |    0.556 | 
     | acc/add_17_54/g1195/Y             |   v   | acc/add_17_54/n_68       | NOR2XL    | 0.130 |   0.580 |    0.686 | 
     | acc/add_17_54/g1156/A             |   v   | acc/add_17_54/n_68       | NOR2XL    | 0.000 |   0.580 |    0.686 | 
     | acc/add_17_54/g1156/Y             |   ^   | acc/add_17_54/n_100      | NOR2XL    | 0.184 |   0.764 |    0.870 | 
     | acc/add_17_54/g1095/A             |   ^   | acc/add_17_54/n_100      | NAND2XL   | 0.000 |   0.764 |    0.870 | 
     | acc/add_17_54/g1095/Y             |   v   | acc/add_17_54/n_146      | NAND2XL   | 0.280 |   1.044 |    1.150 | 
     | acc/add_17_54/g1079/A             |   v   | acc/add_17_54/n_146      | NOR2X1    | 0.000 |   1.044 |    1.150 | 
     | acc/add_17_54/g1079/Y             |   ^   | acc/add_17_54/n_159      | NOR2X1    | 0.310 |   1.353 |    1.459 | 
     | acc/add_17_54/g1047/A             |   ^   | acc/add_17_54/n_159      | NAND2XL   | 0.000 |   1.353 |    1.459 | 
     | acc/add_17_54/g1047/Y             |   v   | acc/add_17_54/n_185      | NAND2XL   | 0.192 |   1.546 |    1.652 | 
     | acc/add_17_54/g981/A0             |   v   | acc/add_17_54/n_185      | OAI21X2   | 0.000 |   1.546 |    1.652 | 
     | acc/add_17_54/g981/Y              |   ^   | acc/add_17_54/n_238      | OAI21X2   | 0.129 |   1.675 |    1.781 | 
     | acc/add_17_54/FE_RC_96_0/A        |   ^   | acc/add_17_54/n_238      | CLKINVX1  | 0.000 |   1.675 |    1.781 | 
     | acc/add_17_54/FE_RC_96_0/Y        |   v   | acc/add_17_54/FE_RN_49_0 | CLKINVX1  | 0.054 |   1.729 |    1.835 | 
     | acc/add_17_54/FE_RC_95_0/B1       |   v   | acc/add_17_54/FE_RN_49_0 | OAI22X1   | 0.000 |   1.729 |    1.835 | 
     | acc/add_17_54/FE_RC_95_0/Y        |   ^   | acc/n_64                 | OAI22X1   | 0.080 |   1.809 |    1.915 | 
     | acc/accumulated_result_reg[31]/D  |   ^   | acc/n_64                 | DFFRHQX1  | 0.000 |   1.809 |    1.915 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.106 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.106 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.080 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.080 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.037 | 
     | acc/accumulated_result_reg[31]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.035 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin acc/accumulated_result_reg[24]/CK 
Endpoint:   acc/accumulated_result_reg[24]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.134
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.927
- Arrival Time                  1.816
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |           |       |   0.000 |    0.110 | 
     | clk__L1_I0/A                      |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.110 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.137 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.137 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.179 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.181 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1  | 0.358 |   0.428 |    0.538 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL    | 0.000 |   0.428 |    0.538 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.129 |   0.558 |    0.668 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.000 |   0.558 |    0.668 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL    | 0.205 |   0.762 |    0.872 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1   | 0.000 |   0.762 |    0.872 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1   | 0.287 |   1.049 |    1.159 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1    | 0.000 |   1.049 |    1.159 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1    | 0.249 |   1.298 |    1.409 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4   | 0.000 |   1.298 |    1.409 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4   | 0.119 |   1.417 |    1.527 | 
     | acc/add_17_54/FE_OCPC4_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6  | 0.000 |   1.417 |    1.527 | 
     | acc/add_17_54/FE_OCPC4_n_222/Y    |   v   | acc/add_17_54/FE_OCPN4_n_222 | CLKBUFX6  | 0.162 |   1.579 |    1.690 | 
     | acc/add_17_54/g980/A1             |   v   | acc/add_17_54/FE_OCPN4_n_222 | OAI21X2   | 0.001 |   1.580 |    1.691 | 
     | acc/add_17_54/g980/Y              |   ^   | acc/add_17_54/n_239          | OAI21X2   | 0.099 |   1.680 |    1.790 | 
     | acc/add_17_54/FE_RC_55_0/B        |   ^   | acc/add_17_54/n_239          | NAND2X1   | 0.000 |   1.680 |    1.790 | 
     | acc/add_17_54/FE_RC_55_0/Y        |   v   | acc/add_17_54/FE_RN_24_0     | NAND2X1   | 0.078 |   1.757 |    1.868 | 
     | acc/add_17_54/FE_RC_54_0/B0       |   v   | acc/add_17_54/FE_RN_24_0     | OAI21X1   | 0.000 |   1.757 |    1.868 | 
     | acc/add_17_54/FE_RC_54_0/Y        |   ^   | acc/n_72                     | OAI21X1   | 0.059 |   1.816 |    1.927 | 
     | acc/accumulated_result_reg[24]/D  |   ^   | acc/n_72                     | DFFRHQX1  | 0.000 |   1.816 |    1.927 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.110 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.110 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.084 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.084 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.041 | 
     | acc/accumulated_result_reg[24]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.039 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin acc/accumulated_result_reg[29]/CK 
Endpoint:   acc/accumulated_result_reg[29]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.069
- Setup                         0.135
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.925
- Arrival Time                  1.813
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |           |       |   0.000 |    0.112 | 
     | clk__L1_I0/A                      |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.112 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.138 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.138 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.181 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.182 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1  | 0.358 |   0.428 |    0.540 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL    | 0.000 |   0.428 |    0.540 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.129 |   0.558 |    0.669 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.000 |   0.558 |    0.669 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL    | 0.205 |   0.762 |    0.874 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1   | 0.000 |   0.762 |    0.874 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1   | 0.287 |   1.049 |    1.161 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1    | 0.000 |   1.049 |    1.161 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1    | 0.249 |   1.298 |    1.410 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4   | 0.000 |   1.298 |    1.410 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4   | 0.119 |   1.417 |    1.529 | 
     | acc/add_17_54/FE_OCPC4_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6  | 0.000 |   1.417 |    1.529 | 
     | acc/add_17_54/FE_OCPC4_n_222/Y    |   v   | acc/add_17_54/FE_OCPN4_n_222 | CLKBUFX6  | 0.162 |   1.579 |    1.691 | 
     | acc/add_17_54/g970/A1             |   v   | acc/add_17_54/FE_OCPN4_n_222 | OAI21X2   | 0.001 |   1.580 |    1.692 | 
     | acc/add_17_54/g970/Y              |   ^   | acc/add_17_54/n_249          | OAI21X2   | 0.097 |   1.677 |    1.789 | 
     | acc/add_17_54/FE_RC_521_0/B       |   ^   | acc/add_17_54/n_249          | NAND2X1   | 0.000 |   1.677 |    1.789 | 
     | acc/add_17_54/FE_RC_521_0/Y       |   v   | acc/add_17_54/FE_RN_389_0    | NAND2X1   | 0.078 |   1.755 |    1.867 | 
     | acc/add_17_54/FE_RC_520_0/B0      |   v   | acc/add_17_54/FE_RN_389_0    | OAI21X1   | 0.000 |   1.755 |    1.867 | 
     | acc/add_17_54/FE_RC_520_0/Y       |   ^   | acc/n_66                     | OAI21X1   | 0.058 |   1.813 |    1.925 | 
     | acc/accumulated_result_reg[29]/D  |   ^   | acc/n_66                     | DFFRHQX1  | 0.000 |   1.813 |    1.925 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.112 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.112 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.085 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.085 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.043 | 
     | acc/accumulated_result_reg[29]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.069 |   -0.042 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin acc/accumulated_result_reg[23]/CK 
Endpoint:   acc/accumulated_result_reg[23]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.135
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.926
- Arrival Time                  1.813
= Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |           |       |   0.000 |    0.113 | 
     | clk__L1_I0/A                      |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.113 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.140 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.140 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.182 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.184 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1  | 0.358 |   0.428 |    0.541 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL    | 0.000 |   0.428 |    0.541 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.129 |   0.558 |    0.671 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.000 |   0.558 |    0.671 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL    | 0.205 |   0.762 |    0.875 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1   | 0.000 |   0.762 |    0.875 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1   | 0.287 |   1.049 |    1.162 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1    | 0.000 |   1.049 |    1.162 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1    | 0.249 |   1.298 |    1.412 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4   | 0.000 |   1.298 |    1.412 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4   | 0.119 |   1.417 |    1.530 | 
     | acc/add_17_54/FE_OCPC4_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6  | 0.000 |   1.417 |    1.530 | 
     | acc/add_17_54/FE_OCPC4_n_222/Y    |   v   | acc/add_17_54/FE_OCPN4_n_222 | CLKBUFX6  | 0.162 |   1.579 |    1.693 | 
     | acc/add_17_54/g977/A1             |   v   | acc/add_17_54/FE_OCPN4_n_222 | OAI21X2   | 0.001 |   1.580 |    1.694 | 
     | acc/add_17_54/g977/Y              |   ^   | acc/add_17_54/n_242          | OAI21X2   | 0.097 |   1.677 |    1.790 | 
     | acc/add_17_54/FE_RC_53_0/B        |   ^   | acc/add_17_54/n_242          | NAND2X1   | 0.000 |   1.677 |    1.790 | 
     | acc/add_17_54/FE_RC_53_0/Y        |   v   | acc/add_17_54/FE_RN_23_0     | NAND2X1   | 0.078 |   1.755 |    1.868 | 
     | acc/add_17_54/FE_RC_52_0/B0       |   v   | acc/add_17_54/FE_RN_23_0     | OAI21X1   | 0.000 |   1.755 |    1.868 | 
     | acc/add_17_54/FE_RC_52_0/Y        |   ^   | acc/n_73                     | OAI21X1   | 0.058 |   1.813 |    1.926 | 
     | acc/accumulated_result_reg[23]/D  |   ^   | acc/n_73                     | DFFRHQX1  | 0.000 |   1.813 |    1.926 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.113 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.113 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.087 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.087 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.044 | 
     | acc/accumulated_result_reg[23]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.042 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin acc/accumulated_result_reg[17]/CK 
Endpoint:   acc/accumulated_result_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.069
- Setup                         0.148
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.911
- Arrival Time                  1.791
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |           |       |   0.000 |    0.120 | 
     | clk__L1_I0/A                      |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.120 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.147 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.147 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.189 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.191 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1  | 0.358 |   0.428 |    0.549 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL    | 0.000 |   0.428 |    0.549 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.129 |   0.558 |    0.678 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.000 |   0.558 |    0.678 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL    | 0.205 |   0.762 |    0.883 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1   | 0.000 |   0.762 |    0.883 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1   | 0.287 |   1.049 |    1.169 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1    | 0.000 |   1.049 |    1.169 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1    | 0.249 |   1.298 |    1.419 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4   | 0.000 |   1.298 |    1.419 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4   | 0.119 |   1.417 |    1.538 | 
     | acc/add_17_54/FE_OCPC7_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6  | 0.000 |   1.417 |    1.538 | 
     | acc/add_17_54/FE_OCPC7_n_222/Y    |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKBUFX6  | 0.148 |   1.565 |    1.685 | 
     | acc/add_17_54/FE_RC_40_0/A1       |   v   | acc/add_17_54/FE_OCPN7_n_222 | OAI21X2   | 0.000 |   1.565 |    1.685 | 
     | acc/add_17_54/FE_RC_40_0/Y        |   ^   | acc/add_17_54/n_250          | OAI21X2   | 0.092 |   1.656 |    1.777 | 
     | acc/add_17_54/FE_RC_45_0/A        |   ^   | acc/add_17_54/n_250          | CLKINVX1  | 0.000 |   1.656 |    1.777 | 
     | acc/add_17_54/FE_RC_45_0/Y        |   v   | acc/add_17_54/FE_RN_20_0     | CLKINVX1  | 0.051 |   1.708 |    1.828 | 
     | acc/add_17_54/FE_RC_44_0/B1       |   v   | acc/add_17_54/FE_RN_20_0     | OAI22X1   | 0.000 |   1.708 |    1.828 | 
     | acc/add_17_54/FE_RC_44_0/Y        |   ^   | acc/n_79                     | OAI22X1   | 0.083 |   1.791 |    1.911 | 
     | acc/accumulated_result_reg[17]/D  |   ^   | acc/n_79                     | DFFRHQX1  | 0.000 |   1.791 |    1.911 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.120 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.120 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.094 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.094 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.051 | 
     | acc/accumulated_result_reg[17]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.069 |   -0.051 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin acc/accumulated_result_reg[20]/CK 
Endpoint:   acc/accumulated_result_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.134
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.927
- Arrival Time                  1.803
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |           |       |   0.000 |    0.124 | 
     | clk__L1_I0/A                      |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.124 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.150 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.150 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.193 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.194 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1  | 0.358 |   0.428 |    0.552 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL    | 0.000 |   0.428 |    0.552 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.129 |   0.558 |    0.681 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.000 |   0.558 |    0.681 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL    | 0.205 |   0.762 |    0.886 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1   | 0.000 |   0.762 |    0.886 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1   | 0.287 |   1.049 |    1.173 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1    | 0.000 |   1.049 |    1.173 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1    | 0.249 |   1.298 |    1.422 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4   | 0.000 |   1.298 |    1.422 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4   | 0.119 |   1.417 |    1.541 | 
     | acc/add_17_54/FE_OCPC7_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6  | 0.000 |   1.417 |    1.541 | 
     | acc/add_17_54/FE_OCPC7_n_222/Y    |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKBUFX6  | 0.148 |   1.565 |    1.689 | 
     | acc/add_17_54/g979/A1             |   v   | acc/add_17_54/FE_OCPN7_n_222 | OAI21X2   | 0.000 |   1.565 |    1.689 | 
     | acc/add_17_54/g979/Y              |   ^   | acc/add_17_54/n_240          | OAI21X2   | 0.093 |   1.657 |    1.781 | 
     | acc/add_17_54/FE_RC_512_0/B       |   ^   | acc/add_17_54/n_240          | NAND2X1   | 0.000 |   1.657 |    1.781 | 
     | acc/add_17_54/FE_RC_512_0/Y       |   v   | acc/add_17_54/FE_RN_384_0    | NAND2X1   | 0.084 |   1.741 |    1.865 | 
     | acc/add_17_54/FE_RC_511_0/B0      |   v   | acc/add_17_54/FE_RN_384_0    | OAI21X1   | 0.000 |   1.741 |    1.865 | 
     | acc/add_17_54/FE_RC_511_0/Y       |   ^   | acc/n_76                     | OAI21X1   | 0.061 |   1.803 |    1.927 | 
     | acc/accumulated_result_reg[20]/D  |   ^   | acc/n_76                     | DFFRHQX1  | 0.000 |   1.803 |    1.927 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.124 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.124 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.097 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.097 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.055 | 
     | acc/accumulated_result_reg[20]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.053 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin acc/accumulated_result_reg[21]/CK 
Endpoint:   acc/accumulated_result_reg[21]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.133
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.928
- Arrival Time                  1.795
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |           |       |   0.000 |    0.133 | 
     | clk__L1_I0/A                      |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.133 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.159 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.159 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.202 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.203 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1  | 0.358 |   0.428 |    0.561 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL    | 0.000 |   0.428 |    0.561 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.129 |   0.558 |    0.690 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.000 |   0.558 |    0.690 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL    | 0.205 |   0.762 |    0.895 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1   | 0.000 |   0.762 |    0.895 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1   | 0.287 |   1.049 |    1.182 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1    | 0.000 |   1.049 |    1.182 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1    | 0.249 |   1.298 |    1.431 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4   | 0.000 |   1.298 |    1.431 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4   | 0.119 |   1.417 |    1.550 | 
     | acc/add_17_54/FE_OCPC7_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6  | 0.000 |   1.417 |    1.550 | 
     | acc/add_17_54/FE_OCPC7_n_222/Y    |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKBUFX6  | 0.148 |   1.565 |    1.697 | 
     | acc/add_17_54/g972/A1             |   v   | acc/add_17_54/FE_OCPN7_n_222 | OAI21X2   | 0.000 |   1.565 |    1.697 | 
     | acc/add_17_54/g972/Y              |   ^   | acc/add_17_54/n_247          | OAI21X2   | 0.094 |   1.659 |    1.792 | 
     | acc/add_17_54/FE_RC_518_0/B       |   ^   | acc/add_17_54/n_247          | NAND2X1   | 0.000 |   1.659 |    1.792 | 
     | acc/add_17_54/FE_RC_518_0/Y       |   v   | acc/add_17_54/FE_RN_386_0    | NAND2X1   | 0.078 |   1.737 |    1.870 | 
     | acc/add_17_54/FE_RC_517_0/B0      |   v   | acc/add_17_54/FE_RN_386_0    | OAI21X1   | 0.000 |   1.737 |    1.870 | 
     | acc/add_17_54/FE_RC_517_0/Y       |   ^   | acc/n_75                     | OAI21X1   | 0.058 |   1.795 |    1.928 | 
     | acc/accumulated_result_reg[21]/D  |   ^   | acc/n_75                     | DFFRHQX1  | 0.000 |   1.795 |    1.928 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.133 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.133 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.106 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.106 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.064 | 
     | acc/accumulated_result_reg[21]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.062 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin acc/accumulated_result_reg[16]/CK 
Endpoint:   acc/accumulated_result_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.069
- Setup                         0.134
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.925
- Arrival Time                  1.778
= Slack Time                    0.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |           |       |   0.000 |    0.147 | 
     | clk__L1_I0/A                      |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.147 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.174 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.174 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.216 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.217 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1  | 0.358 |   0.428 |    0.575 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL    | 0.000 |   0.428 |    0.575 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.129 |   0.558 |    0.705 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL    | 0.000 |   0.558 |    0.705 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL    | 0.205 |   0.762 |    0.909 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1   | 0.000 |   0.762 |    0.909 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1   | 0.287 |   1.049 |    1.196 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1    | 0.000 |   1.049 |    1.196 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1    | 0.249 |   1.298 |    1.445 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4   | 0.000 |   1.298 |    1.445 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4   | 0.119 |   1.417 |    1.564 | 
     | acc/add_17_54/FE_OCPC7_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6  | 0.000 |   1.417 |    1.564 | 
     | acc/add_17_54/FE_OCPC7_n_222/Y    |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKBUFX6  | 0.148 |   1.565 |    1.712 | 
     | acc/add_17_54/g1003/A             |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKINVX1  | 0.000 |   1.565 |    1.712 | 
     | acc/add_17_54/g1003/Y             |   ^   | acc/add_17_54/n_223          | CLKINVX1  | 0.061 |   1.626 |    1.773 | 
     | acc/add_17_54/g991/B              |   ^   | acc/add_17_54/n_223          | NAND2XL   | 0.000 |   1.626 |    1.773 | 
     | acc/add_17_54/g991/Y              |   v   | acc/add_17_54/n_235          | NAND2XL   | 0.086 |   1.712 |    1.859 | 
     | acc/add_17_54/g990/B0             |   v   | acc/add_17_54/n_235          | OAI21X1   | 0.000 |   1.712 |    1.859 | 
     | acc/add_17_54/g990/Y              |   ^   | acc/n_81                     | OAI21X1   | 0.066 |   1.778 |    1.925 | 
     | acc/accumulated_result_reg[16]/D  |   ^   | acc/n_81                     | DFFRHQX1  | 0.000 |   1.778 |    1.925 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.147 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.147 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.121 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.121 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.078 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.000 |   0.069 |   -0.078 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin acc/accumulated_result_reg[15]/CK 
Endpoint:   acc/accumulated_result_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.130
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.931
- Arrival Time                  1.695
= Slack Time                    0.236
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                     |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                 |           |       |   0.000 |    0.236 | 
     | clk__L1_I0/A                      |   ^   | clk                 | CLKINVX20 | 0.000 |   0.000 |    0.236 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0          | CLKINVX20 | 0.026 |   0.027 |    0.262 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0          | CLKINVX20 | 0.000 |   0.027 |    0.262 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0          | CLKINVX20 | 0.043 |   0.069 |    0.305 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0          | DFFRHQX1  | 0.001 |   0.070 |    0.306 | 
     | acc/accumulated_result_reg[10]/Q  |   v   | mac_result[10]      | DFFRHQX1  | 0.364 |   0.435 |    0.670 | 
     | acc/add_17_54/g1188/B             |   v   | mac_result[10]      | NOR2XL    | 0.000 |   0.435 |    0.670 | 
     | acc/add_17_54/g1188/Y             |   ^   | acc/add_17_54/n_76  | NOR2XL    | 0.267 |   0.701 |    0.937 | 
     | acc/add_17_54/g1123/A             |   ^   | acc/add_17_54/n_76  | NOR2XL    | 0.000 |   0.701 |    0.937 | 
     | acc/add_17_54/g1123/Y             |   v   | acc/add_17_54/n_121 | NOR2XL    | 0.153 |   0.854 |    1.090 | 
     | acc/add_17_54/g1061/A1            |   v   | acc/add_17_54/n_121 | AOI21X1   | 0.000 |   0.854 |    1.090 | 
     | acc/add_17_54/g1061/Y             |   ^   | acc/add_17_54/n_175 | AOI21X1   | 0.262 |   1.117 |    1.352 | 
     | acc/add_17_54/g1039/B             |   ^   | acc/add_17_54/n_175 | NOR2XL    | 0.000 |   1.117 |    1.352 | 
     | acc/add_17_54/g1039/Y             |   v   | acc/add_17_54/n_193 | NOR2XL    | 0.090 |   1.207 |    1.442 | 
     | acc/add_17_54/g1033/C0            |   v   | acc/add_17_54/n_193 | AOI211X1  | 0.000 |   1.207 |    1.442 | 
     | acc/add_17_54/g1033/Y             |   ^   | acc/add_17_54/n_198 | AOI211X1  | 0.150 |   1.356 |    1.592 | 
     | acc/add_17_54/FE_RC_501_0/B0      |   ^   | acc/add_17_54/n_198 | OAI31X1   | 0.000 |   1.356 |    1.592 | 
     | acc/add_17_54/FE_RC_501_0/Y       |   v   | acc/add_17_54/n_227 | OAI31X1   | 0.118 |   1.474 |    1.710 | 
     | acc/add_17_54/g1256/B             |   v   | acc/add_17_54/n_227 | XNOR2XL   | 0.000 |   1.474 |    1.710 | 
     | acc/add_17_54/g1256/Y             |   ^   | acc/n_82            | XNOR2XL   | 0.221 |   1.695 |    1.931 | 
     | acc/accumulated_result_reg[15]/D  |   ^   | acc/n_82            | DFFRHQX1  | 0.000 |   1.695 |    1.931 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.236 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.236 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.209 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.209 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.167 | 
     | acc/accumulated_result_reg[15]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.165 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin acc/accumulated_result_reg[13]/CK 
Endpoint:   acc/accumulated_result_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.131
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.930
- Arrival Time                  1.637
= Slack Time                    0.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                     |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                 |           |       |   0.000 |    0.293 | 
     | clk__L1_I0/A                      |   ^   | clk                 | CLKINVX20 | 0.000 |   0.000 |    0.293 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0          | CLKINVX20 | 0.026 |   0.027 |    0.320 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0          | CLKINVX20 | 0.000 |   0.027 |    0.320 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0          | CLKINVX20 | 0.043 |   0.069 |    0.362 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0          | DFFRHQX1  | 0.001 |   0.070 |    0.364 | 
     | acc/accumulated_result_reg[10]/Q  |   v   | mac_result[10]      | DFFRHQX1  | 0.364 |   0.435 |    0.728 | 
     | acc/add_17_54/g1188/B             |   v   | mac_result[10]      | NOR2XL    | 0.000 |   0.435 |    0.728 | 
     | acc/add_17_54/g1188/Y             |   ^   | acc/add_17_54/n_76  | NOR2XL    | 0.267 |   0.701 |    0.995 | 
     | acc/add_17_54/g1123/A             |   ^   | acc/add_17_54/n_76  | NOR2XL    | 0.000 |   0.701 |    0.995 | 
     | acc/add_17_54/g1123/Y             |   v   | acc/add_17_54/n_121 | NOR2XL    | 0.153 |   0.854 |    1.148 | 
     | acc/add_17_54/g1061/A1            |   v   | acc/add_17_54/n_121 | AOI21X1   | 0.000 |   0.854 |    1.148 | 
     | acc/add_17_54/g1061/Y             |   ^   | acc/add_17_54/n_175 | AOI21X1   | 0.262 |   1.117 |    1.410 | 
     | acc/add_17_54/g1017/A1            |   ^   | acc/add_17_54/n_175 | OA21XL    | 0.000 |   1.117 |    1.410 | 
     | acc/add_17_54/g1017/Y             |   ^   | acc/add_17_54/n_210 | OA21XL    | 0.208 |   1.325 |    1.618 | 
     | acc/add_17_54/FE_RC_482_0/B0      |   ^   | acc/add_17_54/n_210 | OAI31X2   | 0.000 |   1.325 |    1.618 | 
     | acc/add_17_54/FE_RC_482_0/Y       |   v   | acc/add_17_54/n_230 | OAI31X2   | 0.088 |   1.413 |    1.707 | 
     | acc/add_17_54/g1253/B             |   v   | acc/add_17_54/n_230 | XNOR2XL   | 0.000 |   1.413 |    1.707 | 
     | acc/add_17_54/g1253/Y             |   ^   | acc/n_84            | XNOR2XL   | 0.223 |   1.637 |    1.930 | 
     | acc/accumulated_result_reg[13]/D  |   ^   | acc/n_84            | DFFRHQX1  | 0.000 |   1.637 |    1.930 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.293 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.293 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.267 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.267 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.224 | 
     | acc/accumulated_result_reg[13]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.223 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin acc/accumulated_result_reg[14]/CK 
Endpoint:   acc/accumulated_result_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.133
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.928
- Arrival Time                  1.627
= Slack Time                    0.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                     |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                 |           |       |   0.000 |    0.300 | 
     | clk__L1_I0/A                      |   ^   | clk                 | CLKINVX20 | 0.000 |   0.000 |    0.300 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0          | CLKINVX20 | 0.026 |   0.027 |    0.327 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0          | CLKINVX20 | 0.000 |   0.027 |    0.327 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0          | CLKINVX20 | 0.043 |   0.069 |    0.369 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0          | DFFRHQX1  | 0.001 |   0.070 |    0.370 | 
     | acc/accumulated_result_reg[10]/Q  |   v   | mac_result[10]      | DFFRHQX1  | 0.364 |   0.435 |    0.735 | 
     | acc/add_17_54/g1188/B             |   v   | mac_result[10]      | NOR2XL    | 0.000 |   0.435 |    0.735 | 
     | acc/add_17_54/g1188/Y             |   ^   | acc/add_17_54/n_76  | NOR2XL    | 0.267 |   0.701 |    1.002 | 
     | acc/add_17_54/g1123/A             |   ^   | acc/add_17_54/n_76  | NOR2XL    | 0.000 |   0.701 |    1.002 | 
     | acc/add_17_54/g1123/Y             |   v   | acc/add_17_54/n_121 | NOR2XL    | 0.153 |   0.854 |    1.154 | 
     | acc/add_17_54/g1061/A1            |   v   | acc/add_17_54/n_121 | AOI21X1   | 0.000 |   0.854 |    1.154 | 
     | acc/add_17_54/g1061/Y             |   ^   | acc/add_17_54/n_175 | AOI21X1   | 0.262 |   1.117 |    1.417 | 
     | acc/add_17_54/g1016/A1N           |   ^   | acc/add_17_54/n_175 | AOI2BB1XL | 0.000 |   1.117 |    1.417 | 
     | acc/add_17_54/g1016/Y             |   ^   | acc/add_17_54/n_211 | AOI2BB1XL | 0.180 |   1.297 |    1.597 | 
     | acc/add_17_54/FE_RC_498_0/B0      |   ^   | acc/add_17_54/n_211 | OAI31X1   | 0.000 |   1.297 |    1.597 | 
     | acc/add_17_54/FE_RC_498_0/Y       |   v   | acc/add_17_54/n_229 | OAI31X1   | 0.115 |   1.412 |    1.712 | 
     | acc/add_17_54/g1260/B             |   v   | acc/add_17_54/n_229 | XNOR2XL   | 0.000 |   1.412 |    1.712 | 
     | acc/add_17_54/g1260/Y             |   ^   | acc/n_83            | XNOR2XL   | 0.215 |   1.627 |    1.928 | 
     | acc/accumulated_result_reg[14]/D  |   ^   | acc/n_83            | DFFRHQX1  | 0.000 |   1.627 |    1.928 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.300 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.300 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.274 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.274 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.231 | 
     | acc/accumulated_result_reg[14]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.229 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin acc/accumulated_result_reg[9]/CK 
Endpoint:   acc/accumulated_result_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.070
- Setup                         0.140
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.920
- Arrival Time                  1.453
= Slack Time                    0.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                           |           |       |   0.000 |    0.467 | 
     | clk__L1_I0/A                     |   ^   | clk                           | CLKINVX20 | 0.000 |   0.000 |    0.467 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                    | CLKINVX20 | 0.026 |   0.027 |    0.494 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                    | CLKINVX20 | 0.000 |   0.027 |    0.494 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                    | CLKINVX20 | 0.043 |   0.069 |    0.536 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0                    | DFFRHQX1  | 0.001 |   0.070 |    0.538 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                 | DFFRHQX1  | 0.405 |   0.475 |    0.943 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                 | NAND2X2   | 0.000 |   0.475 |    0.943 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132           | NAND2X2   | 0.089 |   0.564 |    1.031 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132           | NAND2X2   | 0.000 |   0.564 |    1.031 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170           | NAND2X2   | 0.114 |   0.678 |    1.145 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170           | NOR2X4    | 0.000 |   0.678 |    1.145 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178           | NOR2X4    | 0.094 |   0.771 |    1.239 | 
     | acc/add_17_54/g1037/A            |   ^   | acc/add_17_54/n_178           | CLKAND2X6 | 0.000 |   0.771 |    1.239 | 
     | acc/add_17_54/g1037/Y            |   ^   | acc/add_17_54/n_195           | CLKAND2X6 | 0.115 |   0.886 |    1.353 | 
     | acc/add_17_54/FE_RC_17_0/B       |   ^   | acc/add_17_54/n_195           | NAND2X4   | 0.000 |   0.886 |    1.353 | 
     | acc/add_17_54/FE_RC_17_0/Y       |   v   | acc/add_17_54/n_311           | NAND2X4   | 0.067 |   0.953 |    1.420 | 
     | acc/add_17_54/FE_OCPC6_n_311/A   |   v   | acc/add_17_54/n_311           | CLKBUFX3  | 0.000 |   0.953 |    1.420 | 
     | acc/add_17_54/FE_OCPC6_n_311/Y   |   v   | acc/add_17_54/FE_OCPN6_n_311  | CLKBUFX3  | 0.148 |   1.100 |    1.568 | 
     | acc/add_17_54/FE_OCPC24_n_311/A  |   v   | acc/add_17_54/FE_OCPN6_n_311  | INVX1     | 0.000 |   1.100 |    1.568 | 
     | acc/add_17_54/FE_OCPC24_n_311/Y  |   ^   | acc/add_17_54/FE_OCPN24_n_311 | INVX1     | 0.066 |   1.166 |    1.633 | 
     | acc/add_17_54/g993/A1            |   ^   | acc/add_17_54/FE_OCPN24_n_311 | OAI21X1   | 0.000 |   1.166 |    1.633 | 
     | acc/add_17_54/g993/Y             |   v   | acc/add_17_54/n_233           | OAI21X1   | 0.065 |   1.231 |    1.699 | 
     | acc/add_17_54/g1263/A            |   v   | acc/add_17_54/n_233           | XNOR2XL   | 0.000 |   1.231 |    1.699 | 
     | acc/add_17_54/g1263/Y            |   ^   | acc/n_88                      | XNOR2XL   | 0.221 |   1.453 |    1.920 | 
     | acc/accumulated_result_reg[9]/D  |   ^   | acc/n_88                      | DFFRHQX1  | 0.000 |   1.453 |    1.920 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.467 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.467 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.441 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.441 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.398 | 
     | acc/accumulated_result_reg[9]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.398 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin acc/accumulated_result_reg[12]/CK 
Endpoint:   acc/accumulated_result_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.131
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.929
- Arrival Time                  1.457
= Slack Time                    0.472
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                           |           |       |   0.000 |    0.472 | 
     | clk__L1_I0/A                     |   ^   | clk                           | CLKINVX20 | 0.000 |   0.000 |    0.472 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                    | CLKINVX20 | 0.026 |   0.027 |    0.499 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                    | CLKINVX20 | 0.000 |   0.027 |    0.499 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                    | CLKINVX20 | 0.043 |   0.069 |    0.541 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0                    | DFFRHQX1  | 0.001 |   0.070 |    0.542 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                 | DFFRHQX1  | 0.405 |   0.475 |    0.947 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                 | NAND2X2   | 0.000 |   0.475 |    0.947 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132           | NAND2X2   | 0.089 |   0.564 |    1.036 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132           | NAND2X2   | 0.000 |   0.564 |    1.036 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170           | NAND2X2   | 0.114 |   0.678 |    1.150 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170           | NOR2X4    | 0.000 |   0.678 |    1.150 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178           | NOR2X4    | 0.094 |   0.771 |    1.243 | 
     | acc/add_17_54/g1037/A            |   ^   | acc/add_17_54/n_178           | CLKAND2X6 | 0.000 |   0.771 |    1.243 | 
     | acc/add_17_54/g1037/Y            |   ^   | acc/add_17_54/n_195           | CLKAND2X6 | 0.115 |   0.886 |    1.358 | 
     | acc/add_17_54/FE_RC_17_0/B       |   ^   | acc/add_17_54/n_195           | NAND2X4   | 0.000 |   0.886 |    1.358 | 
     | acc/add_17_54/FE_RC_17_0/Y       |   v   | acc/add_17_54/n_311           | NAND2X4   | 0.067 |   0.953 |    1.425 | 
     | acc/add_17_54/FE_OCPC6_n_311/A   |   v   | acc/add_17_54/n_311           | CLKBUFX3  | 0.000 |   0.953 |    1.425 | 
     | acc/add_17_54/FE_OCPC6_n_311/Y   |   v   | acc/add_17_54/FE_OCPN6_n_311  | CLKBUFX3  | 0.148 |   1.100 |    1.573 | 
     | acc/add_17_54/FE_OCPC20_n_311/A  |   v   | acc/add_17_54/FE_OCPN6_n_311  | INVX1     | 0.000 |   1.100 |    1.573 | 
     | acc/add_17_54/FE_OCPC20_n_311/Y  |   ^   | acc/add_17_54/FE_OCPN20_n_311 | INVX1     | 0.071 |   1.171 |    1.643 | 
     | acc/add_17_54/g1002/A1           |   ^   | acc/add_17_54/FE_OCPN20_n_311 | OAI21X2   | 0.000 |   1.171 |    1.643 | 
     | acc/add_17_54/g1002/Y            |   v   | acc/add_17_54/n_224           | OAI21X2   | 0.066 |   1.237 |    1.709 | 
     | acc/add_17_54/g1255/B            |   v   | acc/add_17_54/n_224           | XNOR2XL   | 0.000 |   1.237 |    1.709 | 
     | acc/add_17_54/g1255/Y            |   ^   | acc/n_85                      | XNOR2XL   | 0.220 |   1.457 |    1.929 | 
     | acc/accumulated_result_reg[12]/D |   ^   | acc/n_85                      | DFFRHQX1  | 0.000 |   1.457 |    1.929 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.472 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.472 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.446 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.446 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.403 | 
     | acc/accumulated_result_reg[12]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.402 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin acc/accumulated_result_reg[11]/CK 
Endpoint:   acc/accumulated_result_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.071
- Setup                         0.137
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.923
- Arrival Time                  1.428
= Slack Time                    0.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                           |           |       |   0.000 |    0.495 | 
     | clk__L1_I0/A                     |   ^   | clk                           | CLKINVX20 | 0.000 |   0.000 |    0.495 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                    | CLKINVX20 | 0.026 |   0.027 |    0.521 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                    | CLKINVX20 | 0.000 |   0.027 |    0.521 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                    | CLKINVX20 | 0.043 |   0.069 |    0.564 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0                    | DFFRHQX1  | 0.001 |   0.070 |    0.565 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                 | DFFRHQX1  | 0.405 |   0.475 |    0.970 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                 | NAND2X2   | 0.000 |   0.475 |    0.970 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132           | NAND2X2   | 0.089 |   0.564 |    1.059 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132           | NAND2X2   | 0.000 |   0.564 |    1.059 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170           | NAND2X2   | 0.114 |   0.678 |    1.173 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170           | NOR2X4    | 0.000 |   0.678 |    1.173 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178           | NOR2X4    | 0.094 |   0.771 |    1.266 | 
     | acc/add_17_54/g1037/A            |   ^   | acc/add_17_54/n_178           | CLKAND2X6 | 0.000 |   0.771 |    1.266 | 
     | acc/add_17_54/g1037/Y            |   ^   | acc/add_17_54/n_195           | CLKAND2X6 | 0.115 |   0.886 |    1.381 | 
     | acc/add_17_54/FE_RC_17_0/B       |   ^   | acc/add_17_54/n_195           | NAND2X4   | 0.000 |   0.886 |    1.381 | 
     | acc/add_17_54/FE_RC_17_0/Y       |   v   | acc/add_17_54/n_311           | NAND2X4   | 0.067 |   0.953 |    1.447 | 
     | acc/add_17_54/FE_OCPC6_n_311/A   |   v   | acc/add_17_54/n_311           | CLKBUFX3  | 0.000 |   0.953 |    1.447 | 
     | acc/add_17_54/FE_OCPC6_n_311/Y   |   v   | acc/add_17_54/FE_OCPN6_n_311  | CLKBUFX3  | 0.148 |   1.100 |    1.595 | 
     | acc/add_17_54/FE_OCPC23_n_311/A  |   v   | acc/add_17_54/FE_OCPN6_n_311  | INVX1     | 0.000 |   1.100 |    1.595 | 
     | acc/add_17_54/FE_OCPC23_n_311/Y  |   ^   | acc/add_17_54/FE_OCPN23_n_311 | INVX1     | 0.072 |   1.173 |    1.668 | 
     | acc/add_17_54/FE_RC_519_0/A2     |   ^   | acc/add_17_54/FE_OCPN23_n_311 | OAI31X2   | 0.000 |   1.173 |    1.668 | 
     | acc/add_17_54/FE_RC_519_0/Y      |   v   | acc/add_17_54/n_226           | OAI31X2   | 0.071 |   1.244 |    1.739 | 
     | acc/add_17_54/g1251/B            |   v   | acc/add_17_54/n_226           | XOR2XL    | 0.000 |   1.244 |    1.739 | 
     | acc/add_17_54/g1251/Y            |   ^   | acc/n_86                      | XOR2XL    | 0.185 |   1.428 |    1.923 | 
     | acc/accumulated_result_reg[11]/D |   ^   | acc/n_86                      | DFFRHQX1  | 0.000 |   1.428 |    1.923 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.495 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.495 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.468 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.468 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.426 | 
     | acc/accumulated_result_reg[11]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.424 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin acc/accumulated_result_reg[10]/CK 
Endpoint:   acc/accumulated_result_reg[10]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.070
- Setup                         0.120
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.941
- Arrival Time                  1.431
= Slack Time                    0.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.509 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.509 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.026 |    0.536 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.026 |    0.536 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.578 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.579 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                | DFFRHQX1  | 0.405 |   0.475 |    0.985 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                | NAND2X2   | 0.000 |   0.475 |    0.985 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132          | NAND2X2   | 0.089 |   0.564 |    1.073 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132          | NAND2X2   | 0.000 |   0.564 |    1.073 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170          | NAND2X2   | 0.114 |   0.678 |    1.187 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170          | NOR2X4    | 0.000 |   0.678 |    1.187 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178          | NOR2X4    | 0.094 |   0.771 |    1.281 | 
     | acc/add_17_54/g1037/A            |   ^   | acc/add_17_54/n_178          | CLKAND2X6 | 0.000 |   0.771 |    1.281 | 
     | acc/add_17_54/g1037/Y            |   ^   | acc/add_17_54/n_195          | CLKAND2X6 | 0.115 |   0.886 |    1.395 | 
     | acc/add_17_54/FE_RC_17_0/B       |   ^   | acc/add_17_54/n_195          | NAND2X4   | 0.000 |   0.886 |    1.395 | 
     | acc/add_17_54/FE_RC_17_0/Y       |   v   | acc/add_17_54/n_311          | NAND2X4   | 0.067 |   0.953 |    1.462 | 
     | acc/add_17_54/FE_OCPC6_n_311/A   |   v   | acc/add_17_54/n_311          | CLKBUFX3  | 0.000 |   0.953 |    1.462 | 
     | acc/add_17_54/FE_OCPC6_n_311/Y   |   v   | acc/add_17_54/FE_OCPN6_n_311 | CLKBUFX3  | 0.148 |   1.100 |    1.610 | 
     | acc/add_17_54/g992/A1            |   v   | acc/add_17_54/FE_OCPN6_n_311 | AO21X1    | 0.000 |   1.100 |    1.610 | 
     | acc/add_17_54/g992/Y             |   v   | acc/add_17_54/n_234          | AO21X1    | 0.188 |   1.289 |    1.798 | 
     | acc/add_17_54/FE_RC_514_0/B      |   v   | acc/add_17_54/n_234          | NAND2X1   | 0.000 |   1.289 |    1.798 | 
     | acc/add_17_54/FE_RC_514_0/Y      |   ^   | acc/add_17_54/FE_RN_385_0    | NAND2X1   | 0.062 |   1.350 |    1.860 | 
     | acc/add_17_54/FE_RC_513_0/B0     |   ^   | acc/add_17_54/FE_RN_385_0    | OAI21X1   | 0.000 |   1.350 |    1.860 | 
     | acc/add_17_54/FE_RC_513_0/Y      |   v   | acc/n_87                     | OAI21X1   | 0.081 |   1.431 |    1.941 | 
     | acc/accumulated_result_reg[10]/D |   v   | acc/n_87                     | DFFRHQX1  | 0.000 |   1.431 |    1.941 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.509 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.509 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.027 |   -0.483 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.027 |   -0.483 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.440 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.439 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin acc/accumulated_result_reg[8]/CK 
Endpoint:   acc/accumulated_result_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.070
- Setup                         0.158
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.902
- Arrival Time                  1.242
= Slack Time                    0.660
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                           |           |       |   0.000 |    0.660 | 
     | clk__L1_I0/A                     |   ^   | clk                           | CLKINVX20 | 0.000 |   0.000 |    0.660 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                    | CLKINVX20 | 0.026 |   0.027 |    0.687 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                    | CLKINVX20 | 0.000 |   0.027 |    0.687 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                    | CLKINVX20 | 0.043 |   0.069 |    0.729 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0                    | DFFRHQX1  | 0.001 |   0.070 |    0.730 | 
     | acc/accumulated_result_reg[0]/Q  |   ^   | mac_result[0]                 | DFFRHQX1  | 0.412 |   0.482 |    1.142 | 
     | acc/add_17_54/g1237/A            |   ^   | mac_result[0]                 | NAND2X2   | 0.000 |   0.482 |    1.142 | 
     | acc/add_17_54/g1237/Y            |   v   | acc/add_17_54/n_132           | NAND2X2   | 0.108 |   0.589 |    1.249 | 
     | acc/add_17_54/g1068/A            |   v   | acc/add_17_54/n_132           | NAND2X2   | 0.000 |   0.589 |    1.249 | 
     | acc/add_17_54/g1068/Y            |   ^   | acc/add_17_54/n_170           | NAND2X2   | 0.098 |   0.688 |    1.348 | 
     | acc/add_17_54/g1058/B            |   ^   | acc/add_17_54/n_170           | NOR2X4    | 0.000 |   0.688 |    1.348 | 
     | acc/add_17_54/g1058/Y            |   v   | acc/add_17_54/n_178           | NOR2X4    | 0.049 |   0.737 |    1.397 | 
     | acc/add_17_54/g1037/A            |   v   | acc/add_17_54/n_178           | CLKAND2X6 | 0.000 |   0.737 |    1.397 | 
     | acc/add_17_54/g1037/Y            |   v   | acc/add_17_54/n_195           | CLKAND2X6 | 0.125 |   0.862 |    1.522 | 
     | acc/add_17_54/FE_RC_17_0/B       |   v   | acc/add_17_54/n_195           | NAND2X4   | 0.000 |   0.862 |    1.522 | 
     | acc/add_17_54/FE_RC_17_0/Y       |   ^   | acc/add_17_54/n_311           | NAND2X4   | 0.051 |   0.913 |    1.573 | 
     | acc/add_17_54/FE_OCPC6_n_311/A   |   ^   | acc/add_17_54/n_311           | CLKBUFX3  | 0.000 |   0.913 |    1.573 | 
     | acc/add_17_54/FE_OCPC6_n_311/Y   |   ^   | acc/add_17_54/FE_OCPN6_n_311  | CLKBUFX3  | 0.137 |   1.050 |    1.710 | 
     | acc/add_17_54/FE_OCPC24_n_311/A  |   ^   | acc/add_17_54/FE_OCPN6_n_311  | INVX1     | 0.000 |   1.050 |    1.710 | 
     | acc/add_17_54/FE_OCPC24_n_311/Y  |   v   | acc/add_17_54/FE_OCPN24_n_311 | INVX1     | 0.057 |   1.107 |    1.767 | 
     | acc/add_17_54/g1007/A            |   v   | acc/add_17_54/FE_OCPN24_n_311 | MXI2XL    | 0.000 |   1.107 |    1.767 | 
     | acc/add_17_54/g1007/Y            |   ^   | acc/n_89                      | MXI2XL    | 0.135 |   1.242 |    1.902 | 
     | acc/accumulated_result_reg[8]/D  |   ^   | acc/n_89                      | DFFRHQX1  | 0.000 |   1.242 |    1.902 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.660 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.660 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.634 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.634 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.591 | 
     | acc/accumulated_result_reg[8]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.590 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin acc/accumulated_result_reg[5]/CK 
Endpoint:   acc/accumulated_result_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.070
- Setup                         0.158
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.902
- Arrival Time                  1.173
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.729 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.729 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.756 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.756 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.798 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.799 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                | DFFRHQX1  | 0.405 |   0.475 |    1.204 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                | NAND2X2   | 0.000 |   0.475 |    1.204 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132          | NAND2X2   | 0.089 |   0.564 |    1.293 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132          | NAND2X2   | 0.000 |   0.564 |    1.293 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170          | NAND2X2   | 0.114 |   0.678 |    1.407 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170          | NOR2X4    | 0.000 |   0.678 |    1.407 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178          | NOR2X4    | 0.094 |   0.771 |    1.501 | 
     | acc/add_17_54/FE_OCPC3_n_178/A   |   ^   | acc/add_17_54/n_178          | CLKBUFX2  | 0.000 |   0.771 |    1.501 | 
     | acc/add_17_54/FE_OCPC3_n_178/Y   |   ^   | acc/add_17_54/FE_OCPN3_n_178 | CLKBUFX2  | 0.141 |   0.912 |    1.641 | 
     | acc/add_17_54/g1035/B            |   ^   | acc/add_17_54/FE_OCPN3_n_178 | NAND2XL   | 0.000 |   0.912 |    1.641 | 
     | acc/add_17_54/g1035/Y            |   v   | acc/add_17_54/n_196          | NAND2XL   | 0.108 |   1.020 |    1.749 | 
     | acc/add_17_54/g1010/A0           |   v   | acc/add_17_54/n_196          | OAI21XL   | 0.000 |   1.020 |    1.749 | 
     | acc/add_17_54/g1010/Y            |   ^   | acc/n_22                     | OAI21XL   | 0.153 |   1.173 |    1.902 | 
     | acc/accumulated_result_reg[5]/D  |   ^   | acc/n_22                     | DFFRHQX1  | 0.000 |   1.173 |    1.902 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.729 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.729 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.703 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.703 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.660 | 
     | acc/accumulated_result_reg[5]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.659 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin acc/accumulated_result_reg[7]/CK 
Endpoint:   acc/accumulated_result_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.070
- Setup                         0.148
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.912
- Arrival Time                  1.167
= Slack Time                    0.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.745 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.745 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.772 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.772 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.814 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.815 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                | DFFRHQX1  | 0.405 |   0.475 |    1.221 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                | NAND2X2   | 0.000 |   0.475 |    1.221 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132          | NAND2X2   | 0.089 |   0.564 |    1.309 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132          | NAND2X2   | 0.000 |   0.564 |    1.309 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170          | NAND2X2   | 0.114 |   0.678 |    1.423 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170          | NOR2X4    | 0.000 |   0.678 |    1.423 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178          | NOR2X4    | 0.094 |   0.771 |    1.517 | 
     | acc/add_17_54/FE_OCPC3_n_178/A   |   ^   | acc/add_17_54/n_178          | CLKBUFX2  | 0.000 |   0.771 |    1.517 | 
     | acc/add_17_54/FE_OCPC3_n_178/Y   |   ^   | acc/add_17_54/FE_OCPN3_n_178 | CLKBUFX2  | 0.141 |   0.912 |    1.657 | 
     | acc/add_17_54/g1040/C            |   ^   | acc/add_17_54/FE_OCPN3_n_178 | NAND3X1   | 0.000 |   0.912 |    1.657 | 
     | acc/add_17_54/g1040/Y            |   v   | acc/add_17_54/n_192          | NAND3X1   | 0.117 |   1.029 |    1.774 | 
     | acc/add_17_54/g1011/A0           |   v   | acc/add_17_54/n_192          | OAI21XL   | 0.000 |   1.029 |    1.774 | 
     | acc/add_17_54/g1011/Y            |   ^   | acc/n_91                     | OAI21XL   | 0.138 |   1.167 |    1.912 | 
     | acc/accumulated_result_reg[7]/D  |   ^   | acc/n_91                     | DFFRHQX1  | 0.000 |   1.167 |    1.912 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.745 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.745 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.719 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.719 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.676 | 
     | acc/accumulated_result_reg[7]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.675 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin acc/accumulated_result_reg[6]/CK 
Endpoint:   acc/accumulated_result_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.070
- Setup                         0.138
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.921
- Arrival Time                  1.135
= Slack Time                    0.786
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                           |           |       |   0.000 |    0.786 | 
     | clk__L1_I0/A                     |   ^   | clk                           | CLKINVX20 | 0.000 |   0.000 |    0.786 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                    | CLKINVX20 | 0.026 |   0.027 |    0.812 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                    | CLKINVX20 | 0.000 |   0.027 |    0.812 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                    | CLKINVX20 | 0.043 |   0.069 |    0.855 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0                    | DFFRHQX1  | 0.001 |   0.070 |    0.856 | 
     | acc/accumulated_result_reg[0]/Q  |   ^   | mac_result[0]                 | DFFRHQX1  | 0.412 |   0.482 |    1.268 | 
     | acc/add_17_54/g1237/A            |   ^   | mac_result[0]                 | NAND2X2   | 0.000 |   0.482 |    1.268 | 
     | acc/add_17_54/g1237/Y            |   v   | acc/add_17_54/n_132           | NAND2X2   | 0.108 |   0.589 |    1.375 | 
     | acc/add_17_54/g1068/A            |   v   | acc/add_17_54/n_132           | NAND2X2   | 0.000 |   0.589 |    1.375 | 
     | acc/add_17_54/g1068/Y            |   ^   | acc/add_17_54/n_170           | NAND2X2   | 0.098 |   0.688 |    1.474 | 
     | acc/add_17_54/g1058/B            |   ^   | acc/add_17_54/n_170           | NOR2X4    | 0.000 |   0.688 |    1.474 | 
     | acc/add_17_54/g1058/Y            |   v   | acc/add_17_54/n_178           | NOR2X4    | 0.049 |   0.737 |    1.523 | 
     | acc/add_17_54/g1037/A            |   v   | acc/add_17_54/n_178           | CLKAND2X6 | 0.000 |   0.737 |    1.523 | 
     | acc/add_17_54/g1037/Y            |   v   | acc/add_17_54/n_195           | CLKAND2X6 | 0.125 |   0.862 |    1.648 | 
     | acc/add_17_54/FE_OCPC26_n_195/A  |   v   | acc/add_17_54/n_195           | BUFX2     | 0.000 |   0.862 |    1.648 | 
     | acc/add_17_54/FE_OCPC26_n_195/Y  |   v   | acc/add_17_54/FE_OCPN26_n_195 | BUFX2     | 0.116 |   0.978 |    1.764 | 
     | acc/add_17_54/g1242/B            |   v   | acc/add_17_54/FE_OCPN26_n_195 | XOR2XL    | 0.000 |   0.978 |    1.764 | 
     | acc/add_17_54/g1242/Y            |   ^   | acc/n_11                      | XOR2XL    | 0.157 |   1.135 |    1.921 | 
     | acc/accumulated_result_reg[6]/D  |   ^   | acc/n_11                      | DFFRHQX1  | 0.000 |   1.135 |    1.921 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.786 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.786 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.759 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.759 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.717 | 
     | acc/accumulated_result_reg[6]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.716 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin acc/accumulated_result_reg[4]/CK 
Endpoint:   acc/accumulated_result_reg[4]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.070
- Setup                         0.102
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.958
- Arrival Time                  1.096
= Slack Time                    0.862
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.862 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.862 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.027 |    0.888 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.027 |    0.888 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.043 |   0.069 |    0.931 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.001 |   0.070 |    0.932 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                | DFFRHQX1  | 0.405 |   0.475 |    1.337 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                | NAND2X2   | 0.000 |   0.475 |    1.337 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132          | NAND2X2   | 0.089 |   0.564 |    1.426 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132          | NAND2X2   | 0.000 |   0.564 |    1.426 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170          | NAND2X2   | 0.114 |   0.678 |    1.540 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170          | NOR2X4    | 0.000 |   0.678 |    1.540 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178          | NOR2X4    | 0.094 |   0.771 |    1.633 | 
     | acc/add_17_54/FE_OCPC3_n_178/A   |   ^   | acc/add_17_54/n_178          | CLKBUFX2  | 0.000 |   0.771 |    1.633 | 
     | acc/add_17_54/FE_OCPC3_n_178/Y   |   ^   | acc/add_17_54/FE_OCPN3_n_178 | CLKBUFX2  | 0.141 |   0.912 |    1.774 | 
     | acc/add_17_54/g1030/B            |   ^   | acc/add_17_54/FE_OCPN3_n_178 | XOR2XL    | 0.000 |   0.912 |    1.774 | 
     | acc/add_17_54/g1030/Y            |   v   | acc/n_26                     | XOR2XL    | 0.184 |   1.096 |    1.958 | 
     | acc/accumulated_result_reg[4]/D  |   v   | acc/n_26                     | DFFRHQX1  | 0.000 |   1.096 |    1.958 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.862 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.862 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.835 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.835 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.793 | 
     | acc/accumulated_result_reg[4]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.792 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin acc/accumulated_result_reg[3]/CK 
Endpoint:   acc/accumulated_result_reg[3]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.070
- Setup                         0.116
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.944
- Arrival Time                  1.002
= Slack Time                    0.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                     |           |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                 |           |       |   0.000 |    0.942 | 
     | clk__L1_I0/A                     |   ^   | clk                 | CLKINVX20 | 0.000 |   0.000 |    0.942 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0          | CLKINVX20 | 0.026 |   0.026 |    0.969 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0          | CLKINVX20 | 0.000 |   0.026 |    0.969 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0          | CLKINVX20 | 0.043 |   0.069 |    1.012 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0          | DFFRHQX1  | 0.001 |   0.070 |    1.013 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]       | DFFRHQX1  | 0.405 |   0.475 |    1.418 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]       | NAND2X2   | 0.000 |   0.475 |    1.418 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132 | NAND2X2   | 0.089 |   0.564 |    1.507 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132 | NAND2X2   | 0.000 |   0.564 |    1.507 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170 | NAND2X2   | 0.114 |   0.678 |    1.620 | 
     | acc/add_17_54/g1042/AN           |   v   | acc/add_17_54/n_170 | NAND2BX1  | 0.000 |   0.678 |    1.620 | 
     | acc/add_17_54/g1042/Y            |   v   | acc/add_17_54/n_190 | NAND2BX1  | 0.167 |   0.844 |    1.787 | 
     | acc/add_17_54/g1038/B            |   v   | acc/add_17_54/n_190 | NAND2XL   | 0.000 |   0.844 |    1.787 | 
     | acc/add_17_54/g1038/Y            |   ^   | acc/add_17_54/n_194 | NAND2XL   | 0.081 |   0.925 |    1.868 | 
     | acc/add_17_54/g1029/B0           |   ^   | acc/add_17_54/n_194 | OAI21X1   | 0.000 |   0.925 |    1.868 | 
     | acc/add_17_54/g1029/Y            |   v   | acc/n_37            | OAI21X1   | 0.077 |   1.002 |    1.944 | 
     | acc/accumulated_result_reg[3]/D  |   v   | acc/n_37            | DFFRHQX1  | 0.000 |   1.002 |    1.944 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.943 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.943 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.916 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.916 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.874 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.872 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin acc/accumulated_result_reg[2]/CK 
Endpoint:   acc/accumulated_result_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.070
- Setup                         0.157
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.903
- Arrival Time                  0.957
= Slack Time                    0.946
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                           |           |       |   0.000 |    0.946 | 
     | clk__L1_I0/A                     |   ^   | clk                           | CLKINVX20 | 0.000 |   0.000 |    0.946 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                    | CLKINVX20 | 0.026 |   0.027 |    0.973 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                    | CLKINVX20 | 0.000 |   0.027 |    0.973 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                    | CLKINVX20 | 0.043 |   0.069 |    1.015 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0                    | DFFRHQX1  | 0.001 |   0.070 |    1.016 | 
     | acc/accumulated_result_reg[0]/Q  |   ^   | mac_result[0]                 | DFFRHQX1  | 0.412 |   0.482 |    1.428 | 
     | acc/add_17_54/g1237/A            |   ^   | mac_result[0]                 | NAND2X2   | 0.000 |   0.482 |    1.428 | 
     | acc/add_17_54/g1237/Y            |   v   | acc/add_17_54/n_132           | NAND2X2   | 0.108 |   0.589 |    1.535 | 
     | acc/add_17_54/g1068/A            |   v   | acc/add_17_54/n_132           | NAND2X2   | 0.000 |   0.589 |    1.535 | 
     | acc/add_17_54/g1068/Y            |   ^   | acc/add_17_54/n_170           | NAND2X2   | 0.098 |   0.688 |    1.634 | 
     | acc/add_17_54/FE_OCPC45_n_170/A  |   ^   | acc/add_17_54/n_170           | BUFX2     | 0.000 |   0.688 |    1.634 | 
     | acc/add_17_54/FE_OCPC45_n_170/Y  |   ^   | acc/add_17_54/FE_OCPN45_n_170 | BUFX2     | 0.116 |   0.804 |    1.750 | 
     | acc/add_17_54/g1043/A            |   ^   | acc/add_17_54/FE_OCPN45_n_170 | NAND2XL   | 0.000 |   0.804 |    1.750 | 
     | acc/add_17_54/g1043/Y            |   v   | acc/add_17_54/n_189           | NAND2XL   | 0.069 |   0.873 |    1.819 | 
     | acc/add_17_54/g1041/B0           |   v   | acc/add_17_54/n_189           | OAI21XL   | 0.000 |   0.873 |    1.819 | 
     | acc/add_17_54/g1041/Y            |   ^   | acc/n_48                      | OAI21XL   | 0.083 |   0.957 |    1.903 | 
     | acc/accumulated_result_reg[2]/D  |   ^   | acc/n_48                      | DFFRHQX1  | 0.000 |   0.957 |    1.903 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.946 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.946 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.920 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.920 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -0.877 | 
     | acc/accumulated_result_reg[2]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.876 | 
     +------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin acc/accumulated_result_reg[1]/CK 
Endpoint:   acc/accumulated_result_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[1]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.070
- Setup                         0.135
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.925
- Arrival Time                  0.854
= Slack Time                    1.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                     |           |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                 |           |       |   0.000 |    1.071 | 
     | clk__L1_I0/A                     |   ^   | clk                 | CLKINVX20 | 0.000 |   0.000 |    1.071 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0          | CLKINVX20 | 0.026 |   0.026 |    1.097 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0          | CLKINVX20 | 0.000 |   0.026 |    1.097 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0          | CLKINVX20 | 0.043 |   0.069 |    1.140 | 
     | acc/accumulated_result_reg[1]/CK |   ^   | clk__L2_N0          | DFFRHQX1  | 0.001 |   0.070 |    1.141 | 
     | acc/accumulated_result_reg[1]/Q  |   v   | mac_result[1]       | DFFRHQX1  | 0.371 |   0.442 |    1.513 | 
     | acc/add_17_54/g1238/A            |   v   | mac_result[1]       | NAND2X1   | 0.000 |   0.442 |    1.513 | 
     | acc/add_17_54/g1238/Y            |   ^   | acc/add_17_54/n_27  | NAND2X1   | 0.087 |   0.529 |    1.600 | 
     | acc/add_17_54/g1173/B0           |   ^   | acc/add_17_54/n_27  | OA21X1    | 0.000 |   0.529 |    1.600 | 
     | acc/add_17_54/g1173/Y            |   ^   | acc/add_17_54/n_88  | OA21X1    | 0.166 |   0.695 |    1.766 | 
     | acc/add_17_54/g1075/B            |   ^   | acc/add_17_54/n_88  | NAND2XL   | 0.000 |   0.695 |    1.766 | 
     | acc/add_17_54/g1075/Y            |   v   | acc/add_17_54/n_163 | NAND2XL   | 0.092 |   0.787 |    1.858 | 
     | acc/add_17_54/g1065/B0           |   v   | acc/add_17_54/n_163 | OAI21X1   | 0.000 |   0.787 |    1.858 | 
     | acc/add_17_54/g1065/Y            |   ^   | acc/n_59            | OAI21X1   | 0.067 |   0.854 |    1.925 | 
     | acc/accumulated_result_reg[1]/D  |   ^   | acc/n_59            | DFFRHQX1  | 0.000 |   0.854 |    1.925 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -1.071 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -1.071 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -1.044 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -1.044 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -1.002 | 
     | acc/accumulated_result_reg[1]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -1.001 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin acc/accumulated_result_reg[0]/CK 
Endpoint:   acc/accumulated_result_reg[0]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.070
- Setup                         0.140
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.921
- Arrival Time                  0.654
= Slack Time                    1.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |               |           |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk           |           |       |   0.000 |    1.267 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX20 | 0.000 |   0.000 |    1.267 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX20 | 0.026 |   0.027 |    1.293 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0    | CLKINVX20 | 0.000 |   0.027 |    1.293 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0    | CLKINVX20 | 0.043 |   0.069 |    1.336 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0    | DFFRHQX1  | 0.001 |   0.070 |    1.337 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0] | DFFRHQX1  | 0.405 |   0.475 |    1.742 | 
     | acc/add_17_54/g1265/B            |   v   | mac_result[0] | XOR2XL    | 0.000 |   0.475 |    1.742 | 
     | acc/add_17_54/g1265/Y            |   ^   | acc/n_69      | XOR2XL    | 0.179 |   0.654 |    1.921 | 
     | acc/accumulated_result_reg[0]/D  |   ^   | acc/n_69      | DFFRHQX1  | 0.000 |   0.654 |    1.921 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -1.266 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -1.266 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -1.240 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -1.240 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.043 |   0.069 |   -1.197 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -1.196 | 
     +------------------------------------------------------------------------------------------------+ 

