# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do barrel_shifter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter {C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/mux_2x1_behavioral.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:32 on Feb 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter" C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/mux_2x1_behavioral.sv 
# -- Compiling module mux_2x1
# 
# Top level modules:
# 	mux_2x1
# End time: 23:25:32 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter {C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:32 on Feb 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter" C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter.sv 
# -- Compiling module barrel_shifter
# ** Warning: C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter.sv(69): (vlog-2182) 'temp_din' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	barrel_shifter
# End time: 23:25:32 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:41 on Feb 03,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter.sv 
# -- Compiling module barrel_shifter
# ** Warning: C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter.sv(69): (vlog-2182) 'temp_din' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	barrel_shifter
# End time: 23:25:42 on Feb 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:42 on Feb 03,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter_testbench.sv 
# -- Compiling module barrel_shifter_testbench
# 
# Top level modules:
# 	barrel_shifter_testbench
# End time: 23:25:42 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/mux_2x1_behavioral.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:42 on Feb 03,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/mux_2x1_behavioral.sv 
# -- Compiling module mux_2x1
# 
# Top level modules:
# 	mux_2x1
# End time: 23:25:42 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.barrel_shifter_testbench
# vsim rtl_work.barrel_shifter_testbench 
# Start time: 23:25:46 on Feb 03,2022
# Loading sv_std.std
# Loading rtl_work.barrel_shifter_testbench
# Loading rtl_work.barrel_shifter
# Loading rtl_work.mux_2x1
add wave -r sim:/barrel_shifter_testbench/design_instance/*
run
#  time=0,  select=0  shift_value=00  din=0000 dout=0000
run -all
#  time=100,  select=0  shift_value=01  din=1000 dout=0100
#  time=200,  select=0  shift_value=10  din=1000 dout=0000
#  time=300,  select=0  shift_value=11  din=1000 dout=0000
#  time=400,  select=1  shift_value=00  din=0000 dout=0000
#  time=500,  select=1  shift_value=01  din=1011 dout=1101
#  time=600,  select=1  shift_value=10  din=1011 dout=1100
#  time=700,  select=1  shift_value=11  din=1011 dout=0110
#  time=800,  select=0  shift_value=00  din=0000 dout=0000
#  time=900,  select=0  shift_value=01  din=0001 dout=0010
#  time=1000,  select=0  shift_value=10  din=0001 dout=0000
#  time=1100,  select=0  shift_value=11  din=0001 dout=0000
#  time=1200,  select=1  shift_value=00  din=0000 dout=0000
#  time=1300,  select=1  shift_value=01  din=1011 dout=0111
#  time=1400,  select=1  shift_value=10  din=1011 dout=1110
#  time=1500,  select=1  shift_value=11  din=1011 dout=1101
# ** Note: $finish    : C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter_testbench.sv(134)
#    Time: 1600 ns  Iteration: 0  Instance: /barrel_shifter_testbench
# 1
# Break in Module barrel_shifter_testbench at C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter_testbench.sv line 134
restart
run -all
#  time=0,  select=0  shift_value=00  din=0000 dout=0000
#  time=100,  select=0  shift_value=01  din=1000 dout=0100
#  time=200,  select=0  shift_value=10  din=1000 dout=0000
#  time=300,  select=0  shift_value=11  din=1000 dout=0000
#  time=400,  select=1  shift_value=00  din=0000 dout=0000
#  time=500,  select=1  shift_value=01  din=1011 dout=1101
#  time=600,  select=1  shift_value=10  din=1011 dout=1100
#  time=700,  select=1  shift_value=11  din=1011 dout=0110
#  time=800,  select=0  shift_value=00  din=0000 dout=0000
#  time=900,  select=0  shift_value=01  din=0001 dout=0010
#  time=1000,  select=0  shift_value=10  din=0001 dout=0000
#  time=1100,  select=0  shift_value=11  din=0001 dout=0000
#  time=1200,  select=1  shift_value=00  din=0000 dout=0000
#  time=1300,  select=1  shift_value=01  din=1011 dout=0111
#  time=1400,  select=1  shift_value=10  din=1011 dout=1110
#  time=1500,  select=1  shift_value=11  din=1011 dout=1101
# ** Note: $finish    : C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter_testbench.sv(134)
#    Time: 1600 ns  Iteration: 0  Instance: /barrel_shifter_testbench
# 1
# Break in Module barrel_shifter_testbench at C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter_testbench.sv line 134
vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:14 on Feb 03,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter.sv 
# -- Compiling module barrel_shifter
# ** Warning: C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter.sv(69): (vlog-2182) 'temp_din' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	barrel_shifter
# End time: 23:30:14 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:14 on Feb 03,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter_testbench.sv 
# -- Compiling module barrel_shifter_testbench
# 
# Top level modules:
# 	barrel_shifter_testbench
# End time: 23:30:14 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/mux_2x1_behavioral.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:14 on Feb 03,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/mux_2x1_behavioral.sv 
# -- Compiling module mux_2x1
# 
# Top level modules:
# 	mux_2x1
# End time: 23:30:14 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.barrel_shifter_testbench
# End time: 23:30:18 on Feb 03,2022, Elapsed time: 0:04:32
# Errors: 0, Warnings: 1
# vsim rtl_work.barrel_shifter_testbench 
# Start time: 23:30:18 on Feb 03,2022
# Loading sv_std.std
# Loading rtl_work.barrel_shifter_testbench
# Loading rtl_work.barrel_shifter
# Loading rtl_work.mux_2x1
add wave sim:/barrel_shifter_testbench/design_instance/*
run -all
#  time=0,  select=0  shift_value=00  din=0000 dout=0000
#  time=100,  select=0  shift_value=01  din=1000 dout=0100
#  time=200,  select=0  shift_value=10  din=1000 dout=0010
#  time=300,  select=0  shift_value=11  din=1000 dout=0001
#  time=400,  select=1  shift_value=00  din=0000 dout=0000
#  time=500,  select=1  shift_value=01  din=1011 dout=1101
#  time=600,  select=1  shift_value=10  din=1011 dout=1110
#  time=700,  select=1  shift_value=11  din=1011 dout=0111
#  time=800,  select=0  shift_value=00  din=0000 dout=0000
#  time=900,  select=0  shift_value=01  din=0001 dout=0010
#  time=1000,  select=0  shift_value=10  din=0001 dout=0100
#  time=1100,  select=0  shift_value=11  din=0001 dout=1000
#  time=1200,  select=1  shift_value=00  din=0000 dout=0000
#  time=1300,  select=1  shift_value=01  din=1011 dout=0111
#  time=1400,  select=1  shift_value=10  din=1011 dout=1110
#  time=1500,  select=1  shift_value=11  din=1011 dout=1101
# ** Note: $finish    : C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter_testbench.sv(134)
#    Time: 1600 ns  Iteration: 0  Instance: /barrel_shifter_testbench
# 1
# Break in Module barrel_shifter_testbench at C:/Repos/ECE-111/Quartus-Projects/HW4/Lab4/barrel_shifter/barrel_shifter_testbench.sv line 134
# End time: 00:01:56 on Feb 04,2022, Elapsed time: 0:31:38
# Errors: 0, Warnings: 0
