// Seed: 1144271189
module module_0 (
    id_1
);
  input wire id_1;
  logic id_2;
  wire id_3;
  wire [1 'b0 : 1  -  -1] id_4;
  logic id_5;
  ;
  logic id_6;
  ;
  wire id_7;
  assign id_5 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input tri1 id_2,
    input wor id_3,
    output wor id_4,
    output supply0 id_5,
    output supply1 id_6
);
  assign id_1 = id_2;
  genvar id_8;
  module_0 modCall_1 (id_8);
endmodule
