{
   "ActiveEmotionalView":"No Loops",
   "Addressing View_Layers":"/processing_system7_0_FCLK_RESET0_N:false|/rst_ps7_0_34M_peripheral_aresetn:false|/processing_system7_0_FCLK_CLK0:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-511,-83",
   "Color Coded_ScaleFactor":"0.717117",
   "Color Coded_TopLeft":"-517,0",
   "Default View_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/rst_ps7_0_34M_peripheral_aresetn:true|/processing_system7_0_FCLK_CLK0:true|",
   "Default View_ScaleFactor":"0.960754",
   "Default View_TopLeft":"0,-28",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 4 -x 920 -y 300 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 190 -y 140 -swap {49 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 0 48 50} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 100R -pinDir GPIO_0 right -pinY GPIO_0 20R -pinDir USBIND_0 right -pinY USBIND_0 40R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 60R -pinDir M_AXI_GP0_ACLK right -pinY M_AXI_GP0_ACLK 0R -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 80R -pinDir FCLK_RESET0_N right -pinY FCLK_RESET0_N 120R
preplace inst axi_regs_v2_0 -pg 1 -lvl 3 -x 800 -y 60 -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 0L -pinBusDir group_2 left -pinBusY group_2 20L -pinDir S00_AXI left -pinY S00_AXI 140L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 160L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 180L
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 560 -y 200 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst rst_ps7_0_66M -pg 1 -lvl 1 -x 190 -y 380 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst ring_oscillator_puf_0 -pg 1 -lvl 2 -x 560 -y 60 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinBusDir group_2 right -pinBusY group_2 20R -pinDir clk left -pinY clk 20L
preplace netloc netgroup_1 1 2 1 N 60
preplace netloc netgroup_2 1 2 1 N 80
preplace netloc netgroup_3 1 1 3 400J 300 NJ 300 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 2 380 140 700
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 20 320 360
preplace netloc rst_ps7_0_66M_peripheral_aresetn 1 1 2 420 320 700
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 N 200
preplace netloc smartconnect_0_M00_AXI 1 2 1 N 200
levelinfo -pg 1 0 190 560 800 920
pagesize -pg 1 -db -bbox -sgen 0 0 1030 540
",
   "Grouping and No Loops_ScaleFactor":"1.0",
   "Grouping and No Loops_TopLeft":"-297,-128",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 4 -x 940 -y 50 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 4 -x 940 -y 80 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 170 -y 60 -swap {20 1 2 3 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 4 21 22 23 24 25 26 31 28 29 30 27 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72} -defaultsOSRD -pinDir GPIO_0 right -pinY GPIO_0 40R -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 20R -pinDir USBIND_0 right -pinY USBIND_0 100R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 80R -pinDir M_AXI_GP0_ACLK right -pinY M_AXI_GP0_ACLK 120R -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 140R -pinDir FCLK_RESET0_N right -pinY FCLK_RESET0_N 160R
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 520 -y 140 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 80R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 80L
preplace inst rst_ps7_0_66M -pg 1 -lvl 1 -x 170 -y 320 -swap {5 0 2 3 4 6 7 8 9 1} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 40R -pinDir ext_reset_in right -pinY ext_reset_in 0R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 60R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 80R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 120R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst axi_regs_v2_0 -pg 1 -lvl 3 -x 790 -y 220 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 23 24 25 26 27 28 29 30 31 32 33 20 21} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinBusDir lfsr_ros_counters left -pinBusY lfsr_ros_counters 140L -pinDir lfsr_ros_ready left -pinY lfsr_ros_ready 160L -pinBusDir main_ros_counters left -pinBusY main_ros_counters 180L -pinDir main_ros_ready left -pinY main_ros_ready 200L -pinDir main_ros_ack left -pinY main_ros_ack 220L -pinBusDir puf_response left -pinBusY puf_response 240L -pinDir puf_response_ready left -pinY puf_response_ready 260L -pinDir puf_response_ack left -pinY puf_response_ack 280L -pinBusDir lfsr_ros_corrected left -pinBusY lfsr_ros_corrected 300L -pinDir lfsr_ros_ack left -pinY lfsr_ros_ack 320L -pinDir reset_n_to_puf left -pinY reset_n_to_puf 340L -pinDir enable_to_puf left -pinY enable_to_puf 360L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 60L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 80L
preplace inst ring_oscillator_puf_0 -pg 1 -lvl 2 -x 520 -y 360 -swap {0 11 12 1 2 3 4 5 9 10 6 7 8} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir reset_n right -pinY reset_n 200R -pinDir enable right -pinY enable 220R -pinBusDir lfsr_ros_counters right -pinBusY lfsr_ros_counters 0R -pinDir lfsr_ros_ready right -pinY lfsr_ros_ready 20R -pinBusDir main_ros_counters right -pinBusY main_ros_counters 40R -pinDir main_ros_ready right -pinY main_ros_ready 60R -pinDir main_ros_ack right -pinY main_ros_ack 80R -pinBusDir lfsr_ros_corrected right -pinBusY lfsr_ros_corrected 160R -pinDir lfsr_ros_ack right -pinY lfsr_ros_ack 180R -pinBusDir puf_response right -pinBusY puf_response 100R -pinDir puf_response_ready right -pinY puf_response_ready 120R -pinDir puf_response_ack right -pinY puf_response_ack 140R
preplace netloc axi_regs_v2_0_enable_to_puf 1 2 1 N 580
preplace netloc axi_regs_v2_0_lfsr_ros_ack 1 2 1 N 540
preplace netloc axi_regs_v2_0_lfsr_ros_corrected 1 2 1 N 520
preplace netloc axi_regs_v2_0_main_ros_ack 1 2 1 N 440
preplace netloc axi_regs_v2_0_puf_response_ack 1 2 1 N 500
preplace netloc axi_regs_v2_0_reset_n_to_puf 1 2 1 N 560
preplace netloc processing_system7_0_FCLK_CLK0 1 1 2 360 280 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 1 340 220n
preplace netloc ring_oscillator_puf_0_lfsr_ros_counters 1 2 1 N 360
preplace netloc ring_oscillator_puf_0_lfsr_ros_ready 1 2 1 N 380
preplace netloc ring_oscillator_puf_0_main_ros_counters 1 2 1 N 400
preplace netloc ring_oscillator_puf_0_main_ros_ready 1 2 1 N 420
preplace netloc ring_oscillator_puf_0_puf_response 1 2 1 N 460
preplace netloc ring_oscillator_puf_0_puf_response_ready 1 2 1 N 480
preplace netloc rst_ps7_0_66M_peripheral_aresetn 1 1 2 380 300 N
preplace netloc processing_system7_0_DDR 1 1 3 NJ 60 NJ 60 910J
preplace netloc processing_system7_0_FIXED_IO 1 1 3 NJ 80 NJ 80 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 N 140
preplace netloc smartconnect_0_M00_AXI 1 2 1 N 220
levelinfo -pg 1 0 170 520 790 940
pagesize -pg 1 -db -bbox -sgen 0 0 1050 640
",
   "No Loops_PinnedBlocks":"/processing_system7_0|/axi_regs_v2_0|/smartconnect_0|/rst_ps7_0_66M|/ring_oscillator_puf_0|",
   "No Loops_PinnedPorts":"DDR|FIXED_IO|",
   "No Loops_ScaleFactor":"0.825048",
   "No Loops_TopLeft":"1,-79",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2200 -y 260 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2200 -y 280 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 580 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 59 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 39 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 340R -pinY M01_AXI 100R -pinY M02_AXI 720R -pinY aclk 100L -pinY aresetn 720L
preplace inst xlslice_0 -pg 1 -lvl 2 -x 580 -y 60 -defaultsOSRD -pinBusY Din 80L -pinBusY Dout 0R
preplace inst xlslice_1 -pg 1 -lvl 3 -x 1050 -y 340 -defaultsOSRD -pinBusY Din 0L -pinBusY Dout 0R
preplace inst rst_ps7_0_34M -pg 1 -lvl 3 -x 1050 -y 60 -swap {3 4 0 1 2 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 60L -pinY ext_reset_in 80L -pinY aux_reset_in 0L -pinY mb_debug_sys_rst 20L -pinY dcm_locked 40L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst sticky_bit_0 -pg 1 -lvl 5 -x 1900 -y 820 -swap {2 0 1 3} -defaultsOSRD -pinY clk 40L -pinY pulse_in 0L -pinY clear 20L -pinY latched_out 0R
preplace inst sticky_bit_1 -pg 1 -lvl 5 -x 1900 -y 1100 -swap {1 0 2 3} -defaultsOSRD -pinY clk 20L -pinY pulse_in 0L -pinY clear 240L -pinY latched_out 0R
preplace inst sticky_bit_2 -pg 1 -lvl 5 -x 1900 -y 960 -swap {2 0 1 3} -defaultsOSRD -pinY clk 40L -pinY pulse_in 0L -pinY clear 20L -pinY latched_out 0R
preplace inst xlconcat_1 -pg 1 -lvl 6 -x 2090 -y 340 -swap {0 1 3 2 4} -defaultsOSRD -pinBusY In0 380L -pinBusY In1 480L -pinBusY In2 760L -pinBusY In3 620L -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1900 -y 720 -defaultsOSRD -pinBusY dout 0R
preplace inst xlslice_2 -pg 1 -lvl 4 -x 1510 -y 840 -defaultsOSRD -pinBusY Din 0L -pinBusY Dout 0R
preplace inst xlslice_3 -pg 1 -lvl 4 -x 1510 -y 1340 -defaultsOSRD -pinBusY Din 0L -pinBusY Dout 0R
preplace inst xlslice_4 -pg 1 -lvl 4 -x 1510 -y 980 -defaultsOSRD -pinBusY Din 0L -pinBusY Dout 0R
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 220 -y 180 -swap {0 1 2 3 20 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 27 21 22 23 24 25 26 4 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 72 71} -defaultsOSRD -pinY GPIO_0 0R -pinY GPIO_0.GPIO_I 20R -pinY GPIO_0.GPIO_O 40R -pinY DDR 80R -pinY FIXED_IO 100R -pinY USBIND_0 60R -pinY M_AXI_GP0 200R -pinY M_AXI_GP0_ACLK 240L -pinY FCLK_CLK0 240R -pinY FCLK_RESET0_N 220R
preplace inst lfsr_ros_counters_v1_0 -pg 1 -lvl 3 -x 1050 -y 720 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 24 22 21 23} -defaultsOSRD -pinY s00_axi 0L -pinBusY sampled_lfsr_ros_counters 20L -pinY sampled_lfsr_ros_ready 120L -pinY sampled_lfsr_ros_ack 0R -pinY s00_axi_aclk 40L -pinY s00_axi_aresetn 60L
preplace inst main_ros_counters_v1_0 -pg 1 -lvl 3 -x 1050 -y 480 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 24 22 21 23} -defaultsOSRD -pinY s00_axi 0L -pinBusY sampled_main_ros_counters 20L -pinY sampled_main_ros_ready 80L -pinY sampled_main_ros_ack 60R -pinY s00_axi_aclk 40L -pinY s00_axi_aresetn 60L
preplace inst puf_response_v1_0 -pg 1 -lvl 3 -x 1050 -y 1100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 24 22 21 23} -defaultsOSRD -pinY s00_axi 0L -pinBusY response 20L -pinY ready_to_puf_response_v1 80L -pinY ack_to_pl 0R -pinY s00_axi_aclk 40L -pinY s00_axi_aresetn 60L
preplace inst ring_oscillator_puf_0 -pg 1 -lvl 4 -x 1510 -y 480 -swap {8 1 0 12 11 7 5 6 9 2 4 10 3} -defaultsOSRD -pinY clk 140L -pinY reset_n 20L -pinY enable 0L -pinY ack_to_pl 260L -pinBusY response 260R -pinY ready_to_ps 220R -pinBusY sampled_lfsr_ros_counters 20R -pinY sampled_lfsr_ros_ready 200R -pinY sampled_lfsr_ros_ack 240L -pinBusY lfsr_ros_corrected 40L -pinBusY sampled_main_ros_counters 0R -pinY sampled_main_ros_ready 240R -pinY sampled_main_ros_ack 60L
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 20 480 440 300 760 620 1300 1260 1800
preplace netloc processing_system7_1_FCLK_RESET0_N 1 1 2 420J 320 720
preplace netloc processing_system7_1_GPIO_O 1 1 3 440 220 740 660 1260
preplace netloc ring_oscillator_puf_1_ready_to_ps 1 2 3 840 1240 NJ 1240 1740
preplace netloc ring_oscillator_puf_1_sampled_lfsr_ros_ready 1 2 3 840 900 NJ 900 1760
preplace netloc ring_oscillator_puf_1_sampled_main_ros_ready 1 2 3 800 1280 NJ 1280 1780
preplace netloc rst_ps7_0_34M_peripheral_aresetn 1 1 3 440 1160 780 640 1260
preplace netloc sticky_bit_0_latched_out 1 5 1 N 820
preplace netloc sticky_bit_1_latched_out 1 5 1 N 1100
preplace netloc sticky_bit_2_latched_out 1 5 1 N 960
preplace netloc xlconcat_1_dout 1 1 6 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 2180
preplace netloc xlconstant_0_dout 1 5 1 NJ 720
preplace netloc xlslice_0_Dout 1 2 1 NJ 60
preplace netloc xlslice_2_Dout 1 4 1 NJ 840
preplace netloc xlslice_3_Dout 1 4 1 NJ 1340
preplace netloc xlslice_4_Dout 1 4 1 NJ 980
preplace netloc xlslice_1_Dout 1 3 1 1300J 340n
preplace netloc ring_oscillator_puf_0_response 1 2 3 840 1040 NJ 1040 1720
preplace netloc puf_response_v1_0_ack_to_pl 1 3 1 1280 740n
preplace netloc lfsr_ros_counters_v1_0_sampled_lfsr_ros_ack 1 3 1 N 720
preplace netloc main_ros_counters_v1_0_sampled_main_ros_ack 1 3 1 N 540
preplace netloc ring_oscillator_puf_0_sampled_main_ros_counters 1 2 3 840 420 NJ 420 1720
preplace netloc ring_oscillator_puf_0_sampled_lfsr_ros_counters 1 2 3 820 400 NJ 400 1800
preplace netloc processing_system7_0_DDR 1 1 6 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 6 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ
preplace netloc processing_system7_1_M_AXI_GP0 1 1 1 N 380
preplace netloc smartconnect_0_M00_AXI 1 2 1 N 720
preplace netloc smartconnect_0_M01_AXI 1 2 1 N 480
preplace netloc smartconnect_0_M02_AXI 1 2 1 N 1100
levelinfo -pg 1 0 220 580 1050 1510 1900 2090 2200
pagesize -pg 1 -db -bbox -sgen 0 0 2320 1400
",
   "Reduced Jogs_ScaleFactor":"0.568571",
   "Reduced Jogs_TopLeft":"-262,0",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 4 -x 1160 -y 240 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 4 -x 1160 -y 260 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 610 -y 100 -defaultsOSRD
preplace inst rst_ps7_0_34M -pg 1 -lvl 2 -x 610 -y 360 -swap {0 2 1 3 4 6 7 8 9 5} -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 220 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 31 28 29 30 27 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72} -defaultsOSRD
preplace inst ring_oscillator_puf_0 -pg 1 -lvl 3 -x 960 -y 120 -swap {12 1 0 3 4 5 6 2 7 8 10 11 9} -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 20 160 430 180 N
preplace netloc processing_system7_1_FCLK_RESET0_N 1 1 1 430 340n
preplace netloc rst_ps7_0_34M_peripheral_aresetn 1 1 2 440 190 780
preplace netloc processing_system7_0_DDR 1 1 3 NJ 240 NJ 240 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 3 NJ 260 NJ 260 NJ
preplace netloc processing_system7_1_M_AXI_GP0 1 1 1 420 80n
levelinfo -pg 1 0 220 610 960 1160
pagesize -pg 1 -db -bbox -sgen 0 0 1280 460
"
}
{
   "da_axi4_cnt":"11",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"6",
   "da_ps7_cnt":"8"
}
