module sr latch (en,rst,s,r,q,qb);
input en,rst,s,r;
output reg q;
output qb;
always @ (en,rst,s,r)
begin
if (rst)
q <=0;
else if (en)
case ({s,r})
2'b00:q<=q;
2'b01:q<=1'b0;
2'b10:q<=1'b1;
2'b11:q<=1'bx;
endcase
else
q<=q;
end
assign qb=~q;
endmodule
