
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf12_readFilters82'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf12_readFilters82
Automatically selected td_fused_top_tdf12_readFilters82 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf12_readFilters82

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf12_readFilters82
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:352$163 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:344$155 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:336$149 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:328$141 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:320$135 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:312$127 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:304$121 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:296$113 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:288$107 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:280$98 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:272$91 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:264$85 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:256$79 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:248$77 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:240$73 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:232$69 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:224$67 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:216$65 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:190$37 in module td_fused_top_tdf12_readFilters82.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:176$22 in module td_fused_top_tdf12_readFilters82.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:164$7 in module td_fused_top_tdf12_readFilters82.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:152$3 in module td_fused_top_tdf12_readFilters82.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:144$1 in module td_fused_top_tdf12_readFilters82.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 23 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:0$193'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:0$193'.
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:393$184'.
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:352$163'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:344$155'.
     1/1: $1\weight_vecs_1_1_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:336$149'.
     1/1: $1\weight_vecs_1_1_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:328$141'.
     1/1: $1\weight_vecs_1_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:320$135'.
     1/1: $1\weight_vecs_1_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:312$127'.
     1/1: $1\weight_vecs_0_1_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:304$121'.
     1/1: $1\weight_vecs_0_1_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:296$113'.
     1/1: $1\weight_vecs_0_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:288$107'.
     1/1: $1\weight_vecs_0_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:280$98'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:272$91'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:264$85'.
     1/1: $1\filter_data_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:256$79'.
     1/1: $1\filter_data_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:248$77'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:240$73'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:232$69'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:224$67'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:216$65'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:210$59'.
     1/1: $0\lshr_ln_reg_275[5:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:204$57'.
     1/1: $0\indices_23_read_reg_261[8:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:198$53'.
     1/1: $0\icmp_ln49_reg_266[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:190$37'.
     1/1: $0\kk_0_0_0_i_i_reg_160[7:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:176$22'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:164$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:152$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:144$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\ap_block_state1' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:393$184'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\ap_NS_fsm' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:352$163'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\weight_vecs_1_1_0_0_we0' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:344$155'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\weight_vecs_1_1_0_0_ce0' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:336$149'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\weight_vecs_1_0_0_0_we0' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:328$141'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\weight_vecs_1_0_0_0_ce0' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:320$135'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\weight_vecs_0_1_0_0_we0' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:312$127'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\weight_vecs_0_1_0_0_ce0' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:304$121'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\weight_vecs_0_0_0_0_we0' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:296$113'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\weight_vecs_0_0_0_0_ce0' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:288$107'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\indices_23_read' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:280$98'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\indices_23_blk_n' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:272$91'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\filter_data_1_ce0' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:264$85'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\filter_data_0_ce0' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:256$79'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\ap_ready' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:248$77'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\ap_idle_pp0' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:240$73'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\ap_idle' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:232$69'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\ap_done' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:224$67'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters82.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:216$65'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf12_readFilters82.\lshr_ln_reg_275' using process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:210$59'.
  created $dff cell `$procdff$316' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters82.\indices_23_read_reg_261' using process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:204$57'.
  created $dff cell `$procdff$317' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters82.\icmp_ln49_reg_266' using process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:198$53'.
  created $dff cell `$procdff$318' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters82.\kk_0_0_0_i_i_reg_160' using process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:190$37'.
  created $dff cell `$procdff$319' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters82.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:176$22'.
  created $dff cell `$procdff$320' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters82.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:164$7'.
  created $dff cell `$procdff$321' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters82.\ap_done_reg' using process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:152$3'.
  created $dff cell `$procdff$322' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters82.\ap_CS_fsm' using process `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:144$1'.
  created $dff cell `$procdff$323' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:0$193'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:393$184'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:352$163'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:352$163'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:344$155'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:344$155'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:336$149'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:336$149'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:328$141'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:328$141'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:320$135'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:320$135'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:312$127'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:312$127'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:304$121'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:304$121'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:296$113'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:296$113'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:288$107'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:288$107'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:280$98'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:280$98'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:272$91'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:272$91'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:264$85'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:264$85'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:256$79'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:256$79'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:248$77'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:248$77'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:240$73'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:240$73'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:232$69'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:232$69'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:224$67'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:224$67'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:216$65'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:216$65'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:210$59'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:210$59'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:204$57'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:204$57'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:198$53'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:198$53'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:190$37'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:190$37'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:176$22'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:176$22'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:164$7'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:164$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:152$3'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:152$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:144$1'.
Removing empty process `td_fused_top_tdf12_readFilters82.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:144$1'.
Cleaned up 37 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf12_readFilters82.
<suppressed ~135 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf12_readFilters82.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf12_readFilters82'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf12_readFilters82..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$200.
    dead port 2/2 on $mux $procmux$209.
    dead port 1/2 on $mux $procmux$286.
    dead port 2/2 on $mux $procmux$286.
    dead port 2/2 on $mux $procmux$202.
    dead port 2/2 on $mux $procmux$217.
    dead port 2/2 on $mux $procmux$197.
    dead port 1/2 on $mux $procmux$252.
    dead port 2/2 on $mux $procmux$252.
Removed 9 multiplexer ports.
<suppressed ~25 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf12_readFilters82.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf12_readFilters82'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$323 ($dff) from module td_fused_top_tdf12_readFilters82 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$322 ($dff) from module td_fused_top_tdf12_readFilters82 (D = $procmux$305_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$321 ($dff) from module td_fused_top_tdf12_readFilters82 (D = $procmux$297_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$332 ($sdff) from module td_fused_top_tdf12_readFilters82 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$320 ($dff) from module td_fused_top_tdf12_readFilters82 (D = $procmux$292_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $procdff$319 ($dff) from module td_fused_top_tdf12_readFilters82 (D = $procmux$284_Y, Q = \kk_0_0_0_i_i_reg_160).
Adding EN signal on $procdff$318 ($dff) from module td_fused_top_tdf12_readFilters82 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v:407$192_Y, Q = \icmp_ln49_reg_266).
Adding EN signal on $procdff$316 ($dff) from module td_fused_top_tdf12_readFilters82 (D = \kk_0_0_0_i_i_reg_160 [6:1], Q = \lshr_ln_reg_275).
Adding EN signal on $procdff$317 ($dff) from module td_fused_top_tdf12_readFilters82 (D = \indices_23_dout, Q = \indices_23_read_reg_261).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf12_readFilters82..
Removed 19 unused cells and 280 unused wires.
<suppressed ~24 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf12_readFilters82.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf12_readFilters82..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf12_readFilters82.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf12_readFilters82'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf12_readFilters82..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf12_readFilters82.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf12_readFilters82 ===

   Number of wires:                 91
   Number of wire bits:            523
   Number of public wires:          61
   Number of public wire bits:     475
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                            8
     $and                           11
     $dffe                          24
     $eq                            17
     $mux                           32
     $not                            6
     $or                             2
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           5
     $sdffe                          1

End of script. Logfile hash: 0a5c89709a, CPU: user 0.10s system 0.02s, MEM: 13.23 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 34% 2x read_verilog (0 sec), 26% 4x opt_expr (0 sec), ...
