// Seed: 4268399501
module module_0 (
    input id_0,
    output logic id_1
);
  type_8
      id_2 (
          id_1,
          1,
          id_0[(1'd0)],
          1
      ),
      id_3,
      id_4,
      id_5;
  logic id_6;
endmodule
`define pp_3 0
module module_1 (
    input logic id_0,
    output id_1,
    output id_2
);
  integer id_3;
  always begin
    id_2 <= 1;
  end
  type_6(
      id_1
  );
  logic id_4;
endmodule
`define pp_4 0
`timescale 1ps / 1ps
`define pp_5 0
