

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_1_1_x0'
================================================================
* Date:           Fri Jul 15 00:32:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    38241|    38241|  0.127 ms|  0.127 ms|  38241|  38241|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_1_1_x0_loop_1          |    38240|    38240|      9560|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_wrapper_1_1_x0_loop_2         |     9558|     9558|      1593|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_wrapper_1_1_x0_loop_3       |     1296|     1296|       162|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_wrapper_1_1_x0_loop_4     |      160|      160|        10|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_1_1_x0_loop_5   |        4|        4|         1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_wrapper_1_1_x0_loop_6       |      294|      294|        98|          -|          -|     3|        no|
        |   +++ D_drain_IO_L1_out_wrapper_1_1_x0_loop_7     |       96|       96|         6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_1_1_x0_loop_8   |        4|        4|         2|          -|          -|     2|        no|
        |   +++ D_drain_IO_L1_out_wrapper_1_1_x0_loop_9     |       96|       96|         6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_1_1_x0_loop_10  |        4|        4|         2|          -|          -|     2|        no|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      220|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      160|      162|     -|
|Multiplexer          |        -|      -|        -|      304|     -|
|Register             |        -|      -|      318|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      478|      686|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|   32|   33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        0|  128|  129|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total           |                                                      |        0|  160|  162|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1170_fu_354_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1171_fu_342_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_1172_fu_383_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1173_fu_407_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_1174_fu_496_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_1175_fu_478_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1176_fu_514_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_1177_fu_466_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1178_fu_502_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_330_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln9546_fu_524_p2       |         +|   0|  0|  12|           5|           5|
    |icmp_ln870_fu_460_p2       |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln878_fu_418_p2       |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_1023_fu_348_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_1024_fu_360_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1025_fu_454_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_1026_fu_401_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1027_fu_490_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1028_fu_472_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1029_fu_534_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1030_fu_508_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_336_p2       |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_block_state14           |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 220|          80|          62|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  81|         17|    1|         17|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_210                                    |   9|          2|    3|          6|
    |c1_V_reg_221                                    |   9|          2|    3|          6|
    |c4_V_reg_274                                    |   9|          2|    3|          6|
    |c5_V_54_reg_286                                 |   9|          2|    5|         10|
    |c5_V_reg_297                                    |   9|          2|    5|         10|
    |c6_V_118_reg_308                                |   9|          2|    2|          4|
    |c6_V_reg_319                                    |   9|          2|    2|          4|
    |c7_V_reg_232                                    |   9|          2|    4|          8|
    |c8_V_reg_243                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  14|          3|    2|          6|
    |data_split_V_d0                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_din    |  14|          3|  128|        384|
    |fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_1_1_x0146_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_254                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_265                                |   9|          2|  128|        256|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 304|         65|  337|        867|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |add_ln691_1170_reg_576         |    4|   0|    4|          0|
    |add_ln691_1171_reg_568         |    3|   0|    3|          0|
    |add_ln691_1172_reg_594         |    5|   0|    5|          0|
    |add_ln691_1175_reg_655         |    5|   0|    5|          0|
    |add_ln691_1176_reg_681         |    2|   0|    2|          0|
    |add_ln691_1177_reg_647         |    5|   0|    5|          0|
    |add_ln691_1178_reg_673         |    2|   0|    2|          0|
    |add_ln691_reg_560              |    3|   0|    3|          0|
    |ap_CS_fsm                      |   16|   0|   16|          0|
    |ap_done_reg                    |    1|   0|    1|          0|
    |c0_V_reg_210                   |    3|   0|    3|          0|
    |c1_V_reg_221                   |    3|   0|    3|          0|
    |c4_V_reg_274                   |    3|   0|    3|          0|
    |c5_V_54_reg_286                |    5|   0|    5|          0|
    |c5_V_reg_297                   |    5|   0|    5|          0|
    |c6_V_118_reg_308               |    2|   0|    2|          0|
    |c6_V_reg_319                   |    2|   0|    2|          0|
    |c7_V_reg_232                   |    4|   0|    4|          0|
    |c8_V_reg_243                   |    5|   0|    5|          0|
    |data_split_V_addr_199_reg_589  |    2|   0|    2|          0|
    |icmp_ln870_reg_643             |    1|   0|    1|          0|
    |local_D_V_addr_reg_599         |    5|   0|    5|          0|
    |n_V_reg_254                    |    3|   0|    3|          0|
    |p_Val2_s_reg_265               |  128|   0|  128|          0|
    |shl_ln890_reg_660              |    4|   0|    5|          1|
    |tmp_377_reg_607                |   32|   0|   32|          0|
    |tmp_reg_584                    |    1|   0|    1|          0|
    |v2_V_1767_reg_635              |   32|   0|   32|          0|
    |v2_V_reg_630                   |   32|   0|   32|          0|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          |  318|   0|  319|          1|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_2_x0179|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_2_x0179|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_2_x0179|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_1_x0178|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_1_x0178|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_1_x0178|       pointer|
|fifo_D_drain_PE_1_1_x0146_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_1_1_x0146|       pointer|
|fifo_D_drain_PE_1_1_x0146_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_1_1_x0146|       pointer|
|fifo_D_drain_PE_1_1_x0146_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_1_1_x0146|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 11 
5 --> 6 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 3 
12 --> 13 15 11 
13 --> 14 12 
14 --> 13 
15 --> 16 12 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0178, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_1_1_x0146, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0178, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_1_1_x0146, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.73ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:9499]   --->   Operation 23 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:9508]   --->   Operation 24 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 25 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_split_V_addr_196 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 26 'getelementptr' 'data_split_V_addr_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_split_V_addr_197 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 27 'getelementptr' 'data_split_V_addr_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr_198 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 28 'getelementptr' 'data_split_V_addr_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln9502 = br void" [./dut.cpp:9502]   --->   Operation 29 'br' 'br_ln9502' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 30 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 31 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 32 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln9502 = br i1 %icmp_ln890, void %.split24, void" [./dut.cpp:9502]   --->   Operation 34 'br' 'br_ln9502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln9502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1390" [./dut.cpp:9502]   --->   Operation 35 'specloopname' 'specloopname_ln9502' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln9503 = br void" [./dut.cpp:9503]   --->   Operation 36 'br' 'br_ln9503' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln9569 = ret" [./dut.cpp:9569]   --->   Operation 37 'ret' 'ret_ln9569' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.57>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split24, i3 %add_ln691_1171, void %.loopexit421"   --->   Operation 38 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.57ns)   --->   "%add_ln691_1171 = add i3 %c1_V, i3 1"   --->   Operation 39 'add' 'add_ln691_1171' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.49ns)   --->   "%icmp_ln890_1023 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 40 'icmp' 'icmp_ln890_1023' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln9503 = br i1 %icmp_ln890_1023, void %.split22, void" [./dut.cpp:9503]   --->   Operation 42 'br' 'br_ln9503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1389"   --->   Operation 43 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_1023)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 44 'br' 'br_ln890' <Predicate = (!icmp_ln890_1023)> <Delay = 0.38>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = (icmp_ln890_1023)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1170, void, i4 0, void %.split22"   --->   Operation 46 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln691_1170 = add i4 %c7_V, i4 1"   --->   Operation 47 'add' 'add_ln691_1170' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.65ns)   --->   "%icmp_ln890_1024 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 48 'icmp' 'icmp_ln890_1024' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln9510 = br i1 %icmp_ln890_1024, void %.split10, void %.preheader5.preheader" [./dut.cpp:9510]   --->   Operation 50 'br' 'br_ln9510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln9510 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1022" [./dut.cpp:9510]   --->   Operation 51 'specloopname' 'specloopname_ln9510' <Predicate = (!icmp_ln890_1024)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 52 'trunc' 'empty' <Predicate = (!icmp_ln890_1024)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c7_V, i32 2"   --->   Operation 53 'bitselect' 'tmp' <Predicate = (!icmp_ln890_1024)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%idxprom = zext i2 %empty"   --->   Operation 54 'zext' 'idxprom' <Predicate = (!icmp_ln890_1024)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%data_split_V_addr_199 = getelementptr i32 %data_split_V, i64 0, i64 %idxprom"   --->   Operation 55 'getelementptr' 'data_split_V_addr_199' <Predicate = (!icmp_ln890_1024)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln9512 = br void" [./dut.cpp:9512]   --->   Operation 56 'br' 'br_ln9512' <Predicate = (!icmp_ln890_1024)> <Delay = 0.38>
ST_4 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 57 'br' 'br_ln890' <Predicate = (icmp_ln890_1024)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1172, void, i5 0, void %.split10"   --->   Operation 58 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln691_1172 = add i5 %c8_V, i5 1"   --->   Operation 59 'add' 'add_ln691_1172' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 %tmp" [./dut.cpp:9520]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln9520 = zext i6 %tmp_s" [./dut.cpp:9520]   --->   Operation 61 'zext' 'zext_ln9520' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9520" [./dut.cpp:9520]   --->   Operation 62 'getelementptr' 'local_D_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.63ns)   --->   "%icmp_ln890_1026 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 63 'icmp' 'icmp_ln890_1026' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln9512 = br i1 %icmp_ln890_1026, void %.split8, void" [./dut.cpp:9512]   --->   Operation 65 'br' 'br_ln9512' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9520]   --->   Operation 66 'load' 'out_data_V' <Predicate = (!icmp_ln890_1026)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 67 'br' 'br_ln0' <Predicate = (icmp_ln890_1026)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln9512 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1021" [./dut.cpp:9512]   --->   Operation 68 'specloopname' 'specloopname_ln9512' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.21ns)   --->   "%tmp_377 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_1_1_x0146" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp_377' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 70 [1/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9520]   --->   Operation 70 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln9521 = br void" [./dut.cpp:9521]   --->   Operation 71 'br' 'br_ln9521' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%n_V = phi i3 %add_ln691_1173, void %.split, i3 0, void %.split8"   --->   Operation 72 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %zext_ln1497, void %.split, i128 %out_data_V, void %.split8"   --->   Operation 73 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.57ns)   --->   "%add_ln691_1173 = add i3 %n_V, i3 1"   --->   Operation 74 'add' 'add_ln691_1173' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i3 %n_V"   --->   Operation 75 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %n_V, i3 4"   --->   Operation 76 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln9521 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:9521]   --->   Operation 78 'br' 'br_ln9521' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1020"   --->   Operation 79 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %p_Val2_s"   --->   Operation 80 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%data_split_V_addr_200 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:9522]   --->   Operation 81 'getelementptr' 'data_split_V_addr_200' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.69ns)   --->   "%store_ln9522 = store i32 %trunc_ln674, i2 %data_split_V_addr_200" [./dut.cpp:9522]   --->   Operation 82 'store' 'store_ln9522' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%r = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 127"   --->   Operation 83 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i96 %r"   --->   Operation 84 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.69ns)   --->   "%store_ln9530 = store i32 %tmp_377, i2 %data_split_V_addr_199" [./dut.cpp:9530]   --->   Operation 86 'store' 'store_ln9530' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 87 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_198"   --->   Operation 87 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 88 [2/2] (0.69ns)   --->   "%v2_V_1767 = load i2 %data_split_V_addr_197"   --->   Operation 88 'load' 'v2_V_1767' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 89 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_198"   --->   Operation 89 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 90 [1/2] (0.69ns)   --->   "%v2_V_1767 = load i2 %data_split_V_addr_197"   --->   Operation 90 'load' 'v2_V_1767' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 91 [2/2] (0.69ns)   --->   "%v2_V_1768 = load i2 %data_split_V_addr_196"   --->   Operation 91 'load' 'v2_V_1768' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 92 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 92 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 93 [1/2] (0.69ns)   --->   "%v2_V_1768 = load i2 %data_split_V_addr_196"   --->   Operation 93 'load' 'v2_V_1768' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 94 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 94 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1768, i32 %v2_V_1767, i32 %v2_V"   --->   Operation 95 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.73ns)   --->   "%store_ln9532 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:9532]   --->   Operation 96 'store' 'store_ln9532' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.62>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_1174, void %.loopexit, i3 1, void %.preheader5.preheader"   --->   Operation 98 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.49ns)   --->   "%icmp_ln890_1025 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 99 'icmp' 'icmp_ln890_1025' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln9536 = br i1 %icmp_ln890_1025, void %.split20, void %.loopexit421" [./dut.cpp:9536]   --->   Operation 101 'br' 'br_ln9536' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1453"   --->   Operation 102 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1025)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 1"   --->   Operation 103 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_1025)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln9538 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:9538]   --->   Operation 104 'br' 'br_ln9538' <Predicate = (!icmp_ln890_1025)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 105 'br' 'br_ln890' <Predicate = (!icmp_ln890_1025 & !icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 106 'br' 'br_ln890' <Predicate = (!icmp_ln890_1025 & icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = (icmp_ln890_1025)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.70>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%c5_V_54 = phi i5 %add_ln691_1177, void, i5 0, void %.preheader.preheader"   --->   Operation 108 'phi' 'c5_V_54' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln691_1177 = add i5 %c5_V_54, i5 1"   --->   Operation 109 'add' 'add_ln691_1177' <Predicate = (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.63ns)   --->   "%icmp_ln890_1028 = icmp_eq  i5 %c5_V_54, i5 16"   --->   Operation 110 'icmp' 'icmp_ln890_1028' <Predicate = (!icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln9553 = br i1 %icmp_ln890_1028, void %.split14, void %.loopexit.loopexit" [./dut.cpp:9553]   --->   Operation 112 'br' 'br_ln9553' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln9553 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1450" [./dut.cpp:9553]   --->   Operation 113 'specloopname' 'specloopname_ln9553' <Predicate = (!icmp_ln870 & !icmp_ln890_1028)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.38ns)   --->   "%br_ln9555 = br void" [./dut.cpp:9555]   --->   Operation 114 'br' 'br_ln9555' <Predicate = (!icmp_ln870 & !icmp_ln890_1028)> <Delay = 0.38>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln870 & icmp_ln890_1028)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1175, void, i5 0, void %.preheader3.preheader"   --->   Operation 116 'phi' 'c5_V' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln691_1175 = add i5 %c5_V, i5 1"   --->   Operation 117 'add' 'add_ln691_1175' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln890 = shl i5 %c5_V, i5 1"   --->   Operation 118 'shl' 'shl_ln890' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.63ns)   --->   "%icmp_ln890_1027 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 119 'icmp' 'icmp_ln890_1027' <Predicate = (icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln9539 = br i1 %icmp_ln890_1027, void %.split18, void %.loopexit.loopexit53" [./dut.cpp:9539]   --->   Operation 121 'br' 'br_ln9539' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln9539 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1452" [./dut.cpp:9539]   --->   Operation 122 'specloopname' 'specloopname_ln9539' <Predicate = (icmp_ln870 & !icmp_ln890_1027)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.38ns)   --->   "%br_ln9541 = br void" [./dut.cpp:9541]   --->   Operation 123 'br' 'br_ln9541' <Predicate = (icmp_ln870 & !icmp_ln890_1027)> <Delay = 0.38>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 124 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_1027)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.57ns)   --->   "%add_ln691_1174 = add i3 %c4_V, i3 1"   --->   Operation 125 'add' 'add_ln691_1174' <Predicate = (icmp_ln870 & icmp_ln890_1027) | (!icmp_ln870 & icmp_ln890_1028)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 126 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_1027) | (!icmp_ln870 & icmp_ln890_1028)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.43>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%c6_V_118 = phi i2 %add_ln691_1178, void %.split12, i2 0, void %.split14"   --->   Operation 127 'phi' 'c6_V_118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.43ns)   --->   "%add_ln691_1178 = add i2 %c6_V_118, i2 1"   --->   Operation 128 'add' 'add_ln691_1178' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.34ns)   --->   "%icmp_ln890_1030 = icmp_eq  i2 %c6_V_118, i2 2"   --->   Operation 129 'icmp' 'icmp_ln890_1030' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln9555 = br i1 %icmp_ln890_1030, void %.split12, void" [./dut.cpp:9555]   --->   Operation 131 'br' 'br_ln9555' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 132 'br' 'br_ln0' <Predicate = (icmp_ln890_1030)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 2.43>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln9555 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1023" [./dut.cpp:9555]   --->   Operation 133 'specloopname' 'specloopname_ln9555' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (1.21ns)   --->   "%tmp_378 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 134 'read' 'tmp_378' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 135 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0178, i128 %tmp_378" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 135 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 136 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 1.43>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_1176, void %.split16, i2 0, void %.split18"   --->   Operation 137 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.43ns)   --->   "%add_ln691_1176 = add i2 %c6_V, i2 1"   --->   Operation 138 'add' 'add_ln691_1176' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln9546 = zext i2 %c6_V" [./dut.cpp:9546]   --->   Operation 139 'zext' 'zext_ln9546' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.70ns)   --->   "%add_ln9546 = add i5 %shl_ln890, i5 %zext_ln9546" [./dut.cpp:9546]   --->   Operation 140 'add' 'add_ln9546' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln9546_1 = zext i5 %add_ln9546" [./dut.cpp:9546]   --->   Operation 141 'zext' 'zext_ln9546_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%local_D_V_addr_40 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9546_1" [./dut.cpp:9546]   --->   Operation 142 'getelementptr' 'local_D_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.34ns)   --->   "%icmp_ln890_1029 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 143 'icmp' 'icmp_ln890_1029' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln9541 = br i1 %icmp_ln890_1029, void %.split16, void" [./dut.cpp:9541]   --->   Operation 145 'br' 'br_ln9541' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [2/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_40" [./dut.cpp:9546]   --->   Operation 146 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_1029)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 147 'br' 'br_ln0' <Predicate = (icmp_ln890_1029)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 1.94>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln9541 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1422" [./dut.cpp:9541]   --->   Operation 148 'specloopname' 'specloopname_ln9541' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_40" [./dut.cpp:9546]   --->   Operation 149 'load' 'local_D_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_16 : Operation 150 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0178, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 150 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 151 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_1_2_x0179]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_1_1_x0178]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_1_1_x0146]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
local_D_V             (alloca           ) [ 00111111111111111]
data_split_V          (alloca           ) [ 00111111111111111]
data_split_V_addr     (getelementptr    ) [ 00111111111111111]
data_split_V_addr_196 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_197 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_198 (getelementptr    ) [ 00111111111111111]
br_ln9502             (br               ) [ 01111111111111111]
c0_V                  (phi              ) [ 00100000000000000]
add_ln691             (add              ) [ 01111111111111111]
icmp_ln890            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9502             (br               ) [ 00000000000000000]
specloopname_ln9502   (specloopname     ) [ 00000000000000000]
br_ln9503             (br               ) [ 00111111111111111]
ret_ln9569            (ret              ) [ 00000000000000000]
c1_V                  (phi              ) [ 00010000000000000]
add_ln691_1171        (add              ) [ 00111111111111111]
icmp_ln890_1023       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9503             (br               ) [ 00000000000000000]
specloopname_ln1461   (specloopname     ) [ 00000000000000000]
br_ln890              (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 01111111111111111]
c7_V                  (phi              ) [ 00001000000000000]
add_ln691_1170        (add              ) [ 00111111111111111]
icmp_ln890_1024       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9510             (br               ) [ 00000000000000000]
specloopname_ln9510   (specloopname     ) [ 00000000000000000]
empty                 (trunc            ) [ 00000000000000000]
tmp                   (bitselect        ) [ 00000111111000000]
idxprom               (zext             ) [ 00000000000000000]
data_split_V_addr_199 (getelementptr    ) [ 00000111111000000]
br_ln9512             (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
c8_V                  (phi              ) [ 00000100000000000]
add_ln691_1172        (add              ) [ 00111111111111111]
tmp_s                 (bitconcatenate   ) [ 00000000000000000]
zext_ln9520           (zext             ) [ 00000000000000000]
local_D_V_addr        (getelementptr    ) [ 00000011111000000]
icmp_ln890_1026       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9512             (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln9512   (specloopname     ) [ 00000000000000000]
tmp_377               (read             ) [ 00000001000000000]
out_data_V            (load             ) [ 00111111111111111]
br_ln9521             (br               ) [ 00111111111111111]
n_V                   (phi              ) [ 00000001000000000]
p_Val2_s              (phi              ) [ 00000001000000000]
add_ln691_1173        (add              ) [ 00111111111111111]
zext_ln878            (zext             ) [ 00000000000000000]
icmp_ln878            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9521             (br               ) [ 00000000000000000]
specloopname_ln674    (specloopname     ) [ 00000000000000000]
trunc_ln674           (trunc            ) [ 00000000000000000]
data_split_V_addr_200 (getelementptr    ) [ 00000000000000000]
store_ln9522          (store            ) [ 00000000000000000]
r                     (partselect       ) [ 00000000000000000]
zext_ln1497           (zext             ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
store_ln9530          (store            ) [ 00000000000000000]
v2_V                  (load             ) [ 00000000001000000]
v2_V_1767             (load             ) [ 00000000001000000]
v2_V_1768             (load             ) [ 00000000000000000]
v1_V                  (load             ) [ 00000000000000000]
p_Result_s            (bitconcatenate   ) [ 00000000000000000]
store_ln9532          (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c4_V                  (phi              ) [ 00000000000111111]
icmp_ln890_1025       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9536             (br               ) [ 00000000000000000]
specloopname_ln1616   (specloopname     ) [ 00000000000000000]
icmp_ln870            (icmp             ) [ 00111111111111111]
br_ln9538             (br               ) [ 00000000000000000]
br_ln890              (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
c5_V_54               (phi              ) [ 00000000000010000]
add_ln691_1177        (add              ) [ 00111111111111111]
icmp_ln890_1028       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9553             (br               ) [ 00000000000000000]
specloopname_ln9553   (specloopname     ) [ 00000000000000000]
br_ln9555             (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00000000000000000]
c5_V                  (phi              ) [ 00000000000010000]
add_ln691_1175        (add              ) [ 00111111111111111]
shl_ln890             (shl              ) [ 00000000000000011]
icmp_ln890_1027       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9539             (br               ) [ 00000000000000000]
specloopname_ln9539   (specloopname     ) [ 00000000000000000]
br_ln9541             (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00000000000000000]
add_ln691_1174        (add              ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
c6_V_118              (phi              ) [ 00000000000001000]
add_ln691_1178        (add              ) [ 00111111111111111]
icmp_ln890_1030       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9555             (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln9555   (specloopname     ) [ 00000000000000000]
tmp_378               (read             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c6_V                  (phi              ) [ 00000000000000010]
add_ln691_1176        (add              ) [ 00111111111111111]
zext_ln9546           (zext             ) [ 00000000000000000]
add_ln9546            (add              ) [ 00000000000000000]
zext_ln9546_1         (zext             ) [ 00000000000000000]
local_D_V_addr_40     (getelementptr    ) [ 00000000000000001]
icmp_ln890_1029       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9541             (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln9541   (specloopname     ) [ 00000000000000000]
local_D_V_load        (load             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_1_2_x0179">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_1_2_x0179"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_1_1_x0178">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_1_1_x0178"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_1_1_x0146">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_1_1_x0146"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_808"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_728"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1390"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1389"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1022"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1021"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1020"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1453"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1450"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1452"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1023"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1422"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="local_D_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="data_split_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_377_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_377/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_378_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="128" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_378/14 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="128" slack="0"/>
<pin id="131" dir="0" index="2" bw="128" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 write_ln174/16 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data_split_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="3" slack="0"/>
<pin id="140" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="data_split_V_addr_196_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_196/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="data_split_V_addr_197_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_197/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="data_split_V_addr_198_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_198/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="data_split_V_addr_199_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="2" slack="0"/>
<pin id="172" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_199/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="local_D_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="0" index="1" bw="128" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln9532/10 local_D_V_load/15 "/>
</bind>
</comp>

<comp id="186" class="1004" name="data_split_V_addr_200_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_200/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="7"/>
<pin id="198" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="199" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
<pin id="201" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln9522/7 store_ln9530/7 v2_V/8 v2_V_1767/8 v2_V_1768/9 v1_V/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="local_D_V_addr_40_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_40/15 "/>
</bind>
</comp>

<comp id="210" class="1005" name="c0_V_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="1"/>
<pin id="212" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="c0_V_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="c1_V_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="1"/>
<pin id="223" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="c1_V_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="c7_V_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="c7_V_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/4 "/>
</bind>
</comp>

<comp id="243" class="1005" name="c8_V_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="1"/>
<pin id="245" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="c8_V_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="n_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="n_V_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="265" class="1005" name="p_Val2_s_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="267" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Val2_s_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="96" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="128" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="274" class="1005" name="c4_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="1"/>
<pin id="276" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="c4_V_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/11 "/>
</bind>
</comp>

<comp id="286" class="1005" name="c5_V_54_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="1"/>
<pin id="288" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_54 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="c5_V_54_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_54/12 "/>
</bind>
</comp>

<comp id="297" class="1005" name="c5_V_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="c5_V_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/12 "/>
</bind>
</comp>

<comp id="308" class="1005" name="c6_V_118_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="1"/>
<pin id="310" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_118 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="c6_V_118_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_118/13 "/>
</bind>
</comp>

<comp id="319" class="1005" name="c6_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="1"/>
<pin id="321" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="c6_V_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/15 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln691_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln890_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln691_1171_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1171/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln890_1023_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1023/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln691_1170_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1170/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln890_1024_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1024/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="empty_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="0" index="2" bw="3" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="idxprom_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln691_1172_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1172/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_s_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="1"/>
<pin id="393" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln9520_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9520/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln890_1026_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1026/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln691_1173_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1173/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln878_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln878_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln674_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="128" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="r_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="96" slack="0"/>
<pin id="431" dir="0" index="1" bw="128" slack="0"/>
<pin id="432" dir="0" index="2" bw="7" slack="0"/>
<pin id="433" dir="0" index="3" bw="8" slack="0"/>
<pin id="434" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln1497_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="96" slack="0"/>
<pin id="441" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Result_s_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="128" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="0" index="3" bw="32" slack="1"/>
<pin id="448" dir="0" index="4" bw="32" slack="1"/>
<pin id="449" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln890_1025_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="0"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1025/11 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln870_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/11 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln691_1177_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1177/12 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln890_1028_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1028/12 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln691_1175_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1175/12 "/>
</bind>
</comp>

<comp id="484" class="1004" name="shl_ln890_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln890/12 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln890_1027_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1027/12 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln691_1174_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="1"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1174/12 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln691_1178_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1178/13 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln890_1030_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="0" index="1" bw="2" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1030/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln691_1176_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1176/15 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln9546_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9546/15 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln9546_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="1"/>
<pin id="526" dir="0" index="1" bw="2" slack="0"/>
<pin id="527" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9546/15 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln9546_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9546_1/15 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln890_1029_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1029/15 "/>
</bind>
</comp>

<comp id="540" class="1005" name="data_split_V_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="8"/>
<pin id="542" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="data_split_V_addr_196_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="2" slack="8"/>
<pin id="547" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr_196 "/>
</bind>
</comp>

<comp id="550" class="1005" name="data_split_V_addr_197_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="7"/>
<pin id="552" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_197 "/>
</bind>
</comp>

<comp id="555" class="1005" name="data_split_V_addr_198_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="7"/>
<pin id="557" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_198 "/>
</bind>
</comp>

<comp id="560" class="1005" name="add_ln691_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="568" class="1005" name="add_ln691_1171_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1171 "/>
</bind>
</comp>

<comp id="576" class="1005" name="add_ln691_1170_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1170 "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="589" class="1005" name="data_split_V_addr_199_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="3"/>
<pin id="591" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_199 "/>
</bind>
</comp>

<comp id="594" class="1005" name="add_ln691_1172_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1172 "/>
</bind>
</comp>

<comp id="599" class="1005" name="local_D_V_addr_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="1"/>
<pin id="601" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_377_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_377 "/>
</bind>
</comp>

<comp id="612" class="1005" name="out_data_V_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="128" slack="1"/>
<pin id="614" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="617" class="1005" name="add_ln691_1173_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="0"/>
<pin id="619" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1173 "/>
</bind>
</comp>

<comp id="625" class="1005" name="zext_ln1497_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="128" slack="0"/>
<pin id="627" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="630" class="1005" name="v2_V_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="635" class="1005" name="v2_V_1767_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1767 "/>
</bind>
</comp>

<comp id="643" class="1005" name="icmp_ln870_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="647" class="1005" name="add_ln691_1177_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="0"/>
<pin id="649" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1177 "/>
</bind>
</comp>

<comp id="655" class="1005" name="add_ln691_1175_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1175 "/>
</bind>
</comp>

<comp id="660" class="1005" name="shl_ln890_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="1"/>
<pin id="662" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln890 "/>
</bind>
</comp>

<comp id="668" class="1005" name="add_ln691_1174_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="1"/>
<pin id="670" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_1174 "/>
</bind>
</comp>

<comp id="673" class="1005" name="add_ln691_1178_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1178 "/>
</bind>
</comp>

<comp id="681" class="1005" name="add_ln691_1176_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="0"/>
<pin id="683" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1176 "/>
</bind>
</comp>

<comp id="686" class="1005" name="local_D_V_addr_40_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="1"/>
<pin id="688" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_40 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="76" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="102" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="104" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="122" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="112" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="112" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="112" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="112" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="180" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="311"><net_src comp="94" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="94" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="214" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="214" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="225" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="32" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="225" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="44" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="236" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="52" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="236" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="236" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="236" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="62" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="366" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="387"><net_src comp="247" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="247" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="405"><net_src comp="247" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="70" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="258" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="258" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="422"><net_src comp="258" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="34" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="268" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="435"><net_src comp="80" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="268" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="82" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="84" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="429" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="450"><net_src comp="86" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="192" pin="7"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="192" pin="3"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="443" pin="5"/><net_sink comp="180" pin=1"/></net>

<net id="458"><net_src comp="278" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="34" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="278" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="32" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="290" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="66" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="290" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="70" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="301" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="66" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="301" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="66" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="301" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="70" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="274" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="32" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="312" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="96" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="312" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="98" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="323" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="96" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="323" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="538"><net_src comp="323" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="98" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="136" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="548"><net_src comp="144" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="553"><net_src comp="152" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="558"><net_src comp="160" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="563"><net_src comp="330" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="571"><net_src comp="342" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="579"><net_src comp="354" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="587"><net_src comp="370" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="592"><net_src comp="168" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="597"><net_src comp="383" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="602"><net_src comp="174" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="610"><net_src comp="116" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="615"><net_src comp="180" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="620"><net_src comp="407" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="628"><net_src comp="439" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="633"><net_src comp="192" pin="7"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="443" pin=4"/></net>

<net id="638"><net_src comp="192" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="443" pin=3"/></net>

<net id="646"><net_src comp="460" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="466" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="658"><net_src comp="478" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="663"><net_src comp="484" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="671"><net_src comp="496" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="676"><net_src comp="502" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="684"><net_src comp="514" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="689"><net_src comp="202" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="180" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_1_1_x0178 | {14 16 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_1_1_x0 : fifo_D_drain_D_drain_IO_L1_out_1_2_x0179 | {14 }
	Port: D_drain_IO_L1_out_wrapper_1_1_x0 : fifo_D_drain_PE_1_1_x0146 | {6 }
  - Chain level:
	State 1
		data_split_V_addr : 1
		data_split_V_addr_196 : 1
		data_split_V_addr_197 : 1
		data_split_V_addr_198 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln9502 : 2
	State 3
		add_ln691_1171 : 1
		icmp_ln890_1023 : 1
		br_ln9503 : 2
	State 4
		add_ln691_1170 : 1
		icmp_ln890_1024 : 1
		br_ln9510 : 2
		empty : 1
		tmp : 1
		idxprom : 2
		data_split_V_addr_199 : 3
	State 5
		add_ln691_1172 : 1
		tmp_s : 1
		zext_ln9520 : 2
		local_D_V_addr : 3
		icmp_ln890_1026 : 1
		br_ln9512 : 2
		out_data_V : 4
	State 6
	State 7
		add_ln691_1173 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln9521 : 2
		trunc_ln674 : 1
		data_split_V_addr_200 : 2
		store_ln9522 : 3
		r : 1
		zext_ln1497 : 2
	State 8
	State 9
	State 10
		p_Result_s : 1
		store_ln9532 : 2
	State 11
		icmp_ln890_1025 : 1
		br_ln9536 : 2
		icmp_ln870 : 1
		br_ln9538 : 2
	State 12
		add_ln691_1177 : 1
		icmp_ln890_1028 : 1
		br_ln9553 : 2
		add_ln691_1175 : 1
		shl_ln890 : 1
		icmp_ln890_1027 : 1
		br_ln9539 : 2
	State 13
		add_ln691_1178 : 1
		icmp_ln890_1030 : 1
		br_ln9555 : 2
	State 14
	State 15
		add_ln691_1176 : 1
		zext_ln9546 : 1
		add_ln9546 : 2
		zext_ln9546_1 : 3
		local_D_V_addr_40 : 4
		icmp_ln890_1029 : 1
		br_ln9541 : 2
		local_D_V_load : 5
	State 16
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln691_fu_330    |    0    |    10   |
|          |  add_ln691_1171_fu_342 |    0    |    10   |
|          |  add_ln691_1170_fu_354 |    0    |    12   |
|          |  add_ln691_1172_fu_383 |    0    |    12   |
|          |  add_ln691_1173_fu_407 |    0    |    10   |
|    add   |  add_ln691_1177_fu_466 |    0    |    12   |
|          |  add_ln691_1175_fu_478 |    0    |    12   |
|          |  add_ln691_1174_fu_496 |    0    |    10   |
|          |  add_ln691_1178_fu_502 |    0    |    9    |
|          |  add_ln691_1176_fu_514 |    0    |    9    |
|          |    add_ln9546_fu_524   |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_336   |    0    |    8    |
|          | icmp_ln890_1023_fu_348 |    0    |    8    |
|          | icmp_ln890_1024_fu_360 |    0    |    9    |
|          | icmp_ln890_1026_fu_401 |    0    |    9    |
|          |    icmp_ln878_fu_418   |    0    |    8    |
|   icmp   | icmp_ln890_1025_fu_454 |    0    |    8    |
|          |    icmp_ln870_fu_460   |    0    |    8    |
|          | icmp_ln890_1028_fu_472 |    0    |    9    |
|          | icmp_ln890_1027_fu_490 |    0    |    9    |
|          | icmp_ln890_1030_fu_508 |    0    |    8    |
|          | icmp_ln890_1029_fu_534 |    0    |    8    |
|----------|------------------------|---------|---------|
|   read   |   tmp_377_read_fu_116  |    0    |    0    |
|          |   tmp_378_read_fu_122  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_128    |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |      empty_fu_366      |    0    |    0    |
|          |   trunc_ln674_fu_424   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_370       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     idxprom_fu_378     |    0    |    0    |
|          |   zext_ln9520_fu_396   |    0    |    0    |
|   zext   |    zext_ln878_fu_413   |    0    |    0    |
|          |   zext_ln1497_fu_439   |    0    |    0    |
|          |   zext_ln9546_fu_520   |    0    |    0    |
|          |  zext_ln9546_1_fu_529  |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_389      |    0    |    0    |
|          |    p_Result_s_fu_443   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|        r_fu_429        |    0    |    0    |
|----------|------------------------|---------|---------|
|    shl   |    shl_ln890_fu_484    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   210   |
|----------|------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    0   |   128  |   129  |
+------------+--------+--------+--------+
|    Total   |    0   |   160  |   162  |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_1170_reg_576   |    4   |
|    add_ln691_1171_reg_568   |    3   |
|    add_ln691_1172_reg_594   |    5   |
|    add_ln691_1173_reg_617   |    3   |
|    add_ln691_1174_reg_668   |    3   |
|    add_ln691_1175_reg_655   |    5   |
|    add_ln691_1176_reg_681   |    2   |
|    add_ln691_1177_reg_647   |    5   |
|    add_ln691_1178_reg_673   |    2   |
|      add_ln691_reg_560      |    3   |
|         c0_V_reg_210        |    3   |
|         c1_V_reg_221        |    3   |
|         c4_V_reg_274        |    3   |
|       c5_V_54_reg_286       |    5   |
|         c5_V_reg_297        |    5   |
|       c6_V_118_reg_308      |    2   |
|         c6_V_reg_319        |    2   |
|         c7_V_reg_232        |    4   |
|         c8_V_reg_243        |    5   |
|data_split_V_addr_196_reg_545|    2   |
|data_split_V_addr_197_reg_550|    2   |
|data_split_V_addr_198_reg_555|    2   |
|data_split_V_addr_199_reg_589|    2   |
|  data_split_V_addr_reg_540  |    2   |
|      icmp_ln870_reg_643     |    1   |
|  local_D_V_addr_40_reg_686  |    5   |
|    local_D_V_addr_reg_599   |    5   |
|         n_V_reg_254         |    3   |
|      out_data_V_reg_612     |   128  |
|       p_Val2_s_reg_265      |   128  |
|      shl_ln890_reg_660      |    5   |
|       tmp_377_reg_607       |   32   |
|         tmp_reg_584         |    1   |
|      v2_V_1767_reg_635      |   32   |
|         v2_V_reg_630        |   32   |
|     zext_ln1497_reg_625     |   128  |
+-----------------------------+--------+
|            Total            |   577  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_128 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_180 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_192 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_192 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_192 |  p2  |   2  |   0  |    0   ||    9    |
|    c4_V_reg_274   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   354  || 2.45343 ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   210  |
|   Memory  |    0   |    -   |   160  |   162  |
|Multiplexer|    -   |    2   |    -   |   76   |
|  Register |    -   |    -   |   577  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   737  |   448  |
+-----------+--------+--------+--------+--------+
