{"vcs1":{"timestamp_begin":1740051723.580786828, "rt":3.80, "ut":3.57, "st":0.18}}
{"vcselab":{"timestamp_begin":1740051727.461060249, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740051727.779872405, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740051723.289717684}
{"VCS_COMP_START_TIME": 1740051723.289717684}
{"VCS_COMP_END_TIME": 1740051728.083988696}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 288016}}
{"vcselab": {"peak_mem": 150348}}
