-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (127 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.338250,HLS_SYN_LAT=12,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=45,HLS_SYN_FF=6373,HLS_SYN_LUT=23341,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_7A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111010";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FE : STD_LOGIC_VECTOR (7 downto 0) := "11111110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_C : STD_LOGIC_VECTOR (9 downto 0) := "0000001100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_B : STD_LOGIC_VECTOR (9 downto 0) := "0000001011";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_44 : STD_LOGIC_VECTOR (8 downto 0) := "001000100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_C : STD_LOGIC_VECTOR (8 downto 0) := "000001100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_60 : STD_LOGIC_VECTOR (11 downto 0) := "000001100000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv10_13 : STD_LOGIC_VECTOR (9 downto 0) := "0000010011";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv24_FC0000 : STD_LOGIC_VECTOR (23 downto 0) := "111111000000000000000000";
    constant ap_const_lv22_3F0000 : STD_LOGIC_VECTOR (21 downto 0) := "1111110000000000000000";
    constant ap_const_lv20_FC000 : STD_LOGIC_VECTOR (19 downto 0) := "11111100000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (127 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_7_reg_1152 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_reg_1152_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_reg_1152_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_reg_1152_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_reg_1152_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_296_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_1161 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_1161_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_1161_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_1161_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_1161_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_1161_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_1161_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_fu_323_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_reg_1173 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_reg_1173_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_17_reg_1198 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_17_reg_1198_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_1208 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln708_8_reg_1223 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_9_reg_1228 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_1_fu_461_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_1_reg_1233 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_4_reg_1243 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_6_reg_1248 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_s_reg_1253 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1118_1_fu_578_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_1_reg_1258 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_1_reg_1258_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_1_reg_1258_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_1_reg_1258_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_fu_639_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_reg_1268 : STD_LOGIC_VECTOR (8 downto 0);
    signal outcos_V_reg_1273 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_32_fu_657_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_32_reg_1278 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_32_reg_1278_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1096_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_4_reg_1283 : STD_LOGIC_VECTOR (11 downto 0);
    signal outcos_V_9_reg_1288 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_10_fu_697_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ret_V_10_reg_1294 : STD_LOGIC_VECTOR (4 downto 0);
    signal outcos_V_3_reg_1299 : STD_LOGIC_VECTOR (3 downto 0);
    signal outcos_V_3_reg_1299_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_11_fu_1104_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_11_reg_1304 : STD_LOGIC_VECTOR (19 downto 0);
    signal outsin_V_4_reg_1309 : STD_LOGIC_VECTOR (3 downto 0);
    signal outsin_V_5_reg_1314 : STD_LOGIC_VECTOR (3 downto 0);
    signal outsin_V_5_reg_1314_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_13_fu_1110_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_13_reg_1319 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_18_fu_815_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_18_reg_1324 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_20_fu_829_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_20_reg_1329 : STD_LOGIC_VECTOR (7 downto 0);
    signal outcos_V_5_reg_1334 : STD_LOGIC_VECTOR (3 downto 0);
    signal outsin_V_1_reg_1339 : STD_LOGIC_VECTOR (3 downto 0);
    signal outsin_V_1_reg_1339_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln1192_fu_846_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1192_reg_1344 : STD_LOGIC_VECTOR (19 downto 0);
    signal outsin_V_11_reg_1349 : STD_LOGIC_VECTOR (3 downto 0);
    signal outsin_V_11_reg_1349_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln1192_3_fu_1116_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1192_3_reg_1354 : STD_LOGIC_VECTOR (23 downto 0);
    signal outcos_V_4_reg_1359 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln1192_5_fu_1122_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1192_5_reg_1364 : STD_LOGIC_VECTOR (21 downto 0);
    signal outcos_V_6_reg_1369 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln1192_1_fu_911_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1192_1_reg_1374 : STD_LOGIC_VECTOR (19 downto 0);
    signal outcos_V_2_reg_1379 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln708_7_reg_1384 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_1_reg_1389 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_201_in_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_8_6_s_fu_201_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_201_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_201_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call16 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call16 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call16 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call16 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call16 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call16 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call16 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call16 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call16 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call16 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call16 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call16 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp19 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_206_in_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_8_6_s_fu_206_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_206_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_206_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call51 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call51 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call51 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call51 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call51 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call51 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call51 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call51 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call51 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call51 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call51 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call51 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call51 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp22 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_211_in_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_8_6_s_fu_211_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_211_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_211_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call57 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call57 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call57 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call57 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call57 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call57 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call57 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call57 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call57 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call57 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call57 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call57 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call57 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp24 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_216_in_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_8_6_s_fu_216_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_216_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_216_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call70 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call70 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call70 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call70 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call70 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call70 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call70 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call70 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call70 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call70 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call70 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call70 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call70 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp27 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_221_in_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_8_6_s_fu_221_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_221_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_221_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call63 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call63 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call63 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call63 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call63 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call63 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call63 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call63 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call63 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call63 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call63 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call63 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call63 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp34 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_226_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_226_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_226_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call75 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call75 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call75 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call75 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call75 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call75 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call75 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call75 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call75 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call75 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call75 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call75 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call75 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp36 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_231_in_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_8_6_s_fu_231_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_231_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_231_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call132 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call132 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call132 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call132 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call132 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call132 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call132 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call132 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call132 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call132 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call132 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call132 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call132 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp42 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_236_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_236_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_236_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call85 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call85 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call85 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call85 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call85 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call85 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call85 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call85 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call85 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call85 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call85 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call85 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call85 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp59 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_241_in_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_8_6_s_fu_241_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_241_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_241_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call90 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call90 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call90 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call90 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call90 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call90 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call90 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call90 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call90 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call90 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call90 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call90 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call90 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp61 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_246_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_246_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_246_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call167 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call167 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call167 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call167 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call167 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call167 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call167 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call167 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call167 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call167 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call167 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call167 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call167 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp82 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_251_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_251_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_251_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call176 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call176 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call176 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call176 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call176 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call176 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call176 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call176 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call176 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call176 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call176 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call176 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call176 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp83 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_256_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_256_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_256_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call37 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call37 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call37 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call37 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call37 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call37 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call37 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call37 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call37 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call37 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call37 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call37 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call37 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp89 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_261_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_261_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_261_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call109 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call109 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call109 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call109 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call109 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call109 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call109 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call109 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call109 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call109 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call109 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call109 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call109 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp97 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_266_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_266_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_266_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call150 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call150 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call150 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call150 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call150 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call150 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call150 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call150 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call150 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call150 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call150 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call150 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call150 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp99 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_271_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_271_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_271_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call187 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call187 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call187 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call187 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call187 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call187 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call187 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call187 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call187 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call187 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call187 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call187 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call187 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp102 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_276_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_276_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_276_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call12 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call12 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call12 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call12 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call12 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call12 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call12 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call12 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call12 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call12 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call12 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call12 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call12 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp103 : BOOLEAN;
    signal grp_generic_sincos_8_6_s_fu_281_in_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_8_6_s_fu_281_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_281_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generic_sincos_8_6_s_fu_281_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call26 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call26 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call26 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call26 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call26 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call26 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call26 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call26 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call26 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call26 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call26 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call26 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call26 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp128 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_Val2_1_fu_306_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_2_fu_345_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln1_fu_389_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_7_fu_386_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1192_10_fu_396_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_25_fu_402_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1067_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_35_fu_438_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_35_fu_438_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln703_fu_457_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_1_fu_473_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_2_fu_476_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_22_fu_479_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1076_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_5_fu_505_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1192_12_fu_516_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1085_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_17_fu_545_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1192_10_fu_551_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_fu_454_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1192_8_fu_555_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_571_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_28_fu_582_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1192_fu_589_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1192_fu_593_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_18_fu_599_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_5_fu_616_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_31_fu_619_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln703_fu_629_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_20_fu_633_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_7_fu_653_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rhs_V_1_fu_673_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln703_7_fu_693_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_33_fu_715_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_9_fu_712_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_33_fu_715_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal lhs_V_fu_721_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln728_2_fu_728_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_33_fu_715_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_5_fu_732_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_fu_756_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln1118_5_fu_753_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_fu_756_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1118_fu_756_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_27_fu_707_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_34_fu_762_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_4_fu_770_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_8_fu_778_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_24_fu_782_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_fu_788_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_9_fu_802_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ret_V_15_fu_805_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_18_fu_815_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln1118_10_fu_811_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_18_fu_815_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_20_fu_829_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_19_fu_825_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_20_fu_829_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln1192_fu_846_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_15_fu_858_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_14_fu_855_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_15_fu_858_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_15_fu_858_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_21_fu_881_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_21_fu_881_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_24_fu_890_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_23_fu_887_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_24_fu_890_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_21_fu_881_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_24_fu_890_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1192_1_fu_911_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_17_fu_923_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_16_fu_920_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_17_fu_923_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_17_fu_923_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1128_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_26_fu_945_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_25_fu_942_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_26_fu_945_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_26_fu_945_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1136_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln1118_2_fu_968_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1118_2_fu_976_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln1118_3_fu_986_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln1118_fu_980_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1118_3_fu_994_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_30_fu_1007_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_fu_1004_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_30_fu_1007_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_29_fu_998_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_30_fu_1007_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal rhs_V_fu_1017_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln728_fu_1025_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln700_fu_1013_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_19_fu_1029_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_1035_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1144_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1067_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1067_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1076_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1076_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1085_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1128_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1136_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1144_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to11 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component generic_sincos_8_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mac_muladd_6ns_8s_10ns_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component myproject_ama_addmulsub_3ns_9s_10ns_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component myproject_mac_mul_sub_9s_4s_6s_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component myproject_mul_mul_12s_8s_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_mul_mul_20s_8s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_18s_8s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mac_muladd_24s_8s_19s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mac_muladd_22s_8s_17s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mac_muladd_20s_4s_15s_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;



begin
    grp_generic_sincos_8_6_s_fu_201 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_8_6_s_fu_201_in_V,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_201_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_201_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_201_ap_ce);

    grp_generic_sincos_8_6_s_fu_206 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_8_6_s_fu_206_in_V,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_206_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_206_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_206_ap_ce);

    grp_generic_sincos_8_6_s_fu_211 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_8_6_s_fu_211_in_V,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_211_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_211_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_211_ap_ce);

    grp_generic_sincos_8_6_s_fu_216 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_8_6_s_fu_216_in_V,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_216_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_216_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_216_ap_ce);

    grp_generic_sincos_8_6_s_fu_221 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_8_6_s_fu_221_in_V,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_221_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_221_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_221_ap_ce);

    grp_generic_sincos_8_6_s_fu_226 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_17_reg_1198,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_226_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_226_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_226_ap_ce);

    grp_generic_sincos_8_6_s_fu_231 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_8_6_s_fu_231_in_V,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_231_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_231_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_231_ap_ce);

    grp_generic_sincos_8_6_s_fu_236 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_6_reg_1173_pp0_iter1_reg,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_236_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_236_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_236_ap_ce);

    grp_generic_sincos_8_6_s_fu_241 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_8_6_s_fu_241_in_V,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_241_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_241_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_241_ap_ce);

    grp_generic_sincos_8_6_s_fu_246 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_8_reg_1223,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_246_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_246_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_246_ap_ce);

    grp_generic_sincos_8_6_s_fu_251 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_9_reg_1228,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_251_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_251_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_251_ap_ce);

    grp_generic_sincos_8_6_s_fu_256 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => add_ln703_1_reg_1233,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_256_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_256_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_256_ap_ce);

    grp_generic_sincos_8_6_s_fu_261 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_4_reg_1243,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_261_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_261_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_261_ap_ce);

    grp_generic_sincos_8_6_s_fu_266 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_6_reg_1248,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_266_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_266_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_266_ap_ce);

    grp_generic_sincos_8_6_s_fu_271 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_s_reg_1253,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_271_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_271_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_271_ap_ce);

    grp_generic_sincos_8_6_s_fu_276 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_7_reg_1152_pp0_iter3_reg,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_276_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_276_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_276_ap_ce);

    grp_generic_sincos_8_6_s_fu_281 : component generic_sincos_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_8_6_s_fu_281_in_V,
        ap_return_0 => grp_generic_sincos_8_6_s_fu_281_ap_return_0,
        ap_return_1 => grp_generic_sincos_8_6_s_fu_281_ap_return_1,
        ap_ce => grp_generic_sincos_8_6_s_fu_281_ap_ce);

    myproject_mac_muladd_6ns_8s_10ns_10_1_1_U7 : component myproject_mac_muladd_6ns_8s_10ns_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        din0 => grp_fu_1067_p0,
        din1 => p_Val2_6_reg_1173,
        din2 => grp_fu_1067_p2,
        dout => grp_fu_1067_p3);

    myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_U8 : component myproject_ama_addmulsub_3ns_9s_10ns_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 9,
        din2_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        din0 => grp_fu_1076_p0,
        din1 => ret_V_22_fu_479_p2,
        din2 => grp_fu_1076_p2,
        dout => grp_fu_1076_p3);

    myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9 : component myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        din2_WIDTH => 8,
        din3_WIDTH => 12,
        dout_WIDTH => 12)
    port map (
        din0 => add_ln1192_12_fu_516_p2,
        din1 => shl_ln1118_5_fu_505_p3,
        din2 => p_Val2_6_reg_1173_pp0_iter1_reg,
        din3 => grp_fu_1085_p3,
        dout => grp_fu_1085_p4);

    myproject_mac_mul_sub_9s_4s_6s_12_1_1_U10 : component myproject_mac_mul_sub_9s_4s_6s_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 4,
        din2_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => ret_V_reg_1268,
        din1 => outcos_V_reg_1273,
        din2 => rhs_V_1_fu_673_p3,
        dout => grp_fu_1096_p3);

    myproject_mul_mul_12s_8s_20_1_1_U11 : component myproject_mul_mul_12s_8s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => ret_V_4_reg_1283,
        din1 => ret_V_5_fu_732_p2,
        dout => r_V_11_fu_1104_p2);

    myproject_mul_mul_12s_8s_20_1_1_U12 : component myproject_mul_mul_12s_8s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => add_ln1192_fu_788_p2,
        din1 => r_V_33_fu_715_p2,
        dout => r_V_13_fu_1110_p2);

    myproject_mul_mul_20s_8s_24_1_1_U13 : component myproject_mul_mul_20s_8s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_13_reg_1319,
        din1 => r_V_15_fu_858_p2,
        dout => mul_ln1192_3_fu_1116_p2);

    myproject_mul_mul_18s_8s_22_1_1_U14 : component myproject_mul_mul_18s_8s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 22)
    port map (
        din0 => r_V_21_fu_881_p2,
        din1 => r_V_24_fu_890_p2,
        dout => mul_ln1192_5_fu_1122_p2);

    myproject_mac_muladd_24s_8s_19s_24_1_1_U15 : component myproject_mac_muladd_24s_8s_19s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 19,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln1192_3_reg_1354,
        din1 => r_V_17_fu_923_p2,
        din2 => grp_fu_1128_p2,
        dout => grp_fu_1128_p3);

    myproject_mac_muladd_22s_8s_17s_22_1_1_U16 : component myproject_mac_muladd_22s_8s_17s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln1192_5_reg_1364,
        din1 => r_V_26_fu_945_p2,
        din2 => grp_fu_1136_p2,
        dout => grp_fu_1136_p3);

    myproject_mac_muladd_20s_4s_15s_20_1_1_U17 : component myproject_mac_muladd_20s_4s_15s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 4,
        din2_WIDTH => 15,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln1192_1_reg_1374,
        din1 => outcos_V_2_reg_1379,
        din2 => grp_fu_1144_p2,
        dout => grp_fu_1144_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv128_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln703_1_reg_1233 <= add_ln703_1_fu_461_p2;
                mul_ln1192_1_reg_1374 <= mul_ln1192_1_fu_911_p2;
                mul_ln1192_3_reg_1354 <= mul_ln1192_3_fu_1116_p2;
                mul_ln1192_5_reg_1364 <= mul_ln1192_5_fu_1122_p2;
                mul_ln1192_reg_1344 <= mul_ln1192_fu_846_p2;
                outcos_V_2_reg_1379 <= grp_generic_sincos_8_6_s_fu_276_ap_return_1;
                outcos_V_3_reg_1299 <= grp_generic_sincos_8_6_s_fu_231_ap_return_1;
                outcos_V_3_reg_1299_pp0_iter9_reg <= outcos_V_3_reg_1299;
                outcos_V_4_reg_1359 <= grp_generic_sincos_8_6_s_fu_266_ap_return_1;
                outcos_V_5_reg_1334 <= grp_generic_sincos_8_6_s_fu_251_ap_return_1;
                outcos_V_6_reg_1369 <= grp_generic_sincos_8_6_s_fu_271_ap_return_1;
                outcos_V_9_reg_1288 <= grp_generic_sincos_8_6_s_fu_226_ap_return_1;
                outcos_V_reg_1273 <= grp_generic_sincos_8_6_s_fu_211_ap_return_1;
                outsin_V_11_reg_1349 <= grp_generic_sincos_8_6_s_fu_261_ap_return_0;
                outsin_V_11_reg_1349_pp0_iter11_reg <= outsin_V_11_reg_1349;
                outsin_V_1_reg_1339 <= grp_generic_sincos_8_6_s_fu_256_ap_return_0;
                outsin_V_1_reg_1339_pp0_iter11_reg <= outsin_V_1_reg_1339;
                outsin_V_4_reg_1309 <= grp_generic_sincos_8_6_s_fu_236_ap_return_0;
                outsin_V_5_reg_1314 <= grp_generic_sincos_8_6_s_fu_241_ap_return_0;
                outsin_V_5_reg_1314_pp0_iter10_reg <= outsin_V_5_reg_1314;
                p_Val2_7_reg_1152_pp0_iter2_reg <= p_Val2_7_reg_1152_pp0_iter1_reg;
                p_Val2_7_reg_1152_pp0_iter3_reg <= p_Val2_7_reg_1152_pp0_iter2_reg;
                p_Val2_7_reg_1152_pp0_iter4_reg <= p_Val2_7_reg_1152_pp0_iter3_reg;
                p_Val2_s_reg_1161_pp0_iter2_reg <= p_Val2_s_reg_1161_pp0_iter1_reg;
                p_Val2_s_reg_1161_pp0_iter3_reg <= p_Val2_s_reg_1161_pp0_iter2_reg;
                p_Val2_s_reg_1161_pp0_iter4_reg <= p_Val2_s_reg_1161_pp0_iter3_reg;
                p_Val2_s_reg_1161_pp0_iter5_reg <= p_Val2_s_reg_1161_pp0_iter4_reg;
                p_Val2_s_reg_1161_pp0_iter6_reg <= p_Val2_s_reg_1161_pp0_iter5_reg;
                r_V_11_reg_1304 <= r_V_11_fu_1104_p2;
                r_V_13_reg_1319 <= r_V_13_fu_1110_p2;
                r_V_18_reg_1324 <= r_V_18_fu_815_p2;
                r_V_20_reg_1329 <= r_V_20_fu_829_p2;
                r_V_32_reg_1278 <= r_V_32_fu_657_p2;
                r_V_32_reg_1278_pp0_iter8_reg <= r_V_32_reg_1278;
                ret_V_10_reg_1294 <= ret_V_10_fu_697_p2;
                ret_V_reg_1268 <= ret_V_fu_639_p2;
                    sext_ln1118_1_reg_1258(9 downto 1) <= sext_ln1118_1_fu_578_p1(9 downto 1);
                    sext_ln1118_1_reg_1258_pp0_iter6_reg(9 downto 1) <= sext_ln1118_1_reg_1258(9 downto 1);
                    sext_ln1118_1_reg_1258_pp0_iter7_reg(9 downto 1) <= sext_ln1118_1_reg_1258_pp0_iter6_reg(9 downto 1);
                    sext_ln1118_1_reg_1258_pp0_iter8_reg(9 downto 1) <= sext_ln1118_1_reg_1258_pp0_iter7_reg(9 downto 1);
                trunc_ln708_1_reg_1389 <= grp_fu_1136_p3(21 downto 14);
                trunc_ln708_4_reg_1243 <= grp_fu_1076_p3(9 downto 2);
                trunc_ln708_6_reg_1248 <= grp_fu_1085_p4(11 downto 4);
                trunc_ln708_7_reg_1384 <= grp_fu_1128_p3(23 downto 16);
                trunc_ln708_s_reg_1253 <= add_ln1192_8_fu_555_p2(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Val2_17_reg_1198 <= x_V_in_sig(31 downto 24);
                p_Val2_17_reg_1198_pp0_iter1_reg <= p_Val2_17_reg_1198;
                p_Val2_6_reg_1173 <= x_V_in_sig(119 downto 112);
                p_Val2_6_reg_1173_pp0_iter1_reg <= p_Val2_6_reg_1173;
                p_Val2_7_reg_1152 <= x_V_in_sig(23 downto 16);
                p_Val2_7_reg_1152_pp0_iter1_reg <= p_Val2_7_reg_1152;
                p_Val2_s_reg_1161 <= x_V_in_sig(127 downto 120);
                p_Val2_s_reg_1161_pp0_iter1_reg <= p_Val2_s_reg_1161;
                tmp_4_reg_1208 <= x_V_in_sig(30 downto 24);
                trunc_ln708_8_reg_1223 <= grp_fu_1067_p3(9 downto 2);
                trunc_ln708_9_reg_1228 <= r_V_35_fu_438_p2(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                ret_V_4_reg_1283 <= grp_fu_1096_p3;
            end if;
        end if;
    end process;
    sext_ln1118_1_reg_1258(0) <= '0';
    sext_ln1118_1_reg_1258_pp0_iter6_reg(0) <= '0';
    sext_ln1118_1_reg_1258_pp0_iter7_reg(0) <= '0';
    sext_ln1118_1_reg_1258_pp0_iter8_reg(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_10_fu_396_p2 <= std_logic_vector(unsigned(shl_ln1_fu_389_p3) + unsigned(sext_ln1118_7_fu_386_p1));
    add_ln1192_12_fu_516_p2 <= std_logic_vector(unsigned(ap_const_lv9_44) + unsigned(lhs_V_1_fu_473_p1));
    add_ln1192_17_fu_545_p2 <= std_logic_vector(unsigned(ap_const_lv9_4) + unsigned(rhs_V_2_fu_476_p1));
    add_ln1192_8_fu_555_p2 <= std_logic_vector(signed(sext_ln1192_10_fu_551_p1) + signed(sext_ln1118_fu_454_p1));
    add_ln1192_fu_788_p2 <= std_logic_vector(unsigned(ap_const_lv12_60) + unsigned(ret_V_24_fu_782_p2));
    add_ln703_1_fu_461_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(sub_ln703_fu_457_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp102_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp102 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp103_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp103 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp128_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp128 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp19_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp19 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp22_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp22 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp24_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp24 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp27_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp27 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp34_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp34 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp36_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp36 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp42_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp42 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp59_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp59 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp61_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp61 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp82_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp82 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp83_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp83 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp89_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp89 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp97_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp97 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp99_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp99 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call109_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call109 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call12_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call12 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call132_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call132 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call150_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call150 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call16_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call16 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call167_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call167 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call176_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call176 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call187_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call187 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call26_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call26 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call37_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call37 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call51_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call51 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call57_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call57 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call63_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call63 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call70_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call70 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call75_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call75 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call85_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call85 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call90_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call90 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call132 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to11_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to11 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to11)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to11 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1067_p0 <= ap_const_lv10_13(6 - 1 downto 0);
    grp_fu_1067_p2 <= (p_Val2_17_reg_1198 & ap_const_lv2_0);
    grp_fu_1076_p0 <= ap_const_lv10_2(3 - 1 downto 0);
    grp_fu_1076_p2 <= (p_Val2_7_reg_1152_pp0_iter1_reg & ap_const_lv2_0);
    grp_fu_1085_p3 <= (p_Val2_17_reg_1198_pp0_iter1_reg & ap_const_lv4_0);
    grp_fu_1128_p2 <= ap_const_lv24_FC0000(19 - 1 downto 0);
    grp_fu_1136_p2 <= ap_const_lv22_3F0000(17 - 1 downto 0);
    grp_fu_1144_p2 <= ap_const_lv20_FC000(15 - 1 downto 0);

    grp_generic_sincos_8_6_s_fu_201_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp19)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_201_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_201_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_8_6_s_fu_201_in_V <= std_logic_vector(signed(p_Val2_s_fu_296_p4) + signed(p_Val2_1_fu_306_p4));

    grp_generic_sincos_8_6_s_fu_206_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp22)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp22) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_206_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_206_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_8_6_s_fu_206_in_V <= x_V_in_sig(8 - 1 downto 0);

    grp_generic_sincos_8_6_s_fu_211_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp24)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp24) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_211_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_211_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_8_6_s_fu_211_in_V <= std_logic_vector(signed(p_Val2_6_fu_323_p4) - signed(p_Val2_1_fu_306_p4));

    grp_generic_sincos_8_6_s_fu_216_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp27)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp27) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_216_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_216_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_generic_sincos_8_6_s_fu_216_in_V <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_2_fu_345_p4),8));


    grp_generic_sincos_8_6_s_fu_221_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_221_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_221_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_8_6_s_fu_221_in_V <= std_logic_vector(signed(ap_const_lv8_FE) + signed(p_Val2_7_reg_1152));

    grp_generic_sincos_8_6_s_fu_226_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp36)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_226_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_226_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_8_6_s_fu_231_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp42)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_231_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_231_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_8_6_s_fu_231_in_V <= ret_V_25_fu_402_p2(9 downto 2);

    grp_generic_sincos_8_6_s_fu_236_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp59)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_236_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_236_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_8_6_s_fu_241_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp61)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_241_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_241_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_8_6_s_fu_241_in_V <= std_logic_vector(signed(ap_const_lv8_FF) + signed(p_Val2_17_reg_1198_pp0_iter1_reg));

    grp_generic_sincos_8_6_s_fu_246_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp82)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp82) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_246_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_246_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_8_6_s_fu_251_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp83)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp83) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_251_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_251_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_8_6_s_fu_256_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp89)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp89) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_256_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_256_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_8_6_s_fu_261_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp97)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp97) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_261_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_261_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_8_6_s_fu_266_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp99)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp99) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_266_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_266_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_8_6_s_fu_271_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp102)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp102) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_271_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_271_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_8_6_s_fu_276_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp103)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp103) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_276_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_276_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_8_6_s_fu_281_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp128)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp128) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_8_6_s_fu_281_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_8_6_s_fu_281_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_8_6_s_fu_281_in_V <= ret_V_18_fu_599_p2(9 downto 2);
        lhs_V_1_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_6_reg_1173_pp0_iter1_reg),9));

    lhs_V_4_fu_770_p3 <= (r_V_27_fu_707_p2 & ap_const_lv2_0);
    lhs_V_fu_721_p3 <= (r_V_32_reg_1278_pp0_iter8_reg & ap_const_lv2_0);
    mul_ln1118_fu_756_p0 <= sext_ln1118_5_fu_753_p1(5 - 1 downto 0);
    mul_ln1118_fu_756_p1 <= sext_ln1118_5_fu_753_p1(5 - 1 downto 0);
    mul_ln1118_fu_756_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_fu_756_p0) * signed(mul_ln1118_fu_756_p1))), 8));
    mul_ln1192_1_fu_911_p1 <= outsin_V_5_reg_1314_pp0_iter10_reg;
    mul_ln1192_1_fu_911_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_reg_1344) * signed(mul_ln1192_1_fu_911_p1))), 20));
    mul_ln1192_fu_846_p1 <= outsin_V_4_reg_1309;
    mul_ln1192_fu_846_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_11_reg_1304) * signed(mul_ln1192_fu_846_p1))), 20));
    p_Val2_1_fu_306_p4 <= x_V_in_sig(39 downto 32);
    p_Val2_6_fu_323_p4 <= x_V_in_sig(119 downto 112);
    p_Val2_s_fu_296_p4 <= x_V_in_sig(127 downto 120);
        r_V_14_fu_855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_3_reg_1299_pp0_iter9_reg),8));

    r_V_15_fu_858_p0 <= r_V_14_fu_855_p1(4 - 1 downto 0);
    r_V_15_fu_858_p1 <= r_V_14_fu_855_p1(4 - 1 downto 0);
    r_V_15_fu_858_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_15_fu_858_p0) * signed(r_V_15_fu_858_p1))), 8));
        r_V_16_fu_920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_4_reg_1359),8));

    r_V_17_fu_923_p0 <= r_V_16_fu_920_p1(4 - 1 downto 0);
    r_V_17_fu_923_p1 <= r_V_16_fu_920_p1(4 - 1 downto 0);
    r_V_17_fu_923_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_17_fu_923_p0) * signed(r_V_17_fu_923_p1))), 8));
    r_V_18_fu_815_p0 <= sext_ln1118_10_fu_811_p1(5 - 1 downto 0);
    r_V_18_fu_815_p1 <= sext_ln1118_10_fu_811_p1(5 - 1 downto 0);
    r_V_18_fu_815_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_18_fu_815_p0) * signed(r_V_18_fu_815_p1))), 10));
        r_V_19_fu_825_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_8_6_s_fu_246_ap_return_0),8));

    r_V_20_fu_829_p0 <= r_V_19_fu_825_p1(4 - 1 downto 0);
    r_V_20_fu_829_p1 <= r_V_19_fu_825_p1(4 - 1 downto 0);
    r_V_20_fu_829_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_20_fu_829_p0) * signed(r_V_20_fu_829_p1))), 8));
    r_V_21_fu_881_p0 <= r_V_18_reg_1324;
    r_V_21_fu_881_p1 <= r_V_20_reg_1329;
    r_V_21_fu_881_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_21_fu_881_p0) * signed(r_V_21_fu_881_p1))), 18));
        r_V_23_fu_887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_5_reg_1334),8));

    r_V_24_fu_890_p0 <= r_V_23_fu_887_p1(4 - 1 downto 0);
    r_V_24_fu_890_p1 <= r_V_23_fu_887_p1(4 - 1 downto 0);
    r_V_24_fu_890_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_24_fu_890_p0) * signed(r_V_24_fu_890_p1))), 8));
        r_V_25_fu_942_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_6_reg_1369),8));

    r_V_26_fu_945_p0 <= r_V_25_fu_942_p1(4 - 1 downto 0);
    r_V_26_fu_945_p1 <= r_V_25_fu_942_p1(4 - 1 downto 0);
    r_V_26_fu_945_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_26_fu_945_p0) * signed(r_V_26_fu_945_p1))), 8));
    r_V_27_fu_707_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(sext_ln1118_1_reg_1258_pp0_iter8_reg));
    r_V_28_fu_582_p3 <= (p_Val2_7_reg_1152_pp0_iter4_reg & ap_const_lv1_0);
    r_V_29_fu_998_p2 <= std_logic_vector(unsigned(sub_ln1118_fu_980_p2) - unsigned(sext_ln1118_3_fu_994_p1));
    r_V_30_fu_1007_p0 <= r_V_fu_1004_p1(4 - 1 downto 0);
    r_V_30_fu_1007_p1 <= r_V_fu_1004_p1(4 - 1 downto 0);
    r_V_30_fu_1007_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_30_fu_1007_p0) * signed(r_V_30_fu_1007_p1))), 8));
    r_V_31_fu_619_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_5_fu_616_p1));
    r_V_32_fu_657_p2 <= std_logic_vector(unsigned(ap_const_lv5_0) - unsigned(r_V_7_fu_653_p1));
    r_V_33_fu_715_p0 <= r_V_9_fu_712_p1(4 - 1 downto 0);
    r_V_33_fu_715_p1 <= r_V_9_fu_712_p1(4 - 1 downto 0);
    r_V_33_fu_715_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_33_fu_715_p0) * signed(r_V_33_fu_715_p1))), 8));
    r_V_34_fu_762_p3 <= (mul_ln1118_fu_756_p2 & ap_const_lv1_0);
    r_V_35_fu_438_p1 <= sext_ln1118_7_fu_386_p1(8 - 1 downto 0);
    r_V_35_fu_438_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv10_B) * signed(r_V_35_fu_438_p1))), 10));
        r_V_5_fu_616_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1161_pp0_iter6_reg),9));

        r_V_7_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_8_6_s_fu_216_ap_return_0),5));

        r_V_9_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_9_reg_1288),8));

        r_V_fu_1004_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_1_reg_1339_pp0_iter11_reg),8));

    ret_V_10_fu_697_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(sext_ln703_7_fu_693_p1));
    ret_V_15_fu_805_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(sext_ln703_9_fu_802_p1));
    ret_V_18_fu_599_p2 <= std_logic_vector(unsigned(ap_const_lv10_C) + unsigned(sub_ln1192_fu_593_p2));
    ret_V_19_fu_1029_p2 <= std_logic_vector(signed(sext_ln728_fu_1025_p1) + signed(sext_ln700_fu_1013_p1));
    ret_V_20_fu_633_p2 <= std_logic_vector(unsigned(r_V_31_fu_619_p2) - unsigned(sext_ln703_fu_629_p1));
    ret_V_22_fu_479_p2 <= std_logic_vector(signed(lhs_V_1_fu_473_p1) - signed(rhs_V_2_fu_476_p1));
    ret_V_24_fu_782_p2 <= std_logic_vector(unsigned(lhs_V_4_fu_770_p3) - unsigned(sext_ln703_8_fu_778_p1));
    ret_V_25_fu_402_p2 <= std_logic_vector(unsigned(ap_const_lv10_C) + unsigned(add_ln1192_10_fu_396_p2));
    ret_V_5_fu_732_p2 <= std_logic_vector(signed(sext_ln728_2_fu_728_p1) + signed(r_V_33_fu_715_p2));
    ret_V_fu_639_p2 <= std_logic_vector(unsigned(ap_const_lv9_C) + unsigned(ret_V_20_fu_633_p2));
    rhs_V_1_fu_673_p3 <= (grp_generic_sincos_8_6_s_fu_221_ap_return_0 & ap_const_lv2_0);
        rhs_V_2_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_17_reg_1198_pp0_iter1_reg),9));

    rhs_V_fu_1017_p3 <= (r_V_30_fu_1007_p2 & ap_const_lv2_0);
        sext_ln1118_10_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_15_fu_805_p2),10));

        sext_ln1118_1_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_571_p3),10));

        sext_ln1118_2_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_968_p3),9));

        sext_ln1118_3_fu_994_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_3_fu_986_p3),9));

        sext_ln1118_5_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_10_reg_1294),8));

        sext_ln1118_7_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_17_reg_1198),10));

        sext_ln1118_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1161_pp0_iter1_reg),10));

        sext_ln1192_10_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_17_fu_545_p2),10));

        sext_ln1192_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_28_fu_582_p3),10));

        sext_ln700_fu_1013_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_29_fu_998_p2),11));

        sext_ln703_7_fu_693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_8_6_s_fu_226_ap_return_0),5));

        sext_ln703_8_fu_778_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_34_fu_762_p3),12));

        sext_ln703_9_fu_802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_9_reg_1288),5));

        sext_ln703_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_8_6_s_fu_206_ap_return_1),9));

        sext_ln728_2_fu_728_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_fu_721_p3),8));

        sext_ln728_fu_1025_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_1017_p3),11));

    shl_ln1118_2_fu_968_p3 <= (grp_generic_sincos_8_6_s_fu_281_ap_return_0 & ap_const_lv4_0);
    shl_ln1118_3_fu_986_p3 <= (grp_generic_sincos_8_6_s_fu_281_ap_return_0 & ap_const_lv2_0);
    shl_ln1118_5_fu_505_p3 <= (p_Val2_6_reg_1173_pp0_iter1_reg & ap_const_lv3_0);
    shl_ln1_fu_389_p3 <= (tmp_4_reg_1208 & ap_const_lv3_0);
    shl_ln_fu_571_p3 <= (p_Val2_s_reg_1161_pp0_iter4_reg & ap_const_lv1_0);
    sub_ln1118_fu_980_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln1118_2_fu_976_p1));
    sub_ln1192_fu_593_p2 <= std_logic_vector(signed(sext_ln1192_fu_589_p1) - signed(sext_ln1118_1_fu_578_p1));
    sub_ln703_fu_457_p2 <= std_logic_vector(unsigned(p_Val2_6_reg_1173_pp0_iter1_reg) - unsigned(p_Val2_7_reg_1152_pp0_iter1_reg));
    tmp_fu_1035_p4 <= ret_V_19_fu_1029_p2(10 downto 4);
    trunc_ln708_2_fu_345_p4 <= x_V_in_sig(127 downto 122);

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

        y_0_V <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_1035_p4),8));


    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= grp_fu_1144_p3(19 downto 12);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        y_2_V <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_11_reg_1349_pp0_iter11_reg),8));


    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= trunc_ln708_7_reg_1384;

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= trunc_ln708_1_reg_1389;

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
