 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Mon May  2 16:44:20 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays =  1.56%

  Startpoint: MF0/M0/out3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out3_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M0/out3_reg[12]/CP (EDFQD2BWP)       0.00       0.09 r
  MF0/M0/out3_reg[12]/Q (EDFQD2BWP)        0.09       0.17 r
  U20493/ZN (INR2D0BWP)                    0.02 *     0.19 f
  U1309/Z (DEL150D1BWP)                    0.10 *     0.29 f
  RF0/R0/out3_reg[9]/D (EDFQD1BWP)         0.00 *     0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  RF0/R0/out3_reg[9]/CP (EDFQD1BWP)        0.00       0.29 r
  library hold time                        0.01       0.30
  data required time                                  0.30
  -----------------------------------------------------------
  data required time                                  0.30
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: MF0/M2/mac_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/relu_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M2/mac_ready_reg/CP (DFQD1BWP)       0.00       0.09 r
  MF0/M2/mac_ready_reg/Q (DFQD1BWP)        0.08       0.17 f
  U11999/Z (AN4D0BWP)                      0.02 *     0.19 f
  U1418/Z (CKBD2BWP)                       0.05 *     0.24 f
  U733/Z (BUFFD3BWP)                       0.07 *     0.31 f
  RF0/R3/relu_ready_reg/D (DFQD1BWP)       0.00 *     0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  RF0/R3/relu_ready_reg/CP (DFQD1BWP)      0.00       0.29 r
  library hold time                        0.02       0.31
  data required time                                  0.31
  -----------------------------------------------------------
  data required time                                  0.31
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: MF0/M2/mac_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/relu_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M2/mac_ready_reg/CP (DFQD1BWP)       0.00       0.09 r
  MF0/M2/mac_ready_reg/Q (DFQD1BWP)        0.08       0.17 f
  U11999/Z (AN4D0BWP)                      0.02 *     0.19 f
  U1418/Z (CKBD2BWP)                       0.05 *     0.24 f
  U733/Z (BUFFD3BWP)                       0.07 *     0.31 f
  RF0/R0/relu_ready_reg/D (DFQD1BWP)       0.00 *     0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  RF0/R0/relu_ready_reg/CP (DFQD1BWP)      0.00       0.29 r
  library hold time                        0.02       0.31
  data required time                                  0.31
  -----------------------------------------------------------
  data required time                                  0.31
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: MF0/M2/mac_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R1/relu_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M2/mac_ready_reg/CP (DFQD1BWP)       0.00       0.09 r
  MF0/M2/mac_ready_reg/Q (DFQD1BWP)        0.08       0.17 f
  U11999/Z (AN4D0BWP)                      0.02 *     0.19 f
  U1418/Z (CKBD2BWP)                       0.05 *     0.24 f
  U733/Z (BUFFD3BWP)                       0.07 *     0.31 f
  RF0/R1/relu_ready_reg/D (DFQD1BWP)       0.00 *     0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  RF0/R1/relu_ready_reg/CP (DFQD1BWP)      0.00       0.29 r
  library hold time                        0.02       0.31
  data required time                                  0.31
  -----------------------------------------------------------
  data required time                                  0.31
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: MF0/M0/out3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out3_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M0/out3_reg[12]/CP (EDFQD2BWP)       0.00       0.09 r
  MF0/M0/out3_reg[12]/Q (EDFQD2BWP)        0.09       0.17 r
  U20497/ZN (INR2D0BWP)                    0.02 *     0.19 f
  U1320/Z (DEL150D1BWP)                    0.10 *     0.29 f
  RF0/R0/out3_reg[8]/D (EDFQD1BWP)         0.00 *     0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  RF0/R0/out3_reg[8]/CP (EDFQD1BWP)        0.00       0.29 r
  library hold time                        0.01       0.30
  data required time                                  0.30
  -----------------------------------------------------------
  data required time                                  0.30
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: RF0/R1/out2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x2_n3_aggr_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  RF0/R1/out2_reg[0]/CP (EDFQD1BWP)        0.00       0.08 r
  RF0/R1/out2_reg[0]/Q (EDFQD1BWP)         0.08       0.16 r
  U10475/Z (XOR2D0BWP)                     0.04 *     0.20 r
  U9500/Z (XOR2D0BWP)                      0.05 *     0.25 f
  U1207/Z (CKBD0BWP)                       0.04 *     0.29 f
  A1/x2_n3_aggr_reg[0]/D (EDFQD1BWP)       0.00 *     0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  A1/x2_n3_aggr_reg[0]/CP (EDFQD1BWP)      0.00       0.29 r
  library hold time                        0.00       0.29
  data required time                                  0.29
  -----------------------------------------------------------
  data required time                                  0.29
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: MF0/M0/out0_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out0_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M0/out0_reg[5]/CP (EDFQD1BWP)        0.00       0.09 r
  MF0/M0/out0_reg[5]/Q (EDFQD1BWP)         0.09       0.18 f
  U20510/ZN (INR2XD0BWP)                   0.03 *     0.21 f
  U1410/Z (DEL100D1BWP)                    0.08 *     0.29 f
  RF0/R0/out0_reg[5]/D (EDFQD1BWP)         0.00 *     0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  RF0/R0/out0_reg[5]/CP (EDFQD1BWP)        0.00       0.29 r
  library hold time                        0.00       0.29
  data required time                                  0.29
  -----------------------------------------------------------
  data required time                                  0.29
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M0/out1_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out1_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M0/out1_reg[5]/CP (EDFQD1BWP)        0.00       0.09 r
  MF0/M0/out1_reg[5]/Q (EDFQD1BWP)         0.09       0.18 f
  U20511/ZN (INR2D0BWP)                    0.02 *     0.20 f
  U1345/Z (DEL150D1BWP)                    0.10 *     0.30 f
  RF0/R0/out1_reg[5]/D (EDFQD1BWP)         0.00 *     0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  RF0/R0/out1_reg[5]/CP (EDFQD1BWP)        0.00       0.29 r
  library hold time                        0.01       0.30
  data required time                                  0.30
  -----------------------------------------------------------
  data required time                                  0.30
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M0/out2_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out2_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M0/out2_reg[7]/CP (EDFQD1BWP)        0.00       0.08 r
  MF0/M0/out2_reg[7]/Q (EDFQD1BWP)         0.08       0.16 f
  U20504/ZN (INR2D0BWP)                    0.02 *     0.19 f
  U1328/Z (DEL150D1BWP)                    0.10 *     0.29 f
  RF0/R0/out2_reg[7]/D (EDFQD1BWP)         0.00 *     0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.20       0.28
  RF0/R0/out2_reg[7]/CP (EDFQD1BWP)        0.00       0.28 r
  library hold time                        0.00       0.29
  data required time                                  0.29
  -----------------------------------------------------------
  data required time                                  0.29
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M3/out2_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out2_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M3/out2_reg[9]/CP (EDFQD1BWP)        0.00       0.08 r
  MF0/M3/out2_reg[9]/Q (EDFQD1BWP)         0.08       0.16 f
  U20364/ZN (INR2D0BWP)                    0.02 *     0.19 f
  U1354/Z (DEL150D1BWP)                    0.10 *     0.29 f
  RF0/R3/out2_reg[9]/D (EDFQD1BWP)         0.00 *     0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.20       0.28
  RF0/R3/out2_reg[9]/CP (EDFQD1BWP)        0.00       0.28 r
  library hold time                        0.00       0.29
  data required time                                  0.29
  -----------------------------------------------------------
  data required time                                  0.29
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M3/out2_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out2_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M3/out2_reg[5]/CP (EDFQD1BWP)        0.00       0.08 r
  MF0/M3/out2_reg[5]/Q (EDFQD1BWP)         0.08       0.16 f
  U20380/ZN (INR2D0BWP)                    0.02 *     0.19 f
  U1323/Z (DEL150D1BWP)                    0.10 *     0.29 f
  RF0/R3/out2_reg[5]/D (EDFQD1BWP)         0.00 *     0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.20       0.28
  RF0/R3/out2_reg[5]/CP (EDFQD1BWP)        0.00       0.28 r
  library hold time                        0.01       0.29
  data required time                                  0.29
  -----------------------------------------------------------
  data required time                                  0.29
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: RF0/R3/out0_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x0_n3_aggr_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  RF0/R3/out0_reg[9]/CP (EDFQD1BWP)                       0.00       0.09 r
  RF0/R3/out0_reg[9]/Q (EDFQD1BWP)                        0.08       0.16 r
  U1179/Z (CKBD0BWP)                                      0.05 *     0.21 r
  A1/add_0_root_add_32_2/U1_9/S (FA1D0BWP)                0.08 *     0.29 f
  A1/x0_n3_aggr_reg[9]/D (EDFQD1BWP)                      0.00 *     0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  clock uncertainty                                       0.20       0.29
  A1/x0_n3_aggr_reg[9]/CP (EDFQD1BWP)                     0.00       0.29 r
  library hold time                                       0.01       0.29
  data required time                                                 0.29
  --------------------------------------------------------------------------
  data required time                                                 0.29
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MF0/M2/mac_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R2/relu_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M2/mac_ready_reg/CP (DFQD1BWP)       0.00       0.09 r
  MF0/M2/mac_ready_reg/Q (DFQD1BWP)        0.08       0.17 f
  U11999/Z (AN4D0BWP)                      0.02 *     0.19 f
  U1418/Z (CKBD2BWP)                       0.05 *     0.24 f
  U733/Z (BUFFD3BWP)                       0.07 *     0.31 f
  RF0/R2/relu_ready_reg/D (DFQD1BWP)       0.00 *     0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  RF0/R2/relu_ready_reg/CP (DFQD1BWP)      0.00       0.29 r
  library hold time                        0.02       0.31
  data required time                                  0.31
  -----------------------------------------------------------
  data required time                                  0.31
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M1/out2_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R1/out2_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M1/out2_reg[8]/CP (EDFQD1BWP)        0.00       0.08 r
  MF0/M1/out2_reg[8]/Q (EDFQD1BWP)         0.08       0.17 f
  U20456/ZN (INR2D0BWP)                    0.02 *     0.19 f
  U1317/Z (DEL150D1BWP)                    0.10 *     0.29 f
  RF0/R1/out2_reg[8]/D (EDFQD1BWP)         0.00 *     0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.20       0.28
  RF0/R1/out2_reg[8]/CP (EDFQD1BWP)        0.00       0.28 r
  library hold time                        0.01       0.29
  data required time                                  0.29
  -----------------------------------------------------------
  data required time                                  0.29
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: RF0/R2/out2_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x2_n3_aggr_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  RF0/R2/out2_reg[11]/CP (EDFQD1BWP)                      0.00       0.08 r
  RF0/R2/out2_reg[11]/Q (EDFQD1BWP)                       0.09       0.17 r
  A1/add_1_root_add_44_2/U1_11/CO (FA1D0BWP)              0.05 *     0.23 r
  U20538/Z (XOR2D0BWP)                                    0.05 *     0.28 f
  U1479/Z (CKBD1BWP)                                      0.02 *     0.29 f
  A1/x2_n3_aggr_reg[12]/D (EDFQD1BWP)                     0.00 *     0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.20       0.28
  A1/x2_n3_aggr_reg[12]/CP (EDFQD1BWP)                    0.00       0.28 r
  library hold time                                       0.01       0.29
  data required time                                                 0.29
  --------------------------------------------------------------------------
  data required time                                                 0.29
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MF0/M0/out0_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out0_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M0/out0_reg[7]/CP (EDFQD1BWP)        0.00       0.09 r
  MF0/M0/out0_reg[7]/Q (EDFQD1BWP)         0.09       0.18 f
  U20502/ZN (INR2XD1BWP)                   0.04 *     0.22 f
  U1406/Z (DEL100D1BWP)                    0.08 *     0.30 f
  RF0/R0/out0_reg[7]/D (EDFQD1BWP)         0.00 *     0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  RF0/R0/out0_reg[7]/CP (EDFQD1BWP)        0.00       0.29 r
  library hold time                        0.01       0.30
  data required time                                  0.30
  -----------------------------------------------------------
  data required time                                  0.30
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: RF0/R2/out1_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x1_n0_aggr_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  RF0/R2/out1_reg[5]/CP (EDFQD1BWP)        0.00       0.09 r
  RF0/R2/out1_reg[5]/Q (EDFQD1BWP)         0.08       0.17 r
  A1/add_35_2/U1_5/S (FA1D0BWP)            0.06 *     0.24 f
  U1218/Z (CKBD0BWP)                       0.03 *     0.26 f
  U1032/ZN (CKND0BWP)                      0.02 *     0.28 r
  U1033/ZN (CKND0BWP)                      0.02 *     0.29 f
  A1/x1_n0_aggr_reg[5]/D (EDFQD1BWP)       0.00 *     0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  A1/x1_n0_aggr_reg[5]/CP (EDFQD1BWP)      0.00       0.29 r
  library hold time                        0.01       0.29
  data required time                                  0.29
  -----------------------------------------------------------
  data required time                                  0.29
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M0/out3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out3_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M0/out3_reg[12]/CP (EDFQD2BWP)       0.00       0.09 r
  MF0/M0/out3_reg[12]/Q (EDFQD2BWP)        0.09       0.17 r
  U20509/ZN (INR2D0BWP)                    0.02 *     0.19 f
  U1346/Z (DEL150D1BWP)                    0.10 *     0.30 f
  RF0/R0/out3_reg[5]/D (EDFQD1BWP)         0.00 *     0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  RF0/R0/out3_reg[5]/CP (EDFQD1BWP)        0.00       0.29 r
  library hold time                        0.01       0.29
  data required time                                  0.29
  -----------------------------------------------------------
  data required time                                  0.29
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M2/out3_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R2/out3_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M2/out3_reg[3]/CP (EDFQD1BWP)        0.00       0.09 r
  MF0/M2/out3_reg[3]/Q (EDFQD1BWP)         0.09       0.18 f
  U20429/ZN (INR2D0BWP)                    0.02 *     0.20 f
  U1285/Z (DEL150D1BWP)                    0.10 *     0.30 f
  RF0/R2/out3_reg[3]/D (EDFQD1BWP)         0.00 *     0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  RF0/R2/out3_reg[3]/CP (EDFQD1BWP)        0.00       0.29 r
  library hold time                        0.01       0.30
  data required time                                  0.30
  -----------------------------------------------------------
  data required time                                  0.30
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M0/out0_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out0_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M0/out0_reg[2]/CP (EDFQD1BWP)        0.00       0.09 r
  MF0/M0/out0_reg[2]/Q (EDFQD1BWP)         0.09       0.18 f
  U20522/ZN (INR2XD0BWP)                   0.04 *     0.22 f
  U1397/Z (DEL100D1BWP)                    0.08 *     0.30 f
  RF0/R0/out0_reg[2]/D (EDFQD1BWP)         0.00 *     0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.20       0.29
  RF0/R0/out0_reg[2]/CP (EDFQD1BWP)        0.00       0.29 r
  library hold time                        0.01       0.30
  data required time                                  0.30
  -----------------------------------------------------------
  data required time                                  0.30
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
