#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 22 14:05:52 2024
# Process ID: 11036
# Current directory: C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26384 C:\Users\Bardi\Desktop\VHDL_TETRIS\project_1\project_1.xpr
# Log file: C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/vivado.log
# Journal file: C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1\vivado.jou
# Running On: DESKTOP-ODUVKK8, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16479 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.xpr
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.srcs/sources_1/new/clkdiv.vhd]
set_property is_enabled true [get_files  C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.srcs/sources_1/new/MAIN.vhd]
set_property is_enabled false [get_files  C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.srcs/sources_1/new/Tris_logic.vhd]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top vga [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 8
wait_on_run impl_2
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.runs/impl_2/vga.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.runs/impl_2/vga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 8
wait_on_run impl_2
set_property is_enabled true [get_files  C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.srcs/sources_1/new/Tris_logic.vhd]
set_property is_enabled false [get_files  C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.srcs/sources_1/new/clkdiv.vhd]
set_property is_enabled false [get_files  C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.srcs/sources_1/new/MAIN.vhd]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Tris_logic [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source Tris_logic.tcl
set_property is_enabled true [get_files  C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.srcs/sources_1/new/MAIN.vhd]
set_property is_enabled true [get_files  C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.srcs/sources_1/new/clkdiv.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.srcs/sources_1/new/Tris_logic.vhd]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 8
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.runs/impl_2/vga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
