// Seed: 1894181586
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    `define pp_4 0
    id_3 = 1;
  end
  module_2();
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3;
  id_4(
      .id_0(1), .id_1(1), .id_2({1, 1}), .id_3(1)
  ); module_0(
      id_3, id_3, id_1
  );
endmodule
module module_2;
  wire id_1;
  assign id_1 = id_1;
  wire id_2 = id_2;
endmodule
