2024.1:
 * Version 2.0 (Rev. 25)
 * No changes

2023.2.2:
 * Version 2.0 (Rev. 25)
 * No changes

2023.2.1:
 * Version 2.0 (Rev. 25)
 * No changes

2023.2:
 * Version 2.0 (Rev. 25)
 * Revision change in one or more subcores

2023.1.2:
 * Version 2.0 (Rev. 24)
 * No changes

2023.1.1:
 * Version 2.0 (Rev. 24)
 * No changes

2023.1:
 * Version 2.0 (Rev. 24)
 * No changes

2022.2.2:
 * Version 2.0 (Rev. 24)
 * No changes

2022.2.1:
 * Version 2.0 (Rev. 24)
 * No changes

2022.2:
 * Version 2.0 (Rev. 24)
 * No changes

2022.1.2:
 * Version 2.0 (Rev. 24)
 * No changes

2022.1.1:
 * Version 2.0 (Rev. 24)
 * No changes

2022.1:
 * Version 2.0 (Rev. 24)
 * No changes

2021.2.2:
 * Version 2.0 (Rev. 24)
 * No changes

2021.2.1:
 * Version 2.0 (Rev. 24)
 * No changes

2021.2:
 * Version 2.0 (Rev. 24)
 * Bug Fix: Fixed the Issue where AXI_STR_RXD_VALID was initially being asserted with invalid data during 1st byte of the transaction.
 * Bug Fix: Fixed the Issue where AXI_STR_RXD_LAST was not being asserted for frames of length 0.

2021.1.1:
 * Version 2.0 (Rev. 23)
 * No changes

2021.1:
 * Version 2.0 (Rev. 23)
 * No changes

2020.3:
 * Version 2.0 (Rev. 23)
 * No changes

2020.2.2:
 * Version 2.0 (Rev. 23)
 * No changes

2020.2.1:
 * Version 2.0 (Rev. 23)
 * No changes

2020.2:
 * Version 2.0 (Rev. 23)
 * Bug Fix: Fixed the xpm memory collision issue handling in some scenarios for the 2.5G line rate
 * Other: Updated with waivers in the XDC

2020.1.1:
 * Version 2.0 (Rev. 22)
 * No changes

2020.1:
 * Version 2.0 (Rev. 22)
 * Bug Fix: Fixed TLAST generation issue when the TREADY is de-asserted one clock before TLAST, and also when the TREADY de-asserted in the last beat of the transfer
 * Feature Enhancement: Added Versal devices support

2019.2.2:
 * Version 2.0 (Rev. 21)
 * No changes

2019.2.1:
 * Version 2.0 (Rev. 21)
 * No changes

2019.2:
 * Version 2.0 (Rev. 21)
 * Feature Enhancement: BRAM moved to XPM Memory - No functional changes

2019.1.3:
 * Version 2.0 (Rev. 20)
 * No changes

2019.1.2:
 * Version 2.0 (Rev. 20)
 * No changes

2019.1.1:
 * Version 2.0 (Rev. 20)
 * No changes

2019.1:
 * Version 2.0 (Rev. 20)
 * Revision change in one or more subcores

2018.3.1:
 * Version 2.0 (Rev. 19)
 * No changes

2018.3:
 * Version 2.0 (Rev. 19)
 * Revision change in one or more subcores

2018.2:
 * Version 2.0 (Rev. 18)
 * No changes

2018.1:
 * Version 2.0 (Rev. 18)
 * Revision change in one or more subcores

2017.4:
 * Version 2.0 (Rev. 17)
 * Revision change in one or more subcores

2017.3:
 * Version 2.0 (Rev. 16)
 * Revision change in one or more subcores

2017.2:
 * Version 2.0 (Rev. 15)
 * No changes

2017.1:
 * Version 2.0 (Rev. 15)
 * Reversal of bits in Register PCS PMA TEMAC Status Register (0x0000_0030) corrected
 * Revision change in one or more subcores

2016.4:
 * Version 2.0 (Rev. 14)
 * Revision change in one or more subcores

2016.3:
 * Version 2.0 (Rev. 13)
 * Revision change in one or more subcores

2016.2:
 * Version 2.0 (Rev. 12)
 * Revision change in one or more subcores

2016.1:
 * Version 2.0 (Rev. 11)
 * Revision change in one or more subcores

2015.4.2:
 * Version 2.0 (Rev. 10)
 * No changes

2015.4.1:
 * Version 2.0 (Rev. 10)
 * No changes

2015.4:
 * Version 2.0 (Rev. 10)
 * Revision change in one or more subcores

2015.3:
 * Version 2.0 (Rev. 9)
 * Updates to support 1588 mode inband control and time stamp.
 * Support phy_reset generation based on axi lite clock.
 * IP revision number added to HDL module, library, and include file names, to support designs with both locked and upgraded IP instances
 * Revision change in one or more subcores

2015.2.1:
 * Version 2.0 (Rev. 8)
 * No changes

2015.2:
 * Version 2.0 (Rev. 8)
 * Updates to support ooc auto constraints. No Functional changes.
 * Supported devices and production status are now determined automatically, to simplify support for future devices.
 * Adding Zynq Ultrascale plus support.

2015.1:
 * Version 2.0 (Rev. 7)
 * Using Global board utilities for uniformity across all IPs.

2014.4.1:
 * Version 2.0 (Rev. 6)
 * No changes

2014.4:
 * Version 2.0 (Rev. 6)
 * Encrypted source files are concatenated together to reduce the number of files and to reduce simulator compile time

2014.3:
 * Version 2.0 (Rev. 5)
 * Reduced XDC warnings.
 * Updated to use new subcores in place of proc_common

2014.2:
 * Version 2.0 (Rev. 4)
 * Updated board flow commands in sync with internal flow updates, no functional changes.
 * Support minimum IFG + PREAMBLE length equal to 12 byte times at 1000 MHz.

2014.1:
 * Version 2.0 (Rev. 3)
 * Virtex UltraScale Pre-Production support.

2013.4:
 * Version 2.0 (Rev. 2)
 * Kintex UltraScale Pre-Production support.

2013.3:
 * Version 2.0 (Rev. 1)
 * Updated clock synchronizers to improve Mean Time Between Failures (MTBF) for metastability
 * Board support package is added
 * Enhanced support for IP Integrator
 * Added support for upgrade from previous versions

2013.2:
 * Version 2.0
 * Added new reset output port RESET2TEMACn. This is an active low version of the existing RESET2TEMAC reset port.

2013.1:
 * Version 1.0
 * Native Vivado Release
 * There have been no functional or interface changes to this IP.  The version number has changed to support unique versioning in Vivado starting with 2013.1.

(c) Copyright 2012 - 2023 Advanced Micro Devices, Inc. All rights reserved.

This file contains confidential and proprietary information
of AMD and is protected under U.S. and international copyright
and other intellectual property laws.

DISCLAIMER
This disclaimer is not a license and does not grant any
rights to the materials distributed herewith. Except as
otherwise provided in a valid license issued to you by
AMD, and to the maximum extent permitted by applicable
law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
(2) AMD shall not be liable (whether in contract or tort,
including negligence, or under any other theory of
liability) for any loss or damage of any kind or nature
related to, arising under or in connection with these
materials, including for any direct, or any indirect,
special, incidental, or consequential loss or damage
(including loss of data, profits, goodwill, or any type of
loss or damage suffered as a result of any action brought
by a third party) even if such damage or loss was
reasonably foreseeable or AMD had been advised of the
possibility of the same.

CRITICAL APPLICATIONS
AMD products are not designed or intended to be fail-
safe, or for use in any application requiring fail-safe
performance, such as life-support or safety devices or
systems, Class III medical devices, nuclear facilities,
applications related to the deployment of airbags, or any
other applications that could lead to death, personal
injury, or severe property or environmental damage
(individually and collectively, "Critical
Applications"). Customer assumes the sole risk and
liability of any use of AMD products in Critical
Applications, subject only to applicable laws and
regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
PART OF THIS FILE AT ALL TIMES.
