module RegisterFile (CLK, WA, WE, RAA, RE, RAB, REB, WD, RDA, RDB)
	input wire CLK;
	input wire [2:0] WA;
	input wire [3:0] WD;
	input wire WE;
	input wire [2:0] RAA;
	output reg [3:0] RDA;
	input wire REA;
	input wire [2:0] RAB;
	output reg [3:0] RDB;
	input wire REB;
	
	reg [3:0] regfile [8:0] //8 thanh ghi 4 bit
	
	always@(REA, REB) begin
		if (REA)
			RDA = regfile[RAA];
		if (REB)
			RDB = regfile[RAB];
			
	end
	always@(posedge CLK) begin
		if(WE) begin 
			regfile[WA] <= WD;
		end
	end
	
	
endmodule
	