
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035814                       # Number of seconds simulated
sim_ticks                                 35814232650                       # Number of ticks simulated
final_tick                               562780595835                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 267861                       # Simulator instruction rate (inst/s)
host_op_rate                                   346509                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2979017                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908740                       # Number of bytes of host memory used
host_seconds                                 12022.17                       # Real time elapsed on the host
sim_insts                                  3220273536                       # Number of instructions simulated
sim_ops                                    4165790433                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1997824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       648576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1804032                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4456192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1248128                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1248128                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15608                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5067                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14094                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34814                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9751                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9751                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55782963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        57184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18109448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50371929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               124425170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        57184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53610                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             160830                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34850056                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34850056                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34850056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55782963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        57184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18109448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50371929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              159275226                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85885451                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31080955                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25259650                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2116878                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13017578                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12142795                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279788                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89662                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31177345                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172338233                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31080955                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15422583                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37911858                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11383017                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6257030                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15271024                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       912277                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84565309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46653451     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3323718      3.93%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2694244      3.19%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6546975      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1786372      2.11%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2275211      2.69%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1640159      1.94%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926086      1.10%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18719093     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84565309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361888                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.006606                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32614784                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6065275                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36461132                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246796                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9177320                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309381                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42073                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206106552                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        79021                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9177320                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35002430                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1350103                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1191390                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34263718                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3580346                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198851328                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        31085                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1481799                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114403                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1462                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278327493                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928388914                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928388914                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107631944                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40568                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22740                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9813923                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18548120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9452568                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147806                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2880550                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188051188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38966                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149402701                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287347                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64950438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198360421                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5898                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84565309                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766714                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888598                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29238717     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18281820     21.62%     56.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11858156     14.02%     70.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8851966     10.47%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7643036      9.04%     89.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3955809      4.68%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378185      3.99%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632588      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       725032      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84565309                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874714     70.92%     70.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180066     14.60%     85.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178508     14.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124472122     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127176      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14824938      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7961931      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149402701                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739558                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1233296                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008255                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384891352                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253041226                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145600544                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150635997                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       558644                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7314152                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2908                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          636                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2426792                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9177320                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         549196                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80587                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188090154                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       407308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18548120                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9452568                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22432                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72269                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          636                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1263760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1193038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2456798                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147027927                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13915350                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374772                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21662577                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20742557                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7747227                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711907                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145697012                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145600544                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94894580                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267929217                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695288                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354178                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65281610                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2121789                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75387989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.141782                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29163676     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20958480     27.80%     66.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8530602     11.32%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795375      6.36%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3913047      5.19%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1583656      2.10%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1881150      2.50%     93.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949766      1.26%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3612237      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75387989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3612237                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259866797                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385365263                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1320142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858855                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858855                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164342                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164342                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661434071                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201193403                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190144932                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85885451                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32379469                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26421155                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2160213                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13615582                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12748227                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3346294                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94968                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33529101                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175889687                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32379469                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16094521                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38125473                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11271903                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4830640                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16326620                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       836341                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85579082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.541394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47453609     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3135722      3.66%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4671974      5.46%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3250316      3.80%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2271799      2.65%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2212469      2.59%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1341814      1.57%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2871930      3.36%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18369449     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85579082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377008                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.047957                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34480765                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5066794                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36406635                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       531279                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9093608                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5451059                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          488                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210668361                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1279                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9093608                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36412944                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         514230                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1759876                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34966537                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2831883                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     204403917                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1181667                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       963629                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    286748868                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    951461737                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    951461737                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176503629                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110245211                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36801                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17591                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8413328                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18739303                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9590744                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113730                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3222428                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190476611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35127                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152167919                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       303088                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63493386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194275391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85579082                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778097                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915152                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30463319     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17039658     19.91%     55.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12597246     14.72%     70.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8249186      9.64%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8236452      9.62%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3990299      4.66%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3537384      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       659700      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       805838      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85579082                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         829477     71.29%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164972     14.18%     85.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169055     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127298293     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1921706      1.26%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17535      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14954543      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7975842      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152167919                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771754                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1163504                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007646                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391381511                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254005520                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147964143                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153331423                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       477255                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7270064                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6317                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          397                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2297136                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9093608                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         270016                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50534                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190511743                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       659205                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18739303                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9590744                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17591                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42541                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          397                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1313802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178652                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2492454                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149375375                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13973671                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2792543                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21760811                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21231293                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7787140                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739240                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148027591                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147964143                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95872868                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        272394064                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.722808                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351964                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102624485                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126499540                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64012427                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35072                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2177592                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76485474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653903                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175445                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29140718     38.10%     38.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21956665     28.71%     66.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8286682     10.83%     77.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4643644      6.07%     83.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3947421      5.16%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1765163      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1694967      2.22%     93.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1148434      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3901780      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76485474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102624485                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126499540                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18762844                       # Number of memory references committed
system.switch_cpus1.commit.loads             11469236                       # Number of loads committed
system.switch_cpus1.commit.membars              17536                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18353670                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113882305                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2616439                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3901780                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           263095661                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          390123516                       # The number of ROB writes
system.switch_cpus1.timesIdled                  18205                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 306369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102624485                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126499540                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102624485                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836890                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836890                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.194900                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.194900                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       670862807                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205853047                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193615935                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35072                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85885451                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31359836                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27423777                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1986564                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15674701                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        15084584                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2255381                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        62586                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36990871                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174539627                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31359836                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17339965                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35928182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9751885                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4132603                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         18234210                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       787132                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84805674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.368975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.172169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48877492     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1777086      2.10%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3255796      3.84%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3054244      3.60%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         5034836      5.94%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5241063      6.18%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1241422      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          931959      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15391776     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84805674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365136                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.032237                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        38153868                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3993086                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34771674                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       138716                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7748326                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3404889                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5704                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195267237                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1355                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7748326                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39751892                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1338661                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       458882                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33297107                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2210802                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     190144020                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        758771                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       888035                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    252419780                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    865474313                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    865474313                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164310311                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        88109358                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22404                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10950                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5925281                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     29284521                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6357882                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       104909                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2100058                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         179957750                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151909847                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       202932                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53946077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    148162337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84805674                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.791270                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840831                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29253462     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15848640     18.69%     53.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13816184     16.29%     69.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8465524      9.98%     79.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8866933     10.46%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5220174      6.16%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2301106      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       612179      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       421472      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84805674                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         597124     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        192799     21.39%     87.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       111509     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119127043     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1195885      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10932      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26176779     17.23%     96.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5399208      3.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151909847                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.768749                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             901432                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005934                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389729731                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    233926168                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146962575                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152811279                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       370666                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8355599                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          880                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          459                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1556783                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7748326                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         706801                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        62869                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    179979632                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       210683                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     29284521                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6357882                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10950                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33599                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          231                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          459                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1060666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1167239                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2227905                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149078652                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     25161005                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2831194                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30428897                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22533330                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5267892                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.735785                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147126840                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146962575                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90290796                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        220291775                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.711146                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409869                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    110407865                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125405376                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     54574903                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1991832                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77057348                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627429                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.321526                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35340994     45.86%     45.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16373016     21.25%     67.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9166050     11.90%     79.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3101463      4.02%     83.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2973025      3.86%     86.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1238401      1.61%     88.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3319414      4.31%     92.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       964598      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4580387      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77057348                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    110407865                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125405376                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25730021                       # Number of memory references committed
system.switch_cpus2.commit.loads             20928922                       # Number of loads committed
system.switch_cpus2.commit.membars              10932                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19639309                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109467758                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1694003                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4580387                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           252457240                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          367715734                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1079777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          110407865                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125405376                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    110407865                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.777893                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.777893                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.285525                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.285525                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       689680396                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192592131                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      201314793                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21864                       # number of misc regfile writes
system.l2.replacements                          34815                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           924979                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67583                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.686563                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           976.108586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.225208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5404.110930                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.978175                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2186.312980                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.215603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6160.153298                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6109.968689                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3956.890304                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7941.036226                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.029788                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000343                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.164920                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000335                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.066721                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000342                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.187993                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.186461                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.120755                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.242341                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        57026                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28881                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        40554                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  126461                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40403                       # number of Writeback hits
system.l2.Writeback_hits::total                 40403                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        57026                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28881                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        40554                       # number of demand (read+write) hits
system.l2.demand_hits::total                   126461                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        57026                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28881                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        40554                       # number of overall hits
system.l2.overall_hits::total                  126461                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15608                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5067                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14094                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 34814                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15608                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5067                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14094                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34814                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15608                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5067                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14094                       # number of overall misses
system.l2.overall_misses::total                 34814                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       566782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    803629735                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       751064                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    277802502                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       685207                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    746366598                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1829801888                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       566782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    803629735                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       751064                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    277802502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       685207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    746366598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1829801888                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       566782                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    803629735                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       751064                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    277802502                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       685207                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    746366598                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1829801888                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        54648                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              161275                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40403                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40403                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72634                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33948                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        54648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               161275                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72634                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33948                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        54648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              161275                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.214886                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.149258                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.257905                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.215867                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.214886                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.149258                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.257905                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215867                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.214886                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.149258                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.257905                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215867                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40484.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51488.322335                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46941.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54825.834221                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45680.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52956.335888                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52559.369449                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40484.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51488.322335                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46941.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54825.834221                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45680.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52956.335888                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52559.369449                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40484.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51488.322335                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46941.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54825.834221                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45680.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52956.335888                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52559.369449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9751                       # number of writebacks
system.l2.writebacks::total                      9751                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15608                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5067                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14094                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            34814                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34814                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34814                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       486800                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    713209048                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       660006                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    248539612                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       598306                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    664621789                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1628115561                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       486800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    713209048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       660006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    248539612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       598306                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    664621789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1628115561                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       486800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    713209048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       660006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    248539612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       598306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    664621789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1628115561                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.214886                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.149258                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.257905                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.215867                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.214886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.149258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.257905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215867                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.214886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.149258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.257905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215867                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34771.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45695.095336                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41250.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49050.643773                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39887.066667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47156.363630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46766.115959                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34771.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45695.095336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41250.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49050.643773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39887.066667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47156.363630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46766.115959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34771.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45695.095336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41250.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49050.643773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39887.066667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47156.363630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46766.115959                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996121                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015278625                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042814.134809                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996121                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15271008                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15271008                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15271008                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15271008                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15271008                       # number of overall hits
system.cpu0.icache.overall_hits::total       15271008                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       767494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       767494                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       767494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       767494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       767494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       767494                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15271024                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15271024                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15271024                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15271024                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15271024                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15271024                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47968.375000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47968.375000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47968.375000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47968.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47968.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47968.375000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       594452                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       594452                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       594452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       594452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       594452                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       594452                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42460.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42460.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42460.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42460.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42460.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42460.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72634                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180566398                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72890                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2477.245137                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511279                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488721                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900435                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099565                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10574680                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10574680                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21995                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21995                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17567385                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17567385                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17567385                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17567385                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       152909                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152909                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152909                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152909                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152909                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152909                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4712200812                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4712200812                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4712200812                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4712200812                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4712200812                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4712200812                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10727589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10727589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17720294                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17720294                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17720294                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17720294                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014254                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014254                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008629                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008629                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008629                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008629                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30817.027199                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30817.027199                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30817.027199                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30817.027199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30817.027199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30817.027199                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20254                       # number of writebacks
system.cpu0.dcache.writebacks::total            20254                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80275                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80275                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        80275                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        80275                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        80275                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        80275                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72634                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72634                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72634                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72634                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1309677410                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1309677410                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1309677410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1309677410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1309677410                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1309677410                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18031.189388                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18031.189388                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18031.189388                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18031.189388                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18031.189388                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18031.189388                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996614                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017622887                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2202646.941558                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996614                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16326601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16326601                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16326601                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16326601                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16326601                       # number of overall hits
system.cpu1.icache.overall_hits::total       16326601                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       914378                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       914378                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       914378                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       914378                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       914378                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       914378                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16326620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16326620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16326620                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16326620                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16326620                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16326620                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48125.157895                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48125.157895                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48125.157895                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48125.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48125.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48125.157895                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       770852                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       770852                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       770852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       770852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       770852                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       770852                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48178.250000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48178.250000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48178.250000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48178.250000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48178.250000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48178.250000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33948                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164298344                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34204                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4803.483335                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.071667                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.928333                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902624                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097376                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10635184                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10635184                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7258537                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7258537                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17564                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17564                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17536                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17536                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17893721                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17893721                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17893721                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17893721                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        69200                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        69200                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        69200                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         69200                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        69200                       # number of overall misses
system.cpu1.dcache.overall_misses::total        69200                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1853773255                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1853773255                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1853773255                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1853773255                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1853773255                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1853773255                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10704384                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10704384                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7258537                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7258537                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17962921                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17962921                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17962921                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17962921                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006465                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003852                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003852                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003852                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003852                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26788.630853                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26788.630853                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26788.630853                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26788.630853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26788.630853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26788.630853                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8076                       # number of writebacks
system.cpu1.dcache.writebacks::total             8076                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        35252                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35252                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        35252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        35252                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35252                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33948                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33948                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33948                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33948                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33948                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33948                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    529875077                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    529875077                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    529875077                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    529875077                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    529875077                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    529875077                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001890                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001890                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001890                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001890                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15608.432809                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15608.432809                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15608.432809                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15608.432809                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15608.432809                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15608.432809                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.982895                       # Cycle average of tags in use
system.cpu2.icache.total_refs               924218857                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1705200.843173                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.982895                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024011                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868562                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18234194                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18234194                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18234194                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18234194                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18234194                       # number of overall hits
system.cpu2.icache.overall_hits::total       18234194                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       788682                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       788682                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       788682                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       788682                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       788682                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       788682                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18234210                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18234210                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18234210                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18234210                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18234210                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18234210                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49292.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49292.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49292.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49292.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49292.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49292.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       723253                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       723253                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       723253                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       723253                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       723253                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       723253                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48216.866667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48216.866667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48216.866667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48216.866667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48216.866667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48216.866667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54648                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231571863                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54904                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4217.759416                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.226893                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.773107                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.836824                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.163176                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22853793                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22853793                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4779214                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4779214                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10951                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10951                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10932                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10932                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27633007                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27633007                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27633007                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27633007                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169056                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169056                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       169056                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        169056                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       169056                       # number of overall misses
system.cpu2.dcache.overall_misses::total       169056                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6618405522                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6618405522                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6618405522                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6618405522                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6618405522                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6618405522                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     23022849                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23022849                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4779214                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4779214                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10932                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10932                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27802063                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27802063                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27802063                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27802063                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007343                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007343                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006081                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006081                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006081                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006081                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39149.190339                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39149.190339                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39149.190339                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39149.190339                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39149.190339                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39149.190339                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12073                       # number of writebacks
system.cpu2.dcache.writebacks::total            12073                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       114408                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       114408                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       114408                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       114408                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       114408                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       114408                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54648                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54648                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54648                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54648                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54648                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54648                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1075483719                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1075483719                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1075483719                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1075483719                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1075483719                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1075483719                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19680.202734                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19680.202734                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19680.202734                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19680.202734                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19680.202734                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19680.202734                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
