/-
Copyright 2026 Google LLC

All code is licensed under the Apache License, Version 2.0 (the "Apache 2.0"); you may not use this file except in compliance with the Apache 2.0 license. You may obtain a copy of the License at https://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and
limitations under the License.
-/

module

public import LibsignalBinary.Heap.IfaceBudgetLemmas
public import LibsignalBinary.Heap.SpecBudget
public import LibsignalBinary.Proofs.HookDischarge.Libc.Memmove -- proof-setup: allow-public-import
public import LibsignalBinary.Proofs.Placed.BudgetPoolSync
public meta import LibsignalBinary.Proofs.Placed.BudgetPoolSync -- shake: keep
public import LibsignalBinary.Proofs.Placed.BudgetVmSteps
public meta import LibsignalBinary.Proofs.Placed.BudgetVmSteps -- shake: keep
public import LibsignalBinary.Proofs.SpqrV1.Alloc.GrowOneBudget
public import LibsignalBinary.Proofs.SpqrV1.Chain.NextKeyInternalBudget
public import LibsignalBinary.Proofs.SpqrV1.Poly.AddChunk.DefsBudget
public import LibsignalBinary.Proofs.SpqrV1.Poly.AddChunk.LoopPlaced
import GeneratedLean.LibsignalSessionCode -- shake: keep
import LibsignalBinary.Proofs.Common.SharedHelpers
meta import LibsignalBinary.Proofs.Common.SharedHelpers -- shake: keep
import LibsignalBinary.Proofs.TripleRatchet.InImage.DecodeErrorPush.Push
import ProofLib.SepLogic.WPp

/-!
# Budget-Threaded Relocatable Loop Proofs for `<PolyDecoder as Decoder>::add_chunk`

Relocatable `[LibsignalPlacement]` proofs of the inner binary-search loop (`+260 → +296`),
`memmove` insertion, and `RawVec<Pt>::grow_one` calls on Block `419` threading
`RustCliAllocBudget M`, `VmPreserved`, and `AllocCallPreserved`.
-/

@[expose] public section

set_option autoImplicit false
set_option maxRecDepth 200000
set_option maxHeartbeats 400000
set_option linter.unusedSimpArgs false

namespace LibsignalBinary.Proofs.SpqrV1.Poly.AddChunk.LoopPlacedBudget

open Arm64 ProofLib ProofLib.ProgramReflection
open scoped CryptoVerification.CodeLayout
open scoped CryptoVerification.SpqrV1.Poly.AddChunk.AddChunkNorm
open CryptoVerification (LibsignalPlacement blkPC_419 blkPl_419 lsmpl lsρ)
open CryptoVerification.RustHeap (arrayAt)
open CryptoVerification.LibsignalSpqrV1 (Chunk PolyDecoder Pt)
open LibsignalBinary.Proofs.HookDischarge.Libc.Memmove (
  MemmoveArithBound sessionMemmoveBoundedSpec
)
open CryptoVerification.SpqrV1.Alloc (growOneStack spqrMemmoveSym spqr_hook_ok_of_mem)
open CryptoVerification.SpqrV1.Poly (ptAt ptSliceAt sortedSetPtOf)
open CryptoVerification.SpqrV1.Poly.AddChunk (
  bsearchLoop bv32_ult_zeroExtend16 bv64_bne_one_ofNat bv64_lsl2_ofNat
  bv64_lsr1_ofNat bv64_sub_ofNat bv64_ule_ofNat bv64_ult_ofNat bv64_ult_one_ofNat
  growOnePtFull_post_entails_grown insert_suffix_prepare_memmove
  memRegion_spare_split_one pointsToBytes_listMove_insert_pt
  ptListBytes ptListBytes_length ptSliceAt_eq_pointsToBytes ptSliceAt_focus
  reassemble_sortedSetPtOf_insert reassemble_sortedSetPtOf_snoc sortedSetPtGrownAt
)
open CryptoVerification.SpqrV1.Poly.AddChunk.AddChunkNorm (
  calleeSavedVRegs_setMem_setPC_pre calleeSavedVRegs_setPC_pre
  readReg32_setMem_setPC_pre readReg32_setPC_pre
  readReg64_setMem_setPC_pre readReg64_setPC_pre
  readReg_setMem_setPC_pre readReg_setPC_pre
  sp_setMem_setPC_pre sp_setPC_pre
)
open LibsignalBinary.Heap (
  AllocCallPreserved AllocCostModel BudgetLimits FitsEvents
  RustCliAllocBudget VmPreserved
)
open LibsignalBinary.Heap.SpecBudget (withVmPreserved)
open LibsignalBinary.Proofs.SpqrV1.Alloc.GrowOneBudget (
  fitsEnv_growOneStride_iff growOnePtFullSpec growOnePtSpec
  growOneStrideEmptySpec growOneStrideEmptySpecWithStack
  growOneStrideEvents growOneStrideFullSpec growOneStrideFullSpecWithStack
)
open LibsignalBinary.Proofs.SpqrV1.Chain.NextKeyInternalBudget (
  allocCallPreserved_trans subroutine_ok_post_entails withAllocVmPreserved
)
open LibsignalBinary.Proofs.SpqrV1.Poly.AddChunk.DefsBudget (growOnePtEvents)

attribute [local irreducible] Program.fetch Program.externAt? Program.fnOff
attribute [local arm64_norm] bv_sub_add_lit BitVec.toNat_zero
attribute [local arm64_norm ↓, local wp_norm ↓]
  sp_setPC_pre sp_setMem_setPC_pre
  readReg64_setPC_pre readReg64_setMem_setPC_pre
  readReg32_setPC_pre readReg32_setMem_setPC_pre
  readReg_setPC_pre readReg_setMem_setPC_pre
  calleeSavedVRegs_setPC_pre calleeSavedVRegs_setMem_setPC_pre
ls_attribute [local simp, local arm64_norm ↓, local wp_norm ↓] (ls_stub% "memmove")

/-! ## Specification Combinator & `VmPreserved` CPS Helpers -/

/-- Strengthen a `Spec α` postcondition with `AllocCallPreserved s0 sf`. -/
def withAllocCallPreserved {α : Type} (spec : Spec α) : Spec α :=
  { spec with post := fun x s0 sf => ⌜AllocCallPreserved s0 sf⌝ ∗ spec.post x s0 sf }

private def withInvSpec {α : Type} (Inv : State → State → Prop) (spec : Spec α) : Spec α :=
  { spec with post := fun x s0 sf => ⌜Inv s0 sf⌝ ∗ spec.post x s0 sf }
private def withInvVmSpec {α : Type} (Inv : State → State → Prop) (spec : Spec α) : Spec α :=
  { spec with post := fun x s0 sf => ⌜Inv s0 sf⌝ ∗ ⌜VmPreserved s0 sf⌝ ∗ spec.post x s0 sf }

private theorem subroutine_ok_withInvSpec_true {α : Type} {prog : Program} {entry : BitVec 64}
    {spec : Spec α} (h : subroutine_ok prog entry spec) :
    subroutine_ok prog entry (withInvSpec (fun _ _ => True) spec) :=
  subroutine_ok_post_entails spec.post (fun _ _ _ => Entails.pure_right trivial (Entails.refl _)) h

private theorem subroutine_ok_withInvVmSpec_true {α : Type} {prog : Program} {entry : BitVec 64}
    {spec : Spec α} (h : subroutine_ok prog entry (withVmPreserved spec)) :
    subroutine_ok prog entry (withInvVmSpec (fun _ _ => True) spec) :=
  subroutine_ok_post_entails (withVmPreserved spec).post
    (fun _ _ _ => Entails.pure_right trivial (Entails.refl _)) h

private theorem subroutine_ok_withInvVmSpec_acp {α : Type} {prog : Program} {entry : BitVec 64}
    {spec : Spec α} (h : subroutine_ok prog entry (withAllocVmPreserved spec)) :
    subroutine_ok prog entry (withInvVmSpec AllocCallPreserved spec) :=
  subroutine_ok_post_entails (withAllocVmPreserved spec).post
    (fun _ _ _ => Entails.pure_left fun hp =>
      Entails.pure_right hp.1 (Entails.pure_right hp.2 (Entails.refl _))) h

private theorem vm_step_trans {a b c : State} (hbc : VmPreserved b c) (hab : VmPreserved a b) :
    VmPreserved a c := hab.trans hbc
private theorem acp_step_trans {a b c : State} (hbc : AllocCallPreserved b c)
    (hab : AllocCallPreserved a b) : AllocCallPreserved a c := allocCallPreserved_trans hab hbc
private theorem inv_step_trans {Inv : State → State → Prop}
    (hof : ∀ {a b}, AllocCallPreserved a b → Inv a b)
    (htr : ∀ {a b c}, Inv a b → Inv b c → Inv a c)
    {a b c : State} (hbc : Inv b c) (hab : AllocCallPreserved a b) : Inv a c :=
  htr (hof hab) hbc

private theorem seq_vm_cps {P : Program} {b : BitVec 64} {Hk : String → Option (State → State)}
    {target_pc : BitVec 64} {s : State} {Pre P_mid : SepProp}
    {Q : State → Prop} {post : State → SepProp → Prop}
    (h1 : SepWP (P.rebase b Hk) target_pc s Pre
      (fun sm Pm => VmPreserved s sm ∧ (Pm ⊢ P_mid) ∧ Q sm))
    (h2 : ∀ sm : State, sm.pc = target_pc → sm.status = .Running → VmPreserved s sm → Q sm →
      SepWP (P.rebase b Hk) target_pc sm P_mid post) :
    SepWP (P.rebase b Hk) target_pc s Pre post :=
  SepWP.seq h1 fun sm _ hpcm hrunm ⟨hvm, hent, hq⟩ =>
    SepWP.weaken_pre hent (h2 sm hpcm hrunm hvm hq)

private theorem align_pre_vm {prog : Program} {target : BitVec 64} {s : State} {tp : BitVec 64}
    {P P_mid : SepProp} {Q : State → Prop} (hent : P ⊢ P_mid)
    (hwp : SepWP prog target s P_mid (fun sm Pm => sm.tpidrEl0 = tp ∧ (Pm ⊢ P_mid) ∧ Q sm)) :
    SepWP prog target s P (fun sm Pm => sm.tpidrEl0 = tp ∧ (Pm ⊢ P_mid) ∧ Q sm) :=
  SepWP.weaken_pre hent hwp

theorem growOneStrideEvents_pt_zero : growOneStrideEvents 0#64 4 2 = growOnePtEvents 0 := rfl

theorem growOneStrideEvents_pt_full {cap : BitVec 64} {len : Nat}
    (h1 : 1 ≤ len) (hcap_eq : cap.toNat = len) :
    growOneStrideEvents cap 4 2 = growOnePtEvents len := by
  have hcap_ne0 : cap ≠ 0#64 := by intro hc0; subst hc0; change 0 = len at hcap_eq; omega
  have hlen_ne0 : len ≠ 0 := by omega
  simp only [growOneStrideEvents, growOnePtEvents, hcap_ne0, hlen_ne0, ↓reduceIte, hcap_eq]
  rw [Nat.mul_comm len 4, Nat.mul_comm (max (2 * len) 4) 4]

/-! ## Placed Inner Binary Search Loop (`+260 -> +296`) -/

theorem bsearchLoop_placed_sepWP [LibsignalPlacement] {ext : String → Option (State → State)}
    (vec : List Pt) (ptr : BitVec 64) (xVal : BitVec 16)
    (hlen_bound : 4 * vec.length < 2 ^ 64) :
    ∀ (size base : Nat) (s : State) (P : SepProp) (post : State → SepProp → Prop),
      1 < size → base + size ≤ vec.length →
      s.pc = (blkPl_419).base + 260#64 → s.status = .Running →
      s.readReg64 .x8 = ptr → s.readReg64 .x9 = BitVec.ofNat 64 base →
      s.readReg64 .x10 = BitVec.ofNat 64 size → s.readReg64 .x24 = xVal.zeroExtend 64 →
      (∀ (sf : State), sf.pc = (blkPl_419).base + 296#64 → sf.status = .Running →
        VmPreserved s sf → AllocCallPreserved s sf → sf.sp = s.sp → sf.trace = s.trace →
        sf.readReg64 .x8 = ptr → sf.readReg64 .x9 = BitVec.ofNat 64 (bsearchLoop vec xVal base size) →
        sf.readReg64 .x14 = s.readReg64 .x14 → sf.readReg64 .x19 = s.readReg64 .x19 →
        sf.readReg64 .x20 = s.readReg64 .x20 → sf.readReg64 .x21 = s.readReg64 .x21 →
        sf.readReg64 .x23 = s.readReg64 .x23 → sf.readReg64 .x24 = s.readReg64 .x24 →
        sf.readReg64 .x25 = s.readReg64 .x25 → sf.readReg64 .x27 = s.readReg64 .x27 →
        sf.readReg64 .x28 = s.readReg64 .x28 → sf.readReg64 .x29 = s.readReg64 .x29 →
        sf.readReg64 .x30 = s.readReg64 .x30 → calleeSavedVRegs sf = calleeSavedVRegs s →
        SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
          ((blkPl_419).base + 296#64) sf (ptSliceAt ptr vec ∗ P) post) →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
        ((blkPl_419).base + 296#64) s (ptSliceAt ptr vec ∗ P) post := by
  intro size
  induction size using Nat.strongRecOn with
  | ind size ih =>
    intro base s P post hgt hle hpc hstat hx8 hx9 hx10 hx24 hcont
    have hhalf_pos : 0 < size / 2 := Nat.div_pos (by omega) (by decide)
    have hmid_lt : base + size / 2 < vec.length := by omega
    have hsize_lt64 : size < 2 ^ 64 := by omega
    have hlsr : (BitVec.ofNat 64 size) >>> 1 = BitVec.ofNat 64 (size / 2) :=
      bv64_lsr1_ofNat hsize_lt64
    have hadd_mid : BitVec.ofNat 64 (size / 2) + BitVec.ofNat 64 base =
        BitVec.ofNat 64 (base + size / 2) := by
      rw [← BitVec.ofNat_add, Nat.add_comm]
    have hsub_size : BitVec.ofNat 64 size - BitVec.ofNat 64 (size / 2) =
        BitVec.ofNat 64 (size - size / 2) :=
      bv64_sub_ofNat (by omega) hsize_lt64
    have hlsl_mid : (BitVec.ofNat 64 (base + size / 2)) <<< 2 =
        BitVec.ofNat 64 (4 * (base + size / 2)) :=
      bv64_lsl2_ofNat (by omega)
    have hmid_get : vec[base + size / 2]?.getD default = vec[base + size / 2]'hmid_lt := by
      rw [List.getElem?_eq_getElem hmid_lt, Option.getD_some]
    let base' := if xVal.toNat < (vec[base + size / 2]'hmid_lt).x.value.toNat then base else base + size / 2
    have hcsel :
        (if (BitVec.zeroExtend 32 xVal).ult
            (BitVec.zeroExtend 32 (vec[base + size / 2]'hmid_lt).x.value) = true then
          BitVec.ofNat 64 base
        else BitVec.ofNat 64 (base + size / 2)) = BitVec.ofNat 64 base' := by
      rw [bv32_ult_zeroExtend16]
      by_cases hlt : xVal.toNat < (vec[base + size / 2]'hmid_lt).x.value.toNat <;> simp [base', hlt]
    have hfold_slice :
        ((ptSliceAt ptr (List.take (base + size / 2) vec) ∗
          ((ptr + BitVec.ofNat 64 (4 * (base + size / 2))) ↦₁₆ (vec[base + size / 2]'hmid_lt).x.value ∗
            (ptr + BitVec.ofNat 64 (4 * (base + size / 2)) + 2#64) ↦₁₆ (vec[base + size / 2]'hmid_lt).y.value) ∗
          ptSliceAt (ptr + BitVec.ofNat 64 (4 * (base + size / 2 + 1))) (List.drop (base + size / 2 + 1) vec)) ∗
          P) = (ptSliceAt ptr vec ∗ P) := by
      change ((ptSliceAt ptr (List.take (base + size / 2) vec) ∗
        ptAt (vec[base + size / 2]'hmid_lt) (ptr + BitVec.ofNat 64 (4 * (base + size / 2))) ∗
        ptSliceAt (ptr + BitVec.ofNat 64 (4 * (base + size / 2 + 1))) (List.drop (base + size / 2 + 1) vec)) ∗
        P) = (ptSliceAt ptr vec ∗ P)
      rw [← ptSliceAt_focus vec (base + size / 2) ptr hmid_lt]
    rw [ptSliceAt_focus vec (base + size / 2) ptr hmid_lt]
    unfold ptAt
    wp_steps
    rw [hfold_slice, bv64_ult_one_ofNat (by omega)]
    have hbs_step : bsearchLoop vec xVal base size = bsearchLoop vec xVal base' (size - size / 2) := by
      conv_lhs => rw [bsearchLoop]
      simp only [hgt, ↓reduceDIte, hmid_get]
      rfl
    by_cases hgt' : 1 < size - size / 2
    · simp only [hgt', decide_true, ↓reduceIte]
      refine ih (size - size / 2) (by omega) base' _ P post hgt' (by dsimp [base']; split_ifs <;> omega)
        (by simp [wp_norm, arm64_norm])
        (by simp [wp_norm, arm64_norm, hstat])
        (by simp [wp_norm, arm64_norm, hx8])
        (by simp [wp_norm, arm64_norm])
        (by simp [wp_norm, arm64_norm])
        (by simp [wp_norm, arm64_norm, hx24])
        (fun sf hpc_f hstat_f hvm_f hacp_f hsp_f htr_f hx8_f hx9_f hx14_f hx19_f hx20_f hx21_f hx23_f hx24_f hx25_f hx27_f hx28_f hx29_f hx30_f hvregs_f => ?_)
      apply hcont sf hpc_f hstat_f
        (vm_step_trans hvm_f (by simp [wp_norm, arm64_norm]))
        (acp_step_trans hacp_f (by simp [wp_norm, arm64_norm]))
      · simpa [wp_norm, arm64_norm] using hsp_f
      · simpa [wp_norm, arm64_norm] using htr_f
      · exact hx8_f
      · rw [hbs_step]; exact hx9_f
      · simpa [wp_norm, arm64_norm] using hx14_f
      · simpa [wp_norm, arm64_norm] using hx19_f
      · simpa [wp_norm, arm64_norm] using hx20_f
      · simpa [wp_norm, arm64_norm] using hx21_f
      · simpa [wp_norm, arm64_norm] using hx23_f
      · simpa [wp_norm, arm64_norm] using hx24_f
      · simpa [wp_norm, arm64_norm] using hx25_f
      · simpa [wp_norm, arm64_norm] using hx27_f
      · simpa [wp_norm, arm64_norm] using hx28_f
      · simpa [wp_norm, arm64_norm] using hx29_f
      · simpa [wp_norm, arm64_norm] using hx30_f
      · simpa [wp_norm, arm64_norm] using hvregs_f
    · simp only [hgt', decide_false, Bool.false_eq_true, ↓reduceIte]
      have hbs_done : bsearchLoop vec xVal base size = base' := by
        rw [hbs_step, bsearchLoop]
        simp [hgt']
      apply hcont
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm, hstat]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm, hx8]
      · rw [hbs_done]; simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]

/-! ## Placed `memmove` Insertion & `grow_one` Calls -/

private theorem live_noWrap {M : AllocCostModel} (A : RustCliAllocBudget M)
    (p : BitVec 64) (n al : Nat) :
    A.live p n al ⊢ ⌜p.toNat + n < 2 ^ 64⌝ ∗ A.live p n al := by
  refine Entails.trans (A.block_valid p n al) ?_
  apply Entails.pure_left
  rintro ⟨_, _, hnw, _⟩
  exact Entails.pure_right hnw (Entails.refl _)

private theorem sepWP_live_noWrap {M : AllocCostModel} (A : RustCliAllocBudget M)
    (ptr : BitVec 64) (size align : Nat)
    {prog : Program} {target_pc : BitVec 64} {s : State} {P F : SepProp}
    {post : State → SepProp → Prop} {oom : State → SepProp}
    (hf : P = A.live ptr size align ∗ F := by sep_focus)
    (hnext : ptr.toNat + size < 2 ^ 64 → SepWP prog target_pc s P post oom) :
    SepWP prog target_pc s P post oom := by
  refine SepWP.weaken_pre (P' := ⌜ptr.toNat + size < 2 ^ 64⌝ ∗ P) ?_ (SepWP.focus_pure rfl hnext)
  rw [hf]
  exact Entails.trans (sepConj_mono_left (live_noWrap A ptr size align))
    (Entails.of_eq (by sep_ac_rfl))

private theorem bsearch_memmove_insert_gen_placed_sepWP [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {ext : String → Option (State → State)}
    {Inv : State → State → Prop}
    (hof_acp : ∀ {a b}, AllocCallPreserved a b → Inv a b)
    (htrans : ∀ {a b c}, Inv a b → Inv b c → Inv a c)
    (hmemmove : subroutine_ok ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
      (lsρ spqrMemmoveSym) (withInvVmSpec Inv (sessionMemmoveBoundedSpec growOneStack)))
    (v cap ptr lenOld : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt)
    (hins : insertIdx < vec.length) (hlt : vec.length < cap.toNat)
    (hcap : cap.toNat * 4 < 2 ^ 63) (hptr : ptr ≠ 0#64)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_419).base + 348#64) (hstat : s.status = .Running) (hsp_al : s.spAligned = true)
    (hx8 : s.readReg64 .x8 = BitVec.ofNat 64 (vec.length - insertIdx)) (hx21 : s.readReg64 .x21 = v)
    (hx22 : s.readReg64 .x22 = ptr + BitVec.ofNat 64 (4 * insertIdx))
    (hx24 : s.readReg64 .x24 = pt.x.value.zeroExtend 64)
    (hx27 : s.readReg64 .x27 = pt.y.value.zeroExtend 64)
    (hx28 : s.readReg64 .x28 = BitVec.ofNat 64 vec.length)
    (hcont : ∀ sf : State, sf.pc = (blkPl_419).base + 64#64 → sf.status = .Running →
      VmPreserved s sf → Inv s sf → sf.sp = s.sp → sf.trace = s.trace → sf.readReg64 .x14 = 1#64 →
      sf.readReg64 .x19 = s.readReg64 .x19 → sf.readReg64 .x20 = s.readReg64 .x20 →
      sf.readReg64 .x23 = s.readReg64 .x23 → sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 → sf.readReg64 .x29 = s.readReg64 .x29 →
      calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) sf
        (sortedSetPtOf A.repAlloc v { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
          stackAt s.sp growOneStack ∗ P) post) :
    SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) s
      ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗ A.live ptr (cap.toNat * 4) 2 ∗
        ptSliceAt ptr vec ∗ memRegion (ptr + BitVec.ofNat 64 (vec.length * 4)) ((cap.toNat - vec.length) * 4) ∗
        stackAt s.sp growOneStack ∗ P) post := by
  dsimp only [withInvVmSpec] at hmemmove
  have hprep := insert_suffix_prepare_memmove ptr vec insertIdx cap.toNat hins hlt hcap
  refine SepWP.weaken_pre
    (show ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗
        A.live ptr (cap.toNat * 4) 2 ∗
        ptSliceAt ptr vec ∗
        memRegion (ptr + BitVec.ofNat 64 (vec.length * 4)) ((cap.toNat - vec.length) * 4) ∗
        stackAt s.sp growOneStack ∗ P) ⊢
      ∃∗ slotBs : List (BitVec 8),
        ⌜slotBs.length = 4⌝ ∗
        ptSliceAt ptr (vec.take insertIdx) ∗
        ((ptr + BitVec.ofNat 64 (4 * insertIdx)) ↦ₛ (ptListBytes (vec.drop insertIdx) ++ slotBs)) ∗
        memRegion (ptr + BitVec.ofNat 64 ((vec.length + 1) * 4)) ((cap.toNat - (vec.length + 1)) * 4) ∗
        (v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗
        A.live ptr (cap.toNat * 4) 2 ∗ stackAt s.sp growOneStack ∗ P by
      rw [show ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗
          A.live ptr (cap.toNat * 4) 2 ∗
          ptSliceAt ptr vec ∗
          memRegion (ptr + BitVec.ofNat 64 (vec.length * 4)) ((cap.toNat - vec.length) * 4) ∗
          stackAt s.sp growOneStack ∗ P) =
        (ptSliceAt ptr vec ∗
          memRegion (ptr + BitVec.ofNat 64 (vec.length * 4)) ((cap.toNat - vec.length) * 4)) ∗
        ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗
          A.live ptr (cap.toNat * 4) 2 ∗ stackAt s.sp growOneStack ∗ P) by sep_ac_rfl]
      refine Entails.trans (sepConj_mono_left hprep) ?_
      rw [sepExists_sepConj_left]
      apply Entails.sepExists_elim; intro slotBs
      refine Entails.sepExists_right slotBs (Entails.of_eq (by sep_ac_rfl))) ?_
  apply SepWP.exists_left; intro slotBs
  apply SepWP.focus_pure (by sep_focus)
  intro hslot
  have hlsl_rem : (BitVec.ofNat 64 (vec.length - insertIdx)) <<< 2 =
      BitVec.ofNat 64 (4 * (vec.length - insertIdx)) :=
    bv64_lsl2_ofNat (by omega)
  have htoNat_rem : (BitVec.ofNat 64 (4 * (vec.length - insertIdx))).toNat =
      4 * (vec.length - insertIdx) := by
    rw [BitVec.toNat_ofNat, Nat.mod_eq_of_lt (by omega)]
  have hbuf_len : (ptListBytes (vec.drop insertIdx) ++ slotBs).length =
      4 * (vec.length - insertIdx) + 4 := by
    rw [List.length_append, ptListBytes_length, List.length_drop, hslot]
  wp_steps 4
  refine sepWP_live_noWrap A ptr (cap.toNat * 4) 2 (by sep_focus) fun hptr_nw => ?_
  have hsplit_cap : 4 * insertIdx + (4 * (vec.length - insertIdx) + 4) ≤ cap.toNat * 4 := by
    omega
  have hbound : MemmoveArithBound (ptr + BitVec.ofNat 64 (4 * insertIdx))
      (ptListBytes (vec.drop insertIdx) ++ slotBs) := by
    have hmod1 : 4 * insertIdx < 2 ^ 64 := by omega
    have hmod2 : ptr.toNat + 4 * insertIdx < 2 ^ 64 := by omega
    have hptr_add :
        (ptr + BitVec.ofNat 64 (4 * insertIdx)).toNat = ptr.toNat + 4 * insertIdx := by
      rw [BitVec.toNat_add, BitVec.toNat_ofNat, Nat.mod_eq_of_lt hmod1, Nat.mod_eq_of_lt hmod2]
    exact ⟨by rw [hptr_add, hbuf_len]; omega, by rw [hbuf_len]; omega⟩
  have hbound_nw := hbound.1
  have hbound_lt := hbound.2
  wp_call hmemmove (ptr + BitVec.ofNat 64 (4 * insertIdx),
    ptListBytes (vec.drop insertIdx) ++ slotBs, 4, 0, 4 * (vec.length - insertIdx))
  clear hptr_nw hsplit_cap hbound hbound_nw hbound_lt
  have hvm_call : VmPreserved s sf :=
    vm_step_trans ‹VmPreserved _ sf› (by simp [wp_norm, arm64_norm])
  have hinv_call : Inv s sf :=
    inv_step_trans hof_acp htrans ‹Inv _ sf› (by simp [wp_norm, arm64_norm])
  have hmove_pt := pointsToBytes_listMove_insert_pt (ptr + BitVec.ofNat 64 (4 * insertIdx))
    (vec.drop insertIdx) hslot
  rw [List.length_drop] at hmove_pt
  refine SepWP.weaken_pre (sepConj_mono_left hmove_pt) ?_
  wp_pull_exists
  have hbv_len' : BitVec.ofNat 64 vec.length + 1#64 = BitVec.ofNat 64 (vec.length + 1) := by
    rw [show (1#64 : BitVec 64) = BitVec.ofNat 64 1 from rfl, ← BitVec.ofNat_add]
  have hreasm := reassemble_sortedSetPtOf_insert A.repAlloc v cap ptr vec insertIdx pt (by omega) hlt hcap hptr
  rw [hbv_len'] at hreasm
  refine seq_vm_cps
    (P_mid := sortedSetPtOf A.repAlloc v { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
      stackAt s.sp growOneStack ∗ P)
    (Q := fun sm =>
      AllocCallPreserved sf sm ∧
      sm.sp = s.sp ∧ sm.trace = s.trace ∧ sm.readReg64 .x14 = 1#64 ∧
      sm.readReg64 .x19 = s.readReg64 .x19 ∧ sm.readReg64 .x20 = s.readReg64 .x20 ∧
      sm.readReg64 .x23 = s.readReg64 .x23 ∧ sm.readReg64 .x24 = s.readReg64 .x24 ∧
      sm.readReg64 .x25 = s.readReg64 .x25 ∧ sm.readReg64 .x29 = s.readReg64 .x29 ∧
      calleeSavedVRegs sm = calleeSavedVRegs s) ?_ ?_
  · by_vm_steps (
      wp_steps 6
      refine align_pre_vm ?_ ?_
      · rw [show ((ptr + BitVec.ofNat 64 (4 * insertIdx)) ↦₁₆ pt.x.value ∗
            (ptr + BitVec.ofNat 64 (4 * insertIdx) + 2#64) ↦₁₆ pt.y.value ∗
            ptSliceAt (ptr + BitVec.ofNat 64 (4 * insertIdx) + 4#64) (vec.drop insertIdx) ∗
            stackAt s.sp growOneStack ∗
            ptSliceAt ptr (vec.take insertIdx) ∗
            memRegion (ptr + BitVec.ofNat 64 ((vec.length + 1) * 4)) ((cap.toNat - (vec.length + 1)) * 4) ∗
            (v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ BitVec.ofNat 64 (vec.length + 1)) ∗
            A.live ptr (cap.toNat * 4) 2 ∗ P) =
          (((ptr + BitVec.ofNat 64 (4 * insertIdx)) ↦₁₆ pt.x.value ∗
            (ptr + BitVec.ofNat 64 (4 * insertIdx) + 2#64) ↦₁₆ pt.y.value ∗
            ptSliceAt (ptr + BitVec.ofNat 64 (4 * insertIdx) + 4#64) (vec.drop insertIdx) ∗
            ptSliceAt ptr (vec.take insertIdx) ∗
            memRegion (ptr + BitVec.ofNat 64 ((vec.length + 1) * 4)) ((cap.toNat - (vec.length + 1)) * 4) ∗
            (v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ BitVec.ofNat 64 (vec.length + 1)) ∗
            (A.repAlloc).live ptr (cap.toNat * 4) 2) ∗
            (stackAt s.sp growOneStack ∗ P)) by sep_ac_rfl]
        exact sepConj_mono_left hreasm
      · wp_done
    )
  · rintro sm hpcm hrunm hvm_tail ⟨hacp_tail, hsp_m, htr_m, hx14_m, hx19_m, hx20_m, hx23_m, hx24_m, hx25_m, hx29_m, hvregs_m⟩
    exact hcont sm hpcm hrunm (hvm_call.trans hvm_tail) (htrans hinv_call (hof_acp hacp_tail))
      hsp_m htr_m hx14_m hx19_m hx20_m hx23_m hx24_m hx25_m hx29_m hvregs_m

theorem bsearch_memmove_insert_placed_sepWP [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {ext : String → Option (State → State)}
    (hmemmove_sat : HookSat (Rust.withPanics ext) spqrMemmoveSym
      (withVmPreserved (sessionMemmoveBoundedSpec growOneStack)))
    (v cap ptr lenOld : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt)
    (hins : insertIdx < vec.length) (hlt : vec.length < cap.toNat)
    (hcap : cap.toNat * 4 < 2 ^ 63) (hptr : ptr ≠ 0#64)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_419).base + 348#64) (hstat : s.status = .Running) (hsp_al : s.spAligned = true)
    (hx8 : s.readReg64 .x8 = BitVec.ofNat 64 (vec.length - insertIdx)) (hx21 : s.readReg64 .x21 = v)
    (hx22 : s.readReg64 .x22 = ptr + BitVec.ofNat 64 (4 * insertIdx))
    (hx24 : s.readReg64 .x24 = pt.x.value.zeroExtend 64)
    (hx27 : s.readReg64 .x27 = pt.y.value.zeroExtend 64)
    (hx28 : s.readReg64 .x28 = BitVec.ofNat 64 vec.length)
    (hcont : ∀ sf : State, sf.pc = (blkPl_419).base + 64#64 → sf.status = .Running →
      VmPreserved s sf → sf.sp = s.sp → sf.trace = s.trace → sf.readReg64 .x14 = 1#64 →
      sf.readReg64 .x19 = s.readReg64 .x19 → sf.readReg64 .x20 = s.readReg64 .x20 →
      sf.readReg64 .x23 = s.readReg64 .x23 → sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 → sf.readReg64 .x29 = s.readReg64 .x29 →
      calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) sf
        (sortedSetPtOf A.repAlloc v { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
          stackAt s.sp growOneStack ∗ P) post) :
    SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) s
      ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗ A.live ptr (cap.toNat * 4) 2 ∗
        ptSliceAt ptr vec ∗ memRegion (ptr + BitVec.ofNat 64 (vec.length * 4)) ((cap.toNat - vec.length) * 4) ∗
        stackAt s.sp growOneStack ∗ P) post :=
  bsearch_memmove_insert_gen_placed_sepWP (Inv := fun _ _ => True)
    (fun _ => trivial) (fun _ _ => trivial)
    (subroutine_ok_withInvVmSpec_true (spqr_hook_ok_of_mem hmemmove_sat))
    v cap ptr lenOld vec insertIdx pt hins hlt hcap hptr s P post
    hpc hstat hsp_al hx8 hx21 hx22 hx24 hx27 hx28
    fun sf hpc_f hrun_f hvm_f _ => hcont sf hpc_f hrun_f hvm_f

theorem bsearch_memmove_insert_acp_placed_sepWP [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {ext : String → Option (State → State)}
    (hmemmove_sat : HookSat (Rust.withPanics ext) spqrMemmoveSym
      (withAllocVmPreserved (sessionMemmoveBoundedSpec growOneStack)))
    (v cap ptr lenOld : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt)
    (hins : insertIdx < vec.length) (hlt : vec.length < cap.toNat)
    (hcap : cap.toNat * 4 < 2 ^ 63) (hptr : ptr ≠ 0#64)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_419).base + 348#64) (hstat : s.status = .Running) (hsp_al : s.spAligned = true)
    (hx8 : s.readReg64 .x8 = BitVec.ofNat 64 (vec.length - insertIdx)) (hx21 : s.readReg64 .x21 = v)
    (hx22 : s.readReg64 .x22 = ptr + BitVec.ofNat 64 (4 * insertIdx))
    (hx24 : s.readReg64 .x24 = pt.x.value.zeroExtend 64)
    (hx27 : s.readReg64 .x27 = pt.y.value.zeroExtend 64)
    (hx28 : s.readReg64 .x28 = BitVec.ofNat 64 vec.length)
    (hcont : ∀ sf : State, sf.pc = (blkPl_419).base + 64#64 → sf.status = .Running →
      VmPreserved s sf → AllocCallPreserved s sf → sf.sp = s.sp → sf.trace = s.trace →
      sf.readReg64 .x14 = 1#64 → sf.readReg64 .x19 = s.readReg64 .x19 →
      sf.readReg64 .x20 = s.readReg64 .x20 → sf.readReg64 .x23 = s.readReg64 .x23 →
      sf.readReg64 .x24 = s.readReg64 .x24 → sf.readReg64 .x25 = s.readReg64 .x25 →
      sf.readReg64 .x29 = s.readReg64 .x29 → calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) sf
        (sortedSetPtOf A.repAlloc v { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
          stackAt s.sp growOneStack ∗ P) post) :
    SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) s
      ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗ A.live ptr (cap.toNat * 4) 2 ∗
        ptSliceAt ptr vec ∗ memRegion (ptr + BitVec.ofNat 64 (vec.length * 4)) ((cap.toNat - vec.length) * 4) ∗
        stackAt s.sp growOneStack ∗ P) post :=
  bsearch_memmove_insert_gen_placed_sepWP (Inv := AllocCallPreserved)
    id allocCallPreserved_trans
    (subroutine_ok_withInvVmSpec_acp (spqr_hook_ok_of_mem hmemmove_sat))
    v cap ptr lenOld vec insertIdx pt hins hlt hcap hptr s P post
    hpc hstat hsp_al hx8 hx21 hx22 hx24 hx27 hx28 hcont

theorem bsearch_end_insert_placed_sepWP [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {ext : String → Option (State → State)}
    (v cap ptr lenOld : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt)
    (hins : insertIdx = vec.length) (hlt : vec.length < cap.toNat)
    (hcap : cap.toNat * 4 < 2 ^ 63) (hptr : ptr ≠ 0#64)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_419).base + 368#64) (hstat : s.status = .Running)
    (hx14 : s.readReg64 .x14 = 1#64) (hx21 : s.readReg64 .x21 = v)
    (hx22 : s.readReg64 .x22 = ptr + BitVec.ofNat 64 (4 * insertIdx))
    (hx24 : s.readReg64 .x24 = pt.x.value.zeroExtend 64)
    (hx27 : s.readReg64 .x27 = pt.y.value.zeroExtend 64)
    (hx28 : s.readReg64 .x28 = BitVec.ofNat 64 vec.length)
    (hcont : ∀ sf : State, sf.pc = (blkPl_419).base + 64#64 → sf.status = .Running →
      VmPreserved s sf → AllocCallPreserved s sf → sf.sp = s.sp → sf.trace = s.trace →
      sf.readReg64 .x14 = 1#64 → sf.readReg64 .x19 = s.readReg64 .x19 →
      sf.readReg64 .x20 = s.readReg64 .x20 → sf.readReg64 .x23 = s.readReg64 .x23 →
      sf.readReg64 .x24 = s.readReg64 .x24 → sf.readReg64 .x25 = s.readReg64 .x25 →
      sf.readReg64 .x29 = s.readReg64 .x29 → calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) sf
        (sortedSetPtOf A.repAlloc v { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗ P) post) :
    SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) s
      ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗ A.live ptr (cap.toNat * 4) 2 ∗
        ptSliceAt ptr vec ∗ memRegion (ptr + BitVec.ofNat 64 (vec.length * 4)) ((cap.toNat - vec.length) * 4) ∗ P)
      post := by
  subst hins
  rw [memRegion_spare_split_one ptr hlt hcap]
  wp_pull_exists
  have htake_drop : vec.take vec.length ++ (pt :: vec.drop vec.length) = vec ++ [pt] := by
    rw [List.take_length, List.drop_length]
  have hreasm := reassemble_sortedSetPtOf_snoc A.repAlloc v cap ptr vec pt hlt hcap hptr
  rw [← htake_drop] at hreasm
  refine seq_vm_cps
    (P_mid := sortedSetPtOf A.repAlloc v { vec := vec.take vec.length ++ (pt :: vec.drop vec.length) } ∗ P)
    (Q := fun sm =>
      AllocCallPreserved s sm ∧
      sm.sp = s.sp ∧ sm.trace = s.trace ∧ sm.readReg64 .x14 = 1#64 ∧
      sm.readReg64 .x19 = s.readReg64 .x19 ∧ sm.readReg64 .x20 = s.readReg64 .x20 ∧
      sm.readReg64 .x23 = s.readReg64 .x23 ∧ sm.readReg64 .x24 = s.readReg64 .x24 ∧
      sm.readReg64 .x25 = s.readReg64 .x25 ∧ sm.readReg64 .x29 = s.readReg64 .x29 ∧
      calleeSavedVRegs sm = calleeSavedVRegs s) ?_ ?_
  · by_vm_steps (
      wp_steps 5
      refine align_pre_vm ?_ ?_
      · refine Entails.trans ?_ (sepConj_mono_left hreasm)
        exact Entails.of_eq (by sep_ac_rfl)
      · wp_done
    )
  · rintro sm hpcm hrunm hvm_m ⟨hacp_m, hsp_m, htr_m, hx14_m, hx19_m, hx20_m, hx23_m, hx24_m, hx25_m, hx29_m, hvregs_m⟩
    exact hcont sm hpcm hrunm hvm_m hacp_m
      hsp_m htr_m hx14_m hx19_m hx20_m hx23_m hx24_m hx25_m hx29_m hvregs_m

theorem bsearch_to_296_placed_sepWP [LibsignalPlacement] {ext : String → Option (State → State)}
    {ptr : BitVec 64} {vec : List Pt} {xVal : BitVec 16}
    (h1 : 1 ≤ vec.length) (hlen : vec.length < 2 ^ 62)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_419).base + 236#64) (hstat : s.status = .Running)
    (hx8 : s.readReg64 .x8 = ptr) (hx24 : s.readReg64 .x24 = xVal.zeroExtend 64)
    (hx28 : s.readReg64 .x28 = BitVec.ofNat 64 vec.length)
    (hcont : ∀ (sf : State), sf.pc = (blkPl_419).base + 296#64 → sf.status = .Running →
      VmPreserved s sf → AllocCallPreserved s sf → sf.sp = s.sp → sf.trace = s.trace →
      sf.readReg64 .x8 = ptr → sf.readReg64 .x9 = BitVec.ofNat 64 (bsearchLoop vec xVal 0 vec.length) →
      sf.readReg64 .x14 = s.readReg64 .x14 → sf.readReg64 .x19 = s.readReg64 .x19 →
      sf.readReg64 .x20 = s.readReg64 .x20 → sf.readReg64 .x21 = s.readReg64 .x21 →
      sf.readReg64 .x23 = s.readReg64 .x23 → sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 → sf.readReg64 .x27 = s.readReg64 .x27 →
      sf.readReg64 .x28 = s.readReg64 .x28 → sf.readReg64 .x29 = s.readReg64 .x29 →
      sf.readReg64 .x30 = s.readReg64 .x30 → calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
        ((blkPl_419).base + 296#64) sf (ptSliceAt ptr vec ∗ P) post) :
    SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
      ((blkPl_419).base + 296#64) s (ptSliceAt ptr vec ∗ P) post := by
  have hloop := @bsearchLoop_placed_sepWP _ ext vec ptr xVal (by omega)
  wp_steps 2
  rw [bv64_bne_one_ofNat (by omega)]
  by_cases heq1 : vec.length = 1
  · simp only [heq1, ne_eq, not_true_eq_false, decide_false, Bool.false_eq_true, ↓reduceIte]
    wp_steps 2
    have hbs1 : bsearchLoop vec xVal 0 vec.length = 0 := by
      rw [heq1, bsearchLoop]; simp
    apply hcont
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm, hstat]
    all_goals simp [wp_norm, arm64_norm, hx8, hbs1]
  · simp only [heq1, ne_eq, not_false_eq_true, decide_true, ↓reduceIte]
    wp_steps 2
    refine hloop vec.length 0 _ P post (by omega) (by omega)
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hstat])
      (by simp [wp_norm, arm64_norm, hx8])
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hx28])
      (by simp [wp_norm, arm64_norm, hx24])
      (fun sf hpc_f hstat_f hvm_f hacp_f hsp_f htr_f hx8_f hx9_f hx14_f hx19_f hx20_f hx21_f hx23_f hx24_f hx25_f hx27_f hx28_f hx29_f hx30_f hvregs_f => ?_)
    apply hcont sf hpc_f hstat_f
      (vm_step_trans hvm_f (by simp [wp_norm, arm64_norm]))
      (acp_step_trans hacp_f (by simp [wp_norm, arm64_norm]))
    · simpa [wp_norm, arm64_norm] using hsp_f
    · simpa [wp_norm, arm64_norm] using htr_f
    · exact hx8_f
    · exact hx9_f
    · simpa [wp_norm, arm64_norm] using hx14_f
    · simpa [wp_norm, arm64_norm] using hx19_f
    · simpa [wp_norm, arm64_norm] using hx20_f
    · simpa [wp_norm, arm64_norm] using hx21_f
    · simpa [wp_norm, arm64_norm] using hx23_f
    · simpa [wp_norm, arm64_norm] using hx24_f
    · simpa [wp_norm, arm64_norm] using hx25_f
    · simpa [wp_norm, arm64_norm] using hx27_f
    · simpa [wp_norm, arm64_norm] using hx28_f
    · simpa [wp_norm, arm64_norm] using hx29_f
    · simpa [wp_norm, arm64_norm] using hx30_f
    · simpa [wp_norm, arm64_norm] using hvregs_f

private theorem bsearch_insert_at_336_gen_placed_sepWP [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {ext : String → Option (State → State)}
    {Inv : State → State → Prop}
    (hof_acp : ∀ {a b}, AllocCallPreserved a b → Inv a b)
    (htrans : ∀ {a b c}, Inv a b → Inv b c → Inv a c)
    (hmemmove : subroutine_ok ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
      (lsρ spqrMemmoveSym) (withInvVmSpec Inv (sessionMemmoveBoundedSpec growOneStack)))
    (v cap ptr lenOld : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt)
    (hins : insertIdx ≤ vec.length) (hlt : vec.length < cap.toNat)
    (hcap : cap.toNat * 4 < 2 ^ 63) (hptr : ptr ≠ 0#64)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_419).base + 336#64) (hstat : s.status = .Running) (hsp_align : s.spAligned = true)
    (hx8 : s.readReg64 .x8 = ptr) (hx14 : s.readReg64 .x14 = 1#64) (hx21 : s.readReg64 .x21 = v)
    (hx24 : s.readReg64 .x24 = pt.x.value.zeroExtend 64) (hx26 : s.readReg64 .x26 = BitVec.ofNat 64 insertIdx)
    (hx27 : s.readReg64 .x27 = pt.y.value.zeroExtend 64) (hx28 : s.readReg64 .x28 = BitVec.ofNat 64 vec.length)
    (hcont : ∀ sf : State, sf.pc = (blkPl_419).base + 64#64 → sf.status = .Running →
      VmPreserved s sf → Inv s sf → sf.sp = s.sp → sf.trace = s.trace → sf.readReg64 .x14 = 1#64 →
      sf.readReg64 .x19 = s.readReg64 .x19 → sf.readReg64 .x20 = s.readReg64 .x20 →
      sf.readReg64 .x23 = s.readReg64 .x23 → sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 → sf.readReg64 .x29 = s.readReg64 .x29 →
      calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) sf
        (sortedSetPtOf A.repAlloc v { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
          stackAt s.sp growOneStack ∗ P) post) :
    SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) s
      ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗ A.live ptr (cap.toNat * 4) 2 ∗
        ptSliceAt ptr vec ∗ memRegion (ptr + BitVec.ofNat 64 (vec.length * 4)) ((cap.toNat - vec.length) * 4) ∗
        stackAt s.sp growOneStack ∗ P) post := by
  have hmem := @bsearch_memmove_insert_gen_placed_sepWP _ M A ext Inv hof_acp htrans hmemmove v cap ptr lenOld vec insertIdx pt
  have hend := @bsearch_end_insert_placed_sepWP _ M A ext v cap ptr lenOld vec insertIdx pt
  have hlsl_ins : (BitVec.ofNat 64 insertIdx) <<< 2 = BitVec.ofNat 64 (4 * insertIdx) :=
    bv64_lsl2_ofNat (by omega)
  have hsub_ins : BitVec.ofNat 64 vec.length - BitVec.ofNat 64 insertIdx =
      BitVec.ofNat 64 (vec.length - insertIdx) :=
    bv64_sub_ofNat hins (by omega)
  wp_steps 3
  rw [bv64_ule_ofNat (by omega) (by omega)]
  rcases Nat.eq_or_lt_of_le hins with hins_eq | hins_lt
  · have hle_t : vec.length ≤ insertIdx := by omega
    simp only [hle_t, decide_true, ↓reduceIte]
    refine hend hins_eq hlt hcap hptr _ (stackAt s.sp growOneStack ∗ P) post
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hstat])
      (by simp [wp_norm, arm64_norm, hx14])
      (by simp [wp_norm, arm64_norm, hx21])
      (by simp [wp_norm, arm64_norm, hx8, hx26, hlsl_ins])
      (by simp [wp_norm, arm64_norm, hx24])
      (by simp [wp_norm, arm64_norm, hx27])
      (by simp [wp_norm, arm64_norm, hx28])
      (fun sf hpc_f hstat_f hvm_f hacp_f hsp_f htr_f hx14_f hx19_f hx20_f hx23_f hx24_f hx25_f hx29_f hvregs_f => ?_)
    apply hcont sf hpc_f hstat_f
      (vm_step_trans hvm_f (by simp [wp_norm, arm64_norm]))
      (hof_acp (acp_step_trans hacp_f (by simp [wp_norm, arm64_norm])))
    · simpa [wp_norm, arm64_norm] using hsp_f
    · simpa [wp_norm, arm64_norm] using htr_f
    · exact hx14_f
    · simpa [wp_norm, arm64_norm] using hx19_f
    · simpa [wp_norm, arm64_norm] using hx20_f
    · simpa [wp_norm, arm64_norm] using hx23_f
    · simpa [wp_norm, arm64_norm] using hx24_f
    · simpa [wp_norm, arm64_norm] using hx25_f
    · simpa [wp_norm, arm64_norm] using hx29_f
    · simpa [wp_norm, arm64_norm] using hvregs_f
  · have hle_f : ¬ vec.length ≤ insertIdx := by omega
    simp only [hle_f, decide_false, Bool.false_eq_true, ↓reduceIte]
    refine hmem hins_lt hlt hcap hptr _ P post
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hstat])
      (by simpa [wp_norm, arm64_norm] using hsp_align)
      (by simp [wp_norm, arm64_norm, hx28, hx26, hsub_ins])
      (by simp [wp_norm, arm64_norm, hx21])
      (by simp [wp_norm, arm64_norm, hx8, hx26, hlsl_ins])
      (by simp [wp_norm, arm64_norm, hx24])
      (by simp [wp_norm, arm64_norm, hx27])
      (by simp [wp_norm, arm64_norm, hx28])
      (fun sf hpc_f hstat_f hvm_f hinv_f hsp_f htr_f hx14_f hx19_f hx20_f hx23_f hx24_f hx25_f hx29_f hvregs_f => ?_)
    apply hcont sf hpc_f hstat_f
      (vm_step_trans hvm_f (by simp [wp_norm, arm64_norm]))
      (inv_step_trans hof_acp htrans hinv_f (by simp [wp_norm, arm64_norm]))
    · simpa [wp_norm, arm64_norm] using hsp_f
    · simpa [wp_norm, arm64_norm] using htr_f
    · exact hx14_f
    · simpa [wp_norm, arm64_norm] using hx19_f
    · simpa [wp_norm, arm64_norm] using hx20_f
    · simpa [wp_norm, arm64_norm] using hx23_f
    · simpa [wp_norm, arm64_norm] using hx24_f
    · simpa [wp_norm, arm64_norm] using hx25_f
    · simpa [wp_norm, arm64_norm] using hx29_f
    · simpa [wp_norm, arm64_norm] using hvregs_f

theorem bsearch_insert_at_336_placed_sepWP [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {ext : String → Option (State → State)}
    (hmemmove_sat : HookSat (Rust.withPanics ext) spqrMemmoveSym
      (withVmPreserved (sessionMemmoveBoundedSpec growOneStack)))
    (v cap ptr lenOld : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt)
    (hins : insertIdx ≤ vec.length) (hlt : vec.length < cap.toNat)
    (hcap : cap.toNat * 4 < 2 ^ 63) (hptr : ptr ≠ 0#64)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_419).base + 336#64) (hstat : s.status = .Running) (hsp_align : s.spAligned = true)
    (hx8 : s.readReg64 .x8 = ptr) (hx14 : s.readReg64 .x14 = 1#64) (hx21 : s.readReg64 .x21 = v)
    (hx24 : s.readReg64 .x24 = pt.x.value.zeroExtend 64) (hx26 : s.readReg64 .x26 = BitVec.ofNat 64 insertIdx)
    (hx27 : s.readReg64 .x27 = pt.y.value.zeroExtend 64) (hx28 : s.readReg64 .x28 = BitVec.ofNat 64 vec.length)
    (hcont : ∀ sf : State, sf.pc = (blkPl_419).base + 64#64 → sf.status = .Running →
      VmPreserved s sf → sf.sp = s.sp → sf.trace = s.trace → sf.readReg64 .x14 = 1#64 →
      sf.readReg64 .x19 = s.readReg64 .x19 → sf.readReg64 .x20 = s.readReg64 .x20 →
      sf.readReg64 .x23 = s.readReg64 .x23 → sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 → sf.readReg64 .x29 = s.readReg64 .x29 →
      calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) sf
        (sortedSetPtOf A.repAlloc v { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
          stackAt s.sp growOneStack ∗ P) post) :
    SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) s
      ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗ A.live ptr (cap.toNat * 4) 2 ∗
        ptSliceAt ptr vec ∗ memRegion (ptr + BitVec.ofNat 64 (vec.length * 4)) ((cap.toNat - vec.length) * 4) ∗
        stackAt s.sp growOneStack ∗ P) post :=
  bsearch_insert_at_336_gen_placed_sepWP (Inv := fun _ _ => True)
    (fun _ => trivial) (fun _ _ => trivial)
    (subroutine_ok_withInvVmSpec_true (spqr_hook_ok_of_mem hmemmove_sat))
    v cap ptr lenOld vec insertIdx pt hins hlt hcap hptr s P post
    hpc hstat hsp_align hx8 hx14 hx21 hx24 hx26 hx27 hx28
    fun sf hpc_f hrun_f hvm_f _ => hcont sf hpc_f hrun_f hvm_f

theorem bsearch_insert_at_336_acp_placed_sepWP [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {ext : String → Option (State → State)}
    (hmemmove_sat : HookSat (Rust.withPanics ext) spqrMemmoveSym
      (withAllocVmPreserved (sessionMemmoveBoundedSpec growOneStack)))
    (v cap ptr lenOld : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt)
    (hins : insertIdx ≤ vec.length) (hlt : vec.length < cap.toNat)
    (hcap : cap.toNat * 4 < 2 ^ 63) (hptr : ptr ≠ 0#64)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_419).base + 336#64) (hstat : s.status = .Running) (hsp_align : s.spAligned = true)
    (hx8 : s.readReg64 .x8 = ptr) (hx14 : s.readReg64 .x14 = 1#64) (hx21 : s.readReg64 .x21 = v)
    (hx24 : s.readReg64 .x24 = pt.x.value.zeroExtend 64) (hx26 : s.readReg64 .x26 = BitVec.ofNat 64 insertIdx)
    (hx27 : s.readReg64 .x27 = pt.y.value.zeroExtend 64) (hx28 : s.readReg64 .x28 = BitVec.ofNat 64 vec.length)
    (hcont : ∀ sf : State, sf.pc = (blkPl_419).base + 64#64 → sf.status = .Running →
      VmPreserved s sf → AllocCallPreserved s sf → sf.sp = s.sp → sf.trace = s.trace →
      sf.readReg64 .x14 = 1#64 → sf.readReg64 .x19 = s.readReg64 .x19 →
      sf.readReg64 .x20 = s.readReg64 .x20 → sf.readReg64 .x23 = s.readReg64 .x23 →
      sf.readReg64 .x24 = s.readReg64 .x24 → sf.readReg64 .x25 = s.readReg64 .x25 →
      sf.readReg64 .x29 = s.readReg64 .x29 → calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) sf
        (sortedSetPtOf A.repAlloc v { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
          stackAt s.sp growOneStack ∗ P) post) :
    SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) s
      ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗ A.live ptr (cap.toNat * 4) 2 ∗
        ptSliceAt ptr vec ∗ memRegion (ptr + BitVec.ofNat 64 (vec.length * 4)) ((cap.toNat - vec.length) * 4) ∗
        stackAt s.sp growOneStack ∗ P) post :=
  bsearch_insert_at_336_gen_placed_sepWP (Inv := AllocCallPreserved)
    id allocCallPreserved_trans
    (subroutine_ok_withInvVmSpec_acp (spqr_hook_ok_of_mem hmemmove_sat))
    v cap ptr lenOld vec insertIdx pt hins hlt hcap hptr s P post
    hpc hstat hsp_align hx8 hx14 hx21 hx24 hx26 hx27 hx28 hcont

private theorem bsearch_insert_at_452_gen_placed_sepWP [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {ext : String → Option (State → State)}
    {Inv : State → State → Prop}
    (hof_acp : ∀ {a b}, AllocCallPreserved a b → Inv a b)
    (htrans : ∀ {a b c}, Inv a b → Inv b c → Inv a c)
    (hmemmove : subroutine_ok ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
      (lsρ spqrMemmoveSym) (withInvVmSpec Inv (sessionMemmoveBoundedSpec growOneStack)))
    (v : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt) (hins : insertIdx ≤ vec.length)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_419).base + 452#64) (hstat : s.status = .Running) (hsp_align : s.spAligned = true)
    (hx21 : s.readReg64 .x21 = v) (hx24 : s.readReg64 .x24 = pt.x.value.zeroExtend 64)
    (hx26 : s.readReg64 .x26 = BitVec.ofNat 64 insertIdx) (hx27 : s.readReg64 .x27 = pt.y.value.zeroExtend 64)
    (hx28 : s.readReg64 .x28 = BitVec.ofNat 64 vec.length)
    (hcont : ∀ sf : State, sf.pc = (blkPl_419).base + 64#64 → sf.status = .Running →
      VmPreserved s sf → Inv s sf → sf.sp = s.sp → sf.trace = s.trace → sf.readReg64 .x14 = 1#64 →
      sf.readReg64 .x19 = s.readReg64 .x19 → sf.readReg64 .x20 = s.readReg64 .x20 →
      sf.readReg64 .x23 = s.readReg64 .x23 → sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 → sf.readReg64 .x29 = s.readReg64 .x29 →
      calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) sf
        (sortedSetPtOf A.repAlloc v { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
          stackAt s.sp growOneStack ∗ P) post) :
    SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) s
      (sortedSetPtGrownAt A.repAlloc v vec ∗ stackAt s.sp growOneStack ∗ P) post := by
  unfold sortedSetPtGrownAt
  wp_pull_exists
  rename_i cap ptr
  apply SepWP.focus_pure (by sep_focus)
  rintro ⟨hlt, hptr, hcap⟩
  have hmem := @bsearch_memmove_insert_gen_placed_sepWP _ M A ext Inv hof_acp htrans hmemmove v cap ptr (BitVec.ofNat 64 vec.length) vec insertIdx pt
  have hend := @bsearch_end_insert_placed_sepWP _ M A ext v cap ptr (BitVec.ofNat 64 vec.length) vec insertIdx pt
  have hlsl_ins : (BitVec.ofNat 64 insertIdx) <<< 2 = BitVec.ofNat 64 (4 * insertIdx) :=
    bv64_lsl2_ofNat (by omega)
  have hsub_ins : BitVec.ofNat 64 vec.length - BitVec.ofNat 64 insertIdx =
      BitVec.ofNat 64 (vec.length - insertIdx) :=
    bv64_sub_ofNat hins (by omega)
  wp_steps 5
  rw [bv64_ult_ofNat (by omega) (by omega)]
  rcases Nat.eq_or_lt_of_le hins with hins_eq | hins_lt
  · have hlt_f : ¬ insertIdx < vec.length := by omega
    simp only [hlt_f, decide_false, Bool.false_eq_true, ↓reduceIte]
    wp_steps 1
    refine hend hins_eq hlt hcap hptr _ (stackAt s.sp growOneStack ∗ P) post
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hstat])
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hx21])
      (by simp [wp_norm, arm64_norm, hx26, hlsl_ins, hins_eq])
      (by simp [wp_norm, arm64_norm, hx24])
      (by simp [wp_norm, arm64_norm, hx27])
      (by simp [wp_norm, arm64_norm, hx28])
      (fun sf hpc_f hstat_f hvm_f hacp_f hsp_f htr_f hx14_f hx19_f hx20_f hx23_f hx24_f hx25_f hx29_f hvregs_f => ?_)
    apply hcont sf hpc_f hstat_f
      (vm_step_trans hvm_f (by simp [wp_norm, arm64_norm]))
      (hof_acp (acp_step_trans hacp_f (by simp [wp_norm, arm64_norm])))
    · simpa [wp_norm, arm64_norm] using hsp_f
    · simpa [wp_norm, arm64_norm] using htr_f
    · exact hx14_f
    · simpa [wp_norm, arm64_norm] using hx19_f
    · simpa [wp_norm, arm64_norm] using hx20_f
    · simpa [wp_norm, arm64_norm] using hx23_f
    · simpa [wp_norm, arm64_norm] using hx24_f
    · simpa [wp_norm, arm64_norm] using hx25_f
    · simpa [wp_norm, arm64_norm] using hx29_f
    · simpa [wp_norm, arm64_norm] using hvregs_f
  · simp only [hins_lt, decide_true, ↓reduceIte]
    refine hmem hins_lt hlt hcap hptr _ P post
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hstat])
      (by simpa [wp_norm, arm64_norm] using hsp_align)
      (by simp [wp_norm, arm64_norm, hx28, hx26, hsub_ins])
      (by simp [wp_norm, arm64_norm, hx21])
      (by simp [wp_norm, arm64_norm, hx26, hlsl_ins])
      (by simp [wp_norm, arm64_norm, hx24])
      (by simp [wp_norm, arm64_norm, hx27])
      (by simp [wp_norm, arm64_norm, hx28])
      (fun sf hpc_f hstat_f hvm_f hinv_f hsp_f htr_f hx14_f hx19_f hx20_f hx23_f hx24_f hx25_f hx29_f hvregs_f => ?_)
    apply hcont sf hpc_f hstat_f
      (vm_step_trans hvm_f (by simp [wp_norm, arm64_norm]))
      (inv_step_trans hof_acp htrans hinv_f (by simp [wp_norm, arm64_norm]))
    · simpa [wp_norm, arm64_norm] using hsp_f
    · simpa [wp_norm, arm64_norm] using htr_f
    · exact hx14_f
    · simpa [wp_norm, arm64_norm] using hx19_f
    · simpa [wp_norm, arm64_norm] using hx20_f
    · simpa [wp_norm, arm64_norm] using hx23_f
    · simpa [wp_norm, arm64_norm] using hx24_f
    · simpa [wp_norm, arm64_norm] using hx25_f
    · simpa [wp_norm, arm64_norm] using hx29_f
    · simpa [wp_norm, arm64_norm] using hvregs_f

theorem bsearch_insert_at_452_placed_sepWP [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {ext : String → Option (State → State)}
    (hmemmove_sat : HookSat (Rust.withPanics ext) spqrMemmoveSym
      (withVmPreserved (sessionMemmoveBoundedSpec growOneStack)))
    (v : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt) (hins : insertIdx ≤ vec.length)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_419).base + 452#64) (hstat : s.status = .Running) (hsp_align : s.spAligned = true)
    (hx21 : s.readReg64 .x21 = v) (hx24 : s.readReg64 .x24 = pt.x.value.zeroExtend 64)
    (hx26 : s.readReg64 .x26 = BitVec.ofNat 64 insertIdx) (hx27 : s.readReg64 .x27 = pt.y.value.zeroExtend 64)
    (hx28 : s.readReg64 .x28 = BitVec.ofNat 64 vec.length)
    (hcont : ∀ sf : State, sf.pc = (blkPl_419).base + 64#64 → sf.status = .Running →
      VmPreserved s sf → sf.sp = s.sp → sf.trace = s.trace → sf.readReg64 .x14 = 1#64 →
      sf.readReg64 .x19 = s.readReg64 .x19 → sf.readReg64 .x20 = s.readReg64 .x20 →
      sf.readReg64 .x23 = s.readReg64 .x23 → sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 → sf.readReg64 .x29 = s.readReg64 .x29 →
      calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) sf
        (sortedSetPtOf A.repAlloc v { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
          stackAt s.sp growOneStack ∗ P) post) :
    SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) s
      (sortedSetPtGrownAt A.repAlloc v vec ∗ stackAt s.sp growOneStack ∗ P) post :=
  bsearch_insert_at_452_gen_placed_sepWP (Inv := fun _ _ => True)
    (fun _ => trivial) (fun _ _ => trivial)
    (subroutine_ok_withInvVmSpec_true (spqr_hook_ok_of_mem hmemmove_sat))
    v vec insertIdx pt hins s P post
    hpc hstat hsp_align hx21 hx24 hx26 hx27 hx28
    fun sf hpc_f hrun_f hvm_f _ => hcont sf hpc_f hrun_f hvm_f

theorem bsearch_insert_at_452_acp_placed_sepWP [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {ext : String → Option (State → State)}
    (hmemmove_sat : HookSat (Rust.withPanics ext) spqrMemmoveSym
      (withAllocVmPreserved (sessionMemmoveBoundedSpec growOneStack)))
    (v : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt) (hins : insertIdx ≤ vec.length)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_419).base + 452#64) (hstat : s.status = .Running) (hsp_align : s.spAligned = true)
    (hx21 : s.readReg64 .x21 = v) (hx24 : s.readReg64 .x24 = pt.x.value.zeroExtend 64)
    (hx26 : s.readReg64 .x26 = BitVec.ofNat 64 insertIdx) (hx27 : s.readReg64 .x27 = pt.y.value.zeroExtend 64)
    (hx28 : s.readReg64 .x28 = BitVec.ofNat 64 vec.length)
    (hcont : ∀ sf : State, sf.pc = (blkPl_419).base + 64#64 → sf.status = .Running →
      VmPreserved s sf → AllocCallPreserved s sf → sf.sp = s.sp → sf.trace = s.trace →
      sf.readReg64 .x14 = 1#64 → sf.readReg64 .x19 = s.readReg64 .x19 →
      sf.readReg64 .x20 = s.readReg64 .x20 → sf.readReg64 .x23 = s.readReg64 .x23 →
      sf.readReg64 .x24 = s.readReg64 .x24 → sf.readReg64 .x25 = s.readReg64 .x25 →
      sf.readReg64 .x29 = s.readReg64 .x29 → calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) sf
        (sortedSetPtOf A.repAlloc v { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
          stackAt s.sp growOneStack ∗ P) post) :
    SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) ((blkPl_419).base + 64#64) s
      (sortedSetPtGrownAt A.repAlloc v vec ∗ stackAt s.sp growOneStack ∗ P) post :=
  bsearch_insert_at_452_gen_placed_sepWP (Inv := AllocCallPreserved)
    id allocCallPreserved_trans
    (subroutine_ok_withInvVmSpec_acp (spqr_hook_ok_of_mem hmemmove_sat))
    v vec insertIdx pt hins s P post
    hpc hstat hsp_align hx21 hx24 hx26 hx27 hx28 hcont

private theorem call_grow_one_pt_full_gen_placed_wpp [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {lim : BudgetLimits}
    {ext : String → Option (State → State)}
    {Inv : State → State → Prop}
    (hgrow_full : subroutine_ok ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
      (lsmpl.base 357) (withInvSpec Inv (growOnePtFullSpec M A lim)))
    {ret_pc target_pc : BitVec 64} {s0 s : State}
    {Q Qp : State → SepProp → Prop} {F : SepProp}
    (v cap ptr : BitVec 64) (vec : List Pt) (st : M.σ)
    (h1 : 1 ≤ vec.length) (hlen : vec.length ≤ 65536)
    (hcap_eq : cap.toNat = vec.length) (hptr : ptr ≠ 0#64)
    (hfits : FitsEvents M lim st (growOnePtEvents vec.length))
    (hpc : s.pc = lsmpl.base 357)
    (hrun : s.status = .Running)
    (hsp : s.spAligned = true)
    (hx0 : s.readReg64 .x0 = v)
    (hlr : s.readReg64 Reg.lr = ret_pc)
    (htr : s.trace = s0.trace)
    (hnext : ∀ sf : State,
      sf.pc = ret_pc →
      sf.status = .Running →
      Inv s sf →
      sf.sp = s.sp →
      sf.trace = s0.trace →
      CalleeSavedPreserved s sf →
      SepWPp ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) target_pc sf
        (sortedSetPtGrownAt A.repAlloc v vec ∗
          A.pool lim (M.stepEvents (growOnePtEvents vec.length) st) sf ∗
          stackAt s.sp growOneStack ∗ F)
        Q Qp) :
    SepWPp ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) target_pc s
      ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ BitVec.ofNat 64 vec.length) ∗
        A.live ptr (cap.toNat * 4) 2 ∗ ptSliceAt ptr vec ∗
        A.pool lim st s ∗ stackAt s.sp growOneStack ∗ F)
      Q Qp := by
  have hcap_ne0 : cap ≠ 0#64 := by
    intro hc0; subst hc0
    change 0 = vec.length at hcap_eq; omega
  have hbs_len : (ptListBytes vec).length = cap.toNat * 4 := by
    rw [ptListBytes_length, hcap_eq, Nat.mul_comm]
  have hmax_bound : max (2 * cap.toNat) 4 * 4 + 2 ≤ 2 ^ 63 := by omega
  have hevs_eq := growOneStrideEvents_pt_full h1 hcap_eq
  refine SepWPp.call_wpp (x := ((v, cap, ptr, ptListBytes vec), st))
    (F := ((v + 16#64) ↦₆₄ BitVec.ofNat 64 vec.length) ∗ F)
    hgrow_full hpc hrun hsp hlr ?_ ?_ ?_ ?_
  · intro R' hm
    simp only [withInvSpec, growOnePtFullSpec, growOneStrideFullSpec,
      growOneStrideFullSpecWithStack, hcap_ne0, ↓reduceIte, hbs_len,
      ← ptSliceAt_eq_pointsToBytes, fitsEnv_growOneStride_iff, hevs_eq,
      sepConj_assoc, satisfies_pure_sepConj]
    refine ⟨⟨hx0, trivial, hptr, hmax_bound, hfits⟩, ?_⟩
    exact Satisfies.mono (Entails.of_eq (by sep_ac_rfl)) hm
  · intro _ _ _ _ hm
    dsimp only [withInvSpec, growOnePtFullSpec, growOneStrideFullSpec,
      growOneStrideFullSpecWithStack] at hm
    rw [satisfies_pure_sepConj] at hm; exact hm.1.elim
  · rintro _ _ ⟨_, hm⟩
    dsimp only [withInvSpec, growOnePtFullSpec, growOneStrideFullSpec,
      growOneStrideFullSpecWithStack] at hm
    rw [satisfies_pure_sepConj] at hm; exact hm.1.elim
  · intro sf hpc_f hrun_f hsp_f hcs_f
    simp only [withInvSpec, growOnePtFullSpec, growOneStrideFullSpec,
      growOneStrideFullSpecWithStack, hevs_eq, sepConj_assoc]
    apply SepWPp.pure_elim; intro hinv_f
    apply SepWPp.pure_elim; intro htr_f
    have hgrown := growOnePtFull_post_entails_grown A.repAlloc v cap vec h1 hcap_eq hlen
    refine SepWPp.weaken_pre ?_ (hnext sf hpc_f hrun_f hinv_f hsp_f (htr_f.trans htr) hcs_f)
    rw [show (∃∗ p' : BitVec 64,
        ⌜p' ≠ 0#64 ∧ p'.toNat % 2 = 0⌝ ∗
        (v ↦₆₄ BitVec.ofNat 64 (max (2 * cap.toNat) 4)) ∗ ((v + 8#64) ↦₆₄ p') ∗
        A.live p' (max (2 * cap.toNat) 4 * 4) 2 ∗ (p' ↦ₛ ptListBytes vec) ∗
        memRegion (p' + BitVec.ofNat 64 (ptListBytes vec).length) ((max (2 * cap.toNat) 4 - cap.toNat) * 4)) ∗
        A.pool lim (M.stepEvents (growOnePtEvents vec.length) st) sf ∗
        stackAt s.sp growOneStack ∗ ((v + 16#64) ↦₆₄ BitVec.ofNat 64 vec.length) ∗ F =
      ((∃∗ p' : BitVec 64,
        ⌜p' ≠ 0#64 ∧ p'.toNat % 2 = 0⌝ ∗
        (v ↦₆₄ BitVec.ofNat 64 (max (2 * cap.toNat) 4)) ∗ ((v + 8#64) ↦₆₄ p') ∗
        (A.repAlloc).live p' (max (2 * cap.toNat) 4 * 4) 2 ∗ (p' ↦ₛ ptListBytes vec) ∗
        memRegion (p' + BitVec.ofNat 64 (ptListBytes vec).length) ((max (2 * cap.toNat) 4 - cap.toNat) * 4)) ∗
        ((v + 16#64) ↦₆₄ BitVec.ofNat 64 vec.length)) ∗
        (A.pool lim (M.stepEvents (growOnePtEvents vec.length) st) sf ∗
          stackAt s.sp growOneStack ∗ F) by sep_ac_rfl]
    exact sepConj_mono_left hgrown

theorem call_grow_one_pt_full_placed_wpp [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {lim : BudgetLimits} {ext : String → Option (State → State)}
    (hgrow_full : subroutine_ok ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
      (lsmpl.base 357) (growOnePtFullSpec M A lim))
    {ret_pc target_pc : BitVec 64} {s0 s : State} {Q Qp : State → SepProp → Prop} {F : SepProp}
    (v cap ptr : BitVec 64) (vec : List Pt) (st : M.σ)
    (h1 : 1 ≤ vec.length) (hlen : vec.length ≤ 65536) (hcap_eq : cap.toNat = vec.length) (hptr : ptr ≠ 0#64)
    (hfits : FitsEvents M lim st (growOnePtEvents vec.length))
    (hpc : s.pc = lsmpl.base 357) (hrun : s.status = .Running) (hsp : s.spAligned = true)
    (hx0 : s.readReg64 .x0 = v) (hlr : s.readReg64 Reg.lr = ret_pc) (htr : s.trace = s0.trace)
    (hnext : ∀ sf : State, sf.pc = ret_pc → sf.status = .Running → sf.sp = s.sp →
      sf.trace = s0.trace → CalleeSavedPreserved s sf →
      SepWPp ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) target_pc sf
        (sortedSetPtGrownAt A.repAlloc v vec ∗ A.pool lim (M.stepEvents (growOnePtEvents vec.length) st) sf ∗
          stackAt s.sp growOneStack ∗ F) Q Qp) :
    SepWPp ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) target_pc s
      ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ BitVec.ofNat 64 vec.length) ∗
        A.live ptr (cap.toNat * 4) 2 ∗ ptSliceAt ptr vec ∗ A.pool lim st s ∗ stackAt s.sp growOneStack ∗ F) Q Qp :=
  call_grow_one_pt_full_gen_placed_wpp (subroutine_ok_withInvSpec_true hgrow_full)
    v cap ptr vec st h1 hlen hcap_eq hptr hfits hpc hrun hsp hx0 hlr htr
    fun sf hpc_f hrun_f _ => hnext sf hpc_f hrun_f

theorem call_grow_one_pt_full_acp_placed_wpp [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {lim : BudgetLimits} {ext : String → Option (State → State)}
    (hgrow_full : subroutine_ok ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
      (lsmpl.base 357) (withAllocCallPreserved (growOnePtFullSpec M A lim)))
    {ret_pc target_pc : BitVec 64} {s0 s : State} {Q Qp : State → SepProp → Prop} {F : SepProp}
    (v cap ptr : BitVec 64) (vec : List Pt) (st : M.σ)
    (h1 : 1 ≤ vec.length) (hlen : vec.length ≤ 65536) (hcap_eq : cap.toNat = vec.length) (hptr : ptr ≠ 0#64)
    (hfits : FitsEvents M lim st (growOnePtEvents vec.length))
    (hpc : s.pc = lsmpl.base 357) (hrun : s.status = .Running) (hsp : s.spAligned = true)
    (hx0 : s.readReg64 .x0 = v) (hlr : s.readReg64 Reg.lr = ret_pc) (htr : s.trace = s0.trace)
    (hnext : ∀ sf : State, sf.pc = ret_pc → sf.status = .Running → AllocCallPreserved s sf →
      sf.sp = s.sp → sf.trace = s0.trace → CalleeSavedPreserved s sf →
      SepWPp ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) target_pc sf
        (sortedSetPtGrownAt A.repAlloc v vec ∗ A.pool lim (M.stepEvents (growOnePtEvents vec.length) st) sf ∗
          stackAt s.sp growOneStack ∗ F) Q Qp) :
    SepWPp ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) target_pc s
      ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ BitVec.ofNat 64 vec.length) ∗
        A.live ptr (cap.toNat * 4) 2 ∗ ptSliceAt ptr vec ∗ A.pool lim st s ∗ stackAt s.sp growOneStack ∗ F) Q Qp :=
  call_grow_one_pt_full_gen_placed_wpp (Inv := AllocCallPreserved) hgrow_full
    v cap ptr vec st h1 hlen hcap_eq hptr hfits hpc hrun hsp hx0 hlr htr hnext

private theorem call_grow_one_pt_empty_gen_placed_wpp [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {lim : BudgetLimits}
    {ext : String → Option (State → State)}
    {Inv : State → State → Prop}
    (hgrow_empty : subroutine_ok ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
      (lsmpl.base 357) (withInvSpec Inv (growOnePtSpec M A lim)))
    {ret_pc target_pc : BitVec 64} {s0 s : State}
    {Q Qp : State → SepProp → Prop} {F : SepProp}
    (v ptr lenOld : BitVec 64) (st : M.σ) (hptr : ptr ≠ 0#64)
    (hfits : FitsEvents M lim st (growOnePtEvents 0))
    (hpc : s.pc = lsmpl.base 357)
    (hrun : s.status = .Running)
    (hsp : s.spAligned = true)
    (hx0 : s.readReg64 .x0 = v)
    (hlr : s.readReg64 Reg.lr = ret_pc)
    (htr : s.trace = s0.trace)
    (hnext : ∀ (sf : State) (p' : BitVec 64),
      p' ≠ 0#64 →
      sf.pc = ret_pc →
      sf.status = .Running →
      Inv s sf →
      sf.sp = s.sp →
      sf.trace = s0.trace →
      CalleeSavedPreserved s sf →
      SepWPp ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) target_pc sf
        ((v ↦₆₄ 4#64) ∗ ((v + 8#64) ↦₆₄ p') ∗ ((v + 16#64) ↦₆₄ lenOld) ∗
          A.live p' 16 2 ∗ memRegion p' 16 ∗
          A.pool lim (M.stepEvents (growOnePtEvents 0) st) sf ∗
          stackAt s.sp growOneStack ∗ F)
        Q Qp) :
    SepWPp ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) target_pc s
      ((v ↦₆₄ 0#64) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗
        A.pool lim st s ∗ stackAt s.sp growOneStack ∗ F)
      Q Qp := by
  have hmax_bound : max (2 * (0#64 : BitVec 64).toNat) 4 * 4 + 2 ≤ 2 ^ 63 := by decide
  refine SepWPp.call_wpp (x := ((v, 0#64, ptr), st))
    (F := ((v + 16#64) ↦₆₄ lenOld) ∗ F)
    hgrow_empty hpc hrun hsp hlr ?_ ?_ ?_ ?_
  · intro R' hm
    simp only [withInvSpec, growOnePtSpec, growOneStrideEmptySpec,
      growOneStrideEmptySpecWithStack, ↓reduceIte, emp_sepConj,
      fitsEnv_growOneStride_iff, growOneStrideEvents_pt_zero,
      sepConj_assoc, satisfies_pure_sepConj]
    refine ⟨⟨hx0, hptr, hmax_bound, hfits⟩, ?_⟩
    exact Satisfies.mono (Entails.of_eq (by sep_ac_rfl)) hm
  · intro _ _ _ _ hm
    dsimp only [withInvSpec, growOnePtSpec, growOneStrideEmptySpec,
      growOneStrideEmptySpecWithStack] at hm
    rw [satisfies_pure_sepConj] at hm; exact hm.1.elim
  · rintro _ _ ⟨_, hm⟩
    dsimp only [withInvSpec, growOnePtSpec, growOneStrideEmptySpec,
      growOneStrideEmptySpecWithStack] at hm
    rw [satisfies_pure_sepConj] at hm; exact hm.1.elim
  · intro sf hpc_f hrun_f hsp_f hcs_f
    have hmax0 : max (2 * (0#64 : BitVec 64).toNat) 4 = 4 := rfl
    simp only [withInvSpec, growOnePtSpec, growOneStrideEmptySpec,
      growOneStrideEmptySpecWithStack, hmax0, growOneStrideEvents_pt_zero,
      sepExists_sepConj_left, sepConj_assoc]
    apply SepWPp.pure_elim; intro hinv_f
    apply SepWPp.pure_elim; intro htr_f
    apply SepWPp.exists_elim; intro p'
    apply SepWPp.pure_elim; rintro ⟨hp', _⟩
    refine SepWPp.weaken_pre (Entails.of_eq (by sep_ac_rfl))
      (hnext sf p' hp' hpc_f hrun_f hinv_f hsp_f (htr_f.trans htr) hcs_f)

theorem call_grow_one_pt_empty_placed_wpp [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {lim : BudgetLimits} {ext : String → Option (State → State)}
    (hgrow_empty : subroutine_ok ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
      (lsmpl.base 357) (growOnePtSpec M A lim))
    {ret_pc target_pc : BitVec 64} {s0 s : State} {Q Qp : State → SepProp → Prop} {F : SepProp}
    (v ptr lenOld : BitVec 64) (st : M.σ) (hptr : ptr ≠ 0#64)
    (hfits : FitsEvents M lim st (growOnePtEvents 0))
    (hpc : s.pc = lsmpl.base 357) (hrun : s.status = .Running) (hsp : s.spAligned = true)
    (hx0 : s.readReg64 .x0 = v) (hlr : s.readReg64 Reg.lr = ret_pc) (htr : s.trace = s0.trace)
    (hnext : ∀ (sf : State) (p' : BitVec 64), p' ≠ 0#64 → sf.pc = ret_pc → sf.status = .Running →
      sf.sp = s.sp → sf.trace = s0.trace → CalleeSavedPreserved s sf →
      SepWPp ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) target_pc sf
        ((v ↦₆₄ 4#64) ∗ ((v + 8#64) ↦₆₄ p') ∗ ((v + 16#64) ↦₆₄ lenOld) ∗
          A.live p' 16 2 ∗ memRegion p' 16 ∗
          A.pool lim (M.stepEvents (growOnePtEvents 0) st) sf ∗ stackAt s.sp growOneStack ∗ F) Q Qp) :
    SepWPp ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) target_pc s
      ((v ↦₆₄ 0#64) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗
        A.pool lim st s ∗ stackAt s.sp growOneStack ∗ F) Q Qp :=
  call_grow_one_pt_empty_gen_placed_wpp (subroutine_ok_withInvSpec_true hgrow_empty)
    v ptr lenOld st hptr hfits hpc hrun hsp hx0 hlr htr
    fun sf p' hp' hpc_f hrun_f _ => hnext sf p' hp' hpc_f hrun_f

theorem call_grow_one_pt_empty_acp_placed_wpp [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M} {lim : BudgetLimits} {ext : String → Option (State → State)}
    (hgrow_empty : subroutine_ok ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
      (lsmpl.base 357) (withAllocCallPreserved (growOnePtSpec M A lim)))
    {ret_pc target_pc : BitVec 64} {s0 s : State} {Q Qp : State → SepProp → Prop} {F : SepProp}
    (v ptr lenOld : BitVec 64) (st : M.σ) (hptr : ptr ≠ 0#64)
    (hfits : FitsEvents M lim st (growOnePtEvents 0))
    (hpc : s.pc = lsmpl.base 357) (hrun : s.status = .Running) (hsp : s.spAligned = true)
    (hx0 : s.readReg64 .x0 = v) (hlr : s.readReg64 Reg.lr = ret_pc) (htr : s.trace = s0.trace)
    (hnext : ∀ (sf : State) (p' : BitVec 64), p' ≠ 0#64 → sf.pc = ret_pc → sf.status = .Running →
      AllocCallPreserved s sf → sf.sp = s.sp → sf.trace = s0.trace → CalleeSavedPreserved s sf →
      SepWPp ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) target_pc sf
        ((v ↦₆₄ 4#64) ∗ ((v + 8#64) ↦₆₄ p') ∗ ((v + 16#64) ↦₆₄ lenOld) ∗
          A.live p' 16 2 ∗ memRegion p' 16 ∗
          A.pool lim (M.stepEvents (growOnePtEvents 0) st) sf ∗ stackAt s.sp growOneStack ∗ F) Q Qp) :
    SepWPp ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext)) target_pc s
      ((v ↦₆₄ 0#64) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗
        A.pool lim st s ∗ stackAt s.sp growOneStack ∗ F) Q Qp :=
  call_grow_one_pt_empty_gen_placed_wpp (Inv := AllocCallPreserved) hgrow_empty
    v ptr lenOld st hptr hfits hpc hrun hsp hx0 hlr htr hnext

theorem bsearch_push_empty_at_216_placed_sepWP [LibsignalPlacement]
    {M : AllocCostModel} {A : RustCliAllocBudget M}
    {ext : String → Option (State → State)}
    (v cap ptr lenOld : BitVec 64) (pt : Pt)
    (hlt : 0 < cap.toNat) (hcap : cap.toNat * 4 < 2 ^ 63) (hptr : ptr ≠ 0#64)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_419).base + 216#64)
    (hstat : s.status = .Running)
    (hx14 : s.readReg64 .x14 = 1#64) (hx21 : s.readReg64 .x21 = v)
    (hx24 : s.readReg64 .x24 = pt.x.value.zeroExtend 64)
    (hx27 : s.readReg64 .x27 = pt.y.value.zeroExtend 64)
    (hcont : ∀ sf : State,
      sf.pc = (blkPl_419).base + 64#64 →
      sf.status = .Running →
      VmPreserved s sf →
      AllocCallPreserved s sf →
      sf.sp = s.sp →
      sf.trace = s.trace →
      sf.readReg64 .x14 = 1#64 →
      sf.readReg64 .x19 = s.readReg64 .x19 →
      sf.readReg64 .x20 = s.readReg64 .x20 →
      sf.readReg64 .x23 = s.readReg64 .x23 →
      sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 →
      sf.readReg64 .x29 = s.readReg64 .x29 →
      calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
        ((blkPl_419).base + 64#64)
        sf
        (sortedSetPtOf A.repAlloc v { vec := [pt] } ∗ P)
        post) :
    SepWP ((blkPC_419).rebase (blkPl_419).base (Rust.withPanics ext))
      ((blkPl_419).base + 64#64)
      s
      ((v ↦₆₄ cap) ∗ ((v + 8#64) ↦₆₄ ptr) ∗ ((v + 16#64) ↦₆₄ lenOld) ∗
        A.live ptr (cap.toNat * 4) 2 ∗
        memRegion ptr (cap.toNat * 4) ∗ P)
      post := by
  have hsplit := memRegion_spare_split_one ptr (len := 0) hlt hcap
  simp only [Nat.mul_zero, Nat.zero_mul, Nat.sub_zero,
    BitVec.add_zero, Nat.zero_add] at hsplit
  rw [hsplit]
  wp_pull_exists
  rename_i v1 v0
  have hreasm := reassemble_sortedSetPtOf_snoc A.repAlloc v cap ptr [] pt hlt hcap hptr
  unfold ptSliceAt arrayAt at hreasm
  simp only [List.length_nil, Nat.mul_zero, BitVec.add_zero,
    Nat.zero_add, List.nil_append, emp_sepConj] at hreasm
  refine seq_vm_cps
    (P_mid := sortedSetPtOf A.repAlloc v { vec := [pt] } ∗ P)
    (Q := fun sm =>
      AllocCallPreserved s sm ∧
      sm.sp = s.sp ∧ sm.trace = s.trace ∧ sm.readReg64 .x14 = 1#64 ∧
      sm.readReg64 .x19 = s.readReg64 .x19 ∧ sm.readReg64 .x20 = s.readReg64 .x20 ∧
      sm.readReg64 .x23 = s.readReg64 .x23 ∧ sm.readReg64 .x24 = s.readReg64 .x24 ∧
      sm.readReg64 .x25 = s.readReg64 .x25 ∧ sm.readReg64 .x29 = s.readReg64 .x29 ∧
      calleeSavedVRegs sm = calleeSavedVRegs s) ?_ ?_
  · by_vm_steps (
      wp_steps 5
      refine align_pre_vm ?_ ?_
      · refine Entails.trans ?_ (sepConj_mono_left hreasm)
        exact Entails.of_eq (by sep_ac_rfl)
      · wp_done
    )
  · rintro sm hpcm hrunm hvm_m ⟨hacp_m, hsp_m, htr_m, hx14_m, hx19_m, hx20_m, hx23_m, hx24_m, hx25_m, hx29_m, hvregs_m⟩
    exact hcont sm hpcm hrunm hvm_m hacp_m
      hsp_m htr_m hx14_m hx19_m hx20_m hx23_m hx24_m hx25_m hx29_m hvregs_m

/-! ## Re-Exported Allocator-Free Helpers from `LoopPlaced` -/

abbrev rev16_64_pair := @CryptoVerification.SpqrV1.Poly.AddChunk.rev16_64_pair
abbrev stackAt_addChunk_split := @CryptoVerification.SpqrV1.Poly.AddChunk.stackAt_addChunk_split
abbrev addChunkBsearchLoop_props := @CryptoVerification.SpqrV1.Poly.AddChunk.addChunkBsearchLoop_props
abbrev addChunkBsearch_pts_length := @CryptoVerification.SpqrV1.Poly.AddChunk.addChunkBsearch_pts_length
abbrev addChunkBsearch_ptsNeeded := @CryptoVerification.SpqrV1.Poly.AddChunk.addChunkBsearch_ptsNeeded
abbrev addChunkBsearch_isComplete := @CryptoVerification.SpqrV1.Poly.AddChunk.addChunkBsearch_isComplete

end LibsignalBinary.Proofs.SpqrV1.Poly.AddChunk.LoopPlacedBudget
