.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LCD_CS */
.set LCD_CS__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set LCD_CS__0__MASK, 0x80
.set LCD_CS__0__PC, CYREG_PRT5_PC7
.set LCD_CS__0__PORT, 5
.set LCD_CS__0__SHIFT, 7
.set LCD_CS__AG, CYREG_PRT5_AG
.set LCD_CS__AMUX, CYREG_PRT5_AMUX
.set LCD_CS__BIE, CYREG_PRT5_BIE
.set LCD_CS__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LCD_CS__BYP, CYREG_PRT5_BYP
.set LCD_CS__CTL, CYREG_PRT5_CTL
.set LCD_CS__DM0, CYREG_PRT5_DM0
.set LCD_CS__DM1, CYREG_PRT5_DM1
.set LCD_CS__DM2, CYREG_PRT5_DM2
.set LCD_CS__DR, CYREG_PRT5_DR
.set LCD_CS__INP_DIS, CYREG_PRT5_INP_DIS
.set LCD_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LCD_CS__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LCD_CS__LCD_EN, CYREG_PRT5_LCD_EN
.set LCD_CS__MASK, 0x80
.set LCD_CS__PORT, 5
.set LCD_CS__PRT, CYREG_PRT5_PRT
.set LCD_CS__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LCD_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LCD_CS__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LCD_CS__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LCD_CS__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LCD_CS__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LCD_CS__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LCD_CS__PS, CYREG_PRT5_PS
.set LCD_CS__SHIFT, 7
.set LCD_CS__SLW, CYREG_PRT5_SLW

/* LCD_DC */
.set LCD_DC__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set LCD_DC__0__MASK, 0x08
.set LCD_DC__0__PC, CYREG_PRT5_PC3
.set LCD_DC__0__PORT, 5
.set LCD_DC__0__SHIFT, 3
.set LCD_DC__AG, CYREG_PRT5_AG
.set LCD_DC__AMUX, CYREG_PRT5_AMUX
.set LCD_DC__BIE, CYREG_PRT5_BIE
.set LCD_DC__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LCD_DC__BYP, CYREG_PRT5_BYP
.set LCD_DC__CTL, CYREG_PRT5_CTL
.set LCD_DC__DM0, CYREG_PRT5_DM0
.set LCD_DC__DM1, CYREG_PRT5_DM1
.set LCD_DC__DM2, CYREG_PRT5_DM2
.set LCD_DC__DR, CYREG_PRT5_DR
.set LCD_DC__INP_DIS, CYREG_PRT5_INP_DIS
.set LCD_DC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LCD_DC__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LCD_DC__LCD_EN, CYREG_PRT5_LCD_EN
.set LCD_DC__MASK, 0x08
.set LCD_DC__PORT, 5
.set LCD_DC__PRT, CYREG_PRT5_PRT
.set LCD_DC__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LCD_DC__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LCD_DC__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LCD_DC__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LCD_DC__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LCD_DC__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LCD_DC__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LCD_DC__PS, CYREG_PRT5_PS
.set LCD_DC__SHIFT, 3
.set LCD_DC__SLW, CYREG_PRT5_SLW

/* LCD_RST */
.set LCD_RST__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set LCD_RST__0__MASK, 0x01
.set LCD_RST__0__PC, CYREG_PRT5_PC0
.set LCD_RST__0__PORT, 5
.set LCD_RST__0__SHIFT, 0
.set LCD_RST__AG, CYREG_PRT5_AG
.set LCD_RST__AMUX, CYREG_PRT5_AMUX
.set LCD_RST__BIE, CYREG_PRT5_BIE
.set LCD_RST__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LCD_RST__BYP, CYREG_PRT5_BYP
.set LCD_RST__CTL, CYREG_PRT5_CTL
.set LCD_RST__DM0, CYREG_PRT5_DM0
.set LCD_RST__DM1, CYREG_PRT5_DM1
.set LCD_RST__DM2, CYREG_PRT5_DM2
.set LCD_RST__DR, CYREG_PRT5_DR
.set LCD_RST__INP_DIS, CYREG_PRT5_INP_DIS
.set LCD_RST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LCD_RST__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LCD_RST__LCD_EN, CYREG_PRT5_LCD_EN
.set LCD_RST__MASK, 0x01
.set LCD_RST__PORT, 5
.set LCD_RST__PRT, CYREG_PRT5_PRT
.set LCD_RST__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LCD_RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LCD_RST__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LCD_RST__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LCD_RST__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LCD_RST__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LCD_RST__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LCD_RST__PS, CYREG_PRT5_PS
.set LCD_RST__SHIFT, 0
.set LCD_RST__SLW, CYREG_PRT5_SLW

/* LCD_SCK */
.set LCD_SCK__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set LCD_SCK__0__MASK, 0x40
.set LCD_SCK__0__PC, CYREG_PRT5_PC6
.set LCD_SCK__0__PORT, 5
.set LCD_SCK__0__SHIFT, 6
.set LCD_SCK__AG, CYREG_PRT5_AG
.set LCD_SCK__AMUX, CYREG_PRT5_AMUX
.set LCD_SCK__BIE, CYREG_PRT5_BIE
.set LCD_SCK__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LCD_SCK__BYP, CYREG_PRT5_BYP
.set LCD_SCK__CTL, CYREG_PRT5_CTL
.set LCD_SCK__DM0, CYREG_PRT5_DM0
.set LCD_SCK__DM1, CYREG_PRT5_DM1
.set LCD_SCK__DM2, CYREG_PRT5_DM2
.set LCD_SCK__DR, CYREG_PRT5_DR
.set LCD_SCK__INP_DIS, CYREG_PRT5_INP_DIS
.set LCD_SCK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LCD_SCK__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LCD_SCK__LCD_EN, CYREG_PRT5_LCD_EN
.set LCD_SCK__MASK, 0x40
.set LCD_SCK__PORT, 5
.set LCD_SCK__PRT, CYREG_PRT5_PRT
.set LCD_SCK__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LCD_SCK__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LCD_SCK__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LCD_SCK__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LCD_SCK__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LCD_SCK__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LCD_SCK__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LCD_SCK__PS, CYREG_PRT5_PS
.set LCD_SCK__SHIFT, 6
.set LCD_SCK__SLW, CYREG_PRT5_SLW

/* LCD_SPI_BSPIM */
.set LCD_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set LCD_SPI_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set LCD_SPI_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set LCD_SPI_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set LCD_SPI_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set LCD_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set LCD_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set LCD_SPI_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set LCD_SPI_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set LCD_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set LCD_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set LCD_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set LCD_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set LCD_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set LCD_SPI_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set LCD_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set LCD_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set LCD_SPI_BSPIM_RxStsReg__4__MASK, 0x10
.set LCD_SPI_BSPIM_RxStsReg__4__POS, 4
.set LCD_SPI_BSPIM_RxStsReg__5__MASK, 0x20
.set LCD_SPI_BSPIM_RxStsReg__5__POS, 5
.set LCD_SPI_BSPIM_RxStsReg__6__MASK, 0x40
.set LCD_SPI_BSPIM_RxStsReg__6__POS, 6
.set LCD_SPI_BSPIM_RxStsReg__MASK, 0x70
.set LCD_SPI_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB09_MSK
.set LCD_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set LCD_SPI_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB09_ST
.set LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set LCD_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set LCD_SPI_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB09_A0
.set LCD_SPI_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB09_A1
.set LCD_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set LCD_SPI_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB09_D0
.set LCD_SPI_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB09_D1
.set LCD_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set LCD_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set LCD_SPI_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB09_F0
.set LCD_SPI_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB09_F1
.set LCD_SPI_BSPIM_TxStsReg__0__MASK, 0x01
.set LCD_SPI_BSPIM_TxStsReg__0__POS, 0
.set LCD_SPI_BSPIM_TxStsReg__1__MASK, 0x02
.set LCD_SPI_BSPIM_TxStsReg__1__POS, 1
.set LCD_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set LCD_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set LCD_SPI_BSPIM_TxStsReg__2__MASK, 0x04
.set LCD_SPI_BSPIM_TxStsReg__2__POS, 2
.set LCD_SPI_BSPIM_TxStsReg__3__MASK, 0x08
.set LCD_SPI_BSPIM_TxStsReg__3__POS, 3
.set LCD_SPI_BSPIM_TxStsReg__4__MASK, 0x10
.set LCD_SPI_BSPIM_TxStsReg__4__POS, 4
.set LCD_SPI_BSPIM_TxStsReg__MASK, 0x1F
.set LCD_SPI_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB10_MSK
.set LCD_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set LCD_SPI_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB10_ST

/* LCD_SPI_IntClock */
.set LCD_SPI_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set LCD_SPI_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set LCD_SPI_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set LCD_SPI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set LCD_SPI_IntClock__INDEX, 0x01
.set LCD_SPI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LCD_SPI_IntClock__PM_ACT_MSK, 0x02
.set LCD_SPI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LCD_SPI_IntClock__PM_STBY_MSK, 0x02

/* LCD_SPI_RxInternalInterrupt */
.set LCD_SPI_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set LCD_SPI_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set LCD_SPI_RxInternalInterrupt__INTC_MASK, 0x01
.set LCD_SPI_RxInternalInterrupt__INTC_NUMBER, 0
.set LCD_SPI_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set LCD_SPI_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set LCD_SPI_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set LCD_SPI_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD_SPI_TxInternalInterrupt */
.set LCD_SPI_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set LCD_SPI_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set LCD_SPI_TxInternalInterrupt__INTC_MASK, 0x02
.set LCD_SPI_TxInternalInterrupt__INTC_NUMBER, 1
.set LCD_SPI_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set LCD_SPI_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set LCD_SPI_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set LCD_SPI_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD_Char_LCDPort */
.set LCD_Char_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Char_LCDPort__0__MASK, 0x01
.set LCD_Char_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_LCDPort__0__PORT, 2
.set LCD_Char_LCDPort__0__SHIFT, 0
.set LCD_Char_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Char_LCDPort__1__MASK, 0x02
.set LCD_Char_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_LCDPort__1__PORT, 2
.set LCD_Char_LCDPort__1__SHIFT, 1
.set LCD_Char_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Char_LCDPort__2__MASK, 0x04
.set LCD_Char_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_LCDPort__2__PORT, 2
.set LCD_Char_LCDPort__2__SHIFT, 2
.set LCD_Char_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_Char_LCDPort__3__MASK, 0x08
.set LCD_Char_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_LCDPort__3__PORT, 2
.set LCD_Char_LCDPort__3__SHIFT, 3
.set LCD_Char_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Char_LCDPort__4__MASK, 0x10
.set LCD_Char_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_LCDPort__4__PORT, 2
.set LCD_Char_LCDPort__4__SHIFT, 4
.set LCD_Char_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Char_LCDPort__5__MASK, 0x20
.set LCD_Char_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_LCDPort__5__PORT, 2
.set LCD_Char_LCDPort__5__SHIFT, 5
.set LCD_Char_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_Char_LCDPort__6__MASK, 0x40
.set LCD_Char_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_LCDPort__6__PORT, 2
.set LCD_Char_LCDPort__6__SHIFT, 6
.set LCD_Char_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Char_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_LCDPort__MASK, 0x7F
.set LCD_Char_LCDPort__PORT, 2
.set LCD_Char_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_LCDPort__SHIFT, 0
.set LCD_Char_LCDPort__SLW, CYREG_PRT2_SLW

/* LCD_MISO */
.set LCD_MISO__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set LCD_MISO__0__MASK, 0x10
.set LCD_MISO__0__PC, CYREG_PRT5_PC4
.set LCD_MISO__0__PORT, 5
.set LCD_MISO__0__SHIFT, 4
.set LCD_MISO__AG, CYREG_PRT5_AG
.set LCD_MISO__AMUX, CYREG_PRT5_AMUX
.set LCD_MISO__BIE, CYREG_PRT5_BIE
.set LCD_MISO__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LCD_MISO__BYP, CYREG_PRT5_BYP
.set LCD_MISO__CTL, CYREG_PRT5_CTL
.set LCD_MISO__DM0, CYREG_PRT5_DM0
.set LCD_MISO__DM1, CYREG_PRT5_DM1
.set LCD_MISO__DM2, CYREG_PRT5_DM2
.set LCD_MISO__DR, CYREG_PRT5_DR
.set LCD_MISO__INP_DIS, CYREG_PRT5_INP_DIS
.set LCD_MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LCD_MISO__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LCD_MISO__LCD_EN, CYREG_PRT5_LCD_EN
.set LCD_MISO__MASK, 0x10
.set LCD_MISO__PORT, 5
.set LCD_MISO__PRT, CYREG_PRT5_PRT
.set LCD_MISO__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LCD_MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LCD_MISO__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LCD_MISO__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LCD_MISO__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LCD_MISO__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LCD_MISO__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LCD_MISO__PS, CYREG_PRT5_PS
.set LCD_MISO__SHIFT, 4
.set LCD_MISO__SLW, CYREG_PRT5_SLW

/* LCD_MOSI */
.set LCD_MOSI__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set LCD_MOSI__0__MASK, 0x20
.set LCD_MOSI__0__PC, CYREG_PRT5_PC5
.set LCD_MOSI__0__PORT, 5
.set LCD_MOSI__0__SHIFT, 5
.set LCD_MOSI__AG, CYREG_PRT5_AG
.set LCD_MOSI__AMUX, CYREG_PRT5_AMUX
.set LCD_MOSI__BIE, CYREG_PRT5_BIE
.set LCD_MOSI__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LCD_MOSI__BYP, CYREG_PRT5_BYP
.set LCD_MOSI__CTL, CYREG_PRT5_CTL
.set LCD_MOSI__DM0, CYREG_PRT5_DM0
.set LCD_MOSI__DM1, CYREG_PRT5_DM1
.set LCD_MOSI__DM2, CYREG_PRT5_DM2
.set LCD_MOSI__DR, CYREG_PRT5_DR
.set LCD_MOSI__INP_DIS, CYREG_PRT5_INP_DIS
.set LCD_MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LCD_MOSI__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LCD_MOSI__LCD_EN, CYREG_PRT5_LCD_EN
.set LCD_MOSI__MASK, 0x20
.set LCD_MOSI__PORT, 5
.set LCD_MOSI__PRT, CYREG_PRT5_PRT
.set LCD_MOSI__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LCD_MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LCD_MOSI__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LCD_MOSI__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LCD_MOSI__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LCD_MOSI__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LCD_MOSI__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LCD_MOSI__PS, CYREG_PRT5_PS
.set LCD_MOSI__SHIFT, 5
.set LCD_MOSI__SLW, CYREG_PRT5_SLW

/* Systick_Timer_TimerHW */
.set Systick_Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Systick_Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Systick_Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Systick_Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Systick_Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Systick_Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Systick_Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Systick_Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Systick_Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Systick_Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Systick_Timer_TimerHW__PM_ACT_MSK, 0x01
.set Systick_Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Systick_Timer_TimerHW__PM_STBY_MSK, 0x01
.set Systick_Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Systick_Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Systick_Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* ResistiveTouch_ADC_DEC */
.set ResistiveTouch_ADC_DEC__COHER, CYREG_DEC_COHER
.set ResistiveTouch_ADC_DEC__CR, CYREG_DEC_CR
.set ResistiveTouch_ADC_DEC__DR1, CYREG_DEC_DR1
.set ResistiveTouch_ADC_DEC__DR2, CYREG_DEC_DR2
.set ResistiveTouch_ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ResistiveTouch_ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ResistiveTouch_ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ResistiveTouch_ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ResistiveTouch_ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ResistiveTouch_ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ResistiveTouch_ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ResistiveTouch_ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ResistiveTouch_ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ResistiveTouch_ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ResistiveTouch_ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ResistiveTouch_ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ResistiveTouch_ADC_DEC__PM_ACT_MSK, 0x01
.set ResistiveTouch_ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ResistiveTouch_ADC_DEC__PM_STBY_MSK, 0x01
.set ResistiveTouch_ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ResistiveTouch_ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ResistiveTouch_ADC_DEC__SR, CYREG_DEC_SR
.set ResistiveTouch_ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ResistiveTouch_ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ResistiveTouch_ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ResistiveTouch_ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ResistiveTouch_ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ResistiveTouch_ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ResistiveTouch_ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ResistiveTouch_ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ResistiveTouch_ADC_DSM */
.set ResistiveTouch_ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ResistiveTouch_ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ResistiveTouch_ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ResistiveTouch_ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ResistiveTouch_ADC_DSM__CLK, CYREG_DSM0_CLK
.set ResistiveTouch_ADC_DSM__CR0, CYREG_DSM0_CR0
.set ResistiveTouch_ADC_DSM__CR1, CYREG_DSM0_CR1
.set ResistiveTouch_ADC_DSM__CR10, CYREG_DSM0_CR10
.set ResistiveTouch_ADC_DSM__CR11, CYREG_DSM0_CR11
.set ResistiveTouch_ADC_DSM__CR12, CYREG_DSM0_CR12
.set ResistiveTouch_ADC_DSM__CR13, CYREG_DSM0_CR13
.set ResistiveTouch_ADC_DSM__CR14, CYREG_DSM0_CR14
.set ResistiveTouch_ADC_DSM__CR15, CYREG_DSM0_CR15
.set ResistiveTouch_ADC_DSM__CR16, CYREG_DSM0_CR16
.set ResistiveTouch_ADC_DSM__CR17, CYREG_DSM0_CR17
.set ResistiveTouch_ADC_DSM__CR2, CYREG_DSM0_CR2
.set ResistiveTouch_ADC_DSM__CR3, CYREG_DSM0_CR3
.set ResistiveTouch_ADC_DSM__CR4, CYREG_DSM0_CR4
.set ResistiveTouch_ADC_DSM__CR5, CYREG_DSM0_CR5
.set ResistiveTouch_ADC_DSM__CR6, CYREG_DSM0_CR6
.set ResistiveTouch_ADC_DSM__CR7, CYREG_DSM0_CR7
.set ResistiveTouch_ADC_DSM__CR8, CYREG_DSM0_CR8
.set ResistiveTouch_ADC_DSM__CR9, CYREG_DSM0_CR9
.set ResistiveTouch_ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ResistiveTouch_ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ResistiveTouch_ADC_DSM__MISC, CYREG_DSM0_MISC
.set ResistiveTouch_ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ResistiveTouch_ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ResistiveTouch_ADC_DSM__REF0, CYREG_DSM0_REF0
.set ResistiveTouch_ADC_DSM__REF1, CYREG_DSM0_REF1
.set ResistiveTouch_ADC_DSM__REF2, CYREG_DSM0_REF2
.set ResistiveTouch_ADC_DSM__REF3, CYREG_DSM0_REF3
.set ResistiveTouch_ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ResistiveTouch_ADC_DSM__SW0, CYREG_DSM0_SW0
.set ResistiveTouch_ADC_DSM__SW2, CYREG_DSM0_SW2
.set ResistiveTouch_ADC_DSM__SW3, CYREG_DSM0_SW3
.set ResistiveTouch_ADC_DSM__SW4, CYREG_DSM0_SW4
.set ResistiveTouch_ADC_DSM__SW6, CYREG_DSM0_SW6
.set ResistiveTouch_ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ResistiveTouch_ADC_DSM__TST0, CYREG_DSM0_TST0
.set ResistiveTouch_ADC_DSM__TST1, CYREG_DSM0_TST1

/* ResistiveTouch_ADC_Ext_CP_Clk */
.set ResistiveTouch_ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ResistiveTouch_ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ResistiveTouch_ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ResistiveTouch_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ResistiveTouch_ADC_Ext_CP_Clk__INDEX, 0x00
.set ResistiveTouch_ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ResistiveTouch_ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ResistiveTouch_ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ResistiveTouch_ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* ResistiveTouch_ADC_IRQ */
.set ResistiveTouch_ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ResistiveTouch_ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ResistiveTouch_ADC_IRQ__INTC_MASK, 0x20000000
.set ResistiveTouch_ADC_IRQ__INTC_NUMBER, 29
.set ResistiveTouch_ADC_IRQ__INTC_PRIOR_NUM, 7
.set ResistiveTouch_ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ResistiveTouch_ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ResistiveTouch_ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ResistiveTouch_ADC_theACLK */
.set ResistiveTouch_ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ResistiveTouch_ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ResistiveTouch_ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ResistiveTouch_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ResistiveTouch_ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ResistiveTouch_ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ResistiveTouch_ADC_theACLK__INDEX, 0x00
.set ResistiveTouch_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ResistiveTouch_ADC_theACLK__PM_ACT_MSK, 0x01
.set ResistiveTouch_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ResistiveTouch_ADC_theACLK__PM_STBY_MSK, 0x01

/* ResistiveTouch_xm */
.set ResistiveTouch_xm__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set ResistiveTouch_xm__0__MASK, 0x80
.set ResistiveTouch_xm__0__PC, CYREG_PRT1_PC7
.set ResistiveTouch_xm__0__PORT, 1
.set ResistiveTouch_xm__0__SHIFT, 7
.set ResistiveTouch_xm__AG, CYREG_PRT1_AG
.set ResistiveTouch_xm__AMUX, CYREG_PRT1_AMUX
.set ResistiveTouch_xm__BIE, CYREG_PRT1_BIE
.set ResistiveTouch_xm__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ResistiveTouch_xm__BYP, CYREG_PRT1_BYP
.set ResistiveTouch_xm__CTL, CYREG_PRT1_CTL
.set ResistiveTouch_xm__DM0, CYREG_PRT1_DM0
.set ResistiveTouch_xm__DM1, CYREG_PRT1_DM1
.set ResistiveTouch_xm__DM2, CYREG_PRT1_DM2
.set ResistiveTouch_xm__DR, CYREG_PRT1_DR
.set ResistiveTouch_xm__INP_DIS, CYREG_PRT1_INP_DIS
.set ResistiveTouch_xm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ResistiveTouch_xm__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ResistiveTouch_xm__LCD_EN, CYREG_PRT1_LCD_EN
.set ResistiveTouch_xm__MASK, 0x80
.set ResistiveTouch_xm__PORT, 1
.set ResistiveTouch_xm__PRT, CYREG_PRT1_PRT
.set ResistiveTouch_xm__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ResistiveTouch_xm__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ResistiveTouch_xm__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ResistiveTouch_xm__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ResistiveTouch_xm__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ResistiveTouch_xm__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ResistiveTouch_xm__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ResistiveTouch_xm__PS, CYREG_PRT1_PS
.set ResistiveTouch_xm__SHIFT, 7
.set ResistiveTouch_xm__SLW, CYREG_PRT1_SLW

/* ResistiveTouch_xp */
.set ResistiveTouch_xp__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set ResistiveTouch_xp__0__MASK, 0x40
.set ResistiveTouch_xp__0__PC, CYREG_PRT1_PC6
.set ResistiveTouch_xp__0__PORT, 1
.set ResistiveTouch_xp__0__SHIFT, 6
.set ResistiveTouch_xp__AG, CYREG_PRT1_AG
.set ResistiveTouch_xp__AMUX, CYREG_PRT1_AMUX
.set ResistiveTouch_xp__BIE, CYREG_PRT1_BIE
.set ResistiveTouch_xp__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ResistiveTouch_xp__BYP, CYREG_PRT1_BYP
.set ResistiveTouch_xp__CTL, CYREG_PRT1_CTL
.set ResistiveTouch_xp__DM0, CYREG_PRT1_DM0
.set ResistiveTouch_xp__DM1, CYREG_PRT1_DM1
.set ResistiveTouch_xp__DM2, CYREG_PRT1_DM2
.set ResistiveTouch_xp__DR, CYREG_PRT1_DR
.set ResistiveTouch_xp__INP_DIS, CYREG_PRT1_INP_DIS
.set ResistiveTouch_xp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ResistiveTouch_xp__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ResistiveTouch_xp__LCD_EN, CYREG_PRT1_LCD_EN
.set ResistiveTouch_xp__MASK, 0x40
.set ResistiveTouch_xp__PORT, 1
.set ResistiveTouch_xp__PRT, CYREG_PRT1_PRT
.set ResistiveTouch_xp__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ResistiveTouch_xp__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ResistiveTouch_xp__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ResistiveTouch_xp__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ResistiveTouch_xp__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ResistiveTouch_xp__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ResistiveTouch_xp__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ResistiveTouch_xp__PS, CYREG_PRT1_PS
.set ResistiveTouch_xp__SHIFT, 6
.set ResistiveTouch_xp__SLW, CYREG_PRT1_SLW

/* ResistiveTouch_ym */
.set ResistiveTouch_ym__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set ResistiveTouch_ym__0__MASK, 0x20
.set ResistiveTouch_ym__0__PC, CYREG_PRT1_PC5
.set ResistiveTouch_ym__0__PORT, 1
.set ResistiveTouch_ym__0__SHIFT, 5
.set ResistiveTouch_ym__AG, CYREG_PRT1_AG
.set ResistiveTouch_ym__AMUX, CYREG_PRT1_AMUX
.set ResistiveTouch_ym__BIE, CYREG_PRT1_BIE
.set ResistiveTouch_ym__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ResistiveTouch_ym__BYP, CYREG_PRT1_BYP
.set ResistiveTouch_ym__CTL, CYREG_PRT1_CTL
.set ResistiveTouch_ym__DM0, CYREG_PRT1_DM0
.set ResistiveTouch_ym__DM1, CYREG_PRT1_DM1
.set ResistiveTouch_ym__DM2, CYREG_PRT1_DM2
.set ResistiveTouch_ym__DR, CYREG_PRT1_DR
.set ResistiveTouch_ym__INP_DIS, CYREG_PRT1_INP_DIS
.set ResistiveTouch_ym__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ResistiveTouch_ym__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ResistiveTouch_ym__LCD_EN, CYREG_PRT1_LCD_EN
.set ResistiveTouch_ym__MASK, 0x20
.set ResistiveTouch_ym__PORT, 1
.set ResistiveTouch_ym__PRT, CYREG_PRT1_PRT
.set ResistiveTouch_ym__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ResistiveTouch_ym__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ResistiveTouch_ym__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ResistiveTouch_ym__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ResistiveTouch_ym__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ResistiveTouch_ym__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ResistiveTouch_ym__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ResistiveTouch_ym__PS, CYREG_PRT1_PS
.set ResistiveTouch_ym__SHIFT, 5
.set ResistiveTouch_ym__SLW, CYREG_PRT1_SLW

/* ResistiveTouch_yp */
.set ResistiveTouch_yp__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set ResistiveTouch_yp__0__MASK, 0x10
.set ResistiveTouch_yp__0__PC, CYREG_PRT1_PC4
.set ResistiveTouch_yp__0__PORT, 1
.set ResistiveTouch_yp__0__SHIFT, 4
.set ResistiveTouch_yp__AG, CYREG_PRT1_AG
.set ResistiveTouch_yp__AMUX, CYREG_PRT1_AMUX
.set ResistiveTouch_yp__BIE, CYREG_PRT1_BIE
.set ResistiveTouch_yp__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ResistiveTouch_yp__BYP, CYREG_PRT1_BYP
.set ResistiveTouch_yp__CTL, CYREG_PRT1_CTL
.set ResistiveTouch_yp__DM0, CYREG_PRT1_DM0
.set ResistiveTouch_yp__DM1, CYREG_PRT1_DM1
.set ResistiveTouch_yp__DM2, CYREG_PRT1_DM2
.set ResistiveTouch_yp__DR, CYREG_PRT1_DR
.set ResistiveTouch_yp__INP_DIS, CYREG_PRT1_INP_DIS
.set ResistiveTouch_yp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ResistiveTouch_yp__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ResistiveTouch_yp__LCD_EN, CYREG_PRT1_LCD_EN
.set ResistiveTouch_yp__MASK, 0x10
.set ResistiveTouch_yp__PORT, 1
.set ResistiveTouch_yp__PRT, CYREG_PRT1_PRT
.set ResistiveTouch_yp__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ResistiveTouch_yp__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ResistiveTouch_yp__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ResistiveTouch_yp__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ResistiveTouch_yp__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ResistiveTouch_yp__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ResistiveTouch_yp__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ResistiveTouch_yp__PS, CYREG_PRT1_PS
.set ResistiveTouch_yp__SHIFT, 4
.set ResistiveTouch_yp__SLW, CYREG_PRT1_SLW

/* Systick_Counter_CounterUDB */
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Systick_Counter_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Systick_Counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Systick_Counter_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Systick_Counter_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Systick_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Systick_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
