Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec  3 13:01:06 2024
| Host         : Chris-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AddSub_timing_summary_routed.rpt -pb AddSub_timing_summary_routed.pb -rpx AddSub_timing_summary_routed.rpx -warn_on_violation
| Design       : AddSub
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.948ns  (logic 5.504ns (50.272%)  route 5.444ns (49.728%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.809     3.286    y_IBUF[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.150     3.436 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.987     4.423    Result_OBUF[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.326     4.749 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.649     7.398    d_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.948 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    10.948    d
    K13                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.871ns  (logic 5.281ns (48.581%)  route 5.590ns (51.419%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.809     3.286    y_IBUF[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.124     3.410 r  a_OBUF_inst_i_3/O
                         net (fo=10, routed)          0.869     4.279    C1
    SLICE_X0Y85          LUT6 (Prop_lut6_I3_O)        0.124     4.403 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.912     7.315    b_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.871 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    10.871    b
    R10                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.747ns  (logic 5.303ns (49.340%)  route 5.444ns (50.660%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.809     3.286    y_IBUF[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.124     3.410 r  a_OBUF_inst_i_3/O
                         net (fo=10, routed)          0.868     4.278    C1
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     4.402 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.768     7.170    a_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.747 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    10.747    a
    T10                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.729ns  (logic 5.514ns (51.397%)  route 5.214ns (48.603%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.809     3.286    y_IBUF[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.150     3.436 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           1.045     4.482    Result_OBUF[1]
    SLICE_X0Y86          LUT6 (Prop_lut6_I1_O)        0.326     4.808 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.360     7.168    f_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.729 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    10.729    f
    T11                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.667ns  (logic 5.506ns (51.620%)  route 5.161ns (48.380%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.809     3.286    y_IBUF[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.124     3.410 r  a_OBUF_inst_i_3/O
                         net (fo=10, routed)          0.679     4.089    C1
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.150     4.239 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.673     6.912    Result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755    10.667 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.667    Result[2]
    J13                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.289ns  (logic 5.447ns (52.935%)  route 4.843ns (47.065%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.809     3.286    y_IBUF[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.150     3.436 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.984     4.421    Result_OBUF[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.326     4.747 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.050     6.796    c_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.289 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    10.289    c
    K16                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.194ns  (logic 5.491ns (53.863%)  route 4.703ns (46.137%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.809     3.286    y_IBUF[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.150     3.436 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           1.020     4.456    Result_OBUF[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.326     4.782 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.875     6.657    g_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.194 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    10.194    g
    L18                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.187ns  (logic 5.487ns (53.863%)  route 4.700ns (46.137%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.809     3.286    y_IBUF[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.150     3.436 f  Result_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.771     4.208    Result_OBUF[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.326     4.534 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.120     6.654    e_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.187 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    10.187    e
    P15                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.565ns  (logic 5.365ns (56.087%)  route 4.200ns (43.913%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.809     3.286    y_IBUF[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.150     3.436 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           2.392     5.828    Result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737     9.565 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.565    Result[1]
    K15                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.469ns  (logic 5.276ns (55.720%)  route 4.193ns (44.280%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.809     3.286    y_IBUF[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.124     3.410 r  a_OBUF_inst_i_3/O
                         net (fo=10, routed)          0.696     4.106    C1
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     4.230 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.688     5.918    Result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     9.469 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.469    Result[3]
    N14                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.573ns (68.040%)  route 0.739ns (31.960%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  x_IBUF[3]_inst/O
                         net (fo=3, routed)           0.413     0.688    x_IBUF[3]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.733 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.326     1.059    Cout_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.312 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.312    Cout
    R18                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.572ns (67.586%)  route 0.754ns (32.414%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  x_IBUF[3]_inst/O
                         net (fo=3, routed)           0.412     0.687    x_IBUF[3]
    SLICE_X0Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.732 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.074    Result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.325 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.325    Result[3]
    N14                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[2]
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.581ns (59.944%)  route 1.057ns (40.056%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  y[2] (IN)
                         net (fo=0)                   0.000     0.000    y[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  y_IBUF[2]_inst/O
                         net (fo=4, routed)           0.349     0.602    y_IBUF[2]
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.045     0.647 r  a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.280     0.926    y_comp_2
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.045     0.971 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.428     1.399    g_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.638 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     2.638    g
    L18                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[2]
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.537ns (57.679%)  route 1.128ns (42.321%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  y[2] (IN)
                         net (fo=0)                   0.000     0.000    y[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  y_IBUF[2]_inst/O
                         net (fo=4, routed)           0.349     0.602    y_IBUF[2]
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.045     0.647 r  a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.283     0.929    y_comp_2
    SLICE_X0Y88          LUT6 (Prop_lut6_I4_O)        0.045     0.974 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.497     1.471    c_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.665 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     2.665    c
    K16                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.609ns (59.648%)  route 1.089ns (40.352%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  x_IBUF[1]_inst/O
                         net (fo=2, routed)           0.423     0.688    x_IBUF[1]
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.046     0.734 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.666     1.400    Result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.698 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.698    Result[1]
    K15                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[2]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.616ns (59.441%)  route 1.103ns (40.559%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  y[2] (IN)
                         net (fo=0)                   0.000     0.000    y[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  y_IBUF[2]_inst/O
                         net (fo=4, routed)           0.349     0.602    y_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.048     0.650 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.754     1.404    Result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.315     2.719 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.719    Result[2]
    J13                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.541ns (55.867%)  route 1.217ns (44.133%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  x_IBUF[2]_inst/O
                         net (fo=10, routed)          0.687     0.948    x_IBUF[2]
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.993 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.531     1.524    e_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.759 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     2.759    e
    P15                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.616ns (57.537%)  route 1.193ns (42.463%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  x_IBUF[1]_inst/O
                         net (fo=2, routed)           0.423     0.688    x_IBUF[1]
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.045     0.733 r  a_OBUF_inst_i_3/O
                         net (fo=10, routed)          0.120     0.853    C1
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.898 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.650     1.548    f_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.809 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     2.809    f
    T11                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.512ns (52.638%)  route 1.360ns (47.362%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           0.647     0.892    y_IBUF[0]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.045     0.937 r  Result_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.713     1.651    Result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.872 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.872    Result[0]
    H17                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[2]
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.964ns  (logic 1.594ns (53.783%)  route 1.370ns (46.217%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  y[2] (IN)
                         net (fo=0)                   0.000     0.000    y[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  y_IBUF[2]_inst/O
                         net (fo=4, routed)           0.349     0.602    y_IBUF[2]
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.045     0.647 r  a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.273     0.920    y_comp_2
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.965 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.748     1.713    d_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.964 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     2.964    d
    K13                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------





