// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_HH_
#define _depthwise_conv2d_fix_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_16s_15s_30_1_1.h"
#include "depthwise_conv2d_fix_SeparableConv2D_0_w_s.h"

namespace ap_rtl {

struct depthwise_conv2d_fix : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    depthwise_conv2d_fix(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix);

    ~depthwise_conv2d_fix();

    sc_trace_file* mVcdFile;

    depthwise_conv2d_fix_SeparableConv2D_0_w_s* SeparableConv2D_0_w_s_U;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U6;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U7;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U8;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U9;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U10;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U11;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U12;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U13;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U14;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > SeparableConv2D_0_w_s_address0;
    sc_signal< sc_logic > SeparableConv2D_0_w_s_ce0;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_s_q0;
    sc_signal< sc_lv<4> > SeparableConv2D_0_w_s_address1;
    sc_signal< sc_logic > SeparableConv2D_0_w_s_ce1;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_s_q1;
    sc_signal< sc_lv<10> > indvar_flatten80_reg_265;
    sc_signal< sc_lv<1> > out_d_0_reg_276;
    sc_signal< sc_lv<10> > indvar_flatten_reg_288;
    sc_signal< sc_lv<5> > out_h_0_reg_300;
    sc_signal< sc_lv<5> > out_w_0_reg_311;
    sc_signal< sc_lv<15> > reg_323;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1404;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<15> > reg_327;
    sc_signal< sc_lv<15> > reg_331;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<15> > reg_335;
    sc_signal< sc_lv<16> > reg_339;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1404_pp0_iter1_reg;
    sc_signal< sc_lv<16> > reg_344;
    sc_signal< sc_lv<64> > zext_ln27_1_fu_349_p1;
    sc_signal< sc_lv<64> > zext_ln27_1_reg_1357;
    sc_signal< sc_lv<1> > out_d_fu_353_p2;
    sc_signal< sc_lv<1> > out_d_reg_1363;
    sc_signal< sc_lv<64> > zext_ln27_2_fu_359_p1;
    sc_signal< sc_lv<64> > zext_ln27_2_reg_1373;
    sc_signal< sc_lv<3> > select_ln27_fu_363_p3;
    sc_signal< sc_lv<3> > select_ln27_reg_1379;
    sc_signal< sc_lv<11> > tmp10_0_0_fu_399_p2;
    sc_signal< sc_lv<11> > tmp10_0_0_reg_1384;
    sc_signal< sc_lv<11> > tmp10_1_0_fu_435_p2;
    sc_signal< sc_lv<11> > tmp10_1_0_reg_1389;
    sc_signal< sc_lv<10> > tmp10_2_0_fu_467_p2;
    sc_signal< sc_lv<10> > tmp10_2_0_reg_1394;
    sc_signal< sc_lv<11> > tmp12_fu_503_p2;
    sc_signal< sc_lv<11> > tmp12_reg_1399;
    sc_signal< sc_lv<1> > icmp_ln24_fu_509_p2;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1404_pp0_iter2_reg;
    sc_signal< sc_lv<10> > add_ln24_fu_515_p2;
    sc_signal< sc_lv<10> > add_ln24_reg_1408;
    sc_signal< sc_lv<1> > icmp_ln32_fu_521_p2;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1413;
    sc_signal< sc_lv<5> > select_ln24_fu_527_p3;
    sc_signal< sc_lv<5> > select_ln24_reg_1432;
    sc_signal< sc_lv<1> > icmp_ln33_fu_535_p2;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1440;
    sc_signal< sc_lv<1> > xor_ln24_2_fu_558_p2;
    sc_signal< sc_lv<1> > xor_ln24_2_reg_1455;
    sc_signal< sc_lv<1> > and_ln24_fu_575_p2;
    sc_signal< sc_lv<1> > and_ln24_reg_1461;
    sc_signal< sc_lv<5> > out_h_fu_580_p2;
    sc_signal< sc_lv<5> > out_h_reg_1469;
    sc_signal< sc_lv<5> > out_w_0_mid2_fu_590_p3;
    sc_signal< sc_lv<5> > out_w_0_mid2_reg_1475;
    sc_signal< sc_lv<11> > tmp10_0_0_mid2_fu_628_p3;
    sc_signal< sc_lv<11> > tmp10_0_0_mid2_reg_1482;
    sc_signal< sc_lv<5> > out_w_fu_636_p2;
    sc_signal< sc_lv<5> > out_w_reg_1489;
    sc_signal< sc_lv<2> > select_ln24_17_fu_657_p3;
    sc_signal< sc_lv<2> > select_ln24_17_reg_1496;
    sc_signal< sc_lv<1> > select_ln24_23_fu_677_p3;
    sc_signal< sc_lv<1> > select_ln24_23_reg_1511;
    sc_signal< sc_lv<11> > tmp10_1_0_mid2_fu_728_p3;
    sc_signal< sc_lv<11> > tmp10_1_0_mid2_reg_1516;
    sc_signal< sc_lv<5> > tmp11_mid1_fu_735_p2;
    sc_signal< sc_lv<5> > tmp11_mid1_reg_1523;
    sc_signal< sc_lv<11> > zext_ln40_1_fu_740_p1;
    sc_signal< sc_lv<11> > zext_ln40_1_reg_1529;
    sc_signal< sc_lv<11> > zext_ln40_12_fu_757_p1;
    sc_signal< sc_lv<11> > zext_ln40_12_reg_1540;
    sc_signal< sc_lv<5> > add_ln40_4_fu_774_p2;
    sc_signal< sc_lv<5> > add_ln40_4_reg_1550;
    sc_signal< sc_lv<11> > add_ln40_7_fu_928_p2;
    sc_signal< sc_lv<11> > add_ln40_7_reg_1576;
    sc_signal< sc_lv<11> > add_ln40_8_fu_932_p2;
    sc_signal< sc_lv<11> > add_ln40_8_reg_1581;
    sc_signal< sc_lv<11> > add_ln48_fu_937_p2;
    sc_signal< sc_lv<11> > add_ln48_reg_1586;
    sc_signal< sc_lv<11> > add_ln48_reg_1586_pp0_iter1_reg;
    sc_signal< sc_lv<10> > tmp10_2_0_mid2_fu_1003_p3;
    sc_signal< sc_lv<10> > tmp10_2_0_mid2_reg_1601;
    sc_signal< sc_lv<5> > select_ln32_fu_1010_p3;
    sc_signal< sc_lv<5> > select_ln32_reg_1608;
    sc_signal< sc_lv<30> > mul_ln40_fu_1303_p2;
    sc_signal< sc_lv<30> > mul_ln40_reg_1613;
    sc_signal< sc_lv<30> > mul_ln40_1_fu_1309_p2;
    sc_signal< sc_lv<30> > mul_ln40_1_reg_1618;
    sc_signal< sc_lv<10> > select_ln32_15_fu_1045_p3;
    sc_signal< sc_lv<10> > select_ln32_15_reg_1633;
    sc_signal< sc_lv<30> > mul_ln40_2_fu_1315_p2;
    sc_signal< sc_lv<30> > mul_ln40_2_reg_1643;
    sc_signal< sc_lv<30> > mul_ln40_3_fu_1321_p2;
    sc_signal< sc_lv<30> > mul_ln40_3_reg_1648;
    sc_signal< sc_lv<10> > add_ln40_11_fu_1142_p2;
    sc_signal< sc_lv<10> > add_ln40_11_reg_1663;
    sc_signal< sc_lv<16> > add_ln48_1_fu_1147_p2;
    sc_signal< sc_lv<16> > add_ln48_1_reg_1668;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_18_reg_1673;
    sc_signal< sc_lv<30> > mul_ln40_4_fu_1327_p2;
    sc_signal< sc_lv<30> > mul_ln40_4_reg_1678;
    sc_signal< sc_lv<30> > mul_ln40_5_fu_1333_p2;
    sc_signal< sc_lv<30> > mul_ln40_5_reg_1683;
    sc_signal< sc_lv<16> > add_ln48_3_fu_1197_p2;
    sc_signal< sc_lv<16> > add_ln48_3_reg_1693;
    sc_signal< sc_lv<30> > mul_ln40_6_fu_1339_p2;
    sc_signal< sc_lv<30> > mul_ln40_6_reg_1698;
    sc_signal< sc_lv<30> > mul_ln40_7_fu_1345_p2;
    sc_signal< sc_lv<30> > mul_ln40_7_reg_1703;
    sc_signal< sc_lv<16> > add_ln48_4_fu_1236_p2;
    sc_signal< sc_lv<16> > add_ln48_4_reg_1708;
    sc_signal< sc_lv<16> > trunc_ln48_6_reg_1713;
    sc_signal< sc_lv<16> > trunc_ln48_7_reg_1718;
    sc_signal< sc_lv<30> > mul_ln40_8_fu_1351_p2;
    sc_signal< sc_lv<30> > mul_ln40_8_reg_1723;
    sc_signal< sc_lv<16> > add_ln48_6_fu_1281_p2;
    sc_signal< sc_lv<16> > add_ln48_6_reg_1728;
    sc_signal< sc_lv<16> > add_ln48_8_fu_1290_p2;
    sc_signal< sc_lv<16> > add_ln48_8_reg_1733;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten80_phi_fu_269_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > ap_phi_mux_out_d_0_phi_fu_280_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_292_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_304_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_315_p4;
    sc_signal< sc_lv<64> > select_ln24_15_fu_541_p3;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > select_ln24_16_fu_547_p3;
    sc_signal< sc_lv<64> > zext_ln24_fu_664_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > select_ln24_18_fu_669_p3;
    sc_signal< sc_lv<64> > zext_ln40_2_fu_752_p1;
    sc_signal< sc_lv<64> > zext_ln40_3_fu_769_p1;
    sc_signal< sc_lv<64> > zext_ln24_19_fu_801_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln24_22_fu_820_p1;
    sc_signal< sc_lv<64> > zext_ln40_4_fu_910_p1;
    sc_signal< sc_lv<64> > zext_ln40_5_fu_923_p1;
    sc_signal< sc_lv<64> > zext_ln24_20_fu_953_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > select_ln24_21_fu_958_p3;
    sc_signal< sc_lv<64> > zext_ln40_6_fu_1026_p1;
    sc_signal< sc_lv<64> > zext_ln40_7_fu_1034_p1;
    sc_signal< sc_lv<64> > zext_ln24_21_fu_1082_p1;
    sc_signal< sc_lv<64> > zext_ln40_8_fu_1127_p1;
    sc_signal< sc_lv<64> > zext_ln40_9_fu_1137_p1;
    sc_signal< sc_lv<64> > zext_ln40_10_fu_1187_p1;
    sc_signal< sc_lv<64> > zext_ln48_fu_1298_p1;
    sc_signal< sc_lv<10> > p_shl_fu_375_p3;
    sc_signal< sc_lv<6> > p_shl1_fu_387_p3;
    sc_signal< sc_lv<11> > p_shl19_cast_fu_383_p1;
    sc_signal< sc_lv<11> > p_shl20_cast_fu_395_p1;
    sc_signal< sc_lv<5> > tmp_1_0_fu_405_p2;
    sc_signal< sc_lv<10> > p_shl2_fu_411_p3;
    sc_signal< sc_lv<6> > p_shl3_fu_423_p3;
    sc_signal< sc_lv<11> > p_shl17_cast_fu_419_p1;
    sc_signal< sc_lv<11> > p_shl18_cast_fu_431_p1;
    sc_signal< sc_lv<5> > tmp_2_0_fu_441_p2;
    sc_signal< sc_lv<6> > p_shl5_fu_455_p3;
    sc_signal< sc_lv<10> > p_shl4_fu_447_p3;
    sc_signal< sc_lv<10> > p_shl16_cast_fu_463_p1;
    sc_signal< sc_lv<5> > zext_ln48_1_fu_371_p1;
    sc_signal< sc_lv<5> > tmp11_fu_473_p2;
    sc_signal< sc_lv<10> > p_shl6_fu_479_p3;
    sc_signal< sc_lv<7> > p_shl7_fu_491_p3;
    sc_signal< sc_lv<11> > p_shl13_cast_fu_487_p1;
    sc_signal< sc_lv<11> > p_shl14_cast_fu_499_p1;
    sc_signal< sc_lv<1> > xor_ln24_1_fu_553_p2;
    sc_signal< sc_lv<1> > xor_ln24_fu_570_p2;
    sc_signal< sc_lv<1> > empty_63_fu_585_p2;
    sc_signal< sc_lv<10> > p_shl19_mid1_fu_598_p3;
    sc_signal< sc_lv<6> > p_shl20_mid1_fu_610_p3;
    sc_signal< sc_lv<11> > p_shl19_cast_mid1_fu_606_p1;
    sc_signal< sc_lv<11> > p_shl20_cast_mid1_fu_618_p1;
    sc_signal< sc_lv<11> > tmp10_0_0_mid1_fu_622_p2;
    sc_signal< sc_lv<11> > select_ln24_24_fu_564_p3;
    sc_signal< sc_lv<2> > or_ln27_mid1_fu_642_p3;
    sc_signal< sc_lv<2> > or_ln_fu_649_p3;
    sc_signal< sc_lv<5> > tmp_1_0_mid1_fu_693_p2;
    sc_signal< sc_lv<10> > p_shl17_mid1_fu_698_p3;
    sc_signal< sc_lv<6> > p_shl18_mid1_fu_710_p3;
    sc_signal< sc_lv<11> > p_shl17_cast_mid1_fu_706_p1;
    sc_signal< sc_lv<11> > p_shl18_cast_mid1_fu_718_p1;
    sc_signal< sc_lv<11> > tmp10_1_0_mid1_fu_722_p2;
    sc_signal< sc_lv<11> > select_ln24_25_fu_687_p3;
    sc_signal< sc_lv<5> > zext_ln24_23_fu_683_p1;
    sc_signal< sc_lv<11> > add_ln40_fu_743_p2;
    sc_signal< sc_lv<32> > sext_ln40_1_fu_748_p1;
    sc_signal< sc_lv<11> > add_ln40_3_fu_760_p2;
    sc_signal< sc_lv<32> > sext_ln40_3_fu_765_p1;
    sc_signal< sc_lv<3> > or_ln27_1_mid1_fu_779_p3;
    sc_signal< sc_lv<3> > or_ln27_s_fu_786_p3;
    sc_signal< sc_lv<3> > select_ln24_19_fu_794_p3;
    sc_signal< sc_lv<3> > select_ln27_1_fu_806_p3;
    sc_signal< sc_lv<3> > select_ln24_20_fu_814_p3;
    sc_signal< sc_lv<6> > tmp_fu_825_p3;
    sc_signal< sc_lv<3> > tmp_3_fu_836_p3;
    sc_signal< sc_lv<7> > p_shl13_cast_mid170_c_fu_832_p1;
    sc_signal< sc_lv<7> > p_shl14_cast_mid174_c_fu_843_p1;
    sc_signal< sc_lv<7> > tmp12_mid176_fu_847_p2;
    sc_signal< sc_lv<11> > tmp12_mid176_cast_fu_853_p1;
    sc_signal< sc_lv<10> > p_shl13_mid1_fu_863_p3;
    sc_signal< sc_lv<7> > p_shl14_mid1_fu_874_p3;
    sc_signal< sc_lv<11> > p_shl13_cast_mid1_fu_870_p1;
    sc_signal< sc_lv<11> > p_shl14_cast_mid1_fu_881_p1;
    sc_signal< sc_lv<11> > tmp12_mid1_fu_885_p2;
    sc_signal< sc_lv<11> > select_ln24_27_fu_857_p3;
    sc_signal< sc_lv<11> > zext_ln40_14_fu_898_p1;
    sc_signal< sc_lv<11> > add_ln40_5_fu_901_p2;
    sc_signal< sc_lv<32> > sext_ln40_5_fu_906_p1;
    sc_signal< sc_lv<11> > add_ln40_6_fu_915_p2;
    sc_signal< sc_lv<32> > sext_ln40_7_fu_919_p1;
    sc_signal< sc_lv<11> > tmp12_mid2_fu_891_p3;
    sc_signal< sc_lv<3> > sext_ln24_20_fu_950_p1;
    sc_signal< sc_lv<5> > tmp_2_0_mid1_fu_972_p2;
    sc_signal< sc_lv<6> > p_shl16_mid1_fu_985_p3;
    sc_signal< sc_lv<10> > p_shl15_mid1_fu_977_p3;
    sc_signal< sc_lv<10> > p_shl16_cast_mid1_fu_993_p1;
    sc_signal< sc_lv<10> > tmp10_2_0_mid1_fu_997_p2;
    sc_signal< sc_lv<10> > select_ln24_26_fu_966_p3;
    sc_signal< sc_lv<32> > sext_ln40_9_fu_1023_p1;
    sc_signal< sc_lv<32> > sext_ln40_11_fu_1031_p1;
    sc_signal< sc_lv<10> > add_ln32_3_fu_1039_p2;
    sc_signal< sc_lv<4> > or_ln27_3_mid1_fu_1060_p3;
    sc_signal< sc_lv<4> > or_ln27_1_fu_1067_p3;
    sc_signal< sc_lv<4> > select_ln24_22_fu_1075_p3;
    sc_signal< sc_lv<10> > zext_ln40_fu_1087_p1;
    sc_signal< sc_lv<10> > add_ln40_9_fu_1122_p2;
    sc_signal< sc_lv<10> > zext_ln40_11_fu_1099_p1;
    sc_signal< sc_lv<10> > add_ln40_10_fu_1132_p2;
    sc_signal< sc_lv<10> > zext_ln40_13_fu_1111_p1;
    sc_signal< sc_lv<16> > trunc_ln_fu_1090_p4;
    sc_signal< sc_lv<16> > trunc_ln48_1_fu_1102_p4;
    sc_signal< sc_lv<16> > trunc_ln48_3_fu_1170_p4;
    sc_signal< sc_lv<16> > trunc_ln48_2_fu_1161_p4;
    sc_signal< sc_lv<16> > add_ln48_2_fu_1191_p2;
    sc_signal< sc_lv<16> > trunc_ln48_5_fu_1219_p4;
    sc_signal< sc_lv<16> > trunc_ln48_4_fu_1210_p4;
    sc_signal< sc_lv<16> > trunc_ln48_8_fu_1267_p4;
    sc_signal< sc_lv<16> > add_ln48_5_fu_1276_p2;
    sc_signal< sc_lv<16> > add_ln48_7_fu_1286_p2;
    sc_signal< sc_lv<32> > sext_ln48_fu_1295_p1;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state14;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<11> ap_const_lv11_1E;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<10> ap_const_lv10_3C;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_SeparableConv2D_0_w_s_address0();
    void thread_SeparableConv2D_0_w_s_address1();
    void thread_SeparableConv2D_0_w_s_ce0();
    void thread_SeparableConv2D_0_w_s_ce1();
    void thread_add_ln24_fu_515_p2();
    void thread_add_ln32_3_fu_1039_p2();
    void thread_add_ln40_10_fu_1132_p2();
    void thread_add_ln40_11_fu_1142_p2();
    void thread_add_ln40_3_fu_760_p2();
    void thread_add_ln40_4_fu_774_p2();
    void thread_add_ln40_5_fu_901_p2();
    void thread_add_ln40_6_fu_915_p2();
    void thread_add_ln40_7_fu_928_p2();
    void thread_add_ln40_8_fu_932_p2();
    void thread_add_ln40_9_fu_1122_p2();
    void thread_add_ln40_fu_743_p2();
    void thread_add_ln48_1_fu_1147_p2();
    void thread_add_ln48_2_fu_1191_p2();
    void thread_add_ln48_3_fu_1197_p2();
    void thread_add_ln48_4_fu_1236_p2();
    void thread_add_ln48_5_fu_1276_p2();
    void thread_add_ln48_6_fu_1281_p2();
    void thread_add_ln48_7_fu_1286_p2();
    void thread_add_ln48_8_fu_1290_p2();
    void thread_add_ln48_fu_937_p2();
    void thread_and_ln24_fu_575_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state14();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten80_phi_fu_269_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_292_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_280_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_304_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_315_p4();
    void thread_ap_ready();
    void thread_empty_63_fu_585_p2();
    void thread_icmp_ln24_fu_509_p2();
    void thread_icmp_ln32_fu_521_p2();
    void thread_icmp_ln33_fu_535_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_or_ln27_1_fu_1067_p3();
    void thread_or_ln27_1_mid1_fu_779_p3();
    void thread_or_ln27_3_mid1_fu_1060_p3();
    void thread_or_ln27_mid1_fu_642_p3();
    void thread_or_ln27_s_fu_786_p3();
    void thread_or_ln_fu_649_p3();
    void thread_out_d_fu_353_p2();
    void thread_out_h_fu_580_p2();
    void thread_out_w_0_mid2_fu_590_p3();
    void thread_out_w_fu_636_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_shl13_cast_fu_487_p1();
    void thread_p_shl13_cast_mid170_c_fu_832_p1();
    void thread_p_shl13_cast_mid1_fu_870_p1();
    void thread_p_shl13_mid1_fu_863_p3();
    void thread_p_shl14_cast_fu_499_p1();
    void thread_p_shl14_cast_mid174_c_fu_843_p1();
    void thread_p_shl14_cast_mid1_fu_881_p1();
    void thread_p_shl14_mid1_fu_874_p3();
    void thread_p_shl15_mid1_fu_977_p3();
    void thread_p_shl16_cast_fu_463_p1();
    void thread_p_shl16_cast_mid1_fu_993_p1();
    void thread_p_shl16_mid1_fu_985_p3();
    void thread_p_shl17_cast_fu_419_p1();
    void thread_p_shl17_cast_mid1_fu_706_p1();
    void thread_p_shl17_mid1_fu_698_p3();
    void thread_p_shl18_cast_fu_431_p1();
    void thread_p_shl18_cast_mid1_fu_718_p1();
    void thread_p_shl18_mid1_fu_710_p3();
    void thread_p_shl19_cast_fu_383_p1();
    void thread_p_shl19_cast_mid1_fu_606_p1();
    void thread_p_shl19_mid1_fu_598_p3();
    void thread_p_shl1_fu_387_p3();
    void thread_p_shl20_cast_fu_395_p1();
    void thread_p_shl20_cast_mid1_fu_618_p1();
    void thread_p_shl20_mid1_fu_610_p3();
    void thread_p_shl2_fu_411_p3();
    void thread_p_shl3_fu_423_p3();
    void thread_p_shl4_fu_447_p3();
    void thread_p_shl5_fu_455_p3();
    void thread_p_shl6_fu_479_p3();
    void thread_p_shl7_fu_491_p3();
    void thread_p_shl_fu_375_p3();
    void thread_select_ln24_15_fu_541_p3();
    void thread_select_ln24_16_fu_547_p3();
    void thread_select_ln24_17_fu_657_p3();
    void thread_select_ln24_18_fu_669_p3();
    void thread_select_ln24_19_fu_794_p3();
    void thread_select_ln24_20_fu_814_p3();
    void thread_select_ln24_21_fu_958_p3();
    void thread_select_ln24_22_fu_1075_p3();
    void thread_select_ln24_23_fu_677_p3();
    void thread_select_ln24_24_fu_564_p3();
    void thread_select_ln24_25_fu_687_p3();
    void thread_select_ln24_26_fu_966_p3();
    void thread_select_ln24_27_fu_857_p3();
    void thread_select_ln24_fu_527_p3();
    void thread_select_ln27_1_fu_806_p3();
    void thread_select_ln27_fu_363_p3();
    void thread_select_ln32_15_fu_1045_p3();
    void thread_select_ln32_fu_1010_p3();
    void thread_sext_ln24_20_fu_950_p1();
    void thread_sext_ln40_11_fu_1031_p1();
    void thread_sext_ln40_1_fu_748_p1();
    void thread_sext_ln40_3_fu_765_p1();
    void thread_sext_ln40_5_fu_906_p1();
    void thread_sext_ln40_7_fu_919_p1();
    void thread_sext_ln40_9_fu_1023_p1();
    void thread_sext_ln48_fu_1295_p1();
    void thread_tmp10_0_0_fu_399_p2();
    void thread_tmp10_0_0_mid1_fu_622_p2();
    void thread_tmp10_0_0_mid2_fu_628_p3();
    void thread_tmp10_1_0_fu_435_p2();
    void thread_tmp10_1_0_mid1_fu_722_p2();
    void thread_tmp10_1_0_mid2_fu_728_p3();
    void thread_tmp10_2_0_fu_467_p2();
    void thread_tmp10_2_0_mid1_fu_997_p2();
    void thread_tmp10_2_0_mid2_fu_1003_p3();
    void thread_tmp11_fu_473_p2();
    void thread_tmp11_mid1_fu_735_p2();
    void thread_tmp12_fu_503_p2();
    void thread_tmp12_mid176_cast_fu_853_p1();
    void thread_tmp12_mid176_fu_847_p2();
    void thread_tmp12_mid1_fu_885_p2();
    void thread_tmp12_mid2_fu_891_p3();
    void thread_tmp_1_0_fu_405_p2();
    void thread_tmp_1_0_mid1_fu_693_p2();
    void thread_tmp_2_0_fu_441_p2();
    void thread_tmp_2_0_mid1_fu_972_p2();
    void thread_tmp_3_fu_836_p3();
    void thread_tmp_fu_825_p3();
    void thread_trunc_ln48_1_fu_1102_p4();
    void thread_trunc_ln48_2_fu_1161_p4();
    void thread_trunc_ln48_3_fu_1170_p4();
    void thread_trunc_ln48_4_fu_1210_p4();
    void thread_trunc_ln48_5_fu_1219_p4();
    void thread_trunc_ln48_8_fu_1267_p4();
    void thread_trunc_ln_fu_1090_p4();
    void thread_xor_ln24_1_fu_553_p2();
    void thread_xor_ln24_2_fu_558_p2();
    void thread_xor_ln24_fu_570_p2();
    void thread_zext_ln24_19_fu_801_p1();
    void thread_zext_ln24_20_fu_953_p1();
    void thread_zext_ln24_21_fu_1082_p1();
    void thread_zext_ln24_22_fu_820_p1();
    void thread_zext_ln24_23_fu_683_p1();
    void thread_zext_ln24_fu_664_p1();
    void thread_zext_ln27_1_fu_349_p1();
    void thread_zext_ln27_2_fu_359_p1();
    void thread_zext_ln40_10_fu_1187_p1();
    void thread_zext_ln40_11_fu_1099_p1();
    void thread_zext_ln40_12_fu_757_p1();
    void thread_zext_ln40_13_fu_1111_p1();
    void thread_zext_ln40_14_fu_898_p1();
    void thread_zext_ln40_1_fu_740_p1();
    void thread_zext_ln40_2_fu_752_p1();
    void thread_zext_ln40_3_fu_769_p1();
    void thread_zext_ln40_4_fu_910_p1();
    void thread_zext_ln40_5_fu_923_p1();
    void thread_zext_ln40_6_fu_1026_p1();
    void thread_zext_ln40_7_fu_1034_p1();
    void thread_zext_ln40_8_fu_1127_p1();
    void thread_zext_ln40_9_fu_1137_p1();
    void thread_zext_ln40_fu_1087_p1();
    void thread_zext_ln48_1_fu_371_p1();
    void thread_zext_ln48_fu_1298_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
