// Seed: 3321292374
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_4 != id_6#(
      .id_4(1 - id_2),
      .id_4(1),
      .id_5(1)
  );
  always @(id_6 or posedge 1'b0) begin : LABEL_0$display
    ;
  end
  wire id_7;
  module_0 modCall_1 ();
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  xor primCall (id_2, id_3, id_4, id_5, id_6, id_7);
endmodule
