/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_1b7b1829cfb74a02869bcd79705ce4d5.v:2.7-21.10" *)
module dna_detector(outX, outY, seq_in);
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_1b7b1829cfb74a02869bcd79705ce4d5.v:2.34-2.38" *)
  output outX;
  wire outX;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_1b7b1829cfb74a02869bcd79705ce4d5.v:2.40-2.44" *)
  output outY;
  wire outY;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_1b7b1829cfb74a02869bcd79705ce4d5.v:2.52-2.58" *)
  input seq_in;
  wire seq_in;
  assign outY = seq_in;
  assign outX = 1'h0;
endmodule
