// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="VMRouterTop_L4PHIB,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.479500,HLS_SYN_LAT=112,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=1121,HLS_SYN_LUT=2515,HLS_VERSION=2020_1}" *)

module VMRouterTop_L4PHIB (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        bx_o_V,
        bx_o_V_ap_vld,
        inputStubs_0_dataarray_data_V_address0,
        inputStubs_0_dataarray_data_V_ce0,
        inputStubs_0_dataarray_data_V_q0,
        inputStubs_1_dataarray_data_V_address0,
        inputStubs_1_dataarray_data_V_ce0,
        inputStubs_1_dataarray_data_V_q0,
        inputStubs_0_nentries_0_V,
        inputStubs_0_nentries_1_V,
        inputStubs_1_nentries_0_V,
        inputStubs_1_nentries_1_V,
        memoriesAS_0_dataarray_data_V_address0,
        memoriesAS_0_dataarray_data_V_ce0,
        memoriesAS_0_dataarray_data_V_we0,
        memoriesAS_0_dataarray_data_V_d0,
        memoriesME_0_dataarray_data_V_address0,
        memoriesME_0_dataarray_data_V_ce0,
        memoriesME_0_dataarray_data_V_we0,
        memoriesME_0_dataarray_data_V_d0,
        memoriesME_1_dataarray_data_V_address0,
        memoriesME_1_dataarray_data_V_ce0,
        memoriesME_1_dataarray_data_V_we0,
        memoriesME_1_dataarray_data_V_d0,
        memoriesME_2_dataarray_data_V_address0,
        memoriesME_2_dataarray_data_V_ce0,
        memoriesME_2_dataarray_data_V_we0,
        memoriesME_2_dataarray_data_V_d0,
        memoriesME_3_dataarray_data_V_address0,
        memoriesME_3_dataarray_data_V_ce0,
        memoriesME_3_dataarray_data_V_we0,
        memoriesME_3_dataarray_data_V_d0,
        memoriesME_4_dataarray_data_V_address0,
        memoriesME_4_dataarray_data_V_ce0,
        memoriesME_4_dataarray_data_V_we0,
        memoriesME_4_dataarray_data_V_d0,
        memoriesME_5_dataarray_data_V_address0,
        memoriesME_5_dataarray_data_V_ce0,
        memoriesME_5_dataarray_data_V_we0,
        memoriesME_5_dataarray_data_V_d0,
        memoriesME_6_dataarray_data_V_address0,
        memoriesME_6_dataarray_data_V_ce0,
        memoriesME_6_dataarray_data_V_we0,
        memoriesME_6_dataarray_data_V_d0,
        memoriesME_7_dataarray_data_V_address0,
        memoriesME_7_dataarray_data_V_ce0,
        memoriesME_7_dataarray_data_V_we0,
        memoriesME_7_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [7:0] inputStubs_0_dataarray_data_V_address0;
output   inputStubs_0_dataarray_data_V_ce0;
input  [35:0] inputStubs_0_dataarray_data_V_q0;
output  [7:0] inputStubs_1_dataarray_data_V_address0;
output   inputStubs_1_dataarray_data_V_ce0;
input  [35:0] inputStubs_1_dataarray_data_V_q0;
input  [6:0] inputStubs_0_nentries_0_V;
input  [6:0] inputStubs_0_nentries_1_V;
input  [6:0] inputStubs_1_nentries_0_V;
input  [6:0] inputStubs_1_nentries_1_V;
output  [9:0] memoriesAS_0_dataarray_data_V_address0;
output   memoriesAS_0_dataarray_data_V_ce0;
output   memoriesAS_0_dataarray_data_V_we0;
output  [35:0] memoriesAS_0_dataarray_data_V_d0;
output  [9:0] memoriesME_0_dataarray_data_V_address0;
output   memoriesME_0_dataarray_data_V_ce0;
output   memoriesME_0_dataarray_data_V_we0;
output  [16:0] memoriesME_0_dataarray_data_V_d0;
output  [9:0] memoriesME_1_dataarray_data_V_address0;
output   memoriesME_1_dataarray_data_V_ce0;
output   memoriesME_1_dataarray_data_V_we0;
output  [16:0] memoriesME_1_dataarray_data_V_d0;
output  [9:0] memoriesME_2_dataarray_data_V_address0;
output   memoriesME_2_dataarray_data_V_ce0;
output   memoriesME_2_dataarray_data_V_we0;
output  [16:0] memoriesME_2_dataarray_data_V_d0;
output  [9:0] memoriesME_3_dataarray_data_V_address0;
output   memoriesME_3_dataarray_data_V_ce0;
output   memoriesME_3_dataarray_data_V_we0;
output  [16:0] memoriesME_3_dataarray_data_V_d0;
output  [9:0] memoriesME_4_dataarray_data_V_address0;
output   memoriesME_4_dataarray_data_V_ce0;
output   memoriesME_4_dataarray_data_V_we0;
output  [16:0] memoriesME_4_dataarray_data_V_d0;
output  [9:0] memoriesME_5_dataarray_data_V_address0;
output   memoriesME_5_dataarray_data_V_ce0;
output   memoriesME_5_dataarray_data_V_we0;
output  [16:0] memoriesME_5_dataarray_data_V_d0;
output  [9:0] memoriesME_6_dataarray_data_V_address0;
output   memoriesME_6_dataarray_data_V_ce0;
output   memoriesME_6_dataarray_data_V_we0;
output  [16:0] memoriesME_6_dataarray_data_V_d0;
output  [9:0] memoriesME_7_dataarray_data_V_address0;
output   memoriesME_7_dataarray_data_V_ce0;
output   memoriesME_7_dataarray_data_V_we0;
output  [16:0] memoriesME_7_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inputStubs_0_dataarray_data_V_ce0;
reg inputStubs_1_dataarray_data_V_ce0;
reg memoriesAS_0_dataarray_data_V_ce0;
reg memoriesAS_0_dataarray_data_V_we0;
reg memoriesME_0_dataarray_data_V_ce0;
reg memoriesME_0_dataarray_data_V_we0;
reg memoriesME_1_dataarray_data_V_ce0;
reg memoriesME_1_dataarray_data_V_we0;
reg memoriesME_2_dataarray_data_V_ce0;
reg memoriesME_2_dataarray_data_V_we0;
reg memoriesME_3_dataarray_data_V_ce0;
reg memoriesME_3_dataarray_data_V_we0;
reg memoriesME_4_dataarray_data_V_ce0;
reg memoriesME_4_dataarray_data_V_we0;
reg memoriesME_5_dataarray_data_V_ce0;
reg memoriesME_5_dataarray_data_V_we0;
reg memoriesME_6_dataarray_data_V_ce0;
reg memoriesME_6_dataarray_data_V_we0;
reg memoriesME_7_dataarray_data_V_ce0;
reg memoriesME_7_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln609_fu_1101_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    bx_o_V_1_ack_in;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [10:0] lut_1_address0;
reg    lut_1_ce0;
wire   [5:0] lut_1_q0;
wire   [10:0] lut_1_address1;
reg    lut_1_ce1;
wire   [5:0] lut_1_q1;
wire   [6:0] lut_address0;
reg    lut_ce0;
wire   [15:0] lut_q0;
reg   [0:0] do_init_reg_769;
reg   [7:0] val_assign6_reg_785;
reg   [6:0] nInputs_1_V_rewind_reg_800;
reg   [6:0] nInputs_0_V_1_rewind_reg_814;
reg   [0:0] p_rewind_reg_828;
reg   [2:0] bx_V7_rewind_reg_842;
reg   [1:0] p_what2_4_rewind_reg_856;
reg   [6:0] nInputs_V_1_01_rewind_reg_870;
reg   [6:0] nInputs_V_0_02_rewind_reg_884;
reg   [6:0] p_05_reg_898;
reg   [6:0] nInputs_1_V_phi_reg_942;
reg   [6:0] nInputs_0_V_1_phi_reg_954;
reg   [0:0] p_phi_reg_966;
reg   [2:0] bx_V7_phi_reg_978;
reg   [2:0] bx_V7_phi_reg_978_pp0_iter2_reg;
reg   [2:0] bx_V7_phi_reg_978_pp0_iter3_reg;
reg   [2:0] bx_V7_phi_reg_978_pp0_iter4_reg;
reg   [6:0] nInputs_V_1_3_reg_991;
reg   [6:0] nInputs_V_0_3_reg_1005;
reg   [1:0] p_what2_s_reg_1019;
reg   [6:0] p_068_2_i_reg_1033;
reg   [0:0] ap_phi_mux_do_init_phi_fu_773_p6;
wire   [0:0] trunc_ln209_fu_1051_p1;
wire   [6:0] nInputs_0_V_1_fu_1055_p3;
wire   [6:0] nInputs_1_V_fu_1069_p3;
wire   [1:0] p_Result_12_1_fu_1083_p3;
wire   [7:0] i_fu_1091_p2;
reg   [7:0] i_reg_3573;
reg   [0:0] icmp_ln609_reg_3578;
reg   [0:0] icmp_ln609_reg_3578_pp0_iter1_reg;
reg   [0:0] icmp_ln609_reg_3578_pp0_iter2_reg;
reg   [0:0] icmp_ln609_reg_3578_pp0_iter3_reg;
reg   [0:0] icmp_ln609_reg_3578_pp0_iter4_reg;
wire   [0:0] icmp_ln615_fu_1107_p2;
reg   [0:0] icmp_ln615_reg_3582;
reg   [0:0] icmp_ln615_reg_3582_pp0_iter2_reg;
reg   [0:0] icmp_ln615_reg_3582_pp0_iter3_reg;
reg   [0:0] icmp_ln615_reg_3582_pp0_iter4_reg;
wire   [0:0] noStubsLeft_fu_1113_p2;
reg   [0:0] noStubsLeft_reg_3586;
reg   [0:0] noStubsLeft_reg_3586_pp0_iter2_reg;
reg   [0:0] noStubsLeft_reg_3586_pp0_iter3_reg;
reg   [0:0] noStubsLeft_reg_3586_pp0_iter4_reg;
wire   [0:0] icmp_ln643_fu_1141_p2;
reg   [0:0] icmp_ln643_reg_3592;
reg   [0:0] icmp_ln643_reg_3592_pp0_iter2_reg;
wire   [0:0] trunc_ln57_fu_1161_p1;
reg   [0:0] trunc_ln57_reg_3609;
reg   [0:0] trunc_ln57_reg_3609_pp0_iter2_reg;
wire   [6:0] trunc_ln301_fu_1275_p1;
reg   [6:0] trunc_ln301_reg_3614;
reg   [6:0] trunc_ln301_reg_3614_pp0_iter2_reg;
reg   [6:0] trunc_ln301_reg_3614_pp0_iter3_reg;
reg   [6:0] trunc_ln301_reg_3614_pp0_iter4_reg;
wire   [35:0] p_Val2_1_fu_1301_p3;
reg   [35:0] p_Val2_1_reg_3621;
reg   [35:0] p_Val2_1_reg_3621_pp0_iter4_reg;
wire   [0:0] or_ln631_fu_1309_p2;
reg   [0:0] or_ln631_reg_3627;
reg   [0:0] or_ln631_reg_3627_pp0_iter4_reg;
wire   [3:0] bend_V_fu_1323_p1;
reg   [3:0] bend_V_reg_3638;
reg   [3:0] bend_V_reg_3638_pp0_iter4_reg;
reg   [2:0] p_Result_i6_i_reg_3653;
reg   [4:0] iphivm_V_reg_3658;
reg   [6:0] tmp_V_reg_3664;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [7:0] ap_phi_mux_val_assign6_phi_fu_789_p6;
reg   [6:0] ap_phi_mux_nInputs_1_V_rewind_phi_fu_804_p6;
reg   [6:0] ap_phi_mux_nInputs_0_V_1_rewind_phi_fu_818_p6;
reg   [0:0] ap_phi_mux_p_rewind_phi_fu_832_p6;
reg   [2:0] ap_phi_mux_bx_V7_rewind_phi_fu_846_p6;
reg   [1:0] ap_phi_mux_p_what2_4_rewind_phi_fu_860_p6;
reg   [6:0] ap_phi_mux_nInputs_V_1_01_rewind_phi_fu_874_p6;
reg   [6:0] ap_phi_mux_nInputs_V_0_02_rewind_phi_fu_888_p6;
reg   [6:0] ap_phi_mux_p_05_phi_fu_902_p6;
reg   [1:0] ap_phi_mux_p_what2_4_phi_fu_915_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_p_what2_4_reg_912;
reg   [1:0] ap_phi_reg_pp0_iter1_p_what2_4_reg_912;
reg   [6:0] ap_phi_mux_nInputs_V_0_02_phi_fu_925_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_V_0_02_reg_922;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_V_0_02_reg_922;
reg   [6:0] ap_phi_mux_nInputs_V_1_01_phi_fu_935_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_V_1_01_reg_932;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_V_1_01_reg_932;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_1_V_phi_reg_942;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_1_V_phi_reg_942;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_0_V_1_phi_reg_954;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_0_V_1_phi_reg_954;
reg   [0:0] ap_phi_mux_p_phi_phi_fu_970_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_p_phi_reg_966;
reg   [0:0] ap_phi_reg_pp0_iter1_p_phi_reg_966;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V7_phi_reg_978;
reg   [2:0] ap_phi_reg_pp0_iter1_bx_V7_phi_reg_978;
wire   [6:0] ap_phi_reg_pp0_iter1_nInputs_V_1_3_reg_991;
wire   [6:0] nInputs_1_V_4_fu_1217_p3;
wire   [6:0] ap_phi_reg_pp0_iter1_nInputs_V_0_3_reg_1005;
wire   [6:0] nInputs_1_V_5_fu_1227_p3;
wire   [1:0] ap_phi_reg_pp0_iter1_p_what2_s_reg_1019;
wire   [1:0] hasStubs_V_1_fu_1237_p3;
wire   [6:0] ap_phi_reg_pp0_iter1_p_068_2_i_reg_1033;
wire   [6:0] read_addr_V_1_fu_1265_p3;
wire   [63:0] zext_ln57_fu_1155_p1;
wire   [63:0] zext_ln544_fu_1351_p1;
wire   [63:0] zext_ln544_1_fu_1390_p1;
wire   [63:0] zext_ln321_fu_1495_p1;
wire   [63:0] zext_ln321_1_fu_1718_p1;
wire   [0:0] or_ln720_fu_1638_p2;
wire   [0:0] icmp_ln77_fu_1690_p2;
wire   [63:0] zext_ln321_2_fu_1861_p1;
wire   [0:0] or_ln720_1_fu_1781_p2;
wire   [0:0] icmp_ln77_1_fu_1833_p2;
wire   [63:0] zext_ln321_3_fu_2004_p1;
wire   [0:0] or_ln720_2_fu_1924_p2;
wire   [0:0] icmp_ln77_2_fu_1976_p2;
wire   [63:0] zext_ln321_4_fu_2147_p1;
wire   [0:0] or_ln720_3_fu_2067_p2;
wire   [0:0] icmp_ln77_3_fu_2119_p2;
wire   [63:0] zext_ln321_5_fu_2290_p1;
wire   [0:0] or_ln720_4_fu_2210_p2;
wire   [0:0] icmp_ln77_4_fu_2262_p2;
wire   [63:0] zext_ln321_6_fu_2433_p1;
wire   [0:0] or_ln720_5_fu_2353_p2;
wire   [0:0] icmp_ln77_5_fu_2405_p2;
wire   [63:0] zext_ln321_7_fu_2576_p1;
wire   [0:0] or_ln720_6_fu_2496_p2;
wire   [0:0] icmp_ln77_6_fu_2548_p2;
wire   [63:0] zext_ln321_8_fu_2719_p1;
wire   [0:0] or_ln720_7_fu_2639_p2;
wire   [0:0] icmp_ln77_7_fu_2691_p2;
reg   [35:0] stub_data_V_0153_fu_290;
reg   [6:0] addrCountME_0_0_V_fu_294;
wire   [6:0] addrCountME_0_0_V_2_fu_1723_p2;
wire   [2:0] select_ln631_fu_1604_p3;
reg   [6:0] addrCountME_0_1_V_fu_298;
reg   [6:0] addrCountME_0_2_V_fu_302;
reg   [6:0] addrCountME_0_3_V_fu_306;
reg   [6:0] addrCountME_0_4_V_fu_310;
reg   [6:0] addrCountME_0_5_V_fu_314;
reg   [6:0] addrCountME_0_6_V_fu_318;
reg   [6:0] addrCountME_0_7_V_fu_322;
reg   [6:0] addrCountME_1_0_V_fu_326;
wire   [6:0] addrCountME_1_0_V_2_fu_1866_p2;
reg   [6:0] addrCountME_1_1_V_fu_330;
reg   [6:0] addrCountME_1_2_V_fu_334;
reg   [6:0] addrCountME_1_3_V_fu_338;
reg   [6:0] addrCountME_1_4_V_fu_342;
reg   [6:0] addrCountME_1_5_V_fu_346;
reg   [6:0] addrCountME_1_6_V_fu_350;
reg   [6:0] addrCountME_1_7_V_fu_354;
reg   [6:0] addrCountME_2_0_V_fu_358;
wire   [6:0] addrCountME_2_0_V_2_fu_2009_p2;
reg   [6:0] addrCountME_2_1_V_fu_362;
reg   [6:0] addrCountME_2_2_V_fu_366;
reg   [6:0] addrCountME_2_3_V_fu_370;
reg   [6:0] addrCountME_2_4_V_fu_374;
reg   [6:0] addrCountME_2_5_V_fu_378;
reg   [6:0] addrCountME_2_6_V_fu_382;
reg   [6:0] addrCountME_2_7_V_fu_386;
reg   [6:0] addrCountME_3_0_V_fu_390;
wire   [6:0] addrCountME_3_0_V_2_fu_2152_p2;
reg   [6:0] addrCountME_3_1_V_fu_394;
reg   [6:0] addrCountME_3_2_V_fu_398;
reg   [6:0] addrCountME_3_3_V_fu_402;
reg   [6:0] addrCountME_3_4_V_fu_406;
reg   [6:0] addrCountME_3_5_V_fu_410;
reg   [6:0] addrCountME_3_6_V_fu_414;
reg   [6:0] addrCountME_3_7_V_fu_418;
reg   [6:0] addrCountME_4_0_V_fu_422;
wire   [6:0] addrCountME_4_0_V_2_fu_2295_p2;
reg   [6:0] addrCountME_4_1_V_fu_426;
reg   [6:0] addrCountME_4_2_V_fu_430;
reg   [6:0] addrCountME_4_3_V_fu_434;
reg   [6:0] addrCountME_4_4_V_fu_438;
reg   [6:0] addrCountME_4_5_V_fu_442;
reg   [6:0] addrCountME_4_6_V_fu_446;
reg   [6:0] addrCountME_4_7_V_fu_450;
reg   [6:0] addrCountME_5_0_V_fu_454;
wire   [6:0] addrCountME_5_0_V_2_fu_2438_p2;
reg   [6:0] addrCountME_5_1_V_fu_458;
reg   [6:0] addrCountME_5_2_V_fu_462;
reg   [6:0] addrCountME_5_3_V_fu_466;
reg   [6:0] addrCountME_5_4_V_fu_470;
reg   [6:0] addrCountME_5_5_V_fu_474;
reg   [6:0] addrCountME_5_6_V_fu_478;
reg   [6:0] addrCountME_5_7_V_fu_482;
reg   [6:0] addrCountME_6_0_V_fu_486;
wire   [6:0] addrCountME_6_0_V_2_fu_2581_p2;
reg   [6:0] addrCountME_6_1_V_fu_490;
reg   [6:0] addrCountME_6_2_V_fu_494;
reg   [6:0] addrCountME_6_3_V_fu_498;
reg   [6:0] addrCountME_6_4_V_fu_502;
reg   [6:0] addrCountME_6_5_V_fu_506;
reg   [6:0] addrCountME_6_6_V_fu_510;
reg   [6:0] addrCountME_6_7_V_fu_514;
reg   [6:0] addrCountME_7_0_V_fu_518;
wire   [6:0] addrCountME_7_0_V_2_fu_2724_p2;
reg   [6:0] addrCountME_7_1_V_fu_522;
reg   [6:0] addrCountME_7_2_V_fu_526;
reg   [6:0] addrCountME_7_3_V_fu_530;
reg   [6:0] addrCountME_7_4_V_fu_534;
reg   [6:0] addrCountME_7_5_V_fu_538;
reg   [6:0] addrCountME_7_6_V_fu_542;
reg   [6:0] addrCountME_7_7_V_fu_546;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] stubME_data_V_2_fu_1611_p3;
wire   [0:0] icmp_ln841_1_fu_1077_p2;
wire   [0:0] icmp_ln841_fu_1063_p2;
wire   [6:0] trunc_ln609_fu_1097_p1;
wire   [31:0] zext_ln640_fu_1119_p1;
reg   [31:0] mem_index_fu_1123_p3;
wire   [30:0] tmp_16_fu_1131_p4;
wire   [7:0] tmp_17_fu_1147_p3;
wire   [6:0] select_ln879_fu_1165_p3;
wire   [0:0] resetNext_fu_1173_p2;
wire   [0:0] p_Repl2_s_fu_1179_p2;
wire   [6:0] nInputs_0_V_fu_1195_p2;
wire   [6:0] nInputs_1_V_2_fu_1201_p3;
wire   [6:0] nInputs_1_V_3_fu_1209_p3;
reg   [1:0] p_Result_s_fu_1185_p4;
wire   [0:0] xor_ln631_fu_1247_p2;
wire   [0:0] and_ln631_fu_1253_p2;
wire   [6:0] read_addr_V_fu_1259_p2;
wire   [0:0] and_ln57_fu_1289_p2;
wire   [35:0] select_ln643_fu_1282_p3;
wire   [35:0] select_ln57_fu_1293_p3;
wire   [6:0] r_V_fu_1313_p4;
wire   [6:0] ret_V_fu_1327_p2;
wire   [2:0] rBin_V_fu_1333_p4;
wire   [6:0] tmp_i_i_fu_1343_p3;
wire   [6:0] tmp_19_fu_1356_p4;
wire   [3:0] indexr_V_fu_1366_p4;
wire   [10:0] or_ln_i1_fu_1376_p3;
wire   [10:0] finebinindex_V_fu_1384_p2;
wire   [16:0] phi_V_fu_1395_p4;
wire   [18:0] zext_ln215_fu_1404_p1;
wire  signed [18:0] sext_ln215_fu_1408_p1;
wire   [18:0] ret_V_2_fu_1412_p2;
wire   [0:0] tmp_31_fu_1422_p3;
wire   [17:0] trunc_ln1354_fu_1418_p1;
wire   [17:0] phiCorr_V_2_fu_1430_p3;
wire   [0:0] tmp_32_fu_1438_p3;
wire   [16:0] trunc_ln214_fu_1446_p1;
wire   [16:0] phiCorr_V_fu_1450_p3;
wire   [9:0] tmp_18_fu_1488_p3;
wire   [2:0] trunc_ln301_1_fu_1500_p1;
wire   [6:0] tmp_V_6_fu_1515_p2;
wire   [6:0] tmp_V_7_fu_1530_p2;
wire   [4:0] minus_V_fu_1535_p4;
wire   [0:0] icmp_ln232_fu_1545_p2;
wire   [4:0] plus_V_fu_1520_p4;
wire   [0:0] icmp_ln234_fu_1558_p2;
wire   [2:0] trunc_ln301_2_fu_1571_p1;
wire   [2:0] tmp_20_fu_1584_p4;
wire   [2:0] tmp_21_fu_1594_p4;
wire   [16:0] p_Result_2_fu_1575_p5;
wire   [16:0] p_Result_1_fu_1504_p5;
wire   [4:0] ivmMinus_fu_1550_p3;
wire   [4:0] ivmPlus_fu_1563_p3;
wire   [0:0] icmp_ln720_fu_1626_p2;
wire   [0:0] icmp_ln720_1_fu_1632_p2;
wire   [6:0] tmp_1_fu_1668_p10;
wire   [6:0] shl_ln_fu_1696_p3;
wire   [6:0] add_ln1353_fu_1704_p2;
wire   [9:0] tmp_22_fu_1710_p3;
wire   [0:0] icmp_ln720_2_fu_1769_p2;
wire   [0:0] icmp_ln720_3_fu_1775_p2;
wire   [6:0] tmp_3_fu_1811_p10;
wire   [6:0] shl_ln1352_1_fu_1839_p3;
wire   [6:0] add_ln1353_1_fu_1847_p2;
wire   [9:0] tmp_23_fu_1853_p3;
wire   [0:0] icmp_ln720_4_fu_1912_p2;
wire   [0:0] icmp_ln720_5_fu_1918_p2;
wire   [6:0] tmp_5_fu_1954_p10;
wire   [6:0] shl_ln1352_2_fu_1982_p3;
wire   [6:0] add_ln1353_2_fu_1990_p2;
wire   [9:0] tmp_24_fu_1996_p3;
wire   [0:0] icmp_ln720_6_fu_2055_p2;
wire   [0:0] icmp_ln720_7_fu_2061_p2;
wire   [6:0] tmp_7_fu_2097_p10;
wire   [6:0] shl_ln1352_3_fu_2125_p3;
wire   [6:0] add_ln1353_3_fu_2133_p2;
wire   [9:0] tmp_25_fu_2139_p3;
wire   [0:0] icmp_ln720_8_fu_2198_p2;
wire   [0:0] icmp_ln720_9_fu_2204_p2;
wire   [6:0] tmp_9_fu_2240_p10;
wire   [6:0] shl_ln1352_4_fu_2268_p3;
wire   [6:0] add_ln1353_4_fu_2276_p2;
wire   [9:0] tmp_26_fu_2282_p3;
wire   [0:0] icmp_ln720_10_fu_2341_p2;
wire   [0:0] icmp_ln720_11_fu_2347_p2;
wire   [6:0] tmp_11_fu_2383_p10;
wire   [6:0] shl_ln1352_5_fu_2411_p3;
wire   [6:0] add_ln1353_5_fu_2419_p2;
wire   [9:0] tmp_27_fu_2425_p3;
wire   [0:0] icmp_ln720_12_fu_2484_p2;
wire   [0:0] icmp_ln720_13_fu_2490_p2;
wire   [6:0] tmp_13_fu_2526_p10;
wire   [6:0] shl_ln1352_6_fu_2554_p3;
wire   [6:0] add_ln1353_6_fu_2562_p2;
wire   [9:0] tmp_28_fu_2568_p3;
wire   [0:0] icmp_ln720_14_fu_2627_p2;
wire   [0:0] icmp_ln720_15_fu_2633_p2;
wire   [6:0] tmp_15_fu_2669_p10;
wire   [6:0] shl_ln1352_7_fu_2697_p3;
wire   [6:0] add_ln1353_7_fu_2705_p2;
wire   [9:0] tmp_29_fu_2711_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_518;
reg    ap_condition_528;
reg    ap_condition_535;
reg    ap_condition_542;
reg    ap_condition_549;
reg    ap_condition_556;
reg    ap_condition_563;
reg    ap_condition_570;
reg    ap_condition_577;
reg    ap_condition_584;
reg    ap_condition_590;
reg    ap_condition_596;
reg    ap_condition_602;
reg    ap_condition_608;
reg    ap_condition_614;
reg    ap_condition_620;
reg    ap_condition_626;
reg    ap_condition_632;
reg    ap_condition_637;
reg    ap_condition_642;
reg    ap_condition_647;
reg    ap_condition_652;
reg    ap_condition_657;
reg    ap_condition_662;
reg    ap_condition_668;
reg    ap_condition_674;
reg    ap_condition_679;
reg    ap_condition_684;
reg    ap_condition_689;
reg    ap_condition_694;
reg    ap_condition_699;
reg    ap_condition_704;
reg    ap_condition_710;
reg    ap_condition_716;
reg    ap_condition_721;
reg    ap_condition_726;
reg    ap_condition_731;
reg    ap_condition_736;
reg    ap_condition_741;
reg    ap_condition_746;
reg    ap_condition_752;
reg    ap_condition_758;
reg    ap_condition_763;
reg    ap_condition_768;
reg    ap_condition_773;
reg    ap_condition_778;
reg    ap_condition_783;
reg    ap_condition_788;
reg    ap_condition_794;
reg    ap_condition_800;
reg    ap_condition_805;
reg    ap_condition_810;
reg    ap_condition_815;
reg    ap_condition_820;
reg    ap_condition_825;
reg    ap_condition_830;
reg    ap_condition_836;
reg    ap_condition_842;
reg    ap_condition_847;
reg    ap_condition_852;
reg    ap_condition_857;
reg    ap_condition_862;
reg    ap_condition_867;
reg    ap_condition_872;
reg    ap_condition_345;
reg    ap_condition_49;
reg    ap_condition_339;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

VMRouterTop_L4PHIB_lut_1 #(
    .DataWidth( 6 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
lut_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_address0),
    .ce0(lut_1_ce0),
    .q0(lut_1_q0),
    .address1(lut_1_address1),
    .ce1(lut_1_ce1),
    .q1(lut_1_q1)
);

VMRouterTop_L4PHIB_lut #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
lut_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_address0),
    .ce0(lut_ce0),
    .q0(lut_q0)
);

VMRouterTop_L4PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L4PHIB_mux_83_7_1_1_U1(
    .din0(addrCountME_0_0_V_fu_294),
    .din1(addrCountME_0_1_V_fu_298),
    .din2(addrCountME_0_2_V_fu_302),
    .din3(addrCountME_0_3_V_fu_306),
    .din4(addrCountME_0_4_V_fu_310),
    .din5(addrCountME_0_5_V_fu_314),
    .din6(addrCountME_0_6_V_fu_318),
    .din7(addrCountME_0_7_V_fu_322),
    .din8(select_ln631_fu_1604_p3),
    .dout(tmp_1_fu_1668_p10)
);

VMRouterTop_L4PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L4PHIB_mux_83_7_1_1_U2(
    .din0(addrCountME_1_0_V_fu_326),
    .din1(addrCountME_1_1_V_fu_330),
    .din2(addrCountME_1_2_V_fu_334),
    .din3(addrCountME_1_3_V_fu_338),
    .din4(addrCountME_1_4_V_fu_342),
    .din5(addrCountME_1_5_V_fu_346),
    .din6(addrCountME_1_6_V_fu_350),
    .din7(addrCountME_1_7_V_fu_354),
    .din8(select_ln631_fu_1604_p3),
    .dout(tmp_3_fu_1811_p10)
);

VMRouterTop_L4PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L4PHIB_mux_83_7_1_1_U3(
    .din0(addrCountME_2_0_V_fu_358),
    .din1(addrCountME_2_1_V_fu_362),
    .din2(addrCountME_2_2_V_fu_366),
    .din3(addrCountME_2_3_V_fu_370),
    .din4(addrCountME_2_4_V_fu_374),
    .din5(addrCountME_2_5_V_fu_378),
    .din6(addrCountME_2_6_V_fu_382),
    .din7(addrCountME_2_7_V_fu_386),
    .din8(select_ln631_fu_1604_p3),
    .dout(tmp_5_fu_1954_p10)
);

VMRouterTop_L4PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L4PHIB_mux_83_7_1_1_U4(
    .din0(addrCountME_3_0_V_fu_390),
    .din1(addrCountME_3_1_V_fu_394),
    .din2(addrCountME_3_2_V_fu_398),
    .din3(addrCountME_3_3_V_fu_402),
    .din4(addrCountME_3_4_V_fu_406),
    .din5(addrCountME_3_5_V_fu_410),
    .din6(addrCountME_3_6_V_fu_414),
    .din7(addrCountME_3_7_V_fu_418),
    .din8(select_ln631_fu_1604_p3),
    .dout(tmp_7_fu_2097_p10)
);

VMRouterTop_L4PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L4PHIB_mux_83_7_1_1_U5(
    .din0(addrCountME_4_0_V_fu_422),
    .din1(addrCountME_4_1_V_fu_426),
    .din2(addrCountME_4_2_V_fu_430),
    .din3(addrCountME_4_3_V_fu_434),
    .din4(addrCountME_4_4_V_fu_438),
    .din5(addrCountME_4_5_V_fu_442),
    .din6(addrCountME_4_6_V_fu_446),
    .din7(addrCountME_4_7_V_fu_450),
    .din8(select_ln631_fu_1604_p3),
    .dout(tmp_9_fu_2240_p10)
);

VMRouterTop_L4PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L4PHIB_mux_83_7_1_1_U6(
    .din0(addrCountME_5_0_V_fu_454),
    .din1(addrCountME_5_1_V_fu_458),
    .din2(addrCountME_5_2_V_fu_462),
    .din3(addrCountME_5_3_V_fu_466),
    .din4(addrCountME_5_4_V_fu_470),
    .din5(addrCountME_5_5_V_fu_474),
    .din6(addrCountME_5_6_V_fu_478),
    .din7(addrCountME_5_7_V_fu_482),
    .din8(select_ln631_fu_1604_p3),
    .dout(tmp_11_fu_2383_p10)
);

VMRouterTop_L4PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L4PHIB_mux_83_7_1_1_U7(
    .din0(addrCountME_6_0_V_fu_486),
    .din1(addrCountME_6_1_V_fu_490),
    .din2(addrCountME_6_2_V_fu_494),
    .din3(addrCountME_6_3_V_fu_498),
    .din4(addrCountME_6_4_V_fu_502),
    .din5(addrCountME_6_5_V_fu_506),
    .din6(addrCountME_6_6_V_fu_510),
    .din7(addrCountME_6_7_V_fu_514),
    .din8(select_ln631_fu_1604_p3),
    .dout(tmp_13_fu_2526_p10)
);

VMRouterTop_L4PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L4PHIB_mux_83_7_1_1_U8(
    .din0(addrCountME_7_0_V_fu_518),
    .din1(addrCountME_7_1_V_fu_522),
    .din2(addrCountME_7_2_V_fu_526),
    .din3(addrCountME_7_3_V_fu_530),
    .din4(addrCountME_7_4_V_fu_534),
    .din5(addrCountME_7_5_V_fu_538),
    .din6(addrCountME_7_6_V_fu_542),
    .din7(addrCountME_7_7_V_fu_546),
    .din8(select_ln631_fu_1604_p3),
    .dout(tmp_15_fu_2669_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_0_V_fu_294 <= 7'd0;
        end else if ((1'b1 == ap_condition_518)) begin
            addrCountME_0_0_V_fu_294 <= addrCountME_0_0_V_2_fu_1723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_1_V_fu_298 <= 7'd0;
        end else if ((1'b1 == ap_condition_528)) begin
            addrCountME_0_1_V_fu_298 <= addrCountME_0_0_V_2_fu_1723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_2_V_fu_302 <= 7'd0;
        end else if ((1'b1 == ap_condition_535)) begin
            addrCountME_0_2_V_fu_302 <= addrCountME_0_0_V_2_fu_1723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_3_V_fu_306 <= 7'd0;
        end else if ((1'b1 == ap_condition_542)) begin
            addrCountME_0_3_V_fu_306 <= addrCountME_0_0_V_2_fu_1723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_4_V_fu_310 <= 7'd0;
        end else if ((1'b1 == ap_condition_549)) begin
            addrCountME_0_4_V_fu_310 <= addrCountME_0_0_V_2_fu_1723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_5_V_fu_314 <= 7'd0;
        end else if ((1'b1 == ap_condition_556)) begin
            addrCountME_0_5_V_fu_314 <= addrCountME_0_0_V_2_fu_1723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_6_V_fu_318 <= 7'd0;
        end else if ((1'b1 == ap_condition_563)) begin
            addrCountME_0_6_V_fu_318 <= addrCountME_0_0_V_2_fu_1723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_7_V_fu_322 <= 7'd0;
        end else if ((1'b1 == ap_condition_570)) begin
            addrCountME_0_7_V_fu_322 <= addrCountME_0_0_V_2_fu_1723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_0_V_fu_326 <= 7'd0;
        end else if ((1'b1 == ap_condition_577)) begin
            addrCountME_1_0_V_fu_326 <= addrCountME_1_0_V_2_fu_1866_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_1_V_fu_330 <= 7'd0;
        end else if ((1'b1 == ap_condition_584)) begin
            addrCountME_1_1_V_fu_330 <= addrCountME_1_0_V_2_fu_1866_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_2_V_fu_334 <= 7'd0;
        end else if ((1'b1 == ap_condition_590)) begin
            addrCountME_1_2_V_fu_334 <= addrCountME_1_0_V_2_fu_1866_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_3_V_fu_338 <= 7'd0;
        end else if ((1'b1 == ap_condition_596)) begin
            addrCountME_1_3_V_fu_338 <= addrCountME_1_0_V_2_fu_1866_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_4_V_fu_342 <= 7'd0;
        end else if ((1'b1 == ap_condition_602)) begin
            addrCountME_1_4_V_fu_342 <= addrCountME_1_0_V_2_fu_1866_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_5_V_fu_346 <= 7'd0;
        end else if ((1'b1 == ap_condition_608)) begin
            addrCountME_1_5_V_fu_346 <= addrCountME_1_0_V_2_fu_1866_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_6_V_fu_350 <= 7'd0;
        end else if ((1'b1 == ap_condition_614)) begin
            addrCountME_1_6_V_fu_350 <= addrCountME_1_0_V_2_fu_1866_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_7_V_fu_354 <= 7'd0;
        end else if ((1'b1 == ap_condition_620)) begin
            addrCountME_1_7_V_fu_354 <= addrCountME_1_0_V_2_fu_1866_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_0_V_fu_358 <= 7'd0;
        end else if ((1'b1 == ap_condition_626)) begin
            addrCountME_2_0_V_fu_358 <= addrCountME_2_0_V_2_fu_2009_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_1_V_fu_362 <= 7'd0;
        end else if ((1'b1 == ap_condition_632)) begin
            addrCountME_2_1_V_fu_362 <= addrCountME_2_0_V_2_fu_2009_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_2_V_fu_366 <= 7'd0;
        end else if ((1'b1 == ap_condition_637)) begin
            addrCountME_2_2_V_fu_366 <= addrCountME_2_0_V_2_fu_2009_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_3_V_fu_370 <= 7'd0;
        end else if ((1'b1 == ap_condition_642)) begin
            addrCountME_2_3_V_fu_370 <= addrCountME_2_0_V_2_fu_2009_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_4_V_fu_374 <= 7'd0;
        end else if ((1'b1 == ap_condition_647)) begin
            addrCountME_2_4_V_fu_374 <= addrCountME_2_0_V_2_fu_2009_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_5_V_fu_378 <= 7'd0;
        end else if ((1'b1 == ap_condition_652)) begin
            addrCountME_2_5_V_fu_378 <= addrCountME_2_0_V_2_fu_2009_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_6_V_fu_382 <= 7'd0;
        end else if ((1'b1 == ap_condition_657)) begin
            addrCountME_2_6_V_fu_382 <= addrCountME_2_0_V_2_fu_2009_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_7_V_fu_386 <= 7'd0;
        end else if ((1'b1 == ap_condition_662)) begin
            addrCountME_2_7_V_fu_386 <= addrCountME_2_0_V_2_fu_2009_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_0_V_fu_390 <= 7'd0;
        end else if ((1'b1 == ap_condition_668)) begin
            addrCountME_3_0_V_fu_390 <= addrCountME_3_0_V_2_fu_2152_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_1_V_fu_394 <= 7'd0;
        end else if ((1'b1 == ap_condition_674)) begin
            addrCountME_3_1_V_fu_394 <= addrCountME_3_0_V_2_fu_2152_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_2_V_fu_398 <= 7'd0;
        end else if ((1'b1 == ap_condition_679)) begin
            addrCountME_3_2_V_fu_398 <= addrCountME_3_0_V_2_fu_2152_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_3_V_fu_402 <= 7'd0;
        end else if ((1'b1 == ap_condition_684)) begin
            addrCountME_3_3_V_fu_402 <= addrCountME_3_0_V_2_fu_2152_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_4_V_fu_406 <= 7'd0;
        end else if ((1'b1 == ap_condition_689)) begin
            addrCountME_3_4_V_fu_406 <= addrCountME_3_0_V_2_fu_2152_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_5_V_fu_410 <= 7'd0;
        end else if ((1'b1 == ap_condition_694)) begin
            addrCountME_3_5_V_fu_410 <= addrCountME_3_0_V_2_fu_2152_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_6_V_fu_414 <= 7'd0;
        end else if ((1'b1 == ap_condition_699)) begin
            addrCountME_3_6_V_fu_414 <= addrCountME_3_0_V_2_fu_2152_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_7_V_fu_418 <= 7'd0;
        end else if ((1'b1 == ap_condition_704)) begin
            addrCountME_3_7_V_fu_418 <= addrCountME_3_0_V_2_fu_2152_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_0_V_fu_422 <= 7'd0;
        end else if ((1'b1 == ap_condition_710)) begin
            addrCountME_4_0_V_fu_422 <= addrCountME_4_0_V_2_fu_2295_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_1_V_fu_426 <= 7'd0;
        end else if ((1'b1 == ap_condition_716)) begin
            addrCountME_4_1_V_fu_426 <= addrCountME_4_0_V_2_fu_2295_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_2_V_fu_430 <= 7'd0;
        end else if ((1'b1 == ap_condition_721)) begin
            addrCountME_4_2_V_fu_430 <= addrCountME_4_0_V_2_fu_2295_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_3_V_fu_434 <= 7'd0;
        end else if ((1'b1 == ap_condition_726)) begin
            addrCountME_4_3_V_fu_434 <= addrCountME_4_0_V_2_fu_2295_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_4_V_fu_438 <= 7'd0;
        end else if ((1'b1 == ap_condition_731)) begin
            addrCountME_4_4_V_fu_438 <= addrCountME_4_0_V_2_fu_2295_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_5_V_fu_442 <= 7'd0;
        end else if ((1'b1 == ap_condition_736)) begin
            addrCountME_4_5_V_fu_442 <= addrCountME_4_0_V_2_fu_2295_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_6_V_fu_446 <= 7'd0;
        end else if ((1'b1 == ap_condition_741)) begin
            addrCountME_4_6_V_fu_446 <= addrCountME_4_0_V_2_fu_2295_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_7_V_fu_450 <= 7'd0;
        end else if ((1'b1 == ap_condition_746)) begin
            addrCountME_4_7_V_fu_450 <= addrCountME_4_0_V_2_fu_2295_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_0_V_fu_454 <= 7'd0;
        end else if ((1'b1 == ap_condition_752)) begin
            addrCountME_5_0_V_fu_454 <= addrCountME_5_0_V_2_fu_2438_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_1_V_fu_458 <= 7'd0;
        end else if ((1'b1 == ap_condition_758)) begin
            addrCountME_5_1_V_fu_458 <= addrCountME_5_0_V_2_fu_2438_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_2_V_fu_462 <= 7'd0;
        end else if ((1'b1 == ap_condition_763)) begin
            addrCountME_5_2_V_fu_462 <= addrCountME_5_0_V_2_fu_2438_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_3_V_fu_466 <= 7'd0;
        end else if ((1'b1 == ap_condition_768)) begin
            addrCountME_5_3_V_fu_466 <= addrCountME_5_0_V_2_fu_2438_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_4_V_fu_470 <= 7'd0;
        end else if ((1'b1 == ap_condition_773)) begin
            addrCountME_5_4_V_fu_470 <= addrCountME_5_0_V_2_fu_2438_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_5_V_fu_474 <= 7'd0;
        end else if ((1'b1 == ap_condition_778)) begin
            addrCountME_5_5_V_fu_474 <= addrCountME_5_0_V_2_fu_2438_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_6_V_fu_478 <= 7'd0;
        end else if ((1'b1 == ap_condition_783)) begin
            addrCountME_5_6_V_fu_478 <= addrCountME_5_0_V_2_fu_2438_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_7_V_fu_482 <= 7'd0;
        end else if ((1'b1 == ap_condition_788)) begin
            addrCountME_5_7_V_fu_482 <= addrCountME_5_0_V_2_fu_2438_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_0_V_fu_486 <= 7'd0;
        end else if ((1'b1 == ap_condition_794)) begin
            addrCountME_6_0_V_fu_486 <= addrCountME_6_0_V_2_fu_2581_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_1_V_fu_490 <= 7'd0;
        end else if ((1'b1 == ap_condition_800)) begin
            addrCountME_6_1_V_fu_490 <= addrCountME_6_0_V_2_fu_2581_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_2_V_fu_494 <= 7'd0;
        end else if ((1'b1 == ap_condition_805)) begin
            addrCountME_6_2_V_fu_494 <= addrCountME_6_0_V_2_fu_2581_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_3_V_fu_498 <= 7'd0;
        end else if ((1'b1 == ap_condition_810)) begin
            addrCountME_6_3_V_fu_498 <= addrCountME_6_0_V_2_fu_2581_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_4_V_fu_502 <= 7'd0;
        end else if ((1'b1 == ap_condition_815)) begin
            addrCountME_6_4_V_fu_502 <= addrCountME_6_0_V_2_fu_2581_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_5_V_fu_506 <= 7'd0;
        end else if ((1'b1 == ap_condition_820)) begin
            addrCountME_6_5_V_fu_506 <= addrCountME_6_0_V_2_fu_2581_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_6_V_fu_510 <= 7'd0;
        end else if ((1'b1 == ap_condition_825)) begin
            addrCountME_6_6_V_fu_510 <= addrCountME_6_0_V_2_fu_2581_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_7_V_fu_514 <= 7'd0;
        end else if ((1'b1 == ap_condition_830)) begin
            addrCountME_6_7_V_fu_514 <= addrCountME_6_0_V_2_fu_2581_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_0_V_fu_518 <= 7'd0;
        end else if ((1'b1 == ap_condition_836)) begin
            addrCountME_7_0_V_fu_518 <= addrCountME_7_0_V_2_fu_2724_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_1_V_fu_522 <= 7'd0;
        end else if ((1'b1 == ap_condition_842)) begin
            addrCountME_7_1_V_fu_522 <= addrCountME_7_0_V_2_fu_2724_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_2_V_fu_526 <= 7'd0;
        end else if ((1'b1 == ap_condition_847)) begin
            addrCountME_7_2_V_fu_526 <= addrCountME_7_0_V_2_fu_2724_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_3_V_fu_530 <= 7'd0;
        end else if ((1'b1 == ap_condition_852)) begin
            addrCountME_7_3_V_fu_530 <= addrCountME_7_0_V_2_fu_2724_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_4_V_fu_534 <= 7'd0;
        end else if ((1'b1 == ap_condition_857)) begin
            addrCountME_7_4_V_fu_534 <= addrCountME_7_0_V_2_fu_2724_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_5_V_fu_538 <= 7'd0;
        end else if ((1'b1 == ap_condition_862)) begin
            addrCountME_7_5_V_fu_538 <= addrCountME_7_0_V_2_fu_2724_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_6_V_fu_542 <= 7'd0;
        end else if ((1'b1 == ap_condition_867)) begin
            addrCountME_7_6_V_fu_542 <= addrCountME_7_0_V_2_fu_2724_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3582_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_7_V_fu_546 <= 7'd0;
        end else if ((1'b1 == ap_condition_872)) begin
            addrCountME_7_7_V_fu_546 <= addrCountME_7_0_V_2_fu_2724_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_773_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_bx_V7_phi_reg_978 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_bx_V7_phi_reg_978 <= ap_phi_reg_pp0_iter0_bx_V7_phi_reg_978;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_773_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_0_V_1_phi_reg_954 <= nInputs_0_V_1_fu_1055_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_0_V_1_phi_reg_954 <= ap_phi_reg_pp0_iter0_nInputs_0_V_1_phi_reg_954;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_773_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_1_V_phi_reg_942 <= nInputs_1_V_fu_1069_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_1_V_phi_reg_942 <= ap_phi_reg_pp0_iter0_nInputs_1_V_phi_reg_942;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_773_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_V_0_02_reg_922 <= nInputs_0_V_1_fu_1055_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_V_0_02_reg_922 <= ap_phi_reg_pp0_iter0_nInputs_V_0_02_reg_922;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_773_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_V_1_01_reg_932 <= nInputs_1_V_fu_1069_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_V_1_01_reg_932 <= ap_phi_reg_pp0_iter0_nInputs_V_1_01_reg_932;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_773_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_phi_reg_966 <= trunc_ln209_fu_1051_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_phi_reg_966 <= ap_phi_reg_pp0_iter0_p_phi_reg_966;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_773_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_what2_4_reg_912 <= p_Result_12_1_fu_1083_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_what2_4_reg_912 <= ap_phi_reg_pp0_iter0_p_what2_4_reg_912;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_339)) begin
        if ((do_init_reg_769 == 1'd0)) begin
            bx_V7_phi_reg_978 <= ap_phi_mux_bx_V7_rewind_phi_fu_846_p6;
        end else if ((1'b1 == 1'b1)) begin
            bx_V7_phi_reg_978 <= ap_phi_reg_pp0_iter1_bx_V7_phi_reg_978;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3578 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_769 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_769 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_339)) begin
        if ((do_init_reg_769 == 1'd0)) begin
            nInputs_0_V_1_phi_reg_954 <= ap_phi_mux_nInputs_0_V_1_rewind_phi_fu_818_p6;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_0_V_1_phi_reg_954 <= ap_phi_reg_pp0_iter1_nInputs_0_V_1_phi_reg_954;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_339)) begin
        if ((do_init_reg_769 == 1'd0)) begin
            nInputs_1_V_phi_reg_942 <= ap_phi_mux_nInputs_1_V_rewind_phi_fu_804_p6;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_1_V_phi_reg_942 <= ap_phi_reg_pp0_iter1_nInputs_1_V_phi_reg_942;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_fu_1107_p2 == 1'd0) & (noStubsLeft_fu_1113_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_fu_1113_p2 == 1'd0) & (icmp_ln615_fu_1107_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        nInputs_V_0_3_reg_1005 <= nInputs_1_V_5_fu_1227_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_fu_1107_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nInputs_V_0_3_reg_1005 <= ap_phi_mux_nInputs_V_0_02_phi_fu_925_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nInputs_V_0_3_reg_1005 <= ap_phi_reg_pp0_iter1_nInputs_V_0_3_reg_1005;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_fu_1107_p2 == 1'd0) & (noStubsLeft_fu_1113_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_fu_1113_p2 == 1'd0) & (icmp_ln615_fu_1107_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        nInputs_V_1_3_reg_991 <= nInputs_1_V_4_fu_1217_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_fu_1107_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nInputs_V_1_3_reg_991 <= ap_phi_mux_nInputs_V_1_01_phi_fu_935_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nInputs_V_1_3_reg_991 <= ap_phi_reg_pp0_iter1_nInputs_V_1_3_reg_991;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3578_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_05_reg_898 <= p_068_2_i_reg_1033;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3578_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_05_reg_898 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_fu_1107_p2 == 1'd0) & (noStubsLeft_fu_1113_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_fu_1113_p2 == 1'd0) & (icmp_ln615_fu_1107_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_068_2_i_reg_1033 <= read_addr_V_1_fu_1265_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_fu_1107_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_068_2_i_reg_1033 <= ap_phi_mux_p_05_phi_fu_902_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_068_2_i_reg_1033 <= ap_phi_reg_pp0_iter1_p_068_2_i_reg_1033;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_339)) begin
        if ((do_init_reg_769 == 1'd0)) begin
            p_phi_reg_966 <= ap_phi_mux_p_rewind_phi_fu_832_p6;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_966 <= ap_phi_reg_pp0_iter1_p_phi_reg_966;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_fu_1107_p2 == 1'd0) & (noStubsLeft_fu_1113_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_fu_1113_p2 == 1'd0) & (icmp_ln615_fu_1107_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_what2_s_reg_1019 <= hasStubs_V_1_fu_1237_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_fu_1107_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_what2_s_reg_1019 <= ap_phi_mux_p_what2_4_phi_fu_915_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_what2_s_reg_1019 <= ap_phi_reg_pp0_iter1_p_what2_s_reg_1019;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3578 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        val_assign6_reg_785 <= i_reg_3573;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        val_assign6_reg_785 <= 8'd255;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter2_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter2_reg == 1'd0))) begin
        bend_V_reg_3638 <= bend_V_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        bend_V_reg_3638_pp0_iter4_reg <= bend_V_reg_3638;
        bx_V7_phi_reg_978_pp0_iter2_reg <= bx_V7_phi_reg_978;
        bx_V7_phi_reg_978_pp0_iter3_reg <= bx_V7_phi_reg_978_pp0_iter2_reg;
        bx_V7_phi_reg_978_pp0_iter4_reg <= bx_V7_phi_reg_978_pp0_iter3_reg;
        icmp_ln609_reg_3578_pp0_iter2_reg <= icmp_ln609_reg_3578_pp0_iter1_reg;
        icmp_ln609_reg_3578_pp0_iter3_reg <= icmp_ln609_reg_3578_pp0_iter2_reg;
        icmp_ln609_reg_3578_pp0_iter4_reg <= icmp_ln609_reg_3578_pp0_iter3_reg;
        icmp_ln615_reg_3582_pp0_iter2_reg <= icmp_ln615_reg_3582;
        icmp_ln615_reg_3582_pp0_iter3_reg <= icmp_ln615_reg_3582_pp0_iter2_reg;
        icmp_ln615_reg_3582_pp0_iter4_reg <= icmp_ln615_reg_3582_pp0_iter3_reg;
        icmp_ln643_reg_3592_pp0_iter2_reg <= icmp_ln643_reg_3592;
        noStubsLeft_reg_3586_pp0_iter2_reg <= noStubsLeft_reg_3586;
        noStubsLeft_reg_3586_pp0_iter3_reg <= noStubsLeft_reg_3586_pp0_iter2_reg;
        noStubsLeft_reg_3586_pp0_iter4_reg <= noStubsLeft_reg_3586_pp0_iter3_reg;
        or_ln631_reg_3627_pp0_iter4_reg <= or_ln631_reg_3627;
        p_Val2_1_reg_3621_pp0_iter4_reg <= p_Val2_1_reg_3621;
        trunc_ln301_reg_3614_pp0_iter2_reg <= trunc_ln301_reg_3614;
        trunc_ln301_reg_3614_pp0_iter3_reg <= trunc_ln301_reg_3614_pp0_iter2_reg;
        trunc_ln301_reg_3614_pp0_iter4_reg <= trunc_ln301_reg_3614_pp0_iter3_reg;
        trunc_ln57_reg_3609_pp0_iter2_reg <= trunc_ln57_reg_3609;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3578_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bx_V7_rewind_reg_842 <= bx_V7_phi_reg_978;
        nInputs_0_V_1_rewind_reg_814 <= nInputs_0_V_1_phi_reg_954;
        nInputs_1_V_rewind_reg_800 <= nInputs_1_V_phi_reg_942;
        nInputs_V_0_02_rewind_reg_884 <= nInputs_V_0_3_reg_1005;
        nInputs_V_1_01_rewind_reg_870 <= nInputs_V_1_3_reg_991;
        p_rewind_reg_828 <= p_phi_reg_966;
        p_what2_4_rewind_reg_856 <= p_what2_s_reg_1019;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V7_phi_reg_978_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_3573 <= i_fu_1091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln609_reg_3578 <= icmp_ln609_fu_1101_p2;
        icmp_ln609_reg_3578_pp0_iter1_reg <= icmp_ln609_reg_3578;
        icmp_ln615_reg_3582 <= icmp_ln615_fu_1107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln643_reg_3592 <= icmp_ln643_fu_1141_p2;
        noStubsLeft_reg_3586 <= noStubsLeft_fu_1113_p2;
        trunc_ln57_reg_3609 <= trunc_ln57_fu_1161_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter3_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter3_reg == 1'd0))) begin
        iphivm_V_reg_3658 <= {{phiCorr_V_fu_1450_p3[16:12]}};
        tmp_V_reg_3664 <= {{phiCorr_V_fu_1450_p3[16:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_reg_3582_pp0_iter2_reg == 1'd0))) begin
        or_ln631_reg_3627 <= or_ln631_fu_1309_p2;
        p_Val2_1_reg_3621 <= p_Val2_1_fu_1301_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter3_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter3_reg == 1'd0) & (or_ln631_reg_3627 == 1'd1))) begin
        p_Result_i6_i_reg_3653 <= {{phiCorr_V_fu_1450_p3[11:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_reg_3582_pp0_iter2_reg == 1'd0) & (noStubsLeft_reg_3586_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter2_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        stub_data_V_0153_fu_290 <= p_Val2_1_fu_1301_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_fu_1113_p2 == 1'd0) & (icmp_ln615_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln301_reg_3614 <= trunc_ln301_fu_1275_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3578_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3578_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_bx_V7_rewind_phi_fu_846_p6 = bx_V7_phi_reg_978;
    end else begin
        ap_phi_mux_bx_V7_rewind_phi_fu_846_p6 = bx_V7_rewind_reg_842;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_345)) begin
        if ((icmp_ln609_reg_3578 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_773_p6 = 1'd1;
        end else if ((icmp_ln609_reg_3578 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_773_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_773_p6 = do_init_reg_769;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_773_p6 = do_init_reg_769;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3578_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_0_V_1_rewind_phi_fu_818_p6 = nInputs_0_V_1_phi_reg_954;
    end else begin
        ap_phi_mux_nInputs_0_V_1_rewind_phi_fu_818_p6 = nInputs_0_V_1_rewind_reg_814;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3578_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_1_V_rewind_phi_fu_804_p6 = nInputs_1_V_phi_reg_942;
    end else begin
        ap_phi_mux_nInputs_1_V_rewind_phi_fu_804_p6 = nInputs_1_V_rewind_reg_800;
    end
end

always @ (*) begin
    if ((do_init_reg_769 == 1'd0)) begin
        ap_phi_mux_nInputs_V_0_02_phi_fu_925_p4 = ap_phi_mux_nInputs_V_0_02_rewind_phi_fu_888_p6;
    end else begin
        ap_phi_mux_nInputs_V_0_02_phi_fu_925_p4 = ap_phi_reg_pp0_iter1_nInputs_V_0_02_reg_922;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3578_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_V_0_02_rewind_phi_fu_888_p6 = nInputs_V_0_3_reg_1005;
    end else begin
        ap_phi_mux_nInputs_V_0_02_rewind_phi_fu_888_p6 = nInputs_V_0_02_rewind_reg_884;
    end
end

always @ (*) begin
    if ((do_init_reg_769 == 1'd0)) begin
        ap_phi_mux_nInputs_V_1_01_phi_fu_935_p4 = ap_phi_mux_nInputs_V_1_01_rewind_phi_fu_874_p6;
    end else begin
        ap_phi_mux_nInputs_V_1_01_phi_fu_935_p4 = ap_phi_reg_pp0_iter1_nInputs_V_1_01_reg_932;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3578_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_V_1_01_rewind_phi_fu_874_p6 = nInputs_V_1_3_reg_991;
    end else begin
        ap_phi_mux_nInputs_V_1_01_rewind_phi_fu_874_p6 = nInputs_V_1_01_rewind_reg_870;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln609_reg_3578_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_05_phi_fu_902_p6 = 7'd0;
        end else if ((icmp_ln609_reg_3578_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_05_phi_fu_902_p6 = p_068_2_i_reg_1033;
        end else begin
            ap_phi_mux_p_05_phi_fu_902_p6 = p_05_reg_898;
        end
    end else begin
        ap_phi_mux_p_05_phi_fu_902_p6 = p_05_reg_898;
    end
end

always @ (*) begin
    if ((do_init_reg_769 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_970_p4 = ap_phi_mux_p_rewind_phi_fu_832_p6;
    end else begin
        ap_phi_mux_p_phi_phi_fu_970_p4 = ap_phi_reg_pp0_iter1_p_phi_reg_966;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3578_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_p_rewind_phi_fu_832_p6 = p_phi_reg_966;
    end else begin
        ap_phi_mux_p_rewind_phi_fu_832_p6 = p_rewind_reg_828;
    end
end

always @ (*) begin
    if ((do_init_reg_769 == 1'd0)) begin
        ap_phi_mux_p_what2_4_phi_fu_915_p4 = ap_phi_mux_p_what2_4_rewind_phi_fu_860_p6;
    end else begin
        ap_phi_mux_p_what2_4_phi_fu_915_p4 = ap_phi_reg_pp0_iter1_p_what2_4_reg_912;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3578_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_p_what2_4_rewind_phi_fu_860_p6 = p_what2_s_reg_1019;
    end else begin
        ap_phi_mux_p_what2_4_rewind_phi_fu_860_p6 = p_what2_4_rewind_reg_856;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_345)) begin
        if ((icmp_ln609_reg_3578 == 1'd1)) begin
            ap_phi_mux_val_assign6_phi_fu_789_p6 = 8'd255;
        end else if ((icmp_ln609_reg_3578 == 1'd0)) begin
            ap_phi_mux_val_assign6_phi_fu_789_p6 = i_reg_3573;
        end else begin
            ap_phi_mux_val_assign6_phi_fu_789_p6 = val_assign6_reg_785;
        end
    end else begin
        ap_phi_mux_val_assign6_phi_fu_789_p6 = val_assign6_reg_785;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_fu_1101_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3578_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        lut_1_ce0 = 1'b1;
    end else begin
        lut_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        lut_1_ce1 = 1'b1;
    end else begin
        lut_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_ce0 = 1'b1;
    end else begin
        lut_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesAS_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesAS_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesAS_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesAS_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (icmp_ln77_fu_1690_p2 == 1'd1) & (or_ln720_fu_1638_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (icmp_ln77_1_fu_1833_p2 == 1'd1) & (or_ln720_1_fu_1781_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_1_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (icmp_ln77_2_fu_1976_p2 == 1'd1) & (or_ln720_2_fu_1924_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_2_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_2_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (icmp_ln77_3_fu_2119_p2 == 1'd1) & (or_ln720_3_fu_2067_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_3_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_3_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (icmp_ln77_4_fu_2262_p2 == 1'd1) & (or_ln720_4_fu_2210_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_4_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_4_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (icmp_ln77_5_fu_2405_p2 == 1'd1) & (or_ln720_5_fu_2353_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_5_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (icmp_ln77_6_fu_2548_p2 == 1'd1) & (or_ln720_6_fu_2496_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_6_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_6_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (icmp_ln77_7_fu_2691_p2 == 1'd1) & (or_ln720_7_fu_2639_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_7_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_7_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_1_fu_1847_p2 = (tmp_3_fu_1811_p10 + shl_ln1352_1_fu_1839_p3);

assign add_ln1353_2_fu_1990_p2 = (tmp_5_fu_1954_p10 + shl_ln1352_2_fu_1982_p3);

assign add_ln1353_3_fu_2133_p2 = (tmp_7_fu_2097_p10 + shl_ln1352_3_fu_2125_p3);

assign add_ln1353_4_fu_2276_p2 = (tmp_9_fu_2240_p10 + shl_ln1352_4_fu_2268_p3);

assign add_ln1353_5_fu_2419_p2 = (tmp_11_fu_2383_p10 + shl_ln1352_5_fu_2411_p3);

assign add_ln1353_6_fu_2562_p2 = (tmp_13_fu_2526_p10 + shl_ln1352_6_fu_2554_p3);

assign add_ln1353_7_fu_2705_p2 = (tmp_15_fu_2669_p10 + shl_ln1352_7_fu_2697_p3);

assign add_ln1353_fu_1704_p2 = (tmp_1_fu_1668_p10 + shl_ln_fu_1696_p3);

assign addrCountME_0_0_V_2_fu_1723_p2 = (tmp_1_fu_1668_p10 + 7'd1);

assign addrCountME_1_0_V_2_fu_1866_p2 = (tmp_3_fu_1811_p10 + 7'd1);

assign addrCountME_2_0_V_2_fu_2009_p2 = (tmp_5_fu_1954_p10 + 7'd1);

assign addrCountME_3_0_V_2_fu_2152_p2 = (tmp_7_fu_2097_p10 + 7'd1);

assign addrCountME_4_0_V_2_fu_2295_p2 = (tmp_9_fu_2240_p10 + 7'd1);

assign addrCountME_5_0_V_2_fu_2438_p2 = (tmp_11_fu_2383_p10 + 7'd1);

assign addrCountME_6_0_V_2_fu_2581_p2 = (tmp_13_fu_2526_p10 + 7'd1);

assign addrCountME_7_0_V_2_fu_2724_p2 = (tmp_15_fu_2669_p10 + 7'd1);

assign and_ln57_fu_1289_p2 = (trunc_ln57_reg_3609_pp0_iter2_reg & icmp_ln643_reg_3592_pp0_iter2_reg);

assign and_ln631_fu_1253_p2 = (xor_ln631_fu_1247_p2 & resetNext_fu_1173_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = (bx_o_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_339 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_345 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_49 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_518 = ((select_ln631_fu_1604_p3 == 3'd0) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1638_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_528 = ((select_ln631_fu_1604_p3 == 3'd1) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1638_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_535 = ((select_ln631_fu_1604_p3 == 3'd2) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1638_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_542 = ((select_ln631_fu_1604_p3 == 3'd3) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1638_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_549 = ((select_ln631_fu_1604_p3 == 3'd4) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1638_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_556 = ((select_ln631_fu_1604_p3 == 3'd5) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1638_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_563 = ((select_ln631_fu_1604_p3 == 3'd6) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1638_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_570 = ((select_ln631_fu_1604_p3 == 3'd7) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1638_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_577 = ((select_ln631_fu_1604_p3 == 3'd0) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1781_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_584 = ((select_ln631_fu_1604_p3 == 3'd1) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1781_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_590 = ((select_ln631_fu_1604_p3 == 3'd2) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1781_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_596 = ((select_ln631_fu_1604_p3 == 3'd3) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1781_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_602 = ((select_ln631_fu_1604_p3 == 3'd4) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1781_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_608 = ((select_ln631_fu_1604_p3 == 3'd5) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1781_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_614 = ((select_ln631_fu_1604_p3 == 3'd6) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1781_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_620 = ((select_ln631_fu_1604_p3 == 3'd7) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1781_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_626 = ((select_ln631_fu_1604_p3 == 3'd0) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_1924_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_632 = ((select_ln631_fu_1604_p3 == 3'd1) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_1924_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_637 = ((select_ln631_fu_1604_p3 == 3'd2) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_1924_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_642 = ((select_ln631_fu_1604_p3 == 3'd3) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_1924_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_647 = ((select_ln631_fu_1604_p3 == 3'd4) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_1924_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_652 = ((select_ln631_fu_1604_p3 == 3'd5) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_1924_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_657 = ((select_ln631_fu_1604_p3 == 3'd6) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_1924_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_662 = ((select_ln631_fu_1604_p3 == 3'd7) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_1924_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_668 = ((select_ln631_fu_1604_p3 == 3'd0) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2067_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_674 = ((select_ln631_fu_1604_p3 == 3'd1) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2067_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_679 = ((select_ln631_fu_1604_p3 == 3'd2) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2067_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_684 = ((select_ln631_fu_1604_p3 == 3'd3) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2067_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_689 = ((select_ln631_fu_1604_p3 == 3'd4) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2067_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_694 = ((select_ln631_fu_1604_p3 == 3'd5) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2067_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_699 = ((select_ln631_fu_1604_p3 == 3'd6) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2067_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_704 = ((select_ln631_fu_1604_p3 == 3'd7) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2067_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_710 = ((select_ln631_fu_1604_p3 == 3'd0) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2210_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_716 = ((select_ln631_fu_1604_p3 == 3'd1) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2210_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_721 = ((select_ln631_fu_1604_p3 == 3'd2) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2210_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_726 = ((select_ln631_fu_1604_p3 == 3'd3) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2210_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_731 = ((select_ln631_fu_1604_p3 == 3'd4) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2210_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_736 = ((select_ln631_fu_1604_p3 == 3'd5) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2210_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_741 = ((select_ln631_fu_1604_p3 == 3'd6) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2210_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_746 = ((select_ln631_fu_1604_p3 == 3'd7) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2210_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_752 = ((select_ln631_fu_1604_p3 == 3'd0) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2353_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_758 = ((select_ln631_fu_1604_p3 == 3'd1) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2353_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_763 = ((select_ln631_fu_1604_p3 == 3'd2) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2353_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_768 = ((select_ln631_fu_1604_p3 == 3'd3) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2353_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_773 = ((select_ln631_fu_1604_p3 == 3'd4) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2353_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_778 = ((select_ln631_fu_1604_p3 == 3'd5) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2353_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_783 = ((select_ln631_fu_1604_p3 == 3'd6) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2353_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_788 = ((select_ln631_fu_1604_p3 == 3'd7) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2353_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_794 = ((select_ln631_fu_1604_p3 == 3'd0) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2496_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_800 = ((select_ln631_fu_1604_p3 == 3'd1) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2496_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_805 = ((select_ln631_fu_1604_p3 == 3'd2) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2496_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_810 = ((select_ln631_fu_1604_p3 == 3'd3) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2496_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_815 = ((select_ln631_fu_1604_p3 == 3'd4) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2496_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_820 = ((select_ln631_fu_1604_p3 == 3'd5) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2496_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_825 = ((select_ln631_fu_1604_p3 == 3'd6) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2496_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_830 = ((select_ln631_fu_1604_p3 == 3'd7) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2496_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_836 = ((select_ln631_fu_1604_p3 == 3'd0) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2639_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_842 = ((select_ln631_fu_1604_p3 == 3'd1) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2639_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_847 = ((select_ln631_fu_1604_p3 == 3'd2) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2639_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_852 = ((select_ln631_fu_1604_p3 == 3'd3) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2639_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_857 = ((select_ln631_fu_1604_p3 == 3'd4) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2639_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_862 = ((select_ln631_fu_1604_p3 == 3'd5) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2639_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_867 = ((select_ln631_fu_1604_p3 == 3'd6) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2639_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_872 = ((select_ln631_fu_1604_p3 == 3'd7) & (noStubsLeft_reg_3586_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3582_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2639_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V7_phi_reg_978 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_0_V_1_phi_reg_954 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_1_V_phi_reg_942 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_V_0_02_reg_922 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_V_1_01_reg_932 = 'bx;

assign ap_phi_reg_pp0_iter0_p_phi_reg_966 = 'bx;

assign ap_phi_reg_pp0_iter0_p_what2_4_reg_912 = 'bx;

assign ap_phi_reg_pp0_iter1_nInputs_V_0_3_reg_1005 = 'bx;

assign ap_phi_reg_pp0_iter1_nInputs_V_1_3_reg_991 = 'bx;

assign ap_phi_reg_pp0_iter1_p_068_2_i_reg_1033 = 'bx;

assign ap_phi_reg_pp0_iter1_p_what2_s_reg_1019 = 'bx;

assign bend_V_fu_1323_p1 = p_Val2_1_fu_1301_p3[3:0];

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign finebinindex_V_fu_1384_p2 = (or_ln_i1_fu_1376_p3 ^ 11'd1024);

assign hasStubs_V_1_fu_1237_p3 = ((noStubsLeft_fu_1113_p2[0:0] === 1'b1) ? 2'd0 : p_Result_s_fu_1185_p4);

assign i_fu_1091_p2 = (8'd1 + ap_phi_mux_val_assign6_phi_fu_789_p6);

assign icmp_ln232_fu_1545_p2 = ((minus_V_fu_1535_p4 > iphivm_V_reg_3658) ? 1'b1 : 1'b0);

assign icmp_ln234_fu_1558_p2 = ((plus_V_fu_1520_p4 < iphivm_V_reg_3658) ? 1'b1 : 1'b0);

assign icmp_ln609_fu_1101_p2 = ((trunc_ln609_fu_1097_p1 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln615_fu_1107_p2 = ((val_assign6_reg_785 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln643_fu_1141_p2 = ((tmp_16_fu_1131_p4 == 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln720_10_fu_2341_p2 = ((ivmMinus_fu_1550_p3 == 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln720_11_fu_2347_p2 = ((ivmPlus_fu_1563_p3 == 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln720_12_fu_2484_p2 = ((ivmMinus_fu_1550_p3 == 5'd14) ? 1'b1 : 1'b0);

assign icmp_ln720_13_fu_2490_p2 = ((ivmPlus_fu_1563_p3 == 5'd14) ? 1'b1 : 1'b0);

assign icmp_ln720_14_fu_2627_p2 = ((ivmMinus_fu_1550_p3 == 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln720_15_fu_2633_p2 = ((ivmPlus_fu_1563_p3 == 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln720_1_fu_1632_p2 = ((ivmPlus_fu_1563_p3 == 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln720_2_fu_1769_p2 = ((ivmMinus_fu_1550_p3 == 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln720_3_fu_1775_p2 = ((ivmPlus_fu_1563_p3 == 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln720_4_fu_1912_p2 = ((ivmMinus_fu_1550_p3 == 5'd10) ? 1'b1 : 1'b0);

assign icmp_ln720_5_fu_1918_p2 = ((ivmPlus_fu_1563_p3 == 5'd10) ? 1'b1 : 1'b0);

assign icmp_ln720_6_fu_2055_p2 = ((ivmMinus_fu_1550_p3 == 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln720_7_fu_2061_p2 = ((ivmPlus_fu_1563_p3 == 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln720_8_fu_2198_p2 = ((ivmMinus_fu_1550_p3 == 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln720_9_fu_2204_p2 = ((ivmPlus_fu_1563_p3 == 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln720_fu_1626_p2 = ((ivmMinus_fu_1550_p3 == 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln77_1_fu_1833_p2 = ((tmp_3_fu_1811_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_2_fu_1976_p2 = ((tmp_5_fu_1954_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_3_fu_2119_p2 = ((tmp_7_fu_2097_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_4_fu_2262_p2 = ((tmp_9_fu_2240_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_5_fu_2405_p2 = ((tmp_11_fu_2383_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_6_fu_2548_p2 = ((tmp_13_fu_2526_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_7_fu_2691_p2 = ((tmp_15_fu_2669_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_1690_p2 = ((tmp_1_fu_1668_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln841_1_fu_1077_p2 = ((nInputs_1_V_fu_1069_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln841_fu_1063_p2 = ((nInputs_0_V_1_fu_1055_p3 != 7'd0) ? 1'b1 : 1'b0);

assign indexr_V_fu_1366_p4 = {{ret_V_fu_1327_p2[6:3]}};

assign inputStubs_0_dataarray_data_V_address0 = zext_ln57_fu_1155_p1;

assign inputStubs_1_dataarray_data_V_address0 = zext_ln57_fu_1155_p1;

assign ivmMinus_fu_1550_p3 = ((icmp_ln232_fu_1545_p2[0:0] === 1'b1) ? 5'd0 : minus_V_fu_1535_p4);

assign ivmPlus_fu_1563_p3 = ((icmp_ln234_fu_1558_p2[0:0] === 1'b1) ? 5'd31 : plus_V_fu_1520_p4);

assign lut_1_address0 = 64'd1024;

assign lut_1_address1 = zext_ln544_1_fu_1390_p1;

assign lut_address0 = zext_ln544_fu_1351_p1;


always @ (zext_ln640_fu_1119_p1) begin
    if (zext_ln640_fu_1119_p1[0] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd0;
    end else if (zext_ln640_fu_1119_p1[1] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd1;
    end else if (zext_ln640_fu_1119_p1[2] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd2;
    end else if (zext_ln640_fu_1119_p1[3] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd3;
    end else if (zext_ln640_fu_1119_p1[4] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd4;
    end else if (zext_ln640_fu_1119_p1[5] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd5;
    end else if (zext_ln640_fu_1119_p1[6] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd6;
    end else if (zext_ln640_fu_1119_p1[7] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd7;
    end else if (zext_ln640_fu_1119_p1[8] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd8;
    end else if (zext_ln640_fu_1119_p1[9] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd9;
    end else if (zext_ln640_fu_1119_p1[10] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd10;
    end else if (zext_ln640_fu_1119_p1[11] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd11;
    end else if (zext_ln640_fu_1119_p1[12] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd12;
    end else if (zext_ln640_fu_1119_p1[13] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd13;
    end else if (zext_ln640_fu_1119_p1[14] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd14;
    end else if (zext_ln640_fu_1119_p1[15] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd15;
    end else if (zext_ln640_fu_1119_p1[16] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd16;
    end else if (zext_ln640_fu_1119_p1[17] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd17;
    end else if (zext_ln640_fu_1119_p1[18] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd18;
    end else if (zext_ln640_fu_1119_p1[19] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd19;
    end else if (zext_ln640_fu_1119_p1[20] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd20;
    end else if (zext_ln640_fu_1119_p1[21] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd21;
    end else if (zext_ln640_fu_1119_p1[22] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd22;
    end else if (zext_ln640_fu_1119_p1[23] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd23;
    end else if (zext_ln640_fu_1119_p1[24] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd24;
    end else if (zext_ln640_fu_1119_p1[25] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd25;
    end else if (zext_ln640_fu_1119_p1[26] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd26;
    end else if (zext_ln640_fu_1119_p1[27] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd27;
    end else if (zext_ln640_fu_1119_p1[28] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd28;
    end else if (zext_ln640_fu_1119_p1[29] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd29;
    end else if (zext_ln640_fu_1119_p1[30] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd30;
    end else if (zext_ln640_fu_1119_p1[31] == 1'b1) begin
        mem_index_fu_1123_p3 = 32'd31;
    end else begin
        mem_index_fu_1123_p3 = 32'd32;
    end
end

assign memoriesAS_0_dataarray_data_V_address0 = zext_ln321_fu_1495_p1;

assign memoriesAS_0_dataarray_data_V_d0 = p_Val2_1_reg_3621_pp0_iter4_reg;

assign memoriesME_0_dataarray_data_V_address0 = zext_ln321_1_fu_1718_p1;

assign memoriesME_0_dataarray_data_V_d0 = stubME_data_V_2_fu_1611_p3;

assign memoriesME_1_dataarray_data_V_address0 = zext_ln321_2_fu_1861_p1;

assign memoriesME_1_dataarray_data_V_d0 = stubME_data_V_2_fu_1611_p3;

assign memoriesME_2_dataarray_data_V_address0 = zext_ln321_3_fu_2004_p1;

assign memoriesME_2_dataarray_data_V_d0 = stubME_data_V_2_fu_1611_p3;

assign memoriesME_3_dataarray_data_V_address0 = zext_ln321_4_fu_2147_p1;

assign memoriesME_3_dataarray_data_V_d0 = stubME_data_V_2_fu_1611_p3;

assign memoriesME_4_dataarray_data_V_address0 = zext_ln321_5_fu_2290_p1;

assign memoriesME_4_dataarray_data_V_d0 = stubME_data_V_2_fu_1611_p3;

assign memoriesME_5_dataarray_data_V_address0 = zext_ln321_6_fu_2433_p1;

assign memoriesME_5_dataarray_data_V_d0 = stubME_data_V_2_fu_1611_p3;

assign memoriesME_6_dataarray_data_V_address0 = zext_ln321_7_fu_2576_p1;

assign memoriesME_6_dataarray_data_V_d0 = stubME_data_V_2_fu_1611_p3;

assign memoriesME_7_dataarray_data_V_address0 = zext_ln321_8_fu_2719_p1;

assign memoriesME_7_dataarray_data_V_d0 = stubME_data_V_2_fu_1611_p3;

assign minus_V_fu_1535_p4 = {{tmp_V_7_fu_1530_p2[6:2]}};

assign nInputs_0_V_1_fu_1055_p3 = ((trunc_ln209_fu_1051_p1[0:0] === 1'b1) ? inputStubs_0_nentries_1_V : inputStubs_0_nentries_0_V);

assign nInputs_0_V_fu_1195_p2 = ($signed(7'd127) + $signed(select_ln879_fu_1165_p3));

assign nInputs_1_V_2_fu_1201_p3 = ((trunc_ln57_fu_1161_p1[0:0] === 1'b1) ? nInputs_0_V_fu_1195_p2 : ap_phi_mux_nInputs_V_1_01_phi_fu_935_p4);

assign nInputs_1_V_3_fu_1209_p3 = ((trunc_ln57_fu_1161_p1[0:0] === 1'b1) ? ap_phi_mux_nInputs_V_0_02_phi_fu_925_p4 : nInputs_0_V_fu_1195_p2);

assign nInputs_1_V_4_fu_1217_p3 = ((noStubsLeft_fu_1113_p2[0:0] === 1'b1) ? ap_phi_mux_nInputs_V_1_01_phi_fu_935_p4 : nInputs_1_V_2_fu_1201_p3);

assign nInputs_1_V_5_fu_1227_p3 = ((noStubsLeft_fu_1113_p2[0:0] === 1'b1) ? ap_phi_mux_nInputs_V_0_02_phi_fu_925_p4 : nInputs_1_V_3_fu_1209_p3);

assign nInputs_1_V_fu_1069_p3 = ((trunc_ln209_fu_1051_p1[0:0] === 1'b1) ? inputStubs_1_nentries_1_V : inputStubs_1_nentries_0_V);

assign noStubsLeft_fu_1113_p2 = ((ap_phi_mux_p_what2_4_phi_fu_915_p4 == 2'd0) ? 1'b1 : 1'b0);

assign or_ln631_fu_1309_p2 = (noStubsLeft_reg_3586_pp0_iter2_reg | icmp_ln643_reg_3592_pp0_iter2_reg);

assign or_ln720_1_fu_1781_p2 = (icmp_ln720_3_fu_1775_p2 | icmp_ln720_2_fu_1769_p2);

assign or_ln720_2_fu_1924_p2 = (icmp_ln720_5_fu_1918_p2 | icmp_ln720_4_fu_1912_p2);

assign or_ln720_3_fu_2067_p2 = (icmp_ln720_7_fu_2061_p2 | icmp_ln720_6_fu_2055_p2);

assign or_ln720_4_fu_2210_p2 = (icmp_ln720_9_fu_2204_p2 | icmp_ln720_8_fu_2198_p2);

assign or_ln720_5_fu_2353_p2 = (icmp_ln720_11_fu_2347_p2 | icmp_ln720_10_fu_2341_p2);

assign or_ln720_6_fu_2496_p2 = (icmp_ln720_13_fu_2490_p2 | icmp_ln720_12_fu_2484_p2);

assign or_ln720_7_fu_2639_p2 = (icmp_ln720_15_fu_2633_p2 | icmp_ln720_14_fu_2627_p2);

assign or_ln720_fu_1638_p2 = (icmp_ln720_fu_1626_p2 | icmp_ln720_1_fu_1632_p2);

assign or_ln_i1_fu_1376_p3 = {{tmp_19_fu_1356_p4}, {indexr_V_fu_1366_p4}};

assign p_Repl2_s_fu_1179_p2 = (resetNext_fu_1173_p2 ^ 1'd1);

assign p_Result_12_1_fu_1083_p3 = {{icmp_ln841_1_fu_1077_p2}, {icmp_ln841_fu_1063_p2}};

assign p_Result_1_fu_1504_p5 = {{{{trunc_ln301_reg_3614_pp0_iter4_reg}, {4'd0}}, {3'd0}}, {trunc_ln301_1_fu_1500_p1}};

assign p_Result_2_fu_1575_p5 = {{{{trunc_ln301_reg_3614_pp0_iter4_reg}, {bend_V_reg_3638_pp0_iter4_reg}}, {p_Result_i6_i_reg_3653}}, {trunc_ln301_2_fu_1571_p1}};

always @ (*) begin
    p_Result_s_fu_1185_p4 = ap_phi_mux_p_what2_4_phi_fu_915_p4;
    p_Result_s_fu_1185_p4[mem_index_fu_1123_p3] = |(p_Repl2_s_fu_1179_p2);
end

assign p_Val2_1_fu_1301_p3 = ((noStubsLeft_reg_3586_pp0_iter2_reg[0:0] === 1'b1) ? stub_data_V_0153_fu_290 : select_ln57_fu_1293_p3);

assign phiCorr_V_2_fu_1430_p3 = ((tmp_31_fu_1422_p3[0:0] === 1'b1) ? 18'd0 : trunc_ln1354_fu_1418_p1);

assign phiCorr_V_fu_1450_p3 = ((tmp_32_fu_1438_p3[0:0] === 1'b1) ? 17'd131071 : trunc_ln214_fu_1446_p1);

assign phi_V_fu_1395_p4 = {{p_Val2_1_reg_3621[20:4]}};

assign plus_V_fu_1520_p4 = {{tmp_V_6_fu_1515_p2[6:2]}};

assign rBin_V_fu_1333_p4 = {{ret_V_fu_1327_p2[6:4]}};

assign r_V_fu_1313_p4 = {{p_Val2_1_fu_1301_p3[35:29]}};

assign read_addr_V_1_fu_1265_p3 = ((and_ln631_fu_1253_p2[0:0] === 1'b1) ? 7'd0 : read_addr_V_fu_1259_p2);

assign read_addr_V_fu_1259_p2 = (7'd1 + ap_phi_mux_p_05_phi_fu_902_p6);

assign resetNext_fu_1173_p2 = ((select_ln879_fu_1165_p3 == 7'd1) ? 1'b1 : 1'b0);

assign ret_V_2_fu_1412_p2 = ($signed(zext_ln215_fu_1404_p1) - $signed(sext_ln215_fu_1408_p1));

assign ret_V_fu_1327_p2 = (r_V_fu_1313_p4 ^ 7'd64);

assign select_ln57_fu_1293_p3 = ((and_ln57_fu_1289_p2[0:0] === 1'b1) ? inputStubs_1_dataarray_data_V_q0 : select_ln643_fu_1282_p3);

assign select_ln631_fu_1604_p3 = ((or_ln631_reg_3627_pp0_iter4_reg[0:0] === 1'b1) ? tmp_20_fu_1584_p4 : tmp_21_fu_1594_p4);

assign select_ln643_fu_1282_p3 = ((icmp_ln643_reg_3592_pp0_iter2_reg[0:0] === 1'b1) ? inputStubs_0_dataarray_data_V_q0 : stub_data_V_0153_fu_290);

assign select_ln879_fu_1165_p3 = ((trunc_ln57_fu_1161_p1[0:0] === 1'b1) ? ap_phi_mux_nInputs_V_1_01_phi_fu_935_p4 : ap_phi_mux_nInputs_V_0_02_phi_fu_925_p4);

assign sext_ln215_fu_1408_p1 = $signed(lut_q0);

assign shl_ln1352_1_fu_1839_p3 = {{select_ln631_fu_1604_p3}, {4'd0}};

assign shl_ln1352_2_fu_1982_p3 = {{select_ln631_fu_1604_p3}, {4'd0}};

assign shl_ln1352_3_fu_2125_p3 = {{select_ln631_fu_1604_p3}, {4'd0}};

assign shl_ln1352_4_fu_2268_p3 = {{select_ln631_fu_1604_p3}, {4'd0}};

assign shl_ln1352_5_fu_2411_p3 = {{select_ln631_fu_1604_p3}, {4'd0}};

assign shl_ln1352_6_fu_2554_p3 = {{select_ln631_fu_1604_p3}, {4'd0}};

assign shl_ln1352_7_fu_2697_p3 = {{select_ln631_fu_1604_p3}, {4'd0}};

assign shl_ln_fu_1696_p3 = {{select_ln631_fu_1604_p3}, {4'd0}};

assign stubME_data_V_2_fu_1611_p3 = ((or_ln631_reg_3627_pp0_iter4_reg[0:0] === 1'b1) ? p_Result_2_fu_1575_p5 : p_Result_1_fu_1504_p5);

assign tmp_16_fu_1131_p4 = {{mem_index_fu_1123_p3[31:1]}};

assign tmp_17_fu_1147_p3 = {{ap_phi_mux_p_phi_phi_fu_970_p4}, {ap_phi_mux_p_05_phi_fu_902_p6}};

assign tmp_18_fu_1488_p3 = {{bx_V7_phi_reg_978_pp0_iter4_reg}, {trunc_ln301_reg_3614_pp0_iter4_reg}};

assign tmp_19_fu_1356_p4 = {{p_Val2_1_fu_1301_p3[28:22]}};

assign tmp_20_fu_1584_p4 = {{lut_1_q1[5:3]}};

assign tmp_21_fu_1594_p4 = {{lut_1_q0[5:3]}};

assign tmp_22_fu_1710_p3 = {{bx_V7_phi_reg_978_pp0_iter4_reg}, {add_ln1353_fu_1704_p2}};

assign tmp_23_fu_1853_p3 = {{bx_V7_phi_reg_978_pp0_iter4_reg}, {add_ln1353_1_fu_1847_p2}};

assign tmp_24_fu_1996_p3 = {{bx_V7_phi_reg_978_pp0_iter4_reg}, {add_ln1353_2_fu_1990_p2}};

assign tmp_25_fu_2139_p3 = {{bx_V7_phi_reg_978_pp0_iter4_reg}, {add_ln1353_3_fu_2133_p2}};

assign tmp_26_fu_2282_p3 = {{bx_V7_phi_reg_978_pp0_iter4_reg}, {add_ln1353_4_fu_2276_p2}};

assign tmp_27_fu_2425_p3 = {{bx_V7_phi_reg_978_pp0_iter4_reg}, {add_ln1353_5_fu_2419_p2}};

assign tmp_28_fu_2568_p3 = {{bx_V7_phi_reg_978_pp0_iter4_reg}, {add_ln1353_6_fu_2562_p2}};

assign tmp_29_fu_2711_p3 = {{bx_V7_phi_reg_978_pp0_iter4_reg}, {add_ln1353_7_fu_2705_p2}};

assign tmp_31_fu_1422_p3 = ret_V_2_fu_1412_p2[32'd18];

assign tmp_32_fu_1438_p3 = phiCorr_V_2_fu_1430_p3[32'd17];

assign tmp_V_6_fu_1515_p2 = (7'd1 + tmp_V_reg_3664);

assign tmp_V_7_fu_1530_p2 = ($signed(7'd127) + $signed(tmp_V_reg_3664));

assign tmp_i_i_fu_1343_p3 = {{bend_V_fu_1323_p1}, {rBin_V_fu_1333_p4}};

assign trunc_ln1354_fu_1418_p1 = ret_V_2_fu_1412_p2[17:0];

assign trunc_ln209_fu_1051_p1 = bx_V[0:0];

assign trunc_ln214_fu_1446_p1 = phiCorr_V_2_fu_1430_p3[16:0];

assign trunc_ln301_1_fu_1500_p1 = lut_1_q0[2:0];

assign trunc_ln301_2_fu_1571_p1 = lut_1_q1[2:0];

assign trunc_ln301_fu_1275_p1 = val_assign6_reg_785[6:0];

assign trunc_ln57_fu_1161_p1 = mem_index_fu_1123_p3[0:0];

assign trunc_ln609_fu_1097_p1 = i_fu_1091_p2[6:0];

assign xor_ln631_fu_1247_p2 = (noStubsLeft_fu_1113_p2 ^ 1'd1);

assign zext_ln215_fu_1404_p1 = phi_V_fu_1395_p4;

assign zext_ln321_1_fu_1718_p1 = tmp_22_fu_1710_p3;

assign zext_ln321_2_fu_1861_p1 = tmp_23_fu_1853_p3;

assign zext_ln321_3_fu_2004_p1 = tmp_24_fu_1996_p3;

assign zext_ln321_4_fu_2147_p1 = tmp_25_fu_2139_p3;

assign zext_ln321_5_fu_2290_p1 = tmp_26_fu_2282_p3;

assign zext_ln321_6_fu_2433_p1 = tmp_27_fu_2425_p3;

assign zext_ln321_7_fu_2576_p1 = tmp_28_fu_2568_p3;

assign zext_ln321_8_fu_2719_p1 = tmp_29_fu_2711_p3;

assign zext_ln321_fu_1495_p1 = tmp_18_fu_1488_p3;

assign zext_ln544_1_fu_1390_p1 = finebinindex_V_fu_1384_p2;

assign zext_ln544_fu_1351_p1 = tmp_i_i_fu_1343_p3;

assign zext_ln57_fu_1155_p1 = tmp_17_fu_1147_p3;

assign zext_ln640_fu_1119_p1 = ap_phi_mux_p_what2_4_phi_fu_915_p4;

endmodule //VMRouterTop_L4PHIB
