{"vcs1":{"timestamp_begin":1682304976.719843178, "rt":0.71, "ut":0.23, "st":0.14}}
{"vcselab":{"timestamp_begin":1682304977.466672417, "rt":1.22, "ut":0.20, "st":0.25}}
{"link":{"timestamp_begin":1682304978.715163788, "rt":1.72, "ut":0.07, "st":1.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682304976.427903846}
{"VCS_COMP_START_TIME": 1682304976.427903846}
{"VCS_COMP_END_TIME": 1682304981.029448786}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340896}}
{"stitch_vcselab": {"peak_mem": 238988}}
