/*******************************************************************************
Copyright (C) Altera Corporation

This code and the related documents are Altera copyrighted materials and your
use of them is governed by the express license under which they were provided to
you ("License"). This code and the related documents are provided as is, with no
express or implied warranties other than those that are expressly stated in the
License.
*******************************************************************************/

#include <system.h>
#include <inttypes.h>
#include <stdbool.h>
#include "tx_utils.h"
#include "dp_support.h"
#include "board.h"
#include "intel_axi2cv.h"
#include "alt_types.h"
#include "dptx_app_defs.h"
#include "dptx_formats.h"
#include "btc_dptx_syslib.h"
#include "btc_dptxll_syslib.h"

// Defined in tx_utils.c
extern int new_rx;
extern BYTE tx_edid_data[512];  // Sink EDID

// Global data and state variables

intel_axi2cv_instance axi2cv;
int      res_switch             = 1;
uint32_t dp_tx_status           = 0;
uint32_t output_format          = 0x0;
uint32_t output_format_override = 0x0;
bool     bpc10_support          = false;

#if BITEC_TX_AUX_DEBUG
char auxTxDebugEnable;
static AuxDecoderInstance _gTxAuxInstance;
#endif

unsigned int lt_tx_link_rate;
unsigned int lt_tx_lane_count;

// Parse EDID DTD and update the list of supported formats
void update_supported_formats_from_dtd(const uint8_t* dtd) {
    // Ignore descriptor if not DTD
    if((dtd[0] == 0x0) && (dtd[1] == 0x00))
        return;

    uint32_t pixel_clock = (dtd[0] | (dtd[1] << 8)) * 10000;

    uint32_t width = dtd[2];
    uint32_t h_blanking = dtd[3];
    width = width | ((dtd[4] & 0xf0) << 4);
    h_blanking = h_blanking | ((dtd[4] & 0x0f) << 8);

    uint32_t height = dtd[5];
    uint32_t v_blanking = dtd[6];
    height = height | ((dtd[7] & 0xf0) << 4);
    v_blanking = v_blanking | ((dtd[7] & 0x0f) << 8);

    uint32_t total_pixels = (width + h_blanking) * (height + v_blanking);
    uint32_t frame_rate_frac = ((pixel_clock % total_pixels) * 100) / total_pixels;
    // Frame rate x100 Hz
    uint32_t frame_rate = ((pixel_clock / total_pixels) * 100) + frame_rate_frac;

    // Check and update the app supported formats
    dptx_formats_set_supported(width, height, frame_rate);

}


// Process sink EDID and update list of supported video formats
void process_sink_edid() {

    // Check basic display parameters for 10bpc support
    if(tx_edid_data[EDID_INDEX_BDP_START] & EDID_INDEX_BDP_DIGITAL_INPUT)
        bpc10_support = ((tx_edid_data[EDID_INDEX_BDP_START] & EDID_INDEX_BDP_BIT_DEPTH_MASK) == EDID_INDEX_BDP_BIT_DEPTH_10);

    // Process DTDs in the main block
    for (uint8_t startOfDescriptor = EDID_INDEX_DESCRIPTOR1_START;
        startOfDescriptor <= EDID_INDEX_DESCRIPTOR4_START;
        startOfDescriptor += EDID_INDEX_DESCRIPTOR_SIZE) {
        update_supported_formats_from_dtd(&tx_edid_data[startOfDescriptor]);
    }

    //-- Does the EDID have an extension block?
    bool extBlockPresent = (tx_edid_data[EDID_INDEX_EXT_BLOCK_COUNT] > 0);

    //-- If present, check the checksum on the extension block.
    if (extBlockPresent) {
        const unsigned char* extBlockData = tx_edid_data + EDID_BLOCK_SIZE;
        uint32_t start_of_DTD = extBlockData[EDID_INDEX_EXT_DTD_START];

        //-- DTD must start within the EDID block
        if (start_of_DTD < EDID_BLOCK_SIZE) {
            //-- Loop through the Data Blocks but check that start of DTD indicates having space for
            //them
            if (start_of_DTD > EDID_INDEX_EXT_DB_START) {
                //-
                //- Detailed timing descriptors
                //-
                uint32_t num_of_DTD = extBlockData[EDID_INDEX_EXT_CEA_SUPPORT] & 0x1f;
                const uint8_t* dtd = extBlockData + start_of_DTD;

                for(uint32_t i = 0; i < num_of_DTD; ++i) {
                    update_supported_formats_from_dtd(dtd);
                    dtd += EDID_DTD_SIZE;
                }

                uint32_t dataBlockStart = EDID_INDEX_EXT_DB_START;

                //-- Must stay within the region below the DTD and not go outside the EDID block
                while ((dataBlockStart < start_of_DTD) && (dataBlockStart < EDID_BLOCK_SIZE)) {
                    //-- First byte in a Data Block encodes type and length
                    //--      bit 7..5: Block Type Tag (1 is audio, 2 is video, 3 is vendor specific, 4 is speaker
                    //--                allocation, all other values Reserved)
                    //--      bit 4..0: Total number of bytes in this block following this byte
                    uint8_t dataBlockType = (extBlockData[dataBlockStart] & 0xE0) >> 5;
                    uint8_t dataBlockLength = (extBlockData[dataBlockStart] & 0x1F);  //-- Max length of 31bytes

                    //-- Sanity check on the indicated block length
                    if ((dataBlockStart + dataBlockLength) < EDID_BLOCK_SIZE) {
                        if (dataBlockType == EDID_VIDEO_DATA_BLOCK) {
                            //-- Loop through looking for the VIC codes of interest.
                            //-- Note that we only loop over the indicated block length and this
                            //-- has been verified above.
                            for (int byteLoop = 1; byteLoop <= dataBlockLength; byteLoop++) {
                                uint8_t vic = extBlockData[dataBlockStart + byteLoop] & 0x7F;
                                dptx_formats_set_supported_by_vic(vic);
                            }
                        }

                        if ((dataBlockType == EDID_VENDOR_SPECIFIC_DATA_BLOCK) &&
                            (dataBlockLength >= EDID_INDEX_EXT_VSDB_MIN_LENGTH)) {
                            //-- Look for VSDB data block that defines colour depth
                            if ((extBlockData[dataBlockStart + 1] == 0x03) &&
                                (extBlockData[dataBlockStart + 2] == 0x0C) &&
                                (extBlockData[dataBlockStart + 3] == 0x00)) {
                                //-- Is 10 bpc supported?
                                if ((extBlockData[dataBlockStart + 6] & 0x70) > 0) {
                                    bpc10_support |= true;
                                }
                            }
                        }
                        //-- Already checked that adding the block length (+1) doesn't take us outside the
                        //EDID block
                        //-- Add one to pointer as the block length value does not include the first byte
                        //(header)
                        dataBlockStart += dataBlockLength;
                        dataBlockStart += 1;
                    } else {
                        DPTX_PRINT("EDID: Invalid extended block length\n");
                    }
                }
            }
        } else {
            DPTX_PRINT("EDID: Invalid extended block start\n");
        }
    }

}

void program_cvo_timing(intel_axi2cv_instance* cvo, const cvo_timing_info_t* t) {

    if(cvo && t) {
        intel_axi2cv_set_output_mode(cvo, 0,
            t->interlaced,
            t->sample_count,
            t->f0_line_count,
            t->f1_line_count,
            t->h_front_porch,
            t->h_sync_length,
            t->h_blanking,
            t->v_front_porch,
            t->v_sync_length,
            t->v_blanking,
            t->f0_v_front_porch,
            t->f0_v_sync_length,
            t->f0_v_blanking,
            t->active_picture_line,
            t->f0_v_rising,
            t->field_rising,
            t->field_falling,
            t->h_sync_polarity,
            t->v_sync_polarity
        );
    }

}

uint32_t get_tx_link_rate() {

    return (((IORD(btc_dptx_baseaddr(0), DPTX_REG_TX_CONTROL) >> 21) & 0xff) * 270);

}

int init_dp_tx() {

    int res = 0;
    btc_dptx_syslib_add_tx(0, DP_TX_DP_SOURCE_BASE, DP_TX_DP_SOURCE_IRQ_INTERRUPT_CONTROLLER_ID,
                           DP_TX_DP_SOURCE_IRQ);
    btc_dptx_syslib_init();

    intel_vab_core_base axi2cv_addr_base = (intel_vab_core_base)(DP_TX_DP_SOURCE_BASE + (AXI_OFFSET << 2));

    res = intel_axi2cv_init(&axi2cv, axi2cv_addr_base);

    if(res) {
        DPTX_PRINT("Error initialising AXI2CV\nExiting...");
        return res;
    }

    // Init the source
    bitec_dptx_init();

#if BITEC_TX_AUX_DEBUG
    dp_dump_aux_debug_init(&_gTxAuxInstance, DP_TX_SUBSYSTEM_AUX_TX_DEBUG_FIFO_IN_CSR_BASE, DP_TX_SUBSYSTEM_AUX_TX_DEBUG_FIFO_OUT_BASE, false);
    auxTxDebugEnable=0;
#endif

    lt_tx_link_rate = TX_MAX_LINK_RATE;
    lt_tx_lane_count = TX_MAX_LANE_COUNT;

    // Check if a Sink is readily connected

    unsigned int sr = IORD(btc_dptx_baseaddr(0), DPTX_REG_TX_STATUS);  // Reading SR clears IRQ

    if (sr & 0x04) {
#if BITEC_TX_CAPAB_MST
        btc_dptxll_hpd_change(0, 1);
        pc_fsm = PC_FSM_START;
#else
        btc_dptx_hpd_change(0, 1);
        bitec_dptx_linktrain();
#endif
    }

    BTC_DPTX_ENABLE_HPD_IRQ(0);  // Enable IRQ on HPD changes from the sink

    new_rx = 1;
    return res;

}

void dp_tx_loop () {

    // Serve Syslib periodic tasks
    btc_dptx_syslib_monitor();

#if BITEC_TX_CAPAB_MST
    btc_dptxll_syslib_monitor();
    // Simulate the user MST TX application
    bitec_dptx_pc();
#endif

#if BITEC_TX_AUX_DEBUG
    if (auxTxDebugEnable&1)
        dp_dump_aux_debug(&_gTxAuxInstance);
#endif

    // Check current Tx status and update status register
    uint32_t dp_tx_vid_ena_1b    = IORD(DP_TX_DP_SOURCE_BASE, 0x350) & 0x1;
    uint32_t dp_tx_vid_match_1b  = IORD(DP_TX_DP_SOURCE_BASE, 0x351) & 0x1;
    uint32_t dp_tx_vid_valid_1b  = IORD(DP_TX_DP_SOURCE_BASE, 0x36D) & 0x1;

    uint32_t dp_tx_status_current =  dp_tx_vid_ena_1b   << 2 |
                                        dp_tx_vid_match_1b << 1 |
                                        dp_tx_vid_valid_1b;

    if(dp_tx_status != dp_tx_status_current) {
        dp_tx_status = dp_tx_status_current;
        IOWR(DP_TX_PIO_STATUS_BASE, 0, dp_tx_status);
    }

    // Handle new sink here
    if(new_rx) {
        new_rx = 0;

        dptx_formats_clear_supported();
        bpc10_support = false;

        process_sink_edid();

        // Disable QHD for now. Need correct timing data
        dptx_formats_clear_supported_n(2);
        dptx_formats_clear_supported_n(3);

#ifdef DEBUG
        dptx_formats_print();
#endif /* DEBUG */
        DPTX_PRINT("10bpc: %s\n", bpc10_support ? "Yes" : "No");

        // Update supported formats register
        uint32_t reg_val = 0x0;

        const uint32_t num_supported_formats = dptx_min(dptx_formats_len(), MAX_SUPPORTED_FORMATS);

        for(uint32_t i = 0; i < num_supported_formats; ++i) {
            uint32_t v = (dptx_formats_is_supported(i) ? 1 : 0);
            reg_val |= (v << i);
        }

        if(bpc10_support)
            reg_val |= FORMATS_REG_10BPC;

        IOWR(DP_TX_PIO_SUPPORTD_FMATS_BASE, 0, reg_val);

        res_switch = 1;
    }

    // Check for output format override request
    uint32_t output_format_override_new = IORD(DP_TX_PIO_FORMAT_OVRRIDE_BASE, 0);

    // ToDo: validate output_format_override_new!
    if(output_format_override != output_format_override_new) {
        DPTX_PRINT("Format override: %" PRIx32 "\n", output_format_override_new);
        output_format_override = output_format_override_new;
        res_switch = 1;
    }

    if (res_switch == 1) {
        const video_format_t* format = NULL;
        uint32_t output_format_new = 0x0;

        // Use requested output format if provided
        // otherwise pick the first supported from the list
        uint32_t override_val = output_format_override & FORMATS_REG_MASK;

        if(override_val) {
            uint32_t v = override_val;
            uint32_t idx = 0;

            while((v & 0x1) == 0) {
                ++idx;
                v = v >> 1;
            }

            const video_format_t* f = dptx_formats_get(idx);

            if(f && f->supported) {
                format = f;
                output_format_new = (0x1 << idx);

                if(bpc10_support && (output_format_override & FORMATS_REG_10BPC))
                    output_format_new |= FORMATS_REG_10BPC;
            }
        } else {
            for(uint32_t idx = 0; idx < dptx_formats_len(); ++idx) {
                const video_format_t* f = dptx_formats_get(idx);

                if(f && f->supported) {
                    format = f;
                    output_format_new = (0x1 << idx);

                    if(bpc10_support)
                        output_format_new |= FORMATS_REG_10BPC;

                    break;
                }
            }
        }

        if(!format) {
            uint32_t idx = dptx_formats_get_fallback_idx();
            format = dptx_formats_get(idx);
            output_format_new = (0x1 << idx);
        }

        if(format) {
            DPTX_PRINT("New format: %s\n", format->str);
            program_cvo_timing(&axi2cv, &format->timing);
            board_tx_freq(format->tx_clk);

            /*
                If the sink reports 10bpc support we also need to check
                if the current link rate is highe enough to produce stable
                10 bpc output
            */

            /* Default to 8 bpc */
            uint8_t bpc = 1;

            if(output_format_new & FORMATS_REG_10BPC) {
                const cvo_timing_info_t* timing = &format->timing;

                if(timing) {
                    if((timing->sample_count >= 3840) && (timing->f0_line_count >= 2160) && (format->fps >= 6000)) {
                        const uint32_t link_rate = get_tx_link_rate();

                        if(link_rate >= 8100)
                            bpc = 2; /* 10 bpc output is possible */
                        else
                            output_format_new &= ~(FORMATS_REG_10BPC); // Fall back to 8bpc
                    }
                }
            }

            btc_dptx_set_color_space(0, 0, bpc, 0, 0, 0);
        }

        if(output_format != output_format_new) {
            output_format = output_format_new;
            IOWR(DP_TX_PIO_CURR_FORMAT_BASE, 0, output_format);

            DPTX_PRINT("New format: 0x%08lx\n", output_format);
        }

        res_switch = 0;
    }

}
