// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`


`include "common_cells/assertions.svh"

module astral_padframe_periph_config_reg_top #(
    parameter type reg_req_t = logic,
    parameter type reg_rsp_t = logic,
    parameter int AW = 8
) (
  input clk_i,
  input rst_ni,
  input  reg_req_t reg_req_i,
  output reg_rsp_t reg_rsp_o,
  // To HW
  output astral_padframe_periph_config_reg_pkg::astral_padframe_periph_config_reg2hw_t reg2hw, // Write


  // Config
  input devmode_i // If 1, explicit error return for unmapped register access
);

  import astral_padframe_periph_config_reg_pkg::* ;

  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;

  // Below register interface can be changed
  reg_req_t  reg_intf_req;
  reg_rsp_t  reg_intf_rsp;


  assign reg_intf_req = reg_req_i;
  assign reg_rsp_o = reg_intf_rsp;


  assign reg_we = reg_intf_req.valid & reg_intf_req.write;
  assign reg_re = reg_intf_req.valid & ~reg_intf_req.write;
  assign reg_addr = reg_intf_req.addr;
  assign reg_wdata = reg_intf_req.wdata;
  assign reg_be = reg_intf_req.wstrb;
  assign reg_intf_rsp.rdata = reg_rdata;
  assign reg_intf_rsp.error = reg_error;
  assign reg_intf_rsp.ready = 1'b1;

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = (devmode_i & addrmiss) | wr_err;


  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic [15:0] info_hw_version_qs;
  logic [15:0] info_padcount_qs;
  logic muxed_v_00_cfg_chip2pad_qs;
  logic muxed_v_00_cfg_chip2pad_wd;
  logic muxed_v_00_cfg_chip2pad_we;
  logic muxed_v_00_cfg_input_en_qs;
  logic muxed_v_00_cfg_input_en_wd;
  logic muxed_v_00_cfg_input_en_we;
  logic muxed_v_00_cfg_output_en_qs;
  logic muxed_v_00_cfg_output_en_wd;
  logic muxed_v_00_cfg_output_en_we;
  logic muxed_v_00_cfg_pull_en_qs;
  logic muxed_v_00_cfg_pull_en_wd;
  logic muxed_v_00_cfg_pull_en_we;
  logic muxed_v_00_cfg_pull_sel_qs;
  logic muxed_v_00_cfg_pull_sel_wd;
  logic muxed_v_00_cfg_pull_sel_we;
  logic [2:0] muxed_v_00_mux_sel_qs;
  logic [2:0] muxed_v_00_mux_sel_wd;
  logic muxed_v_00_mux_sel_we;
  logic muxed_v_01_cfg_chip2pad_qs;
  logic muxed_v_01_cfg_chip2pad_wd;
  logic muxed_v_01_cfg_chip2pad_we;
  logic muxed_v_01_cfg_input_en_qs;
  logic muxed_v_01_cfg_input_en_wd;
  logic muxed_v_01_cfg_input_en_we;
  logic muxed_v_01_cfg_output_en_qs;
  logic muxed_v_01_cfg_output_en_wd;
  logic muxed_v_01_cfg_output_en_we;
  logic muxed_v_01_cfg_pull_en_qs;
  logic muxed_v_01_cfg_pull_en_wd;
  logic muxed_v_01_cfg_pull_en_we;
  logic muxed_v_01_cfg_pull_sel_qs;
  logic muxed_v_01_cfg_pull_sel_wd;
  logic muxed_v_01_cfg_pull_sel_we;
  logic [2:0] muxed_v_01_mux_sel_qs;
  logic [2:0] muxed_v_01_mux_sel_wd;
  logic muxed_v_01_mux_sel_we;
  logic muxed_v_02_cfg_chip2pad_qs;
  logic muxed_v_02_cfg_chip2pad_wd;
  logic muxed_v_02_cfg_chip2pad_we;
  logic muxed_v_02_cfg_input_en_qs;
  logic muxed_v_02_cfg_input_en_wd;
  logic muxed_v_02_cfg_input_en_we;
  logic muxed_v_02_cfg_output_en_qs;
  logic muxed_v_02_cfg_output_en_wd;
  logic muxed_v_02_cfg_output_en_we;
  logic muxed_v_02_cfg_pull_en_qs;
  logic muxed_v_02_cfg_pull_en_wd;
  logic muxed_v_02_cfg_pull_en_we;
  logic muxed_v_02_cfg_pull_sel_qs;
  logic muxed_v_02_cfg_pull_sel_wd;
  logic muxed_v_02_cfg_pull_sel_we;
  logic [2:0] muxed_v_02_mux_sel_qs;
  logic [2:0] muxed_v_02_mux_sel_wd;
  logic muxed_v_02_mux_sel_we;
  logic muxed_v_03_cfg_chip2pad_qs;
  logic muxed_v_03_cfg_chip2pad_wd;
  logic muxed_v_03_cfg_chip2pad_we;
  logic muxed_v_03_cfg_input_en_qs;
  logic muxed_v_03_cfg_input_en_wd;
  logic muxed_v_03_cfg_input_en_we;
  logic muxed_v_03_cfg_output_en_qs;
  logic muxed_v_03_cfg_output_en_wd;
  logic muxed_v_03_cfg_output_en_we;
  logic muxed_v_03_cfg_pull_en_qs;
  logic muxed_v_03_cfg_pull_en_wd;
  logic muxed_v_03_cfg_pull_en_we;
  logic muxed_v_03_cfg_pull_sel_qs;
  logic muxed_v_03_cfg_pull_sel_wd;
  logic muxed_v_03_cfg_pull_sel_we;
  logic [2:0] muxed_v_03_mux_sel_qs;
  logic [2:0] muxed_v_03_mux_sel_wd;
  logic muxed_v_03_mux_sel_we;
  logic muxed_v_04_cfg_chip2pad_qs;
  logic muxed_v_04_cfg_chip2pad_wd;
  logic muxed_v_04_cfg_chip2pad_we;
  logic muxed_v_04_cfg_input_en_qs;
  logic muxed_v_04_cfg_input_en_wd;
  logic muxed_v_04_cfg_input_en_we;
  logic muxed_v_04_cfg_output_en_qs;
  logic muxed_v_04_cfg_output_en_wd;
  logic muxed_v_04_cfg_output_en_we;
  logic muxed_v_04_cfg_pull_en_qs;
  logic muxed_v_04_cfg_pull_en_wd;
  logic muxed_v_04_cfg_pull_en_we;
  logic muxed_v_04_cfg_pull_sel_qs;
  logic muxed_v_04_cfg_pull_sel_wd;
  logic muxed_v_04_cfg_pull_sel_we;
  logic [2:0] muxed_v_04_mux_sel_qs;
  logic [2:0] muxed_v_04_mux_sel_wd;
  logic muxed_v_04_mux_sel_we;
  logic muxed_v_05_cfg_chip2pad_qs;
  logic muxed_v_05_cfg_chip2pad_wd;
  logic muxed_v_05_cfg_chip2pad_we;
  logic muxed_v_05_cfg_input_en_qs;
  logic muxed_v_05_cfg_input_en_wd;
  logic muxed_v_05_cfg_input_en_we;
  logic muxed_v_05_cfg_output_en_qs;
  logic muxed_v_05_cfg_output_en_wd;
  logic muxed_v_05_cfg_output_en_we;
  logic muxed_v_05_cfg_pull_en_qs;
  logic muxed_v_05_cfg_pull_en_wd;
  logic muxed_v_05_cfg_pull_en_we;
  logic muxed_v_05_cfg_pull_sel_qs;
  logic muxed_v_05_cfg_pull_sel_wd;
  logic muxed_v_05_cfg_pull_sel_we;
  logic [2:0] muxed_v_05_mux_sel_qs;
  logic [2:0] muxed_v_05_mux_sel_wd;
  logic muxed_v_05_mux_sel_we;
  logic muxed_v_06_cfg_chip2pad_qs;
  logic muxed_v_06_cfg_chip2pad_wd;
  logic muxed_v_06_cfg_chip2pad_we;
  logic muxed_v_06_cfg_input_en_qs;
  logic muxed_v_06_cfg_input_en_wd;
  logic muxed_v_06_cfg_input_en_we;
  logic muxed_v_06_cfg_output_en_qs;
  logic muxed_v_06_cfg_output_en_wd;
  logic muxed_v_06_cfg_output_en_we;
  logic muxed_v_06_cfg_pull_en_qs;
  logic muxed_v_06_cfg_pull_en_wd;
  logic muxed_v_06_cfg_pull_en_we;
  logic muxed_v_06_cfg_pull_sel_qs;
  logic muxed_v_06_cfg_pull_sel_wd;
  logic muxed_v_06_cfg_pull_sel_we;
  logic [1:0] muxed_v_06_mux_sel_qs;
  logic [1:0] muxed_v_06_mux_sel_wd;
  logic muxed_v_06_mux_sel_we;
  logic muxed_v_07_cfg_chip2pad_qs;
  logic muxed_v_07_cfg_chip2pad_wd;
  logic muxed_v_07_cfg_chip2pad_we;
  logic muxed_v_07_cfg_input_en_qs;
  logic muxed_v_07_cfg_input_en_wd;
  logic muxed_v_07_cfg_input_en_we;
  logic muxed_v_07_cfg_output_en_qs;
  logic muxed_v_07_cfg_output_en_wd;
  logic muxed_v_07_cfg_output_en_we;
  logic muxed_v_07_cfg_pull_en_qs;
  logic muxed_v_07_cfg_pull_en_wd;
  logic muxed_v_07_cfg_pull_en_we;
  logic muxed_v_07_cfg_pull_sel_qs;
  logic muxed_v_07_cfg_pull_sel_wd;
  logic muxed_v_07_cfg_pull_sel_we;
  logic [2:0] muxed_v_07_mux_sel_qs;
  logic [2:0] muxed_v_07_mux_sel_wd;
  logic muxed_v_07_mux_sel_we;
  logic muxed_v_08_cfg_chip2pad_qs;
  logic muxed_v_08_cfg_chip2pad_wd;
  logic muxed_v_08_cfg_chip2pad_we;
  logic muxed_v_08_cfg_input_en_qs;
  logic muxed_v_08_cfg_input_en_wd;
  logic muxed_v_08_cfg_input_en_we;
  logic muxed_v_08_cfg_output_en_qs;
  logic muxed_v_08_cfg_output_en_wd;
  logic muxed_v_08_cfg_output_en_we;
  logic muxed_v_08_cfg_pull_en_qs;
  logic muxed_v_08_cfg_pull_en_wd;
  logic muxed_v_08_cfg_pull_en_we;
  logic muxed_v_08_cfg_pull_sel_qs;
  logic muxed_v_08_cfg_pull_sel_wd;
  logic muxed_v_08_cfg_pull_sel_we;
  logic [2:0] muxed_v_08_mux_sel_qs;
  logic [2:0] muxed_v_08_mux_sel_wd;
  logic muxed_v_08_mux_sel_we;
  logic muxed_v_09_cfg_chip2pad_qs;
  logic muxed_v_09_cfg_chip2pad_wd;
  logic muxed_v_09_cfg_chip2pad_we;
  logic muxed_v_09_cfg_input_en_qs;
  logic muxed_v_09_cfg_input_en_wd;
  logic muxed_v_09_cfg_input_en_we;
  logic muxed_v_09_cfg_output_en_qs;
  logic muxed_v_09_cfg_output_en_wd;
  logic muxed_v_09_cfg_output_en_we;
  logic muxed_v_09_cfg_pull_en_qs;
  logic muxed_v_09_cfg_pull_en_wd;
  logic muxed_v_09_cfg_pull_en_we;
  logic muxed_v_09_cfg_pull_sel_qs;
  logic muxed_v_09_cfg_pull_sel_wd;
  logic muxed_v_09_cfg_pull_sel_we;
  logic [2:0] muxed_v_09_mux_sel_qs;
  logic [2:0] muxed_v_09_mux_sel_wd;
  logic muxed_v_09_mux_sel_we;
  logic muxed_v_10_cfg_chip2pad_qs;
  logic muxed_v_10_cfg_chip2pad_wd;
  logic muxed_v_10_cfg_chip2pad_we;
  logic muxed_v_10_cfg_input_en_qs;
  logic muxed_v_10_cfg_input_en_wd;
  logic muxed_v_10_cfg_input_en_we;
  logic muxed_v_10_cfg_output_en_qs;
  logic muxed_v_10_cfg_output_en_wd;
  logic muxed_v_10_cfg_output_en_we;
  logic muxed_v_10_cfg_pull_en_qs;
  logic muxed_v_10_cfg_pull_en_wd;
  logic muxed_v_10_cfg_pull_en_we;
  logic muxed_v_10_cfg_pull_sel_qs;
  logic muxed_v_10_cfg_pull_sel_wd;
  logic muxed_v_10_cfg_pull_sel_we;
  logic [2:0] muxed_v_10_mux_sel_qs;
  logic [2:0] muxed_v_10_mux_sel_wd;
  logic muxed_v_10_mux_sel_we;
  logic muxed_v_11_cfg_chip2pad_qs;
  logic muxed_v_11_cfg_chip2pad_wd;
  logic muxed_v_11_cfg_chip2pad_we;
  logic muxed_v_11_cfg_input_en_qs;
  logic muxed_v_11_cfg_input_en_wd;
  logic muxed_v_11_cfg_input_en_we;
  logic muxed_v_11_cfg_output_en_qs;
  logic muxed_v_11_cfg_output_en_wd;
  logic muxed_v_11_cfg_output_en_we;
  logic muxed_v_11_cfg_pull_en_qs;
  logic muxed_v_11_cfg_pull_en_wd;
  logic muxed_v_11_cfg_pull_en_we;
  logic muxed_v_11_cfg_pull_sel_qs;
  logic muxed_v_11_cfg_pull_sel_wd;
  logic muxed_v_11_cfg_pull_sel_we;
  logic [2:0] muxed_v_11_mux_sel_qs;
  logic [2:0] muxed_v_11_mux_sel_wd;
  logic muxed_v_11_mux_sel_we;
  logic muxed_v_12_cfg_chip2pad_qs;
  logic muxed_v_12_cfg_chip2pad_wd;
  logic muxed_v_12_cfg_chip2pad_we;
  logic muxed_v_12_cfg_input_en_qs;
  logic muxed_v_12_cfg_input_en_wd;
  logic muxed_v_12_cfg_input_en_we;
  logic muxed_v_12_cfg_output_en_qs;
  logic muxed_v_12_cfg_output_en_wd;
  logic muxed_v_12_cfg_output_en_we;
  logic muxed_v_12_cfg_pull_en_qs;
  logic muxed_v_12_cfg_pull_en_wd;
  logic muxed_v_12_cfg_pull_en_we;
  logic muxed_v_12_cfg_pull_sel_qs;
  logic muxed_v_12_cfg_pull_sel_wd;
  logic muxed_v_12_cfg_pull_sel_we;
  logic [2:0] muxed_v_12_mux_sel_qs;
  logic [2:0] muxed_v_12_mux_sel_wd;
  logic muxed_v_12_mux_sel_we;
  logic muxed_v_13_cfg_chip2pad_qs;
  logic muxed_v_13_cfg_chip2pad_wd;
  logic muxed_v_13_cfg_chip2pad_we;
  logic muxed_v_13_cfg_input_en_qs;
  logic muxed_v_13_cfg_input_en_wd;
  logic muxed_v_13_cfg_input_en_we;
  logic muxed_v_13_cfg_output_en_qs;
  logic muxed_v_13_cfg_output_en_wd;
  logic muxed_v_13_cfg_output_en_we;
  logic muxed_v_13_cfg_pull_en_qs;
  logic muxed_v_13_cfg_pull_en_wd;
  logic muxed_v_13_cfg_pull_en_we;
  logic muxed_v_13_cfg_pull_sel_qs;
  logic muxed_v_13_cfg_pull_sel_wd;
  logic muxed_v_13_cfg_pull_sel_we;
  logic [2:0] muxed_v_13_mux_sel_qs;
  logic [2:0] muxed_v_13_mux_sel_wd;
  logic muxed_v_13_mux_sel_we;
  logic muxed_v_14_cfg_chip2pad_qs;
  logic muxed_v_14_cfg_chip2pad_wd;
  logic muxed_v_14_cfg_chip2pad_we;
  logic muxed_v_14_cfg_input_en_qs;
  logic muxed_v_14_cfg_input_en_wd;
  logic muxed_v_14_cfg_input_en_we;
  logic muxed_v_14_cfg_output_en_qs;
  logic muxed_v_14_cfg_output_en_wd;
  logic muxed_v_14_cfg_output_en_we;
  logic muxed_v_14_cfg_pull_en_qs;
  logic muxed_v_14_cfg_pull_en_wd;
  logic muxed_v_14_cfg_pull_en_we;
  logic muxed_v_14_cfg_pull_sel_qs;
  logic muxed_v_14_cfg_pull_sel_wd;
  logic muxed_v_14_cfg_pull_sel_we;
  logic [2:0] muxed_v_14_mux_sel_qs;
  logic [2:0] muxed_v_14_mux_sel_wd;
  logic muxed_v_14_mux_sel_we;
  logic muxed_v_15_cfg_chip2pad_qs;
  logic muxed_v_15_cfg_chip2pad_wd;
  logic muxed_v_15_cfg_chip2pad_we;
  logic muxed_v_15_cfg_input_en_qs;
  logic muxed_v_15_cfg_input_en_wd;
  logic muxed_v_15_cfg_input_en_we;
  logic muxed_v_15_cfg_output_en_qs;
  logic muxed_v_15_cfg_output_en_wd;
  logic muxed_v_15_cfg_output_en_we;
  logic muxed_v_15_cfg_pull_en_qs;
  logic muxed_v_15_cfg_pull_en_wd;
  logic muxed_v_15_cfg_pull_en_we;
  logic muxed_v_15_cfg_pull_sel_qs;
  logic muxed_v_15_cfg_pull_sel_wd;
  logic muxed_v_15_cfg_pull_sel_we;
  logic [2:0] muxed_v_15_mux_sel_qs;
  logic [2:0] muxed_v_15_mux_sel_wd;
  logic muxed_v_15_mux_sel_we;
  logic muxed_v_16_cfg_chip2pad_qs;
  logic muxed_v_16_cfg_chip2pad_wd;
  logic muxed_v_16_cfg_chip2pad_we;
  logic muxed_v_16_cfg_input_en_qs;
  logic muxed_v_16_cfg_input_en_wd;
  logic muxed_v_16_cfg_input_en_we;
  logic muxed_v_16_cfg_output_en_qs;
  logic muxed_v_16_cfg_output_en_wd;
  logic muxed_v_16_cfg_output_en_we;
  logic muxed_v_16_cfg_pull_en_qs;
  logic muxed_v_16_cfg_pull_en_wd;
  logic muxed_v_16_cfg_pull_en_we;
  logic muxed_v_16_cfg_pull_sel_qs;
  logic muxed_v_16_cfg_pull_sel_wd;
  logic muxed_v_16_cfg_pull_sel_we;
  logic [2:0] muxed_v_16_mux_sel_qs;
  logic [2:0] muxed_v_16_mux_sel_wd;
  logic muxed_v_16_mux_sel_we;
  logic muxed_v_17_cfg_chip2pad_qs;
  logic muxed_v_17_cfg_chip2pad_wd;
  logic muxed_v_17_cfg_chip2pad_we;
  logic muxed_v_17_cfg_input_en_qs;
  logic muxed_v_17_cfg_input_en_wd;
  logic muxed_v_17_cfg_input_en_we;
  logic muxed_v_17_cfg_output_en_qs;
  logic muxed_v_17_cfg_output_en_wd;
  logic muxed_v_17_cfg_output_en_we;
  logic muxed_v_17_cfg_pull_en_qs;
  logic muxed_v_17_cfg_pull_en_wd;
  logic muxed_v_17_cfg_pull_en_we;
  logic muxed_v_17_cfg_pull_sel_qs;
  logic muxed_v_17_cfg_pull_sel_wd;
  logic muxed_v_17_cfg_pull_sel_we;
  logic [2:0] muxed_v_17_mux_sel_qs;
  logic [2:0] muxed_v_17_mux_sel_wd;
  logic muxed_v_17_mux_sel_we;
  logic muxed_v_18_cfg_chip2pad_qs;
  logic muxed_v_18_cfg_chip2pad_wd;
  logic muxed_v_18_cfg_chip2pad_we;
  logic muxed_v_18_cfg_input_en_qs;
  logic muxed_v_18_cfg_input_en_wd;
  logic muxed_v_18_cfg_input_en_we;
  logic muxed_v_18_cfg_output_en_qs;
  logic muxed_v_18_cfg_output_en_wd;
  logic muxed_v_18_cfg_output_en_we;
  logic muxed_v_18_cfg_pull_en_qs;
  logic muxed_v_18_cfg_pull_en_wd;
  logic muxed_v_18_cfg_pull_en_we;
  logic muxed_v_18_cfg_pull_sel_qs;
  logic muxed_v_18_cfg_pull_sel_wd;
  logic muxed_v_18_cfg_pull_sel_we;
  logic [2:0] muxed_v_18_mux_sel_qs;
  logic [2:0] muxed_v_18_mux_sel_wd;
  logic muxed_v_18_mux_sel_we;
  logic muxed_v_19_cfg_chip2pad_qs;
  logic muxed_v_19_cfg_chip2pad_wd;
  logic muxed_v_19_cfg_chip2pad_we;
  logic muxed_v_19_cfg_input_en_qs;
  logic muxed_v_19_cfg_input_en_wd;
  logic muxed_v_19_cfg_input_en_we;
  logic muxed_v_19_cfg_output_en_qs;
  logic muxed_v_19_cfg_output_en_wd;
  logic muxed_v_19_cfg_output_en_we;
  logic muxed_v_19_cfg_pull_en_qs;
  logic muxed_v_19_cfg_pull_en_wd;
  logic muxed_v_19_cfg_pull_en_we;
  logic muxed_v_19_cfg_pull_sel_qs;
  logic muxed_v_19_cfg_pull_sel_wd;
  logic muxed_v_19_cfg_pull_sel_we;
  logic [2:0] muxed_v_19_mux_sel_qs;
  logic [2:0] muxed_v_19_mux_sel_wd;
  logic muxed_v_19_mux_sel_we;
  logic muxed_v_20_cfg_chip2pad_qs;
  logic muxed_v_20_cfg_chip2pad_wd;
  logic muxed_v_20_cfg_chip2pad_we;
  logic muxed_v_20_cfg_input_en_qs;
  logic muxed_v_20_cfg_input_en_wd;
  logic muxed_v_20_cfg_input_en_we;
  logic muxed_v_20_cfg_output_en_qs;
  logic muxed_v_20_cfg_output_en_wd;
  logic muxed_v_20_cfg_output_en_we;
  logic muxed_v_20_cfg_pull_en_qs;
  logic muxed_v_20_cfg_pull_en_wd;
  logic muxed_v_20_cfg_pull_en_we;
  logic muxed_v_20_cfg_pull_sel_qs;
  logic muxed_v_20_cfg_pull_sel_wd;
  logic muxed_v_20_cfg_pull_sel_we;
  logic [2:0] muxed_v_20_mux_sel_qs;
  logic [2:0] muxed_v_20_mux_sel_wd;
  logic muxed_v_20_mux_sel_we;
  logic muxed_v_21_cfg_chip2pad_qs;
  logic muxed_v_21_cfg_chip2pad_wd;
  logic muxed_v_21_cfg_chip2pad_we;
  logic muxed_v_21_cfg_input_en_qs;
  logic muxed_v_21_cfg_input_en_wd;
  logic muxed_v_21_cfg_input_en_we;
  logic muxed_v_21_cfg_output_en_qs;
  logic muxed_v_21_cfg_output_en_wd;
  logic muxed_v_21_cfg_output_en_we;
  logic muxed_v_21_cfg_pull_en_qs;
  logic muxed_v_21_cfg_pull_en_wd;
  logic muxed_v_21_cfg_pull_en_we;
  logic muxed_v_21_cfg_pull_sel_qs;
  logic muxed_v_21_cfg_pull_sel_wd;
  logic muxed_v_21_cfg_pull_sel_we;
  logic [2:0] muxed_v_21_mux_sel_qs;
  logic [2:0] muxed_v_21_mux_sel_wd;
  logic muxed_v_21_mux_sel_we;

  // Register instances
  // R[info]: V(False)

  //   F[hw_version]: 15:0
  prim_subreg #(
    .DW      (16),
    .SWACCESS("RO"),
    .RESVAL  (16'h2)
  ) u_info_hw_version (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.info.hw_version.q ),

    // to register interface (read)
    .qs     (info_hw_version_qs)
  );


  //   F[padcount]: 31:16
  prim_subreg #(
    .DW      (16),
    .SWACCESS("RO"),
    .RESVAL  (16'h16)
  ) u_info_padcount (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.info.padcount.q ),

    // to register interface (read)
    .qs     (info_padcount_qs)
  );


  // R[muxed_v_00_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_00_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_00_cfg_chip2pad_we),
    .wd     (muxed_v_00_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_00_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_00_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_00_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_00_cfg_input_en_we),
    .wd     (muxed_v_00_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_00_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_00_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_00_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_00_cfg_output_en_we),
    .wd     (muxed_v_00_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_00_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_00_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_00_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_00_cfg_pull_en_we),
    .wd     (muxed_v_00_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_00_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_00_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_00_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_00_cfg_pull_sel_we),
    .wd     (muxed_v_00_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_00_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_00_cfg_pull_sel_qs)
  );


  // R[muxed_v_00_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_00_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_00_mux_sel_we),
    .wd     (muxed_v_00_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_00_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_00_mux_sel_qs)
  );


  // R[muxed_v_01_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_01_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_01_cfg_chip2pad_we),
    .wd     (muxed_v_01_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_01_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_01_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_01_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_01_cfg_input_en_we),
    .wd     (muxed_v_01_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_01_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_01_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_01_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_01_cfg_output_en_we),
    .wd     (muxed_v_01_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_01_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_01_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_01_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_01_cfg_pull_en_we),
    .wd     (muxed_v_01_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_01_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_01_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_01_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_01_cfg_pull_sel_we),
    .wd     (muxed_v_01_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_01_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_01_cfg_pull_sel_qs)
  );


  // R[muxed_v_01_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_01_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_01_mux_sel_we),
    .wd     (muxed_v_01_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_01_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_01_mux_sel_qs)
  );


  // R[muxed_v_02_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_02_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_02_cfg_chip2pad_we),
    .wd     (muxed_v_02_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_02_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_02_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_02_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_02_cfg_input_en_we),
    .wd     (muxed_v_02_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_02_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_02_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_02_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_02_cfg_output_en_we),
    .wd     (muxed_v_02_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_02_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_02_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_02_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_02_cfg_pull_en_we),
    .wd     (muxed_v_02_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_02_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_02_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_02_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_02_cfg_pull_sel_we),
    .wd     (muxed_v_02_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_02_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_02_cfg_pull_sel_qs)
  );


  // R[muxed_v_02_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_02_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_02_mux_sel_we),
    .wd     (muxed_v_02_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_02_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_02_mux_sel_qs)
  );


  // R[muxed_v_03_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_03_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_03_cfg_chip2pad_we),
    .wd     (muxed_v_03_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_03_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_03_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_03_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_03_cfg_input_en_we),
    .wd     (muxed_v_03_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_03_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_03_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_03_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_03_cfg_output_en_we),
    .wd     (muxed_v_03_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_03_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_03_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_03_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_03_cfg_pull_en_we),
    .wd     (muxed_v_03_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_03_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_03_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_03_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_03_cfg_pull_sel_we),
    .wd     (muxed_v_03_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_03_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_03_cfg_pull_sel_qs)
  );


  // R[muxed_v_03_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_03_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_03_mux_sel_we),
    .wd     (muxed_v_03_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_03_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_03_mux_sel_qs)
  );


  // R[muxed_v_04_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_04_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_04_cfg_chip2pad_we),
    .wd     (muxed_v_04_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_04_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_04_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_04_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_04_cfg_input_en_we),
    .wd     (muxed_v_04_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_04_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_04_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_04_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_04_cfg_output_en_we),
    .wd     (muxed_v_04_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_04_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_04_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_04_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_04_cfg_pull_en_we),
    .wd     (muxed_v_04_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_04_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_04_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_04_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_04_cfg_pull_sel_we),
    .wd     (muxed_v_04_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_04_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_04_cfg_pull_sel_qs)
  );


  // R[muxed_v_04_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_04_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_04_mux_sel_we),
    .wd     (muxed_v_04_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_04_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_04_mux_sel_qs)
  );


  // R[muxed_v_05_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_05_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_05_cfg_chip2pad_we),
    .wd     (muxed_v_05_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_05_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_05_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_05_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_05_cfg_input_en_we),
    .wd     (muxed_v_05_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_05_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_05_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_05_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_05_cfg_output_en_we),
    .wd     (muxed_v_05_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_05_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_05_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_05_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_05_cfg_pull_en_we),
    .wd     (muxed_v_05_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_05_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_05_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_05_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_05_cfg_pull_sel_we),
    .wd     (muxed_v_05_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_05_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_05_cfg_pull_sel_qs)
  );


  // R[muxed_v_05_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_05_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_05_mux_sel_we),
    .wd     (muxed_v_05_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_05_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_05_mux_sel_qs)
  );


  // R[muxed_v_06_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_06_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_06_cfg_chip2pad_we),
    .wd     (muxed_v_06_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_06_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_06_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_06_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_06_cfg_input_en_we),
    .wd     (muxed_v_06_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_06_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_06_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_06_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_06_cfg_output_en_we),
    .wd     (muxed_v_06_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_06_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_06_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_06_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_06_cfg_pull_en_we),
    .wd     (muxed_v_06_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_06_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_06_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_06_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_06_cfg_pull_sel_we),
    .wd     (muxed_v_06_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_06_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_06_cfg_pull_sel_qs)
  );


  // R[muxed_v_06_mux_sel]: V(False)

  prim_subreg #(
    .DW      (2),
    .SWACCESS("RW"),
    .RESVAL  (2'h0)
  ) u_muxed_v_06_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_06_mux_sel_we),
    .wd     (muxed_v_06_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_06_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_06_mux_sel_qs)
  );


  // R[muxed_v_07_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_07_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_07_cfg_chip2pad_we),
    .wd     (muxed_v_07_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_07_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_07_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_07_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_07_cfg_input_en_we),
    .wd     (muxed_v_07_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_07_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_07_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_07_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_07_cfg_output_en_we),
    .wd     (muxed_v_07_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_07_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_07_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_07_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_07_cfg_pull_en_we),
    .wd     (muxed_v_07_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_07_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_07_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_07_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_07_cfg_pull_sel_we),
    .wd     (muxed_v_07_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_07_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_07_cfg_pull_sel_qs)
  );


  // R[muxed_v_07_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_07_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_07_mux_sel_we),
    .wd     (muxed_v_07_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_07_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_07_mux_sel_qs)
  );


  // R[muxed_v_08_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_08_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_08_cfg_chip2pad_we),
    .wd     (muxed_v_08_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_08_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_08_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_08_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_08_cfg_input_en_we),
    .wd     (muxed_v_08_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_08_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_08_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_08_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_08_cfg_output_en_we),
    .wd     (muxed_v_08_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_08_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_08_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_08_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_08_cfg_pull_en_we),
    .wd     (muxed_v_08_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_08_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_08_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_08_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_08_cfg_pull_sel_we),
    .wd     (muxed_v_08_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_08_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_08_cfg_pull_sel_qs)
  );


  // R[muxed_v_08_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_08_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_08_mux_sel_we),
    .wd     (muxed_v_08_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_08_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_08_mux_sel_qs)
  );


  // R[muxed_v_09_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_09_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_09_cfg_chip2pad_we),
    .wd     (muxed_v_09_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_09_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_09_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_09_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_09_cfg_input_en_we),
    .wd     (muxed_v_09_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_09_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_09_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_09_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_09_cfg_output_en_we),
    .wd     (muxed_v_09_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_09_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_09_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_09_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_09_cfg_pull_en_we),
    .wd     (muxed_v_09_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_09_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_09_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_09_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_09_cfg_pull_sel_we),
    .wd     (muxed_v_09_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_09_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_09_cfg_pull_sel_qs)
  );


  // R[muxed_v_09_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_09_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_09_mux_sel_we),
    .wd     (muxed_v_09_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_09_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_09_mux_sel_qs)
  );


  // R[muxed_v_10_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_10_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_10_cfg_chip2pad_we),
    .wd     (muxed_v_10_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_10_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_10_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_10_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_10_cfg_input_en_we),
    .wd     (muxed_v_10_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_10_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_10_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_10_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_10_cfg_output_en_we),
    .wd     (muxed_v_10_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_10_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_10_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_10_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_10_cfg_pull_en_we),
    .wd     (muxed_v_10_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_10_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_10_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_10_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_10_cfg_pull_sel_we),
    .wd     (muxed_v_10_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_10_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_10_cfg_pull_sel_qs)
  );


  // R[muxed_v_10_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_10_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_10_mux_sel_we),
    .wd     (muxed_v_10_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_10_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_10_mux_sel_qs)
  );


  // R[muxed_v_11_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_11_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_11_cfg_chip2pad_we),
    .wd     (muxed_v_11_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_11_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_11_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_11_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_11_cfg_input_en_we),
    .wd     (muxed_v_11_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_11_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_11_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_11_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_11_cfg_output_en_we),
    .wd     (muxed_v_11_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_11_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_11_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_11_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_11_cfg_pull_en_we),
    .wd     (muxed_v_11_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_11_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_11_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_11_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_11_cfg_pull_sel_we),
    .wd     (muxed_v_11_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_11_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_11_cfg_pull_sel_qs)
  );


  // R[muxed_v_11_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_11_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_11_mux_sel_we),
    .wd     (muxed_v_11_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_11_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_11_mux_sel_qs)
  );


  // R[muxed_v_12_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_12_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_12_cfg_chip2pad_we),
    .wd     (muxed_v_12_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_12_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_12_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_12_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_12_cfg_input_en_we),
    .wd     (muxed_v_12_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_12_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_12_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_12_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_12_cfg_output_en_we),
    .wd     (muxed_v_12_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_12_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_12_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_12_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_12_cfg_pull_en_we),
    .wd     (muxed_v_12_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_12_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_12_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_12_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_12_cfg_pull_sel_we),
    .wd     (muxed_v_12_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_12_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_12_cfg_pull_sel_qs)
  );


  // R[muxed_v_12_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_12_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_12_mux_sel_we),
    .wd     (muxed_v_12_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_12_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_12_mux_sel_qs)
  );


  // R[muxed_v_13_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_13_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_13_cfg_chip2pad_we),
    .wd     (muxed_v_13_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_13_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_13_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_13_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_13_cfg_input_en_we),
    .wd     (muxed_v_13_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_13_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_13_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_13_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_13_cfg_output_en_we),
    .wd     (muxed_v_13_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_13_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_13_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_13_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_13_cfg_pull_en_we),
    .wd     (muxed_v_13_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_13_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_13_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_13_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_13_cfg_pull_sel_we),
    .wd     (muxed_v_13_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_13_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_13_cfg_pull_sel_qs)
  );


  // R[muxed_v_13_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_13_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_13_mux_sel_we),
    .wd     (muxed_v_13_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_13_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_13_mux_sel_qs)
  );


  // R[muxed_v_14_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_14_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_14_cfg_chip2pad_we),
    .wd     (muxed_v_14_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_14_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_14_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_14_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_14_cfg_input_en_we),
    .wd     (muxed_v_14_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_14_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_14_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_14_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_14_cfg_output_en_we),
    .wd     (muxed_v_14_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_14_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_14_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_14_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_14_cfg_pull_en_we),
    .wd     (muxed_v_14_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_14_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_14_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_14_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_14_cfg_pull_sel_we),
    .wd     (muxed_v_14_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_14_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_14_cfg_pull_sel_qs)
  );


  // R[muxed_v_14_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_14_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_14_mux_sel_we),
    .wd     (muxed_v_14_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_14_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_14_mux_sel_qs)
  );


  // R[muxed_v_15_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_15_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_15_cfg_chip2pad_we),
    .wd     (muxed_v_15_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_15_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_15_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_15_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_15_cfg_input_en_we),
    .wd     (muxed_v_15_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_15_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_15_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_15_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_15_cfg_output_en_we),
    .wd     (muxed_v_15_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_15_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_15_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_15_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_15_cfg_pull_en_we),
    .wd     (muxed_v_15_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_15_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_15_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_15_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_15_cfg_pull_sel_we),
    .wd     (muxed_v_15_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_15_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_15_cfg_pull_sel_qs)
  );


  // R[muxed_v_15_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_15_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_15_mux_sel_we),
    .wd     (muxed_v_15_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_15_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_15_mux_sel_qs)
  );


  // R[muxed_v_16_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_16_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_16_cfg_chip2pad_we),
    .wd     (muxed_v_16_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_16_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_16_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_16_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_16_cfg_input_en_we),
    .wd     (muxed_v_16_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_16_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_16_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_16_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_16_cfg_output_en_we),
    .wd     (muxed_v_16_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_16_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_16_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_16_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_16_cfg_pull_en_we),
    .wd     (muxed_v_16_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_16_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_16_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_16_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_16_cfg_pull_sel_we),
    .wd     (muxed_v_16_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_16_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_16_cfg_pull_sel_qs)
  );


  // R[muxed_v_16_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_16_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_16_mux_sel_we),
    .wd     (muxed_v_16_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_16_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_16_mux_sel_qs)
  );


  // R[muxed_v_17_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_17_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_17_cfg_chip2pad_we),
    .wd     (muxed_v_17_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_17_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_17_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_17_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_17_cfg_input_en_we),
    .wd     (muxed_v_17_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_17_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_17_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_17_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_17_cfg_output_en_we),
    .wd     (muxed_v_17_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_17_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_17_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_17_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_17_cfg_pull_en_we),
    .wd     (muxed_v_17_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_17_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_17_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_17_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_17_cfg_pull_sel_we),
    .wd     (muxed_v_17_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_17_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_17_cfg_pull_sel_qs)
  );


  // R[muxed_v_17_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_17_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_17_mux_sel_we),
    .wd     (muxed_v_17_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_17_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_17_mux_sel_qs)
  );


  // R[muxed_v_18_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_18_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_18_cfg_chip2pad_we),
    .wd     (muxed_v_18_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_18_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_18_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_18_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_18_cfg_input_en_we),
    .wd     (muxed_v_18_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_18_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_18_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_18_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_18_cfg_output_en_we),
    .wd     (muxed_v_18_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_18_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_18_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_18_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_18_cfg_pull_en_we),
    .wd     (muxed_v_18_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_18_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_18_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_18_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_18_cfg_pull_sel_we),
    .wd     (muxed_v_18_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_18_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_18_cfg_pull_sel_qs)
  );


  // R[muxed_v_18_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_18_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_18_mux_sel_we),
    .wd     (muxed_v_18_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_18_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_18_mux_sel_qs)
  );


  // R[muxed_v_19_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_19_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_19_cfg_chip2pad_we),
    .wd     (muxed_v_19_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_19_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_19_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_19_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_19_cfg_input_en_we),
    .wd     (muxed_v_19_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_19_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_19_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_19_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_19_cfg_output_en_we),
    .wd     (muxed_v_19_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_19_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_19_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_19_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_19_cfg_pull_en_we),
    .wd     (muxed_v_19_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_19_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_19_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_19_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_19_cfg_pull_sel_we),
    .wd     (muxed_v_19_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_19_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_19_cfg_pull_sel_qs)
  );


  // R[muxed_v_19_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_19_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_19_mux_sel_we),
    .wd     (muxed_v_19_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_19_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_19_mux_sel_qs)
  );


  // R[muxed_v_20_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_20_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_20_cfg_chip2pad_we),
    .wd     (muxed_v_20_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_20_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_20_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_20_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_20_cfg_input_en_we),
    .wd     (muxed_v_20_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_20_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_20_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_20_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_20_cfg_output_en_we),
    .wd     (muxed_v_20_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_20_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_20_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_20_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_20_cfg_pull_en_we),
    .wd     (muxed_v_20_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_20_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_20_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_20_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_20_cfg_pull_sel_we),
    .wd     (muxed_v_20_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_20_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_20_cfg_pull_sel_qs)
  );


  // R[muxed_v_20_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_20_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_20_mux_sel_we),
    .wd     (muxed_v_20_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_20_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_20_mux_sel_qs)
  );


  // R[muxed_v_21_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_21_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_21_cfg_chip2pad_we),
    .wd     (muxed_v_21_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_21_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (muxed_v_21_cfg_chip2pad_qs)
  );


  //   F[input_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_21_cfg_input_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_21_cfg_input_en_we),
    .wd     (muxed_v_21_cfg_input_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_21_cfg.input_en.q ),

    // to register interface (read)
    .qs     (muxed_v_21_cfg_input_en_qs)
  );


  //   F[output_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_21_cfg_output_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_21_cfg_output_en_we),
    .wd     (muxed_v_21_cfg_output_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_21_cfg.output_en.q ),

    // to register interface (read)
    .qs     (muxed_v_21_cfg_output_en_qs)
  );


  //   F[pull_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_21_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_21_cfg_pull_en_we),
    .wd     (muxed_v_21_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_21_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (muxed_v_21_cfg_pull_en_qs)
  );


  //   F[pull_sel]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_muxed_v_21_cfg_pull_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_21_cfg_pull_sel_we),
    .wd     (muxed_v_21_cfg_pull_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_21_cfg.pull_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_21_cfg_pull_sel_qs)
  );


  // R[muxed_v_21_mux_sel]: V(False)

  prim_subreg #(
    .DW      (3),
    .SWACCESS("RW"),
    .RESVAL  (3'h0)
  ) u_muxed_v_21_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (muxed_v_21_mux_sel_we),
    .wd     (muxed_v_21_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.muxed_v_21_mux_sel.q ),

    // to register interface (read)
    .qs     (muxed_v_21_mux_sel_qs)
  );




  logic [44:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[ 0] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_INFO_OFFSET);
    addr_hit[ 1] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_CFG_OFFSET);
    addr_hit[ 2] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_OFFSET);
    addr_hit[ 3] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_CFG_OFFSET);
    addr_hit[ 4] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_OFFSET);
    addr_hit[ 5] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_CFG_OFFSET);
    addr_hit[ 6] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_MUX_SEL_OFFSET);
    addr_hit[ 7] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_CFG_OFFSET);
    addr_hit[ 8] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_MUX_SEL_OFFSET);
    addr_hit[ 9] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_CFG_OFFSET);
    addr_hit[10] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_MUX_SEL_OFFSET);
    addr_hit[11] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_CFG_OFFSET);
    addr_hit[12] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_MUX_SEL_OFFSET);
    addr_hit[13] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_CFG_OFFSET);
    addr_hit[14] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_MUX_SEL_OFFSET);
    addr_hit[15] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_CFG_OFFSET);
    addr_hit[16] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_OFFSET);
    addr_hit[17] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_CFG_OFFSET);
    addr_hit[18] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_OFFSET);
    addr_hit[19] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_CFG_OFFSET);
    addr_hit[20] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_OFFSET);
    addr_hit[21] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_CFG_OFFSET);
    addr_hit[22] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_OFFSET);
    addr_hit[23] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_CFG_OFFSET);
    addr_hit[24] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_OFFSET);
    addr_hit[25] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_CFG_OFFSET);
    addr_hit[26] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_OFFSET);
    addr_hit[27] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_CFG_OFFSET);
    addr_hit[28] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_OFFSET);
    addr_hit[29] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_CFG_OFFSET);
    addr_hit[30] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_MUX_SEL_OFFSET);
    addr_hit[31] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_CFG_OFFSET);
    addr_hit[32] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_MUX_SEL_OFFSET);
    addr_hit[33] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_CFG_OFFSET);
    addr_hit[34] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_MUX_SEL_OFFSET);
    addr_hit[35] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_CFG_OFFSET);
    addr_hit[36] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_MUX_SEL_OFFSET);
    addr_hit[37] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_18_CFG_OFFSET);
    addr_hit[38] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_18_MUX_SEL_OFFSET);
    addr_hit[39] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_19_CFG_OFFSET);
    addr_hit[40] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_19_MUX_SEL_OFFSET);
    addr_hit[41] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_20_CFG_OFFSET);
    addr_hit[42] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_20_MUX_SEL_OFFSET);
    addr_hit[43] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_21_CFG_OFFSET);
    addr_hit[44] = (reg_addr == ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_21_MUX_SEL_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[ 0] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[ 0] & ~reg_be))) |
               (addr_hit[ 1] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[ 1] & ~reg_be))) |
               (addr_hit[ 2] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[ 2] & ~reg_be))) |
               (addr_hit[ 3] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[ 3] & ~reg_be))) |
               (addr_hit[ 4] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[ 4] & ~reg_be))) |
               (addr_hit[ 5] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[ 5] & ~reg_be))) |
               (addr_hit[ 6] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[ 6] & ~reg_be))) |
               (addr_hit[ 7] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[ 7] & ~reg_be))) |
               (addr_hit[ 8] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[ 8] & ~reg_be))) |
               (addr_hit[ 9] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[ 9] & ~reg_be))) |
               (addr_hit[10] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[10] & ~reg_be))) |
               (addr_hit[11] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[11] & ~reg_be))) |
               (addr_hit[12] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[12] & ~reg_be))) |
               (addr_hit[13] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[13] & ~reg_be))) |
               (addr_hit[14] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[14] & ~reg_be))) |
               (addr_hit[15] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[15] & ~reg_be))) |
               (addr_hit[16] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[16] & ~reg_be))) |
               (addr_hit[17] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[17] & ~reg_be))) |
               (addr_hit[18] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[18] & ~reg_be))) |
               (addr_hit[19] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[19] & ~reg_be))) |
               (addr_hit[20] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[20] & ~reg_be))) |
               (addr_hit[21] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[21] & ~reg_be))) |
               (addr_hit[22] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[22] & ~reg_be))) |
               (addr_hit[23] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[23] & ~reg_be))) |
               (addr_hit[24] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[24] & ~reg_be))) |
               (addr_hit[25] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[25] & ~reg_be))) |
               (addr_hit[26] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[26] & ~reg_be))) |
               (addr_hit[27] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[27] & ~reg_be))) |
               (addr_hit[28] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[28] & ~reg_be))) |
               (addr_hit[29] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[29] & ~reg_be))) |
               (addr_hit[30] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[30] & ~reg_be))) |
               (addr_hit[31] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[31] & ~reg_be))) |
               (addr_hit[32] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[32] & ~reg_be))) |
               (addr_hit[33] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[33] & ~reg_be))) |
               (addr_hit[34] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[34] & ~reg_be))) |
               (addr_hit[35] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[35] & ~reg_be))) |
               (addr_hit[36] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[36] & ~reg_be))) |
               (addr_hit[37] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[37] & ~reg_be))) |
               (addr_hit[38] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[38] & ~reg_be))) |
               (addr_hit[39] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[39] & ~reg_be))) |
               (addr_hit[40] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[40] & ~reg_be))) |
               (addr_hit[41] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[41] & ~reg_be))) |
               (addr_hit[42] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[42] & ~reg_be))) |
               (addr_hit[43] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[43] & ~reg_be))) |
               (addr_hit[44] & (|(ASTRAL_PADFRAME_PERIPH_CONFIG_PERMIT[44] & ~reg_be)))));
  end

  assign muxed_v_00_cfg_chip2pad_we = addr_hit[1] & reg_we & !reg_error;
  assign muxed_v_00_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_00_cfg_input_en_we = addr_hit[1] & reg_we & !reg_error;
  assign muxed_v_00_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_00_cfg_output_en_we = addr_hit[1] & reg_we & !reg_error;
  assign muxed_v_00_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_00_cfg_pull_en_we = addr_hit[1] & reg_we & !reg_error;
  assign muxed_v_00_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_00_cfg_pull_sel_we = addr_hit[1] & reg_we & !reg_error;
  assign muxed_v_00_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_00_mux_sel_we = addr_hit[2] & reg_we & !reg_error;
  assign muxed_v_00_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_01_cfg_chip2pad_we = addr_hit[3] & reg_we & !reg_error;
  assign muxed_v_01_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_01_cfg_input_en_we = addr_hit[3] & reg_we & !reg_error;
  assign muxed_v_01_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_01_cfg_output_en_we = addr_hit[3] & reg_we & !reg_error;
  assign muxed_v_01_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_01_cfg_pull_en_we = addr_hit[3] & reg_we & !reg_error;
  assign muxed_v_01_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_01_cfg_pull_sel_we = addr_hit[3] & reg_we & !reg_error;
  assign muxed_v_01_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_01_mux_sel_we = addr_hit[4] & reg_we & !reg_error;
  assign muxed_v_01_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_02_cfg_chip2pad_we = addr_hit[5] & reg_we & !reg_error;
  assign muxed_v_02_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_02_cfg_input_en_we = addr_hit[5] & reg_we & !reg_error;
  assign muxed_v_02_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_02_cfg_output_en_we = addr_hit[5] & reg_we & !reg_error;
  assign muxed_v_02_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_02_cfg_pull_en_we = addr_hit[5] & reg_we & !reg_error;
  assign muxed_v_02_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_02_cfg_pull_sel_we = addr_hit[5] & reg_we & !reg_error;
  assign muxed_v_02_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_02_mux_sel_we = addr_hit[6] & reg_we & !reg_error;
  assign muxed_v_02_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_03_cfg_chip2pad_we = addr_hit[7] & reg_we & !reg_error;
  assign muxed_v_03_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_03_cfg_input_en_we = addr_hit[7] & reg_we & !reg_error;
  assign muxed_v_03_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_03_cfg_output_en_we = addr_hit[7] & reg_we & !reg_error;
  assign muxed_v_03_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_03_cfg_pull_en_we = addr_hit[7] & reg_we & !reg_error;
  assign muxed_v_03_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_03_cfg_pull_sel_we = addr_hit[7] & reg_we & !reg_error;
  assign muxed_v_03_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_03_mux_sel_we = addr_hit[8] & reg_we & !reg_error;
  assign muxed_v_03_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_04_cfg_chip2pad_we = addr_hit[9] & reg_we & !reg_error;
  assign muxed_v_04_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_04_cfg_input_en_we = addr_hit[9] & reg_we & !reg_error;
  assign muxed_v_04_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_04_cfg_output_en_we = addr_hit[9] & reg_we & !reg_error;
  assign muxed_v_04_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_04_cfg_pull_en_we = addr_hit[9] & reg_we & !reg_error;
  assign muxed_v_04_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_04_cfg_pull_sel_we = addr_hit[9] & reg_we & !reg_error;
  assign muxed_v_04_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_04_mux_sel_we = addr_hit[10] & reg_we & !reg_error;
  assign muxed_v_04_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_05_cfg_chip2pad_we = addr_hit[11] & reg_we & !reg_error;
  assign muxed_v_05_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_05_cfg_input_en_we = addr_hit[11] & reg_we & !reg_error;
  assign muxed_v_05_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_05_cfg_output_en_we = addr_hit[11] & reg_we & !reg_error;
  assign muxed_v_05_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_05_cfg_pull_en_we = addr_hit[11] & reg_we & !reg_error;
  assign muxed_v_05_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_05_cfg_pull_sel_we = addr_hit[11] & reg_we & !reg_error;
  assign muxed_v_05_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_05_mux_sel_we = addr_hit[12] & reg_we & !reg_error;
  assign muxed_v_05_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_06_cfg_chip2pad_we = addr_hit[13] & reg_we & !reg_error;
  assign muxed_v_06_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_06_cfg_input_en_we = addr_hit[13] & reg_we & !reg_error;
  assign muxed_v_06_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_06_cfg_output_en_we = addr_hit[13] & reg_we & !reg_error;
  assign muxed_v_06_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_06_cfg_pull_en_we = addr_hit[13] & reg_we & !reg_error;
  assign muxed_v_06_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_06_cfg_pull_sel_we = addr_hit[13] & reg_we & !reg_error;
  assign muxed_v_06_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_06_mux_sel_we = addr_hit[14] & reg_we & !reg_error;
  assign muxed_v_06_mux_sel_wd = reg_wdata[1:0];

  assign muxed_v_07_cfg_chip2pad_we = addr_hit[15] & reg_we & !reg_error;
  assign muxed_v_07_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_07_cfg_input_en_we = addr_hit[15] & reg_we & !reg_error;
  assign muxed_v_07_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_07_cfg_output_en_we = addr_hit[15] & reg_we & !reg_error;
  assign muxed_v_07_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_07_cfg_pull_en_we = addr_hit[15] & reg_we & !reg_error;
  assign muxed_v_07_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_07_cfg_pull_sel_we = addr_hit[15] & reg_we & !reg_error;
  assign muxed_v_07_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_07_mux_sel_we = addr_hit[16] & reg_we & !reg_error;
  assign muxed_v_07_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_08_cfg_chip2pad_we = addr_hit[17] & reg_we & !reg_error;
  assign muxed_v_08_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_08_cfg_input_en_we = addr_hit[17] & reg_we & !reg_error;
  assign muxed_v_08_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_08_cfg_output_en_we = addr_hit[17] & reg_we & !reg_error;
  assign muxed_v_08_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_08_cfg_pull_en_we = addr_hit[17] & reg_we & !reg_error;
  assign muxed_v_08_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_08_cfg_pull_sel_we = addr_hit[17] & reg_we & !reg_error;
  assign muxed_v_08_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_08_mux_sel_we = addr_hit[18] & reg_we & !reg_error;
  assign muxed_v_08_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_09_cfg_chip2pad_we = addr_hit[19] & reg_we & !reg_error;
  assign muxed_v_09_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_09_cfg_input_en_we = addr_hit[19] & reg_we & !reg_error;
  assign muxed_v_09_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_09_cfg_output_en_we = addr_hit[19] & reg_we & !reg_error;
  assign muxed_v_09_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_09_cfg_pull_en_we = addr_hit[19] & reg_we & !reg_error;
  assign muxed_v_09_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_09_cfg_pull_sel_we = addr_hit[19] & reg_we & !reg_error;
  assign muxed_v_09_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_09_mux_sel_we = addr_hit[20] & reg_we & !reg_error;
  assign muxed_v_09_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_10_cfg_chip2pad_we = addr_hit[21] & reg_we & !reg_error;
  assign muxed_v_10_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_10_cfg_input_en_we = addr_hit[21] & reg_we & !reg_error;
  assign muxed_v_10_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_10_cfg_output_en_we = addr_hit[21] & reg_we & !reg_error;
  assign muxed_v_10_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_10_cfg_pull_en_we = addr_hit[21] & reg_we & !reg_error;
  assign muxed_v_10_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_10_cfg_pull_sel_we = addr_hit[21] & reg_we & !reg_error;
  assign muxed_v_10_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_10_mux_sel_we = addr_hit[22] & reg_we & !reg_error;
  assign muxed_v_10_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_11_cfg_chip2pad_we = addr_hit[23] & reg_we & !reg_error;
  assign muxed_v_11_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_11_cfg_input_en_we = addr_hit[23] & reg_we & !reg_error;
  assign muxed_v_11_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_11_cfg_output_en_we = addr_hit[23] & reg_we & !reg_error;
  assign muxed_v_11_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_11_cfg_pull_en_we = addr_hit[23] & reg_we & !reg_error;
  assign muxed_v_11_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_11_cfg_pull_sel_we = addr_hit[23] & reg_we & !reg_error;
  assign muxed_v_11_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_11_mux_sel_we = addr_hit[24] & reg_we & !reg_error;
  assign muxed_v_11_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_12_cfg_chip2pad_we = addr_hit[25] & reg_we & !reg_error;
  assign muxed_v_12_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_12_cfg_input_en_we = addr_hit[25] & reg_we & !reg_error;
  assign muxed_v_12_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_12_cfg_output_en_we = addr_hit[25] & reg_we & !reg_error;
  assign muxed_v_12_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_12_cfg_pull_en_we = addr_hit[25] & reg_we & !reg_error;
  assign muxed_v_12_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_12_cfg_pull_sel_we = addr_hit[25] & reg_we & !reg_error;
  assign muxed_v_12_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_12_mux_sel_we = addr_hit[26] & reg_we & !reg_error;
  assign muxed_v_12_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_13_cfg_chip2pad_we = addr_hit[27] & reg_we & !reg_error;
  assign muxed_v_13_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_13_cfg_input_en_we = addr_hit[27] & reg_we & !reg_error;
  assign muxed_v_13_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_13_cfg_output_en_we = addr_hit[27] & reg_we & !reg_error;
  assign muxed_v_13_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_13_cfg_pull_en_we = addr_hit[27] & reg_we & !reg_error;
  assign muxed_v_13_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_13_cfg_pull_sel_we = addr_hit[27] & reg_we & !reg_error;
  assign muxed_v_13_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_13_mux_sel_we = addr_hit[28] & reg_we & !reg_error;
  assign muxed_v_13_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_14_cfg_chip2pad_we = addr_hit[29] & reg_we & !reg_error;
  assign muxed_v_14_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_14_cfg_input_en_we = addr_hit[29] & reg_we & !reg_error;
  assign muxed_v_14_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_14_cfg_output_en_we = addr_hit[29] & reg_we & !reg_error;
  assign muxed_v_14_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_14_cfg_pull_en_we = addr_hit[29] & reg_we & !reg_error;
  assign muxed_v_14_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_14_cfg_pull_sel_we = addr_hit[29] & reg_we & !reg_error;
  assign muxed_v_14_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_14_mux_sel_we = addr_hit[30] & reg_we & !reg_error;
  assign muxed_v_14_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_15_cfg_chip2pad_we = addr_hit[31] & reg_we & !reg_error;
  assign muxed_v_15_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_15_cfg_input_en_we = addr_hit[31] & reg_we & !reg_error;
  assign muxed_v_15_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_15_cfg_output_en_we = addr_hit[31] & reg_we & !reg_error;
  assign muxed_v_15_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_15_cfg_pull_en_we = addr_hit[31] & reg_we & !reg_error;
  assign muxed_v_15_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_15_cfg_pull_sel_we = addr_hit[31] & reg_we & !reg_error;
  assign muxed_v_15_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_15_mux_sel_we = addr_hit[32] & reg_we & !reg_error;
  assign muxed_v_15_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_16_cfg_chip2pad_we = addr_hit[33] & reg_we & !reg_error;
  assign muxed_v_16_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_16_cfg_input_en_we = addr_hit[33] & reg_we & !reg_error;
  assign muxed_v_16_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_16_cfg_output_en_we = addr_hit[33] & reg_we & !reg_error;
  assign muxed_v_16_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_16_cfg_pull_en_we = addr_hit[33] & reg_we & !reg_error;
  assign muxed_v_16_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_16_cfg_pull_sel_we = addr_hit[33] & reg_we & !reg_error;
  assign muxed_v_16_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_16_mux_sel_we = addr_hit[34] & reg_we & !reg_error;
  assign muxed_v_16_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_17_cfg_chip2pad_we = addr_hit[35] & reg_we & !reg_error;
  assign muxed_v_17_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_17_cfg_input_en_we = addr_hit[35] & reg_we & !reg_error;
  assign muxed_v_17_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_17_cfg_output_en_we = addr_hit[35] & reg_we & !reg_error;
  assign muxed_v_17_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_17_cfg_pull_en_we = addr_hit[35] & reg_we & !reg_error;
  assign muxed_v_17_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_17_cfg_pull_sel_we = addr_hit[35] & reg_we & !reg_error;
  assign muxed_v_17_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_17_mux_sel_we = addr_hit[36] & reg_we & !reg_error;
  assign muxed_v_17_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_18_cfg_chip2pad_we = addr_hit[37] & reg_we & !reg_error;
  assign muxed_v_18_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_18_cfg_input_en_we = addr_hit[37] & reg_we & !reg_error;
  assign muxed_v_18_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_18_cfg_output_en_we = addr_hit[37] & reg_we & !reg_error;
  assign muxed_v_18_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_18_cfg_pull_en_we = addr_hit[37] & reg_we & !reg_error;
  assign muxed_v_18_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_18_cfg_pull_sel_we = addr_hit[37] & reg_we & !reg_error;
  assign muxed_v_18_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_18_mux_sel_we = addr_hit[38] & reg_we & !reg_error;
  assign muxed_v_18_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_19_cfg_chip2pad_we = addr_hit[39] & reg_we & !reg_error;
  assign muxed_v_19_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_19_cfg_input_en_we = addr_hit[39] & reg_we & !reg_error;
  assign muxed_v_19_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_19_cfg_output_en_we = addr_hit[39] & reg_we & !reg_error;
  assign muxed_v_19_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_19_cfg_pull_en_we = addr_hit[39] & reg_we & !reg_error;
  assign muxed_v_19_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_19_cfg_pull_sel_we = addr_hit[39] & reg_we & !reg_error;
  assign muxed_v_19_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_19_mux_sel_we = addr_hit[40] & reg_we & !reg_error;
  assign muxed_v_19_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_20_cfg_chip2pad_we = addr_hit[41] & reg_we & !reg_error;
  assign muxed_v_20_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_20_cfg_input_en_we = addr_hit[41] & reg_we & !reg_error;
  assign muxed_v_20_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_20_cfg_output_en_we = addr_hit[41] & reg_we & !reg_error;
  assign muxed_v_20_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_20_cfg_pull_en_we = addr_hit[41] & reg_we & !reg_error;
  assign muxed_v_20_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_20_cfg_pull_sel_we = addr_hit[41] & reg_we & !reg_error;
  assign muxed_v_20_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_20_mux_sel_we = addr_hit[42] & reg_we & !reg_error;
  assign muxed_v_20_mux_sel_wd = reg_wdata[2:0];

  assign muxed_v_21_cfg_chip2pad_we = addr_hit[43] & reg_we & !reg_error;
  assign muxed_v_21_cfg_chip2pad_wd = reg_wdata[0];

  assign muxed_v_21_cfg_input_en_we = addr_hit[43] & reg_we & !reg_error;
  assign muxed_v_21_cfg_input_en_wd = reg_wdata[1];

  assign muxed_v_21_cfg_output_en_we = addr_hit[43] & reg_we & !reg_error;
  assign muxed_v_21_cfg_output_en_wd = reg_wdata[2];

  assign muxed_v_21_cfg_pull_en_we = addr_hit[43] & reg_we & !reg_error;
  assign muxed_v_21_cfg_pull_en_wd = reg_wdata[3];

  assign muxed_v_21_cfg_pull_sel_we = addr_hit[43] & reg_we & !reg_error;
  assign muxed_v_21_cfg_pull_sel_wd = reg_wdata[4];

  assign muxed_v_21_mux_sel_we = addr_hit[44] & reg_we & !reg_error;
  assign muxed_v_21_mux_sel_wd = reg_wdata[2:0];

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[15:0] = info_hw_version_qs;
        reg_rdata_next[31:16] = info_padcount_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[0] = muxed_v_00_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_00_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_00_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_00_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_00_cfg_pull_sel_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[2:0] = muxed_v_00_mux_sel_qs;
      end

      addr_hit[3]: begin
        reg_rdata_next[0] = muxed_v_01_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_01_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_01_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_01_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_01_cfg_pull_sel_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[2:0] = muxed_v_01_mux_sel_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[0] = muxed_v_02_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_02_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_02_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_02_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_02_cfg_pull_sel_qs;
      end

      addr_hit[6]: begin
        reg_rdata_next[2:0] = muxed_v_02_mux_sel_qs;
      end

      addr_hit[7]: begin
        reg_rdata_next[0] = muxed_v_03_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_03_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_03_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_03_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_03_cfg_pull_sel_qs;
      end

      addr_hit[8]: begin
        reg_rdata_next[2:0] = muxed_v_03_mux_sel_qs;
      end

      addr_hit[9]: begin
        reg_rdata_next[0] = muxed_v_04_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_04_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_04_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_04_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_04_cfg_pull_sel_qs;
      end

      addr_hit[10]: begin
        reg_rdata_next[2:0] = muxed_v_04_mux_sel_qs;
      end

      addr_hit[11]: begin
        reg_rdata_next[0] = muxed_v_05_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_05_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_05_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_05_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_05_cfg_pull_sel_qs;
      end

      addr_hit[12]: begin
        reg_rdata_next[2:0] = muxed_v_05_mux_sel_qs;
      end

      addr_hit[13]: begin
        reg_rdata_next[0] = muxed_v_06_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_06_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_06_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_06_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_06_cfg_pull_sel_qs;
      end

      addr_hit[14]: begin
        reg_rdata_next[1:0] = muxed_v_06_mux_sel_qs;
      end

      addr_hit[15]: begin
        reg_rdata_next[0] = muxed_v_07_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_07_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_07_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_07_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_07_cfg_pull_sel_qs;
      end

      addr_hit[16]: begin
        reg_rdata_next[2:0] = muxed_v_07_mux_sel_qs;
      end

      addr_hit[17]: begin
        reg_rdata_next[0] = muxed_v_08_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_08_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_08_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_08_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_08_cfg_pull_sel_qs;
      end

      addr_hit[18]: begin
        reg_rdata_next[2:0] = muxed_v_08_mux_sel_qs;
      end

      addr_hit[19]: begin
        reg_rdata_next[0] = muxed_v_09_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_09_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_09_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_09_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_09_cfg_pull_sel_qs;
      end

      addr_hit[20]: begin
        reg_rdata_next[2:0] = muxed_v_09_mux_sel_qs;
      end

      addr_hit[21]: begin
        reg_rdata_next[0] = muxed_v_10_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_10_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_10_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_10_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_10_cfg_pull_sel_qs;
      end

      addr_hit[22]: begin
        reg_rdata_next[2:0] = muxed_v_10_mux_sel_qs;
      end

      addr_hit[23]: begin
        reg_rdata_next[0] = muxed_v_11_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_11_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_11_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_11_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_11_cfg_pull_sel_qs;
      end

      addr_hit[24]: begin
        reg_rdata_next[2:0] = muxed_v_11_mux_sel_qs;
      end

      addr_hit[25]: begin
        reg_rdata_next[0] = muxed_v_12_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_12_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_12_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_12_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_12_cfg_pull_sel_qs;
      end

      addr_hit[26]: begin
        reg_rdata_next[2:0] = muxed_v_12_mux_sel_qs;
      end

      addr_hit[27]: begin
        reg_rdata_next[0] = muxed_v_13_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_13_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_13_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_13_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_13_cfg_pull_sel_qs;
      end

      addr_hit[28]: begin
        reg_rdata_next[2:0] = muxed_v_13_mux_sel_qs;
      end

      addr_hit[29]: begin
        reg_rdata_next[0] = muxed_v_14_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_14_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_14_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_14_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_14_cfg_pull_sel_qs;
      end

      addr_hit[30]: begin
        reg_rdata_next[2:0] = muxed_v_14_mux_sel_qs;
      end

      addr_hit[31]: begin
        reg_rdata_next[0] = muxed_v_15_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_15_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_15_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_15_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_15_cfg_pull_sel_qs;
      end

      addr_hit[32]: begin
        reg_rdata_next[2:0] = muxed_v_15_mux_sel_qs;
      end

      addr_hit[33]: begin
        reg_rdata_next[0] = muxed_v_16_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_16_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_16_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_16_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_16_cfg_pull_sel_qs;
      end

      addr_hit[34]: begin
        reg_rdata_next[2:0] = muxed_v_16_mux_sel_qs;
      end

      addr_hit[35]: begin
        reg_rdata_next[0] = muxed_v_17_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_17_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_17_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_17_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_17_cfg_pull_sel_qs;
      end

      addr_hit[36]: begin
        reg_rdata_next[2:0] = muxed_v_17_mux_sel_qs;
      end

      addr_hit[37]: begin
        reg_rdata_next[0] = muxed_v_18_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_18_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_18_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_18_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_18_cfg_pull_sel_qs;
      end

      addr_hit[38]: begin
        reg_rdata_next[2:0] = muxed_v_18_mux_sel_qs;
      end

      addr_hit[39]: begin
        reg_rdata_next[0] = muxed_v_19_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_19_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_19_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_19_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_19_cfg_pull_sel_qs;
      end

      addr_hit[40]: begin
        reg_rdata_next[2:0] = muxed_v_19_mux_sel_qs;
      end

      addr_hit[41]: begin
        reg_rdata_next[0] = muxed_v_20_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_20_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_20_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_20_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_20_cfg_pull_sel_qs;
      end

      addr_hit[42]: begin
        reg_rdata_next[2:0] = muxed_v_20_mux_sel_qs;
      end

      addr_hit[43]: begin
        reg_rdata_next[0] = muxed_v_21_cfg_chip2pad_qs;
        reg_rdata_next[1] = muxed_v_21_cfg_input_en_qs;
        reg_rdata_next[2] = muxed_v_21_cfg_output_en_qs;
        reg_rdata_next[3] = muxed_v_21_cfg_pull_en_qs;
        reg_rdata_next[4] = muxed_v_21_cfg_pull_sel_qs;
      end

      addr_hit[44]: begin
        reg_rdata_next[2:0] = muxed_v_21_mux_sel_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))

endmodule
