 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : givens_rotation
Version: T-2022.03-SP3
Date   : Fri Dec  6 21:28:09 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: a[31] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[31] (in)                                              0.01      0.00       0.24 r
  a[31] (net)                                   1                   0.00       0.24 r
  a_reg_array_reg_0__31_/D (DFFARX1_RVT)                  0.01      0.11       0.35 r
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__31_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.10


  Startpoint: b[31] (input port clocked by core_clk)
  Endpoint: b_reg_array_reg_0__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  b[31] (in)                                              0.01      0.00       0.24 r
  b[31] (net)                                   1                   0.00       0.24 r
  b_reg_array_reg_0__31_/D (DFFARX1_RVT)                  0.01      0.11       0.35 r
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  b_reg_array_reg_0__31_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.10


  Startpoint: a[27] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[27] (in)                                              0.01      0.00       0.24 r
  a[27] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__27_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__27_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[26] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[26] (in)                                              0.01      0.00       0.24 r
  a[26] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__26_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__26_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[25] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[25] (in)                                              0.01      0.00       0.24 r
  a[25] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__25_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__25_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[24] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[24] (in)                                              0.01      0.00       0.24 r
  a[24] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__24_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__24_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[23] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[23] (in)                                              0.01      0.00       0.24 r
  a[23] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__23_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__23_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[22] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[22] (in)                                              0.01      0.00       0.24 r
  a[22] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__22_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__22_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[21] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[21] (in)                                              0.01      0.00       0.24 r
  a[21] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__21_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__21_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[20] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[20] (in)                                              0.01      0.00       0.24 r
  a[20] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__20_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__20_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[19] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[19] (in)                                              0.01      0.00       0.24 r
  a[19] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__19_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__19_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[18] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[18] (in)                                              0.01      0.00       0.24 r
  a[18] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__18_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__18_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[17] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[17] (in)                                              0.01      0.00       0.24 r
  a[17] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__17_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__17_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[16] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[16] (in)                                              0.01      0.00       0.24 r
  a[16] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__16_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__16_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[15] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[15] (in)                                              0.01      0.00       0.24 r
  a[15] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__15_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__15_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[14] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[14] (in)                                              0.01      0.00       0.24 r
  a[14] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__14_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__14_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[13] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[13] (in)                                              0.01      0.00       0.24 r
  a[13] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__13_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__13_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[12] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[12] (in)                                              0.01      0.00       0.24 r
  a[12] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__12_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__12_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[11] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[11] (in)                                              0.01      0.00       0.24 r
  a[11] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__11_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__11_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[10] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[10] (in)                                              0.01      0.00       0.24 r
  a[10] (net)                                   2                   0.00       0.24 r
  a_reg_array_reg_0__10_/D (DFFARX1_RVT)                  0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__10_/CLK (DFFARX1_RVT)                          0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[9] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[9] (in)                                               0.01      0.00       0.24 r
  a[9] (net)                                    2                   0.00       0.24 r
  a_reg_array_reg_0__9_/D (DFFARX1_RVT)                   0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__9_/CLK (DFFARX1_RVT)                           0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[8] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[8] (in)                                               0.01      0.00       0.24 r
  a[8] (net)                                    2                   0.00       0.24 r
  a_reg_array_reg_0__8_/D (DFFARX1_RVT)                   0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__8_/CLK (DFFARX1_RVT)                           0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[7] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[7] (in)                                               0.01      0.00       0.24 r
  a[7] (net)                                    2                   0.00       0.24 r
  a_reg_array_reg_0__7_/D (DFFARX1_RVT)                   0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__7_/CLK (DFFARX1_RVT)                           0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[6] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[6] (in)                                               0.01      0.00       0.24 r
  a[6] (net)                                    2                   0.00       0.24 r
  a_reg_array_reg_0__6_/D (DFFARX1_RVT)                   0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__6_/CLK (DFFARX1_RVT)                           0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[5] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[5] (in)                                               0.01      0.00       0.24 r
  a[5] (net)                                    2                   0.00       0.24 r
  a_reg_array_reg_0__5_/D (DFFARX1_RVT)                   0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__5_/CLK (DFFARX1_RVT)                           0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[4] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[4] (in)                                               0.01      0.00       0.24 r
  a[4] (net)                                    2                   0.00       0.24 r
  a_reg_array_reg_0__4_/D (DFFARX1_RVT)                   0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__4_/CLK (DFFARX1_RVT)                           0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[3] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[3] (in)                                               0.01      0.00       0.24 r
  a[3] (net)                                    2                   0.00       0.24 r
  a_reg_array_reg_0__3_/D (DFFARX1_RVT)                   0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__3_/CLK (DFFARX1_RVT)                           0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[2] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[2] (in)                                               0.01      0.00       0.24 r
  a[2] (net)                                    2                   0.00       0.24 r
  a_reg_array_reg_0__2_/D (DFFARX1_RVT)                   0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__2_/CLK (DFFARX1_RVT)                           0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[1] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[1] (in)                                               0.01      0.00       0.24 r
  a[1] (net)                                    2                   0.00       0.24 r
  a_reg_array_reg_0__1_/D (DFFARX1_RVT)                   0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__1_/CLK (DFFARX1_RVT)                           0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: a[0] (input port clocked by core_clk)
  Endpoint: a_reg_array_reg_0__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.14       0.24 r
  a[0] (in)                                               0.01      0.00       0.24 r
  a[0] (net)                                    2                   0.00       0.24 r
  a_reg_array_reg_0__0_/D (DFFARX1_RVT)                   0.01      0.13       0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  a_reg_array_reg_0__0_/CLK (DFFARX1_RVT)                           0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.08


  Startpoint: cos_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[29] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_29_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_29_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[29] (net)                  1                   0.00       0.19 r
  cos[29] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[28] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_28_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_28_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[28] (net)                  1                   0.00       0.19 r
  cos[28] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[27] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_27_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_27_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[27] (net)                  1                   0.00       0.19 r
  cos[27] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[26] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_26_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_26_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[26] (net)                  1                   0.00       0.19 r
  cos[26] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[25] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_25_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_25_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[25] (net)                  1                   0.00       0.19 r
  cos[25] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[24] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_24_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_24_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[24] (net)                  1                   0.00       0.19 r
  cos[24] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[23] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_23_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_23_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[23] (net)                  1                   0.00       0.19 r
  cos[23] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[22] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_22_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_22_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[22] (net)                  1                   0.00       0.19 r
  cos[22] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[21] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_21_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_21_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[21] (net)                  1                   0.00       0.19 r
  cos[21] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[20] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_20_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_20_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[20] (net)                  1                   0.00       0.19 r
  cos[20] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[19] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_19_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_19_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[19] (net)                  1                   0.00       0.19 r
  cos[19] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[18] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_18_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_18_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[18] (net)                  1                   0.00       0.19 r
  cos[18] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[17] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_17_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_17_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[17] (net)                  1                   0.00       0.19 r
  cos[17] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[16] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_16_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_16_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[16] (net)                  1                   0.00       0.19 r
  cos[16] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[15] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_15_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_15_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[15] (net)                  1                   0.00       0.19 r
  cos[15] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[14] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_14_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_14_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[14] (net)                  1                   0.00       0.19 r
  cos[14] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[13] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_13_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_13_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[13] (net)                  1                   0.00       0.19 r
  cos[13] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[12] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_12_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_12_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[12] (net)                  1                   0.00       0.19 r
  cos[12] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[11] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_11_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_11_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[11] (net)                  1                   0.00       0.19 r
  cos[11] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[10] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_10_/CLK (DFFX1_RVT)              0.08      0.00 #     0.10 r
  cos_reg_10_/Q (DFFX1_RVT)                0.01      0.09       0.19 r
  cos[10] (net)                  1                   0.00       0.19 r
  cos[10] (out)                            0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_9_ (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[9] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_9_/CLK (DFFX1_RVT)               0.08      0.00 #     0.10 r
  cos_reg_9_/Q (DFFX1_RVT)                 0.01      0.09       0.19 r
  cos[9] (net)                   1                   0.00       0.19 r
  cos[9] (out)                             0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_8_ (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[8] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_8_/CLK (DFFX1_RVT)               0.08      0.00 #     0.10 r
  cos_reg_8_/Q (DFFX1_RVT)                 0.01      0.09       0.19 r
  cos[8] (net)                   1                   0.00       0.19 r
  cos[8] (out)                             0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_7_ (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[7] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_7_/CLK (DFFX1_RVT)               0.08      0.00 #     0.10 r
  cos_reg_7_/Q (DFFX1_RVT)                 0.01      0.09       0.19 r
  cos[7] (net)                   1                   0.00       0.19 r
  cos[7] (out)                             0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_6_ (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[6] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_6_/CLK (DFFX1_RVT)               0.08      0.00 #     0.10 r
  cos_reg_6_/Q (DFFX1_RVT)                 0.01      0.09       0.19 r
  cos[6] (net)                   1                   0.00       0.19 r
  cos[6] (out)                             0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_5_ (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[5] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_5_/CLK (DFFX1_RVT)               0.08      0.00 #     0.10 r
  cos_reg_5_/Q (DFFX1_RVT)                 0.01      0.09       0.19 r
  cos[5] (net)                   1                   0.00       0.19 r
  cos[5] (out)                             0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_4_ (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[4] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_4_/CLK (DFFX1_RVT)               0.08      0.00 #     0.10 r
  cos_reg_4_/Q (DFFX1_RVT)                 0.01      0.09       0.19 r
  cos[4] (net)                   1                   0.00       0.19 r
  cos[4] (out)                             0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_3_ (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[3] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_3_/CLK (DFFX1_RVT)               0.08      0.00 #     0.10 r
  cos_reg_3_/Q (DFFX1_RVT)                 0.01      0.09       0.19 r
  cos[3] (net)                   1                   0.00       0.19 r
  cos[3] (out)                             0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_2_ (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[2] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_2_/CLK (DFFX1_RVT)               0.08      0.00 #     0.10 r
  cos_reg_2_/Q (DFFX1_RVT)                 0.01      0.09       0.19 r
  cos[2] (net)                   1                   0.00       0.19 r
  cos[2] (out)                             0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_1_ (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[1] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_1_/CLK (DFFX1_RVT)               0.08      0.00 #     0.10 r
  cos_reg_1_/Q (DFFX1_RVT)                 0.01      0.09       0.19 r
  cos[1] (net)                   1                   0.00       0.19 r
  cos[1] (out)                             0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: cos_reg_0_ (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: cos[0] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cos_reg_0_/CLK (DFFX1_RVT)               0.08      0.00 #     0.10 r
  cos_reg_0_/Q (DFFX1_RVT)                 0.01      0.09       0.19 r
  cos[0] (net)                   1                   0.00       0.19 r
  cos[0] (out)                             0.01      0.02       0.21 r
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.35       0.45
  output external delay                             -0.28       0.17
  data required time                                            0.17
  ------------------------------------------------------------------------------------------
  data required time                                            0.17
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.04


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21545/Y (OA22X1_RVT)                                   0.01     27.08    -325.37 f
  n15538 (net)                                  1                   0.00    -325.37 f
  U21546/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15540 (net)                                  1                   0.00    -325.08 r
  U21547/SO (HADDX1_RVT)                                  0.01      0.19    -324.89 r
  intadd_129_CI (net)                           1                   0.00    -324.89 r
  intadd_129_U4/CO (FADDX1_RVT)                           0.01      0.30    -324.58 r    mo 
  intadd_129_n3 (net)                           1                   0.00    -324.58 r
  intadd_129_U3/CO (FADDX1_RVT)                           0.01      0.31    -324.28 r    mo 
  intadd_129_n2 (net)                           1                   0.00    -324.28 r
  intadd_129_U2/CO (FADDX1_RVT)                           0.01      0.30    -323.98 r    mo 
  intadd_129_n1 (net)                           2                   0.00    -323.98 r
  U9773/Y (AOI221X1_RVT)                                  0.01      0.16    -323.82 f
  asq_N94 (net)                                 1                   0.00    -323.82 f
  asq_product_mat_ff_reg_37_/D (DFFX1_RVT)                0.01      0.52    -323.29 f
  data arrival time                                                         -323.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_37_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                          323.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.75


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U11777/Y (INVX1_RVT)                                   75.61     34.46    -318.00 r
  n15572 (net)                                  4                   0.00    -318.00 r
  U16905/Y (OA221X1_RVT)                                  0.01     -6.68    -324.68 r
  n9616 (net)                                   1                   0.00    -324.68 r
  U16906/SO (HADDX1_RVT)                                  0.01      0.19    -324.49 r
  n9674 (net)                                   1                   0.00    -324.49 r
  U16944/S (FADDX1_RVT)                                   0.01      0.41    -324.08 r
  n14587 (net)                                  3                   0.00    -324.08 r
  U5250/SO (HADDX2_RVT)                                   0.01      0.27    -323.81 f
  n14590 (net)                                  2                   0.00    -323.81 f
  U13769/Y (AOI221X1_RVT)                                 0.01      0.41    -323.40 r
  asq_N100 (net)                                1                   0.00    -323.40 r
  asq_product_mat_ff_reg_43_/D (DFFX1_RVT)                0.01      0.11    -323.29 r
  data arrival time                                                         -323.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_43_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                          323.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.74


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U11777/Y (INVX1_RVT)                                   75.61     34.46    -318.00 r
  n15572 (net)                                  4                   0.00    -318.00 r
  U16905/Y (OA221X1_RVT)                                  0.01     -6.68    -324.68 r
  n9616 (net)                                   1                   0.00    -324.68 r
  U16906/SO (HADDX1_RVT)                                  0.01      0.19    -324.49 r
  n9674 (net)                                   1                   0.00    -324.49 r
  U16944/S (FADDX1_RVT)                                   0.01      0.41    -324.08 r
  n14587 (net)                                  3                   0.00    -324.08 r
  U4048/Y (NAND2X0_RVT)                                   0.05      0.15    -323.93 f
  n4096 (net)                                   2                   0.00    -323.93 f
  U10199/Y (AND2X1_RVT)                                   0.01      0.40    -323.54 f
  n4383 (net)                                   1                   0.00    -323.54 f
  U9816/Y (AOI21X1_RVT)                                   0.01      0.37    -323.17 r
  asq_N102 (net)                                1                   0.00    -323.17 r
  asq_product_mat_ff_reg_45_/D (DFFX1_RVT)                0.01      0.11    -323.06 r
  data arrival time                                                         -323.06

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_45_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                          323.06
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.50


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21529/Y (OA22X1_RVT)                                   0.01     27.08    -325.37 f
  n15506 (net)                                  1                   0.00    -325.37 f
  U21530/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15508 (net)                                  1                   0.00    -325.08 r
  U21531/SO (HADDX1_RVT)                                  0.01      0.19    -324.89 r
  intadd_91_B_1_ (net)                          1                   0.00    -324.89 r
  intadd_91_U3/CO (FADDX1_RVT)                            0.01      0.43    -324.46 r    mo 
  intadd_91_n2 (net)                            1                   0.00    -324.46 r
  intadd_91_U2/CO (FADDX1_RVT)                            0.02      0.31    -324.15 r    mo 
  intadd_91_n1 (net)                            1                   0.00    -324.15 r
  intadd_40_U4/S (FADDX2_RVT)                             0.01      0.44    -323.70 r    mo 
  intadd_40_SUM_8_ (net)                        2                   0.00    -323.70 r
  U15030/CO (FADDX1_RVT)                                  0.02      0.35    -323.35 r
  n14203 (net)                                  3                   0.00    -323.35 r
  U20360/SO (HADDX1_RVT)                                  0.01      0.25    -323.10 r
  n14204 (net)                                  1                   0.00    -323.10 r
  U20361/Y (AND2X1_RVT)                                   0.01      0.11    -322.99 r
  asq_N92 (net)                                 1                   0.00    -322.99 r
  asq_product_mat_ff_reg_35_/D (DFFX1_RVT)                0.01      0.11    -322.88 r
  data arrival time                                                         -322.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_35_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                          322.88
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.33


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U11777/Y (INVX1_RVT)                                   75.61     34.46    -318.00 r
  n15572 (net)                                  4                   0.00    -318.00 r
  U16905/Y (OA221X1_RVT)                                  0.01     -6.68    -324.68 r
  n9616 (net)                                   1                   0.00    -324.68 r
  U16906/SO (HADDX1_RVT)                                  0.01      0.19    -324.49 r
  n9674 (net)                                   1                   0.00    -324.49 r
  U16944/CO (FADDX1_RVT)                                  0.01      0.41    -324.08 r
  n14595 (net)                                  2                   0.00    -324.08 r
  U10583/Y (OR2X1_RVT)                                    0.01      0.19    -323.89 r
  n7977 (net)                                   4                   0.00    -323.89 r
  U13601/Y (AND2X1_RVT)                                   0.01      0.13    -323.76 r
  n7136 (net)                                   2                   0.00    -323.76 r
  U15450/Y (AO21X1_RVT)                                   0.01      0.12    -323.64 r
  n9905 (net)                                   1                   0.00    -323.64 r
  U15812/Y (AO21X1_RVT)                                   0.01      0.12    -323.52 r
  n10540 (net)                                  2                   0.00    -323.52 r
  U15811/Y (IBUFFX4_RVT)                                  0.06      0.16    -323.36 f
  n10538 (net)                                  1                   0.00    -323.36 f
  U17449/Y (AOI221X1_RVT)                                 0.01      0.40    -322.96 r
  asq_N104 (net)                                1                   0.00    -322.96 r
  asq_product_mat_ff_reg_47_/D (DFFX1_RVT)                0.01      0.11    -322.85 r
  data arrival time                                                         -322.85

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_47_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                          322.85
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.29


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21545/Y (OA22X1_RVT)                                   0.01     27.08    -325.37 f
  n15538 (net)                                  1                   0.00    -325.37 f
  U21546/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15540 (net)                                  1                   0.00    -325.08 r
  U21547/SO (HADDX1_RVT)                                  0.01      0.19    -324.89 r
  intadd_129_CI (net)                           1                   0.00    -324.89 r
  intadd_129_U4/CO (FADDX1_RVT)                           0.01      0.30    -324.58 r    mo 
  intadd_129_n3 (net)                           1                   0.00    -324.58 r
  intadd_129_U3/CO (FADDX1_RVT)                           0.01      0.31    -324.28 r    mo 
  intadd_129_n2 (net)                           1                   0.00    -324.28 r
  intadd_129_U2/S (FADDX1_RVT)                            0.01      0.30    -323.98 r    mo 
  intadd_129_SUM_2_ (net)                       3                   0.00    -323.98 r
  U4093/SO (HADDX1_RVT)                                   0.01      0.25    -323.72 r
  n14358 (net)                                  1                   0.00    -323.72 r
  U20448/Y (XNOR2X1_RVT)                                  0.01      0.20    -323.53 r
  n14359 (net)                                  1                   0.00    -323.53 r
  U20449/Y (NOR2X0_RVT)                                   0.01      0.18    -323.34 f
  asq_N93 (net)                                 1                   0.00    -323.34 f
  asq_product_mat_ff_reg_36_/D (DFFX1_RVT)                0.01      0.52    -322.82 f
  data arrival time                                                         -322.82

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_36_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                          322.82
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.27


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U11777/Y (INVX1_RVT)                                   75.61     34.46    -318.00 r
  n15572 (net)                                  4                   0.00    -318.00 r
  U16905/Y (OA221X1_RVT)                                  0.01     -6.68    -324.68 r
  n9616 (net)                                   1                   0.00    -324.68 r
  U16906/SO (HADDX1_RVT)                                  0.01      0.19    -324.49 r
  n9674 (net)                                   1                   0.00    -324.49 r
  U16944/S (FADDX1_RVT)                                   0.01      0.41    -324.08 r
  n14587 (net)                                  3                   0.00    -324.08 r
  U4274/Y (OR2X1_RVT)                                     0.01      0.19    -323.89 r
  n7775 (net)                                   4                   0.00    -323.89 r
  U12995/Y (NAND2X0_RVT)                                  0.03      0.13    -323.77 f
  n4098 (net)                                   2                   0.00    -323.77 f
  U8151/Y (IBUFFX4_RVT)                                   0.01      0.16    -323.61 r
  n3465 (net)                                   1                   0.00    -323.61 r
  U12689/Y (AND2X1_RVT)                                   0.01      0.11    -323.50 r
  n4097 (net)                                   1                   0.00    -323.50 r
  U10186/Y (NOR2X0_RVT)                                   0.01      0.18    -323.31 f
  asq_N101 (net)                                1                   0.00    -323.31 f
  asq_product_mat_ff_reg_44_/D (DFFX1_RVT)                0.01      0.52    -322.79 f
  data arrival time                                                         -322.79

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_44_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                          322.79
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.25


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21512/Y (OA22X1_RVT)                                   0.01     27.08    -325.37 f
  n15482 (net)                                  1                   0.00    -325.37 f
  U21513/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15484 (net)                                  1                   0.00    -325.08 r
  U21514/SO (HADDX1_RVT)                                  0.01      0.19    -324.89 r
  intadd_91_B_0_ (net)                          1                   0.00    -324.89 r
  intadd_91_U4/S (FADDX1_RVT)                             0.01      0.43    -324.46 r    mo 
  intadd_91_SUM_0_ (net)                        3                   0.00    -324.46 r
  U5904/Y (XOR3X2_RVT)                                    0.01      0.27    -324.18 r
  intadd_130_A_0_ (net)                         1                   0.00    -324.18 r
  intadd_130_U4/S (FADDX1_RVT)                            0.01      0.41    -323.78 r    mo 
  intadd_130_SUM_0_ (net)                       1                   0.00    -323.78 r
  intadd_23_U4/S (FADDX1_RVT)                             0.01      0.41    -323.37 r    mo 
  intadd_23_SUM_12_ (net)                       1                   0.00    -323.37 r
  U17983/CO (FADDX1_RVT)                                  0.01      0.43    -322.94 r
  n14042 (net)                                  2                   0.00    -322.94 r
  U20237/Y (OA221X1_RVT)                                  0.01      0.13    -322.81 r
  asq_N89 (net)                                 1                   0.00    -322.81 r
  asq_product_mat_ff_reg_32_/D (DFFX1_RVT)                0.01      0.11    -322.70 r
  data arrival time                                                         -322.70

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_32_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                          322.70
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.14


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21529/Y (OA22X1_RVT)                                   0.01     27.08    -325.37 f
  n15506 (net)                                  1                   0.00    -325.37 f
  U21530/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15508 (net)                                  1                   0.00    -325.08 r
  U21531/SO (HADDX1_RVT)                                  0.01      0.19    -324.89 r
  intadd_91_B_1_ (net)                          1                   0.00    -324.89 r
  intadd_91_U3/S (FADDX1_RVT)                             0.01      0.43    -324.46 r    mo 
  intadd_91_SUM_1_ (net)                        1                   0.00    -324.46 r
  intadd_40_U6/CO (FADDX1_RVT)                            0.01      0.41    -324.05 r    mo 
  intadd_40_n5 (net)                            1                   0.00    -324.05 r
  intadd_40_U5/S (FADDX1_RVT)                             0.01      0.30    -323.75 r    mo 
  intadd_130_A_2_ (net)                         1                   0.00    -323.75 r
  intadd_130_U2/CO (FADDX1_RVT)                           0.02      0.41    -323.33 r    mo 
  intadd_130_n1 (net)                           4                   0.00    -323.33 r
  U9003/Y (INVX0_RVT)                                     0.01      0.18    -323.15 f
  n3498 (net)                                   1                   0.00    -323.15 f
  U10204/Y (AOI221X1_RVT)                                 0.01      0.36    -322.79 r
  asq_N91 (net)                                 1                   0.00    -322.79 r
  asq_product_mat_ff_reg_34_/D (DFFX1_RVT)                0.01      0.11    -322.68 r
  data arrival time                                                         -322.68

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_34_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                          322.68
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.13


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U11777/Y (INVX1_RVT)                                   75.61     34.46    -318.00 r
  n15572 (net)                                  4                   0.00    -318.00 r
  U16905/Y (OA221X1_RVT)                                  0.01     -6.68    -324.68 r
  n9616 (net)                                   1                   0.00    -324.68 r
  U16906/SO (HADDX1_RVT)                                  0.01      0.19    -324.49 r
  n9674 (net)                                   1                   0.00    -324.49 r
  U16944/CO (FADDX1_RVT)                                  0.01      0.41    -324.08 r
  n14595 (net)                                  2                   0.00    -324.08 r
  U10583/Y (OR2X1_RVT)                                    0.01      0.19    -323.89 r
  n7977 (net)                                   4                   0.00    -323.89 r
  U13601/Y (AND2X1_RVT)                                   0.01      0.13    -323.76 r
  n7136 (net)                                   2                   0.00    -323.76 r
  U15452/Y (AND2X1_RVT)                                   0.01      0.11    -323.65 r
  n7135 (net)                                   3                   0.00    -323.65 r
  U9888/Y (AND2X1_RVT)                                    0.01      0.12    -323.53 r
  n5196 (net)                                   1                   0.00    -323.53 r
  U10197/Y (NOR2X0_RVT)                                   0.01      0.16    -323.37 f
  n5194 (net)                                   1                   0.00    -323.37 f
  U10193/Y (NOR2X0_RVT)                                   0.01      0.59    -322.78 r
  asq_N103 (net)                                1                   0.00    -322.78 r
  asq_product_mat_ff_reg_46_/D (DFFX1_RVT)                0.01      0.11    -322.67 r
  data arrival time                                                         -322.67

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_46_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                          322.67
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.12


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U4209/Y (OA22X1_RVT)                                    0.01     27.08    -325.37 f
  n15401 (net)                                  1                   0.00    -325.37 f
  U21461/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15403 (net)                                  1                   0.00    -325.08 r
  U21462/SO (HADDX1_RVT)                                  0.01      0.19    -324.88 r
  intadd_65_A_3_ (net)                          3                   0.00    -324.88 r
  U4064/Y (XOR3X1_RVT)                                    0.02      0.45    -324.43 f
  n3224 (net)                                   3                   0.00    -324.43 f
  U3976/Y (OAI21X1_RVT)                                   0.01      0.46    -323.98 r
  intadd_23_n9 (net)                            2                   0.00    -323.98 r
  U5801/Y (AO22X1_RVT)                                    0.01      0.12    -323.85 r
  intadd_23_n8 (net)                            2                   0.00    -323.85 r
  U10448/Y (AO22X1_RVT)                                   0.01      0.14    -323.71 r
  intadd_23_n7 (net)                            1                   0.00    -323.71 r
  intadd_23_U7/S (FADDX1_RVT)                             0.01      0.30    -323.41 r    mo 
  intadd_107_A_0_ (net)                         2                   0.00    -323.41 r
  U14792/Y (AO22X1_RVT)                                   0.01      0.12    -323.29 r
  intadd_107_n3 (net)                           1                   0.00    -323.29 r
  intadd_107_U3/CO (FADDX1_RVT)                           0.01      0.30    -322.98 r    mo 
  intadd_107_n2 (net)                           1                   0.00    -322.98 r
  intadd_107_U2/S (FADDX1_RVT)                            0.01      0.30    -322.68 r    mo 
  intadd_107_SUM_2_ (net)                       3                   0.00    -322.68 r
  U13776/Y (XOR2X1_RVT)                                   0.01      0.23    -322.46 r
  n6847 (net)                                   2                   0.00    -322.46 r
  U3863/Y (OA21X1_RVT)                                    0.01      0.14    -322.32 r
  asq_N87 (net)                                 1                   0.00    -322.32 r
  asq_product_mat_ff_reg_30_/D (DFFX1_RVT)                0.01      0.11    -322.21 r
  data arrival time                                                         -322.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_30_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                          322.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.65


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21529/Y (OA22X1_RVT)                                   0.01     27.08    -325.37 f
  n15506 (net)                                  1                   0.00    -325.37 f
  U21530/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15508 (net)                                  1                   0.00    -325.08 r
  U21531/SO (HADDX1_RVT)                                  0.01      0.19    -324.89 r
  intadd_91_B_1_ (net)                          1                   0.00    -324.89 r
  intadd_91_U3/S (FADDX1_RVT)                             0.01      0.43    -324.46 r    mo 
  intadd_91_SUM_1_ (net)                        1                   0.00    -324.46 r
  intadd_40_U6/S (FADDX1_RVT)                             0.01      0.41    -324.05 r    mo 
  intadd_130_A_1_ (net)                         1                   0.00    -324.05 r
  intadd_130_U3/CO (FADDX1_RVT)                           0.01      0.41    -323.64 r    mo 
  intadd_130_n2 (net)                           1                   0.00    -323.64 r
  intadd_130_U2/S (FADDX1_RVT)                            0.01      0.30    -323.34 r    mo 
  intadd_130_SUM_2_ (net)                       3                   0.00    -323.34 r
  U20247/Y (XNOR2X1_RVT)                                  0.01      0.27    -323.06 r
  n14070 (net)                                  1                   0.00    -323.06 r
  U20248/Y (XNOR2X1_RVT)                                  0.01      0.22    -322.84 r
  n14071 (net)                                  1                   0.00    -322.84 r
  U4916/Y (NOR2X4_RVT)                                    0.01      0.18    -322.66 f
  asq_N90 (net)                                 1                   0.00    -322.66 f
  asq_product_mat_ff_reg_33_/D (DFFX1_RVT)                0.01      0.52    -322.13 f
  data arrival time                                                         -322.13

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_33_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.01       0.46
  data required time                                                           0.46
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.46
  data arrival time                                                          322.13
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.59


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21545/Y (OA22X1_RVT)                                   0.01     27.08    -325.37 f
  n15538 (net)                                  1                   0.00    -325.37 f
  U21546/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15540 (net)                                  1                   0.00    -325.08 r
  U21547/SO (HADDX1_RVT)                                  0.01      0.19    -324.89 r
  intadd_129_CI (net)                           1                   0.00    -324.89 r
  intadd_129_U4/CO (FADDX1_RVT)                           0.01      0.30    -324.58 r    mo 
  intadd_129_n3 (net)                           1                   0.00    -324.58 r
  intadd_129_U3/CO (FADDX1_RVT)                           0.01      0.31    -324.28 r    mo 
  intadd_129_n2 (net)                           1                   0.00    -324.28 r
  intadd_129_U2/S (FADDX1_RVT)                            0.01      0.30    -323.98 r    mo 
  intadd_129_SUM_2_ (net)                       3                   0.00    -323.98 r
  U15157/Y (AND2X1_RVT)                                   0.01      0.14    -323.83 r
  n6361 (net)                                   2                   0.00    -323.83 r
  U12594/Y (NOR3X0_RVT)                                   0.02      0.20    -323.63 f
  n6358 (net)                                   2                   0.00    -323.63 f
  U5759/Y (AOI21X2_RVT)                                   0.01      0.40    -323.23 r
  n1869 (net)                                   4                   0.00    -323.23 r
  U9894/Y (OA21X1_RVT)                                    0.01      0.16    -323.07 r
  n7914 (net)                                   2                   0.00    -323.07 r
  U20492/Y (XNOR2X1_RVT)                                  0.01      0.23    -322.84 r
  n14474 (net)                                  1                   0.00    -322.84 r
  U5022/Y (NOR2X4_RVT)                                    0.01      0.18    -322.66 f
  asq_N96 (net)                                 1                   0.00    -322.66 f
  asq_product_mat_ff_reg_39_/D (DFFX1_RVT)                0.01      0.52    -322.13 f
  data arrival time                                                         -322.13

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_39_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.01       0.46
  data required time                                                           0.46
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.46
  data arrival time                                                          322.13
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.59


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21545/Y (OA22X1_RVT)                                   0.01     27.08    -325.37 f
  n15538 (net)                                  1                   0.00    -325.37 f
  U21546/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15540 (net)                                  1                   0.00    -325.08 r
  U21547/SO (HADDX1_RVT)                                  0.01      0.19    -324.89 r
  intadd_129_CI (net)                           1                   0.00    -324.89 r
  intadd_129_U4/CO (FADDX1_RVT)                           0.01      0.30    -324.58 r    mo 
  intadd_129_n3 (net)                           1                   0.00    -324.58 r
  intadd_129_U3/CO (FADDX1_RVT)                           0.01      0.31    -324.28 r    mo 
  intadd_129_n2 (net)                           1                   0.00    -324.28 r
  intadd_129_U2/S (FADDX1_RVT)                            0.01      0.30    -323.98 r    mo 
  intadd_129_SUM_2_ (net)                       3                   0.00    -323.98 r
  U15157/Y (AND2X1_RVT)                                   0.01      0.14    -323.83 r
  n6361 (net)                                   2                   0.00    -323.83 r
  U12594/Y (NOR3X0_RVT)                                   0.02      0.20    -323.63 f
  n6358 (net)                                   2                   0.00    -323.63 f
  U5759/Y (AOI21X2_RVT)                                   0.01      0.40    -323.23 r
  n1869 (net)                                   4                   0.00    -323.23 r
  U12717/Y (NBUFFX4_RVT)                                  0.01      0.22    -323.00 r
  n3494 (net)                                   4                   0.00    -323.00 r
  U12896/Y (AO21X1_RVT)                                   0.01      0.14    -322.86 r
  n3873 (net)                                   1                   0.00    -322.86 r
  U12609/Y (XNOR2X1_RVT)                                  0.01      0.20    -322.66 r
  n3871 (net)                                   1                   0.00    -322.66 r
  U12610/Y (NOR2X4_RVT)                                   0.01      0.17    -322.50 f
  asq_N98 (net)                                 1                   0.00    -322.50 f
  asq_product_mat_ff_reg_41_/D (DFFX1_RVT)                0.01      0.52    -321.97 f
  data arrival time                                                         -321.97

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_41_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.01       0.46
  data required time                                                           0.46
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.46
  data arrival time                                                          321.97
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.43


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21512/Y (OA22X1_RVT)                                   0.01     27.08    -325.37 f
  n15482 (net)                                  1                   0.00    -325.37 f
  U21513/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15484 (net)                                  1                   0.00    -325.08 r
  U21514/SO (HADDX1_RVT)                                  0.01      0.19    -324.89 r
  intadd_91_B_0_ (net)                          1                   0.00    -324.89 r
  intadd_91_U4/S (FADDX1_RVT)                             0.01      0.43    -324.46 r    mo 
  intadd_91_SUM_0_ (net)                        3                   0.00    -324.46 r
  U5904/Y (XOR3X2_RVT)                                    0.01      0.27    -324.18 r
  intadd_130_A_0_ (net)                         1                   0.00    -324.18 r
  intadd_130_U4/S (FADDX1_RVT)                            0.01      0.41    -323.78 r    mo 
  intadd_130_SUM_0_ (net)                       1                   0.00    -323.78 r
  intadd_23_U4/S (FADDX1_RVT)                             0.01      0.41    -323.37 r    mo 
  intadd_23_SUM_12_ (net)                       1                   0.00    -323.37 r
  U17983/S (FADDX1_RVT)                                   0.01      0.43    -322.94 r
  intadd_3_A_21_ (net)                          3                   0.00    -322.94 r
  U13774/Y (XNOR2X1_RVT)                                  0.01      0.25    -322.69 r
  n6766 (net)                                   1                   0.00    -322.69 r
  U13773/Y (XNOR2X1_RVT)                                  0.01      0.22    -322.47 r
  intadd_3_SUM_21_ (net)                        1                   0.00    -322.47 r
  U20221/Y (NOR2X0_RVT)                                   0.01      0.18    -322.29 f
  asq_N88 (net)                                 1                   0.00    -322.29 f
  asq_product_mat_ff_reg_31_/D (DFFX1_RVT)                0.01      0.52    -321.76 f
  data arrival time                                                         -321.76

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_31_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                          321.76
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.22


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21545/Y (OA22X1_RVT)                                   0.01     27.08    -325.37 f
  n15538 (net)                                  1                   0.00    -325.37 f
  U21546/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15540 (net)                                  1                   0.00    -325.08 r
  U21547/SO (HADDX1_RVT)                                  0.01      0.19    -324.89 r
  intadd_129_CI (net)                           1                   0.00    -324.89 r
  intadd_129_U4/CO (FADDX1_RVT)                           0.01      0.30    -324.58 r    mo 
  intadd_129_n3 (net)                           1                   0.00    -324.58 r
  intadd_129_U3/CO (FADDX1_RVT)                           0.01      0.31    -324.28 r    mo 
  intadd_129_n2 (net)                           1                   0.00    -324.28 r
  intadd_129_U2/S (FADDX1_RVT)                            0.01      0.30    -323.98 r    mo 
  intadd_129_SUM_2_ (net)                       3                   0.00    -323.98 r
  U15157/Y (AND2X1_RVT)                                   0.01      0.14    -323.83 r
  n6361 (net)                                   2                   0.00    -323.83 r
  U12594/Y (NOR3X0_RVT)                                   0.02      0.20    -323.63 f
  n6358 (net)                                   2                   0.00    -323.63 f
  U5759/Y (AOI21X2_RVT)                                   0.01      0.40    -323.23 r
  n1869 (net)                                   4                   0.00    -323.23 r
  U3703/Y (AO21X1_RVT)                                    0.01      0.16    -323.07 r
  n9672 (net)                                   3                   0.00    -323.07 r
  U5763/Y (IBUFFX4_RVT)                                   0.05      0.17    -322.90 f
  n3453 (net)                                   1                   0.00    -322.90 f
  U12679/Y (NAND2X0_RVT)                                  0.01      0.32    -322.58 r
  n14545 (net)                                  1                   0.00    -322.58 r
  U12647/Y (XOR3X2_RVT)                                   0.01      0.17    -322.41 r
  n3517 (net)                                   1                   0.00    -322.41 r
  U4993/Y (NOR2X4_RVT)                                    0.01      0.17    -322.25 f
  asq_N99 (net)                                 1                   0.00    -322.25 f
  asq_product_mat_ff_reg_42_/D (DFFX1_RVT)                0.01      0.52    -321.72 f
  data arrival time                                                         -321.72

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_42_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.01       0.46
  data required time                                                           0.46
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.46
  data arrival time                                                          321.72
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.18


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21545/Y (OA22X1_RVT)                                   0.01     27.08    -325.37 f
  n15538 (net)                                  1                   0.00    -325.37 f
  U21546/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15540 (net)                                  1                   0.00    -325.08 r
  U21547/SO (HADDX1_RVT)                                  0.01      0.19    -324.89 r
  intadd_129_CI (net)                           1                   0.00    -324.89 r
  intadd_129_U4/CO (FADDX1_RVT)                           0.01      0.30    -324.58 r    mo 
  intadd_129_n3 (net)                           1                   0.00    -324.58 r
  intadd_129_U3/CO (FADDX1_RVT)                           0.01      0.31    -324.28 r    mo 
  intadd_129_n2 (net)                           1                   0.00    -324.28 r
  intadd_129_U2/S (FADDX1_RVT)                            0.01      0.30    -323.98 r    mo 
  intadd_129_SUM_2_ (net)                       3                   0.00    -323.98 r
  U15157/Y (AND2X1_RVT)                                   0.01      0.14    -323.83 r
  n6361 (net)                                   2                   0.00    -323.83 r
  U12594/Y (NOR3X0_RVT)                                   0.02      0.20    -323.63 f
  n6358 (net)                                   2                   0.00    -323.63 f
  U5759/Y (AOI21X2_RVT)                                   0.01      0.40    -323.23 r
  n1869 (net)                                   4                   0.00    -323.23 r
  U9894/Y (OA21X1_RVT)                                    0.01      0.16    -323.07 r
  n7914 (net)                                   2                   0.00    -323.07 r
  U12623/Y (IBUFFX4_RVT)                                  0.05      0.16    -322.91 f
  n3429 (net)                                   1                   0.00    -322.91 f
  U5338/Y (AOI21X1_RVT)                                   0.01      0.39    -322.52 r
  n8153 (net)                                   1                   0.00    -322.52 r
  U15306/Y (MUX21X1_RVT)                                  0.01      0.27    -322.25 f
  n14524 (net)                                  2                   0.00    -322.25 f
  U5563/Y (AOI221X2_RVT)                                  0.01      0.42    -321.84 r
  asq_N97 (net)                                 1                   0.00    -321.84 r
  asq_product_mat_ff_reg_40_/D (DFFX1_RVT)                0.01      0.11    -321.73 r
  data arrival time                                                         -321.73

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_40_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                          321.73
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.17


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U4209/Y (OA22X1_RVT)                                    0.01     27.08    -325.37 f
  n15401 (net)                                  1                   0.00    -325.37 f
  U21461/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15403 (net)                                  1                   0.00    -325.08 r
  U21462/SO (HADDX1_RVT)                                  0.01      0.19    -324.88 r
  intadd_65_A_3_ (net)                          3                   0.00    -324.88 r
  U4064/Y (XOR3X1_RVT)                                    0.02      0.45    -324.43 f
  n3224 (net)                                   3                   0.00    -324.43 f
  U3976/Y (OAI21X1_RVT)                                   0.01      0.46    -323.98 r
  intadd_23_n9 (net)                            2                   0.00    -323.98 r
  U5801/Y (AO22X1_RVT)                                    0.01      0.12    -323.85 r
  intadd_23_n8 (net)                            2                   0.00    -323.85 r
  U10430/Y (XNOR3X1_RVT)                                  0.01      0.30    -323.55 r
  n4991 (net)                                   2                   0.00    -323.55 r
  U14015/Y (XNOR2X1_RVT)                                  0.01      0.23    -323.32 r
  n4641 (net)                                   3                   0.00    -323.32 r
  U7014/Y (XOR3X2_RVT)                                    0.01      0.28    -323.05 r
  n2558 (net)                                   2                   0.00    -323.05 r
  U5832/Y (XNOR3X1_RVT)                                   0.01      0.30    -322.75 r
  n10980 (net)                                  3                   0.00    -322.75 r
  U7949/Y (OA22X1_RVT)                                    0.01      0.14    -322.61 r
  n7521 (net)                                   1                   0.00    -322.61 r
  U13779/Y (XNOR2X1_RVT)                                  0.01      0.22    -322.38 r
  intadd_3_SUM_18_ (net)                        1                   0.00    -322.38 r
  U18408/Y (NOR2X0_RVT)                                   0.01      0.18    -322.20 f
  asq_N85 (net)                                 1                   0.00    -322.20 f
  asq_product_mat_ff_reg_28_/D (DFFX1_RVT)                0.01      0.52    -321.68 f
  data arrival time                                                         -321.68

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_28_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                          321.68
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.13


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21545/Y (OA22X1_RVT)                                   0.01     27.08    -325.37 f
  n15538 (net)                                  1                   0.00    -325.37 f
  U21546/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15540 (net)                                  1                   0.00    -325.08 r
  U21547/SO (HADDX1_RVT)                                  0.01      0.19    -324.89 r
  intadd_129_CI (net)                           1                   0.00    -324.89 r
  intadd_129_U4/CO (FADDX1_RVT)                           0.01      0.30    -324.58 r    mo 
  intadd_129_n3 (net)                           1                   0.00    -324.58 r
  intadd_129_U3/CO (FADDX1_RVT)                           0.01      0.31    -324.28 r    mo 
  intadd_129_n2 (net)                           1                   0.00    -324.28 r
  intadd_129_U2/CO (FADDX1_RVT)                           0.01      0.30    -323.98 r    mo 
  intadd_129_n1 (net)                           2                   0.00    -323.98 r
  U5315/Y (INVX0_RVT)                                     0.04      0.18    -323.79 f
  n3180 (net)                                   4                   0.00    -323.79 f
  U13926/Y (NAND2X0_RVT)                                  0.01      0.43    -323.36 r
  n4510 (net)                                   1                   0.00    -323.36 r
  U12593/Y (OA22X1_RVT)                                   0.01      0.12    -323.24 r
  n5088 (net)                                   1                   0.00    -323.24 r
  U14452/Y (NAND2X0_RVT)                                  0.03      0.11    -323.13 f
  n14442 (net)                                  1                   0.00    -323.13 f
  U6913/SO (HADDX2_RVT)                                   0.01      0.66    -322.47 f
  n14444 (net)                                  1                   0.00    -322.47 f
  U13771/Y (IBUFFX4_RVT)                                  0.01      0.14    -322.34 r
  n5098 (net)                                   1                   0.00    -322.34 r
  U14456/Y (NOR2X0_RVT)                                   0.01      0.16    -322.17 f
  asq_N95 (net)                                 1                   0.00    -322.17 f
  asq_product_mat_ff_reg_38_/D (DFFX1_RVT)                0.01      0.52    -321.65 f
  data arrival time                                                         -321.65

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_38_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                          321.65
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.10


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U4209/Y (OA22X1_RVT)                                    0.01     27.08    -325.37 f
  n15401 (net)                                  1                   0.00    -325.37 f
  U21461/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15403 (net)                                  1                   0.00    -325.08 r
  U21462/SO (HADDX1_RVT)                                  0.01      0.19    -324.88 r
  intadd_65_A_3_ (net)                          3                   0.00    -324.88 r
  U4064/Y (XOR3X1_RVT)                                    0.02      0.45    -324.43 f
  n3224 (net)                                   3                   0.00    -324.43 f
  U3976/Y (OAI21X1_RVT)                                   0.01      0.46    -323.98 r
  intadd_23_n9 (net)                            2                   0.00    -323.98 r
  U5800/Y (XOR3X2_RVT)                                    0.01      0.19    -323.78 r
  intadd_23_SUM_7_ (net)                        1                   0.00    -323.78 r
  intadd_31_U2/S (FADDX1_RVT)                             0.01      0.41    -323.37 r    mo 
  intadd_10_A_13_ (net)                         1                   0.00    -323.37 r
  intadd_10_U5/S (FADDX1_RVT)                             0.02      0.41    -322.96 r    mo 
  intadd_3_A_16_ (net)                          2                   0.00    -322.96 r
  U5561/Y (XOR3X2_RVT)                                    0.01      0.38    -322.57 r
  intadd_3_SUM_16_ (net)                        3                   0.00    -322.57 r
  U10241/Y (XOR3X1_RVT)                                   0.01      0.34    -322.23 r
  n11818 (net)                                  1                   0.00    -322.23 r
  U18395/Y (NOR2X0_RVT)                                   0.01      0.18    -322.05 f
  asq_N83 (net)                                 1                   0.00    -322.05 f
  asq_product_mat_ff_reg_26_/D (DFFX1_RVT)                0.01      0.52    -321.53 f
  data arrival time                                                         -321.53

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_26_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                          321.53
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -321.98


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U4209/Y (OA22X1_RVT)                                    0.01     27.08    -325.37 f
  n15401 (net)                                  1                   0.00    -325.37 f
  U21461/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15403 (net)                                  1                   0.00    -325.08 r
  U21462/SO (HADDX1_RVT)                                  0.01      0.19    -324.88 r
  intadd_65_A_3_ (net)                          3                   0.00    -324.88 r
  U4064/Y (XOR3X1_RVT)                                    0.02      0.45    -324.43 f
  n3224 (net)                                   3                   0.00    -324.43 f
  U5792/Y (IBUFFX4_RVT)                                   0.01      0.17    -324.26 r
  intadd_65_SUM_3_ (net)                        1                   0.00    -324.26 r
  U8005/Y (XOR3X2_RVT)                                    0.01      0.23    -324.03 r
  n6006 (net)                                   3                   0.00    -324.03 r
  U9921/Y (INVX1_RVT)                                     0.01      0.21    -323.82 f
  intadd_23_SUM_6_ (net)                        1                   0.00    -323.82 f
  U8569/Y (XOR3X2_RVT)                                    0.01      0.65    -323.17 r
  intadd_10_A_12_ (net)                         3                   0.00    -323.17 r
  U8568/Y (XOR3X2_RVT)                                    0.01      0.27    -322.90 r
  intadd_3_A_15_ (net)                          3                   0.00    -322.90 r
  U15546/Y (XOR3X2_RVT)                                   0.01      0.27    -322.62 r
  n10971 (net)                                  2                   0.00    -322.62 r
  U17615/Y (XNOR2X1_RVT)                                  0.01      0.23    -322.39 r
  n13780 (net)                                  3                   0.00    -322.39 r
  U7948/Y (XOR3X2_RVT)                                    0.01      0.27    -322.12 r
  n13782 (net)                                  1                   0.00    -322.12 r
  U20048/Y (NOR2X0_RVT)                                   0.01      0.18    -321.94 f
  asq_N82 (net)                                 1                   0.00    -321.94 f
  asq_product_mat_ff_reg_25_/D (DFFX1_RVT)                0.01      0.52    -321.42 f
  data arrival time                                                         -321.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_25_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                          321.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -321.87


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U4209/Y (OA22X1_RVT)                                    0.01     27.08    -325.37 f
  n15401 (net)                                  1                   0.00    -325.37 f
  U21461/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15403 (net)                                  1                   0.00    -325.08 r
  U21462/SO (HADDX1_RVT)                                  0.01      0.19    -324.88 r
  intadd_65_A_3_ (net)                          3                   0.00    -324.88 r
  U4064/Y (XOR3X1_RVT)                                    0.02      0.45    -324.43 f
  n3224 (net)                                   3                   0.00    -324.43 f
  U3976/Y (OAI21X1_RVT)                                   0.01      0.46    -323.98 r
  intadd_23_n9 (net)                            2                   0.00    -323.98 r
  U5801/Y (AO22X1_RVT)                                    0.01      0.12    -323.85 r
  intadd_23_n8 (net)                            2                   0.00    -323.85 r
  U10448/Y (AO22X1_RVT)                                   0.01      0.14    -323.71 r
  intadd_23_n7 (net)                            1                   0.00    -323.71 r
  intadd_23_U7/S (FADDX1_RVT)                             0.01      0.30    -323.41 r    mo 
  intadd_107_A_0_ (net)                         2                   0.00    -323.41 r
  U14792/Y (AO22X1_RVT)                                   0.01      0.12    -323.29 r
  intadd_107_n3 (net)                           1                   0.00    -323.29 r
  intadd_107_U3/S (FADDX1_RVT)                            0.01      0.30    -322.99 r    mo 
  intadd_107_SUM_1_ (net)                       1                   0.00    -322.99 r
  intadd_10_U2/S (FADDX1_RVT)                             0.01      0.41    -322.58 r    mo 
  intadd_3_A_19_ (net)                          3                   0.00    -322.58 r
  U4168/SO (HADDX1_RVT)                                   0.01      0.25    -322.33 r
  n7457 (net)                                   1                   0.00    -322.33 r
  U13777/Y (XOR2X1_RVT)                                   0.01      0.23    -322.10 r
  intadd_3_SUM_19_ (net)                        1                   0.00    -322.10 r
  U20184/Y (NOR2X0_RVT)                                   0.01      0.18    -321.92 f
  asq_N86 (net)                                 1                   0.00    -321.92 f
  asq_product_mat_ff_reg_29_/D (DFFX1_RVT)                0.01      0.52    -321.39 f
  data arrival time                                                         -321.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_29_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                          321.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -321.85


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U4209/Y (OA22X1_RVT)                                    0.01     27.08    -325.37 f
  n15401 (net)                                  1                   0.00    -325.37 f
  U21461/Y (NAND2X0_RVT)                                  0.01      0.29    -325.08 r
  n15403 (net)                                  1                   0.00    -325.08 r
  U21462/SO (HADDX1_RVT)                                  0.01      0.19    -324.88 r
  intadd_65_A_3_ (net)                          3                   0.00    -324.88 r
  U4064/Y (XOR3X1_RVT)                                    0.02      0.45    -324.43 f
  n3224 (net)                                   3                   0.00    -324.43 f
  U3976/Y (OAI21X1_RVT)                                   0.01      0.46    -323.98 r
  intadd_23_n9 (net)                            2                   0.00    -323.98 r
  U5800/Y (XOR3X2_RVT)                                    0.01      0.19    -323.78 r
  intadd_23_SUM_7_ (net)                        1                   0.00    -323.78 r
  intadd_31_U2/S (FADDX1_RVT)                             0.01      0.41    -323.37 r    mo 
  intadd_10_A_13_ (net)                         1                   0.00    -323.37 r
  intadd_10_U5/S (FADDX1_RVT)                             0.02      0.41    -322.96 r    mo 
  intadd_3_A_16_ (net)                          2                   0.00    -322.96 r
  U5561/Y (XOR3X2_RVT)                                    0.02      0.39    -322.57 f
  intadd_3_SUM_16_ (net)                        3                   0.00    -322.57 f
  U10284/Y (AO22X1_RVT)                                   0.01      0.46    -322.11 f
  n5367 (net)                                   2                   0.00    -322.11 f
  U14571/Y (IBUFFX8_RVT)                                  0.01      0.17    -321.94 r
  n11821 (net)                                  3                   0.00    -321.94 r
  U18397/Y (XNOR2X1_RVT)                                  0.01      0.27    -321.66 r
  n11823 (net)                                  1                   0.00    -321.66 r
  U18398/Y (NOR2X0_RVT)                                   0.01      0.18    -321.48 f
  asq_N84 (net)                                 1                   0.00    -321.48 f
  asq_product_mat_ff_reg_27_/D (DFFX1_RVT)                0.01      0.52    -320.96 f
  data arrival time                                                         -320.96

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_27_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                 0.00       0.45
  data required time                                                           0.45
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.45
  data arrival time                                                          320.96
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -321.41


  Startpoint: asq_idataA_mat_ff_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: asq_product_mat_ff_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  asq_idataA_mat_ff_reg_18_/CLK (DFFX2_RVT)               0.08      0.00 #     0.10 r
  asq_idataA_mat_ff_reg_18_/Q (DFFX2_RVT)                 0.02      0.13       0.23 f
  asq_idataA_mat_ff[18] (net)                   6                   0.00       0.23 f
  U10146/Y (AO22X1_RVT)                                   0.02      0.54       0.77 f
  n9640 (net)                                   2                   0.00       0.77 f
  U13858/Y (INVX1_RVT)                                    0.01      0.89       1.66 r
  n5450 (net)                                   2                   0.00       1.66 r
  U6575/Y (NAND3X2_RVT)                                   0.02      0.14       1.80 f
  n11399 (net)                                  5                   0.00       1.80 f
  U12809/Y (NBUFFX4_RVT)                                  0.23      0.25       2.05 f
  n15547 (net)                                  3                   0.00       2.05 f
  U5975/Y (NBUFFX8_RVT)                                 374.63   -354.50    -352.45 f
  n1965 (net)                                  13                   0.00    -352.45 f
  U21449/Y (OA22X1_RVT)                                   0.01     36.09    -316.37 f
  n15385 (net)                                  1                   0.00    -316.37 f
  U21450/Y (NAND2X0_RVT)                                  0.01      0.29    -316.07 r
  n15387 (net)                                  1                   0.00    -316.07 r
  U21451/SO (HADDX1_RVT)                                  0.01      0.19    -315.88 r
  intadd_65_A_2_ (net)                          1                   0.00    -315.88 r
  intadd_65_U4/S (FADDX1_RVT)                             0.01      0.41    -315.47 r    mo 
  intadd_65_SUM_2_ (net)                        3                   0.00    -315.47 r
  U14676/Y (XOR3X2_RVT)                                   0.01      0.27    -315.20 r
  intadd_23_SUM_5_ (net)                        1                   0.00    -315.20 r
  intadd_31_U4/S (FADDX2_RVT)                             0.01      0.41    -314.79 r    mo 
  intadd_10_A_11_ (net)                         1                   0.00    -314.79 r
  intadd_10_U7/S (FADDX1_RVT)                             0.01      0.41    -314.38 r    mo 
  intadd_3_B_14_ (net)                          3                   0.00    -314.38 r
  U7285/Y (XOR3X1_RVT)                                    0.01      0.35    -314.03 r
  intadd_3_SUM_14_ (net)                        3                   0.00    -314.03 r
  U12768/Y (XOR3X2_RVT)                                   0.01      0.27    -313.76 r
  intadd_49_SUM_6_ (net)                        3                   0.00    -313.76 r
  U20042/SO (HADDX1_RVT)                                  0.01      0.23    -313.52 r
  n13773 (net)                                  1                   0.00    -313.52 r
  U20043/SO (HADDX1_RVT)                                  0.01      0.20    -313.33 r
  n13774 (net)                                  1                   0.00    -313.33 r
  U20044/Y (AND2X1_RVT)                                   0.01      0.11    -313.22 r
  asq_N81 (net)                                 1                   0.00    -313.22 r
  asq_product_mat_ff_reg_24_/D (DFFX1_RVT)                0.01      0.11    -313.11 r
  data arrival time                                                         -313.11

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  asq_product_mat_ff_reg_24_/CLK (DFFX1_RVT)                        0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                          313.11
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -313.55


  Startpoint: c__idataA_mat_ff_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: c__product_mat_ff_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  c__idataA_mat_ff_reg_23_/CLK (DFFX1_RVT)                0.08      0.00 #     0.10 r
  c__idataA_mat_ff_reg_23_/Q (DFFX1_RVT)                  0.01      0.11       0.21 f
  c__idataA_mat_ff[23] (net)                    2                   0.00       0.21 f
  U7993/Y (IBUFFX4_RVT)                                   0.01      0.16       0.36 r
  n9998 (net)                                   2                   0.00       0.36 r
  U7992/Y (IBUFFX4_RVT)                                   8.76      0.73       1.09 f
  n14605 (net)                                  7                   0.00       1.09 f
  U8199/Y (IBUFFX8_RVT)                                   0.00    -29.21     -28.11 r
  n9010 (net)                                   9                   0.00     -28.11 r
  U16955/Y (AO221X1_RVT)                                  0.01      0.28     -27.84 r
  n9694 (net)                                   1                   0.00     -27.84 r
  U16956/SO (HADDX1_RVT)                                  0.01      0.19     -27.65 r
  n9880 (net)                                   3                   0.00     -27.65 r
  U15182/Y (AO22X1_RVT)                                   0.01      0.16     -27.49 r
  n13905 (net)                                  3                   0.00     -27.49 r
  U20165/SO (HADDX1_RVT)                                  0.01      0.25     -27.24 r
  n13906 (net)                                  1                   0.00     -27.24 r
  U20166/Y (AND2X1_RVT)                                   0.01      0.11     -27.13 r
  c__N83 (net)                                  1                   0.00     -27.13 r
  c__product_mat_ff_reg_26_/D (DFFX1_RVT)                 0.01      0.11     -27.02 r
  data arrival time                                                          -27.02

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  c__product_mat_ff_reg_26_/CLK (DFFX1_RVT)                         0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                           27.02
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.47


  Startpoint: c__idataA_mat_ff_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: s__product_mat_ff_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  c__idataA_mat_ff_reg_23_/CLK (DFFX1_RVT)                0.08      0.00 #     0.10 r
  c__idataA_mat_ff_reg_23_/Q (DFFX1_RVT)                  0.01      0.11       0.21 f
  c__idataA_mat_ff[23] (net)                    2                   0.00       0.21 f
  U7993/Y (IBUFFX4_RVT)                                   0.01      0.16       0.36 r
  n9998 (net)                                   2                   0.00       0.36 r
  U7992/Y (IBUFFX4_RVT)                                   8.76      0.73       1.09 f
  n14605 (net)                                  7                   0.00       1.09 f
  U8199/Y (IBUFFX8_RVT)                                   0.00    -29.21     -28.11 r
  n9010 (net)                                   9                   0.00     -28.11 r
  U12416/Y (AO221X1_RVT)                                  0.01      0.28     -27.84 r
  n12399 (net)                                  4                   0.00     -27.84 r
  U10715/Y (OA21X1_RVT)                                   0.01      0.17     -27.67 r
  n10165 (net)                                  1                   0.00     -27.67 r
  U17235/S (FADDX1_RVT)                                   0.01      0.41     -27.26 r
  n14540 (net)                                  4                   0.00     -27.26 r
  U6783/Y (OA22X1_RVT)                                    0.01      0.16     -27.10 r
  n14543 (net)                                  2                   0.00     -27.10 r
  U13655/Y (IBUFFX4_RVT)                                  0.05      0.16     -26.95 f
  n6114 (net)                                   1                   0.00     -26.95 f
  U15024/Y (AOI221X1_RVT)                                 0.01      0.37     -26.57 r
  s__N100 (net)                                 1                   0.00     -26.57 r
  s__product_mat_ff_reg_43_/D (DFFX1_RVT)                 0.01      0.11     -26.47 r
  data arrival time                                                          -26.47

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  s__product_mat_ff_reg_43_/CLK (DFFX1_RVT)                         0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                           26.47
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -26.91


  Startpoint: c__idataB_mat_ff_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: c__product_mat_ff_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  c__idataB_mat_ff_reg_4_/CLK (DFFX1_RVT)                 0.08      0.00 #     0.10 r
  c__idataB_mat_ff_reg_4_/Q (DFFX1_RVT)                   0.01      0.10       0.20 f
  c__idataB_mat_ff[4] (net)                     2                   0.00       0.20 f
  U6019/Y (NBUFFX4_RVT)                                   0.33      0.19       0.39 f
  n1983 (net)                                   3                   0.00       0.39 f
  U5914/Y (NBUFFX4_RVT)                                  10.61     -8.78      -8.39 f
  n1934 (net)                                   8                   0.00      -8.39 f
  U10095/Y (AOI22X1_RVT)                                  0.01      1.20      -7.19 r
  n9152 (net)                                   1                   0.00      -7.19 r
  U16685/Y (NAND2X0_RVT)                                  0.03      0.11      -7.08 f
  n9154 (net)                                   1                   0.00      -7.08 f
  U4678/SO (HADDX1_RVT)                                   0.01      0.63      -6.45 r
  n12304 (net)                                  2                   0.00      -6.45 r
  U15986/Y (XNOR2X1_RVT)                                  0.01      0.25      -6.20 r
  n12306 (net)                                  1                   0.00      -6.20 r
  U15959/Y (XOR2X1_RVT)                                   0.01      0.18      -6.02 f
  n8462 (net)                                   1                   0.00      -6.02 f
  U6310/Y (NBUFFX4_RVT)                                   0.24      0.17      -5.85 f
  n2136 (net)                                   3                   0.00      -5.85 f
  U6817/Y (NBUFFX4_RVT)                                   0.00    -25.97     -31.82 f
  n2420 (net)                                   1                   0.00     -31.82 f
  U11339/Y (XNOR2X1_RVT)                                  0.01      0.82     -31.00 r
  n5799 (net)                                   1                   0.00     -31.00 r
  U6695/Y (XOR2X1_RVT)                                    0.01      0.19     -30.81 f
  intadd_47_SUM_3_ (net)                        2                   0.00     -30.81 f
  U6245/Y (AO22X2_RVT)                                    0.01      0.37     -30.44 f
  n6415 (net)                                   2                   0.00     -30.44 f
  U11202/Y (AO22X1_RVT)                                   0.01      0.42     -30.02 f
  n9816 (net)                                   2                   0.00     -30.02 f
  U14965/Y (AOI222X1_RVT)                                 0.01      0.40     -29.62 r
  n6411 (net)                                   1                   0.00     -29.62 r
  U7307/Y (OA21X1_RVT)                                    0.01      0.12     -29.50 r
  n18836 (net)                                  1                   0.00     -29.50 r
  U7306/Y (AO21X1_RVT)                                    0.01      0.13     -29.37 r
  n2418 (net)                                   1                   0.00     -29.37 r
  U6309/Y (AO22X1_RVT)                                    0.01      0.11     -29.27 r
  n6642 (net)                                   2                   0.00     -29.27 r
  U15267/Y (OAI222X1_RVT)                                 0.02      0.16     -29.11 f
  n9838 (net)                                   2                   0.00     -29.11 f
  U6064/Y (AO222X2_RVT)                                   0.01      0.45     -28.66 f
  n9849 (net)                                   2                   0.00     -28.66 f
  U7240/Y (AOI22X2_RVT)                                   0.01      0.38     -28.28 r
  n6094 (net)                                   2                   0.00     -28.28 r
  U15048/Y (NAND2X0_RVT)                                  0.02      0.11     -28.17 f
  n6166 (net)                                   1                   0.00     -28.17 f
  U7343/Y (AOI22X2_RVT)                                   0.01      0.35     -27.82 r
  n7578 (net)                                   1                   0.00     -27.82 r
  U15076/Y (NAND2X0_RVT)                                  0.02      0.09     -27.73 f
  n6289 (net)                                   1                   0.00     -27.73 f
  U5497/Y (AO22X2_RVT)                                    0.01      0.36     -27.36 f
  n9866 (net)                                   1                   0.00     -27.36 f
  U12789/Y (AOI22X2_RVT)                                  0.01      0.37     -27.00 r
  n3649 (net)                                   2                   0.00     -27.00 r
  U5429/Y (NBUFFX2_RVT)                                   0.01      0.15     -26.84 r
  n1723 (net)                                   1                   0.00     -26.84 r
  U12788/Y (XNOR2X1_RVT)                                  0.01      0.22     -26.62 r
  n13868 (net)                                  1                   0.00     -26.62 r
  U20105/SO (HADDX1_RVT)                                  0.01      0.20     -26.43 r
  n13869 (net)                                  1                   0.00     -26.43 r
  U20106/Y (AND2X1_RVT)                                   0.01      0.11     -26.31 r
  c__N80 (net)                                  1                   0.00     -26.31 r
  c__product_mat_ff_reg_23_/D (DFFX1_RVT)                 0.01      0.11     -26.21 r
  data arrival time                                                          -26.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  c__product_mat_ff_reg_23_/CLK (DFFX1_RVT)                         0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                           26.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -26.65


  Startpoint: c__idataA_mat_ff_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: c__product_mat_ff_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  c__idataA_mat_ff_reg_23_/CLK (DFFX1_RVT)                0.08      0.00 #     0.10 r
  c__idataA_mat_ff_reg_23_/Q (DFFX1_RVT)                  0.01      0.11       0.21 f
  c__idataA_mat_ff[23] (net)                    2                   0.00       0.21 f
  U7993/Y (IBUFFX4_RVT)                                   0.01      0.16       0.36 r
  n9998 (net)                                   2                   0.00       0.36 r
  U7992/Y (IBUFFX4_RVT)                                   8.76      0.73       1.09 f
  n14605 (net)                                  7                   0.00       1.09 f
  U8199/Y (IBUFFX8_RVT)                                   0.00    -29.21     -28.11 r
  n9010 (net)                                   9                   0.00     -28.11 r
  U12416/Y (AO221X1_RVT)                                  0.01      0.28     -27.84 r
  n12399 (net)                                  4                   0.00     -27.84 r
  U17143/Y (NAND2X0_RVT)                                  0.03      0.13     -27.70 f
  n12397 (net)                                  2                   0.00     -27.70 f
  U13466/Y (OAI21X1_RVT)                                  0.01      0.33     -27.37 r
  intadd_74_A_0_ (net)                          1                   0.00     -27.37 r
  intadd_74_U5/S (FADDX1_RVT)                             0.01      0.41     -26.96 r    mo 
  intadd_74_SUM_0_ (net)                        3                   0.00     -26.96 r
  U20493/SO (HADDX1_RVT)                                  0.01      0.27     -26.69 f
  n14477 (net)                                  2                   0.00     -26.69 f
  U13665/Y (AOI221X1_RVT)                                 0.01      0.41     -26.28 r
  c__N100 (net)                                 1                   0.00     -26.28 r
  c__product_mat_ff_reg_43_/D (DFFX1_RVT)                 0.01      0.11     -26.18 r
  data arrival time                                                          -26.18

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  c__product_mat_ff_reg_43_/CLK (DFFX1_RVT)                         0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                           26.18
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -26.62


  Startpoint: c__idataA_mat_ff_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: s__product_mat_ff_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  c__idataA_mat_ff_reg_23_/CLK (DFFX1_RVT)                0.08      0.00 #     0.10 r
  c__idataA_mat_ff_reg_23_/Q (DFFX1_RVT)                  0.01      0.11       0.21 f
  c__idataA_mat_ff[23] (net)                    2                   0.00       0.21 f
  U7993/Y (IBUFFX4_RVT)                                   0.01      0.16       0.36 r
  n9998 (net)                                   2                   0.00       0.36 r
  U7992/Y (IBUFFX4_RVT)                                   8.76      0.73       1.09 f
  n14605 (net)                                  7                   0.00       1.09 f
  U8199/Y (IBUFFX8_RVT)                                   0.00    -29.21     -28.11 r
  n9010 (net)                                   9                   0.00     -28.11 r
  U17372/Y (OA22X1_RVT)                                   0.01      0.20     -27.92 r
  n10422 (net)                                  1                   0.00     -27.92 r
  U17374/Y (NAND2X0_RVT)                                  0.04      0.12     -27.80 f
  n10423 (net)                                  1                   0.00     -27.80 f
  U14180/Y (XOR2X1_RVT)                                   0.01      0.90     -26.90 r
  n11030 (net)                                  4                   0.00     -26.90 r
  U6840/Y (OA22X2_RVT)                                    0.01      0.16     -26.74 r
  n7040 (net)                                   2                   0.00     -26.74 r
  U3683/Y (NBUFFX2_RVT)                                   0.01      0.15     -26.59 r
  n1690 (net)                                   1                   0.00     -26.59 r
  U10265/Y (XNOR2X1_RVT)                                  0.01      0.22     -26.37 r
  n11035 (net)                                  1                   0.00     -26.37 r
  U17827/Y (AND2X1_RVT)                                   0.01      0.11     -26.26 r
  s__N81 (net)                                  1                   0.00     -26.26 r
  s__product_mat_ff_reg_24_/D (DFFX1_RVT)                 0.01      0.11     -26.15 r
  data arrival time                                                          -26.15

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  s__product_mat_ff_reg_24_/CLK (DFFX1_RVT)                         0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                           26.15
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -26.59


  Startpoint: c__idataB_mat_ff_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: c__product_mat_ff_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  givens_rotation    140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  c__idataB_mat_ff_reg_4_/CLK (DFFX1_RVT)                 0.08      0.00 #     0.10 r
  c__idataB_mat_ff_reg_4_/Q (DFFX1_RVT)                   0.01      0.10       0.20 f
  c__idataB_mat_ff[4] (net)                     2                   0.00       0.20 f
  U6019/Y (NBUFFX4_RVT)                                   0.33      0.19       0.39 f
  n1983 (net)                                   3                   0.00       0.39 f
  U5914/Y (NBUFFX4_RVT)                                  10.61     -8.78      -8.39 f
  n1934 (net)                                   8                   0.00      -8.39 f
  U10095/Y (AOI22X1_RVT)                                  0.01      1.20      -7.19 r
  n9152 (net)                                   1                   0.00      -7.19 r
  U16685/Y (NAND2X0_RVT)                                  0.03      0.11      -7.08 f
  n9154 (net)                                   1                   0.00      -7.08 f
  U4678/SO (HADDX1_RVT)                                   0.01      0.63      -6.45 r
  n12304 (net)                                  2                   0.00      -6.45 r
  U15986/Y (XNOR2X1_RVT)                                  0.01      0.25      -6.20 r
  n12306 (net)                                  1                   0.00      -6.20 r
  U15959/Y (XOR2X1_RVT)                                   0.01      0.18      -6.02 f
  n8462 (net)                                   1                   0.00      -6.02 f
  U6310/Y (NBUFFX4_RVT)                                   0.24      0.17      -5.85 f
  n2136 (net)                                   3                   0.00      -5.85 f
  U6817/Y (NBUFFX4_RVT)                                   0.00    -25.97     -31.82 f
  n2420 (net)                                   1                   0.00     -31.82 f
  U11339/Y (XNOR2X1_RVT)                                  0.01      0.82     -31.00 r
  n5799 (net)                                   1                   0.00     -31.00 r
  U6695/Y (XOR2X1_RVT)                                    0.01      0.19     -30.81 f
  intadd_47_SUM_3_ (net)                        2                   0.00     -30.81 f
  U6245/Y (AO22X2_RVT)                                    0.01      0.37     -30.44 f
  n6415 (net)                                   2                   0.00     -30.44 f
  U11202/Y (AO22X1_RVT)                                   0.01      0.42     -30.02 f
  n9816 (net)                                   2                   0.00     -30.02 f
  U14965/Y (AOI222X1_RVT)                                 0.01      0.40     -29.62 r
  n6411 (net)                                   1                   0.00     -29.62 r
  U7307/Y (OA21X1_RVT)                                    0.01      0.12     -29.50 r
  n18836 (net)                                  1                   0.00     -29.50 r
  U7306/Y (AO21X1_RVT)                                    0.01      0.13     -29.37 r
  n2418 (net)                                   1                   0.00     -29.37 r
  U6309/Y (AO22X1_RVT)                                    0.01      0.11     -29.27 r
  n6642 (net)                                   2                   0.00     -29.27 r
  U15267/Y (OAI222X1_RVT)                                 0.02      0.16     -29.11 f
  n9838 (net)                                   2                   0.00     -29.11 f
  U6064/Y (AO222X2_RVT)                                   0.01      0.45     -28.66 f
  n9849 (net)                                   2                   0.00     -28.66 f
  U7240/Y (AOI22X2_RVT)                                   0.01      0.38     -28.28 r
  n6094 (net)                                   2                   0.00     -28.28 r
  U15048/Y (NAND2X0_RVT)                                  0.02      0.11     -28.17 f
  n6166 (net)                                   1                   0.00     -28.17 f
  U7343/Y (AOI22X2_RVT)                                   0.01      0.35     -27.82 r
  n7578 (net)                                   1                   0.00     -27.82 r
  U15076/Y (NAND2X0_RVT)                                  0.02      0.09     -27.73 f
  n6289 (net)                                   1                   0.00     -27.73 f
  U5497/Y (AO22X2_RVT)                                    0.01      0.36     -27.36 f
  n9866 (net)                                   1                   0.00     -27.36 f
  U12789/Y (AOI22X2_RVT)                                  0.01      0.37     -27.00 r
  n3649 (net)                                   2                   0.00     -27.00 r
  U6696/Y (AO22X1_RVT)                                    0.01      0.13     -26.87 r
  n5201 (net)                                   2                   0.00     -26.87 r
  U5565/Y (AO22X1_RVT)                                    0.01      0.12     -26.75 r
  n6540 (net)                                   2                   0.00     -26.75 r
  U6626/Y (NBUFFX2_RVT)                                   0.01      0.15     -26.60 r
  n2302 (net)                                   2                   0.00     -26.60 r
  U15225/Y (XOR2X1_RVT)                                   0.01      0.21     -26.39 r
  n13876 (net)                                  2                   0.00     -26.39 r
  U20109/Y (OA221X1_RVT)                                  0.01      0.14     -26.25 r
  c__N82 (net)                                  1                   0.00     -26.25 r
  c__product_mat_ff_reg_25_/D (DFFX1_RVT)                 0.01      0.11     -26.14 r
  data arrival time                                                          -26.14

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.35       0.45
  c__product_mat_ff_reg_25_/CLK (DFFX1_RVT)                         0.00       0.45 r
  library hold time                                                -0.01       0.44
  data required time                                                           0.44
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.44
  data arrival time                                                           26.14
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -26.59


1
