#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b0d960 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b0daf0 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0x1b05840 .functor NOT 1, L_0x1b3fee0, C4<0>, C4<0>, C4<0>;
L_0x1b06a40 .functor XOR 1, L_0x1b3fab0, L_0x1b3fb70, C4<0>, C4<0>;
L_0x1b06d90 .functor XOR 1, L_0x1b06a40, L_0x1b3fd30, C4<0>, C4<0>;
v0x1b3ec60_0 .net *"_ivl_10", 0 0, L_0x1b3fd30;  1 drivers
v0x1b3ed60_0 .net *"_ivl_12", 0 0, L_0x1b06d90;  1 drivers
v0x1b3ee40_0 .net *"_ivl_2", 0 0, L_0x1b3f9e0;  1 drivers
v0x1b3ef00_0 .net *"_ivl_4", 0 0, L_0x1b3fab0;  1 drivers
v0x1b3efe0_0 .net *"_ivl_6", 0 0, L_0x1b3fb70;  1 drivers
v0x1b3f110_0 .net *"_ivl_8", 0 0, L_0x1b06a40;  1 drivers
v0x1b3f1f0_0 .var "clk", 0 0;
v0x1b3f290_0 .net "d", 0 0, v0x1b3e0f0_0;  1 drivers
v0x1b3f330_0 .net "q_dut", 0 0, v0x1b3e790_0;  1 drivers
v0x1b3f460_0 .net "q_ref", 0 0, v0x1b08a00_0;  1 drivers
v0x1b3f500_0 .var/2u "stats1", 159 0;
v0x1b3f5a0_0 .var/2u "strobe", 0 0;
v0x1b3f660_0 .net "tb_match", 0 0, L_0x1b3fee0;  1 drivers
v0x1b3f720_0 .net "tb_mismatch", 0 0, L_0x1b05840;  1 drivers
v0x1b3f7e0_0 .net "wavedrom_enable", 0 0, v0x1b3e190_0;  1 drivers
v0x1b3f8b0_0 .net "wavedrom_title", 511 0, v0x1b3e230_0;  1 drivers
L_0x1b3f9e0 .concat [ 1 0 0 0], v0x1b08a00_0;
L_0x1b3fab0 .concat [ 1 0 0 0], v0x1b08a00_0;
L_0x1b3fb70 .concat [ 1 0 0 0], v0x1b3e790_0;
L_0x1b3fd30 .concat [ 1 0 0 0], v0x1b08a00_0;
L_0x1b3fee0 .cmp/eeq 1, L_0x1b3f9e0, L_0x1b06d90;
S_0x1b16180 .scope module, "good1" "reference_module" 3 98, 3 4 0, S_0x1b0daf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x1b0bde0_0 .net "clk", 0 0, v0x1b3f1f0_0;  1 drivers
v0x1b086f0_0 .net "d", 0 0, v0x1b3e0f0_0;  alias, 1 drivers
v0x1b08a00_0 .var "q", 0 0;
v0x1b05910_0 .var "qn", 0 0;
v0x1b06b90_0 .var "qp", 0 0;
E_0x1b15150 .event anyedge, v0x1b0bde0_0, v0x1b06b90_0, v0x1b05910_0;
E_0x1b15560 .event negedge, v0x1b0bde0_0;
E_0x1b153e0 .event posedge, v0x1b0bde0_0;
S_0x1b3da90 .scope module, "stim1" "stimulus_gen" 3 94, 3 24 0, S_0x1b0daf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1b06ea0_0 .net "clk", 0 0, v0x1b3f1f0_0;  alias, 1 drivers
v0x1b3e0f0_0 .var "d", 0 0;
v0x1b3e190_0 .var "wavedrom_enable", 0 0;
v0x1b3e230_0 .var "wavedrom_title", 511 0;
E_0x1aff9f0/0 .event negedge, v0x1b0bde0_0;
E_0x1aff9f0/1 .event posedge, v0x1b0bde0_0;
E_0x1aff9f0 .event/or E_0x1aff9f0/0, E_0x1aff9f0/1;
S_0x1b3dc90 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x1b3da90;
 .timescale -12 -12;
v0x1b06c60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b3def0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x1b3da90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b3e350 .scope module, "top_module1" "top_module" 3 103, 4 1 0, S_0x1b0daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x1b3e570_0 .net "clk", 0 0, v0x1b3f1f0_0;  alias, 1 drivers
v0x1b3e680_0 .net "d", 0 0, v0x1b3e0f0_0;  alias, 1 drivers
v0x1b3e790_0 .var "q", 0 0;
v0x1b3e830_0 .var "qn", 0 0;
v0x1b3e8d0_0 .var "qp", 0 0;
E_0x1b103d0 .event anyedge, v0x1b0bde0_0, v0x1b3e8d0_0, v0x1b3e830_0;
S_0x1b3ea60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 110, 3 110 0, S_0x1b0daf0;
 .timescale -12 -12;
E_0x1b106f0 .event anyedge, v0x1b3f5a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b3f5a0_0;
    %nor/r;
    %assign/vec4 v0x1b3f5a0_0, 0;
    %wait E_0x1b106f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b3da90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b3e0f0_0, 0;
    %wait E_0x1b15560;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aff9f0;
    %vpi_func 3 49 "$random" 32 {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 1;
    %assign/vec4 v0x1b3e0f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b15560;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b3def0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aff9f0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1b3e0f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b16180;
T_4 ;
    %wait E_0x1b153e0;
    %load/vec4 v0x1b086f0_0;
    %assign/vec4 v0x1b06b90_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b16180;
T_5 ;
    %wait E_0x1b15560;
    %load/vec4 v0x1b086f0_0;
    %assign/vec4 v0x1b05910_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1b16180;
T_6 ;
    %wait E_0x1b15150;
    %load/vec4 v0x1b0bde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x1b06b90_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x1b05910_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x1b08a00_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1b3e350;
T_7 ;
    %wait E_0x1b153e0;
    %load/vec4 v0x1b3e680_0;
    %assign/vec4 v0x1b3e8d0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1b3e350;
T_8 ;
    %wait E_0x1b15560;
    %load/vec4 v0x1b3e680_0;
    %assign/vec4 v0x1b3e830_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1b3e350;
T_9 ;
    %wait E_0x1b103d0;
    %load/vec4 v0x1b3e570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1b3e8d0_0;
    %store/vec4 v0x1b3e790_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1b3e830_0;
    %store/vec4 v0x1b3e790_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1b0daf0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3f1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3f5a0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1b0daf0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b3f1f0_0;
    %inv;
    %store/vec4 v0x1b3f1f0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1b0daf0;
T_12 ;
    %vpi_call/w 3 86 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 87 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b06ea0_0, v0x1b3f720_0, v0x1b3f1f0_0, v0x1b3f290_0, v0x1b3f460_0, v0x1b3f330_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1b0daf0;
T_13 ;
    %load/vec4 v0x1b3f500_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1b3f500_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b3f500_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1b3f500_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b3f500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 123 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b3f500_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b3f500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 124 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1b0daf0;
T_14 ;
    %wait E_0x1aff9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b3f500_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3f500_0, 4, 32;
    %load/vec4 v0x1b3f660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1b3f500_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3f500_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b3f500_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3f500_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1b3f460_0;
    %load/vec4 v0x1b3f460_0;
    %load/vec4 v0x1b3f330_0;
    %xor;
    %load/vec4 v0x1b3f460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1b3f500_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3f500_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1b3f500_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3f500_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/dualedge/dualedge_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/dualedge/iter0/response5/top_module.sv";
