********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-02.23:13:21
COMMAND: -cd verilog/src/unisims RAMB18E1.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l RAMB18E1.v.log

[ERR:UH0701] RAMB18E1.v:1765: Unsupported statement "<n<> u<27087> t<Tf_port_declaration> p<27088> c<27083> l<1765>>    
".

[ERR:UH0701] RAMB18E1.v:1766: Unsupported statement "<n<> u<27103> t<Tf_port_declaration> p<27104> c<27089> l<1766>>     task task_ram;
".

[ERR:UH0701] RAMB18E1.v:1767: Unsupported statement "<n<> u<27109> t<Tf_port_declaration> p<27110> c<27105> l<1767>> 
".

[ERR:UH0701] RAMB18E1.v:1768: Unsupported statement "<n<> u<27125> t<Tf_port_declaration> p<27126> c<27111> l<1768>>    input ram_we;
".

[ERR:UH0701] RAMB18E1.v:1769: Unsupported statement "<n<> u<27131> t<Tf_port_declaration> p<27132> c<27127> l<1769>>    input [7:0] ram_di;
".

[ERR:UH0701] RAMB18E1.v:1787: Unsupported statement "<n<> u<27219> t<Tf_port_declaration> p<27220> c<27215> l<1787>>     
".

[ERR:UH0701] RAMB18E1.v:1788: Unsupported statement "<n<> u<27225> t<Tf_port_declaration> p<27226> c<27221> l<1788>>     task task_ram_col;
".

[ERR:UH0701] RAMB18E1.v:1789: Unsupported statement "<n<> u<27241> t<Tf_port_declaration> p<27242> c<27227> l<1789>> 
".

[ERR:UH0701] RAMB18E1.v:1790: Unsupported statement "<n<> u<27247> t<Tf_port_declaration> p<27248> c<27243> l<1790>>    input ram_col_we_o;
".

[ERR:UH0701] RAMB18E1.v:1791: Unsupported statement "<n<> u<27263> t<Tf_port_declaration> p<27264> c<27249> l<1791>>    input ram_col_we;
".

[ERR:UH0701] RAMB18E1.v:1792: Unsupported statement "<n<> u<27269> t<Tf_port_declaration> p<27270> c<27265> l<1792>>    input [7:0] ram_col_di;
".

[ERR:UH0701] RAMB18E1.v:1814: Unsupported statement "<n<> u<27515> t<Tf_port_declaration> p<27516> c<27511> l<1814>> 
".

[ERR:UH0701] RAMB18E1.v:1815: Unsupported statement "<n<> u<27521> t<Tf_port_declaration> p<27522> c<27517> l<1815>>     task task_ram_ox;
".

[ERR:UH0701] RAMB18E1.v:1816: Unsupported statement "<n<> u<27537> t<Tf_port_declaration> p<27538> c<27523> l<1816>> 
".

[ERR:UH0701] RAMB18E1.v:1817: Unsupported statement "<n<> u<27543> t<Tf_port_declaration> p<27544> c<27539> l<1817>>    input ram_ox_we_o;
".

[ERR:UH0701] RAMB18E1.v:1818: Unsupported statement "<n<> u<27559> t<Tf_port_declaration> p<27560> c<27545> l<1818>>    input ram_ox_we;
".

[ERR:UH0701] RAMB18E1.v:1819: Unsupported statement "<n<> u<27565> t<Tf_port_declaration> p<27566> c<27561> l<1819>>    input [7:0] ram_ox_di;
".

[ERR:UH0701] RAMB18E1.v:1839: Unsupported statement "<n<> u<27728> t<Tf_port_declaration> p<27729> c<27714> l<1839>>     
".

[ERR:UH0701] RAMB18E1.v:1840: Unsupported statement "<n<> u<27736> t<Tf_port_declaration> p<27737> c<27730> l<1840>>     
".

[ERR:UH0701] RAMB18E1.v:1841: Unsupported statement "<n<> u<27744> t<Tf_port_declaration> p<27745> c<27738> l<1841>>     task task_x_buf;
".

[ERR:UH0701] RAMB18E1.v:1842: Unsupported statement "<n<> u<27752> t<Tf_port_declaration> p<27753> c<27746> l<1842>>    input [1:0] wr_rd_mode;
".

[ERR:UH0701] RAMB18E1.v:1843: Unsupported statement "<n<> u<27768> t<Tf_port_declaration> p<27769> c<27754> l<1843>>    input integer do_uindex;
".

[ERR:UH0701] RAMB18E1.v:1844: Unsupported statement "<n<> u<27784> t<Tf_port_declaration> p<27785> c<27770> l<1844>>    input integer do_lindex;
".

[ERR:UH0701] RAMB18E1.v:1845: Unsupported statement "<n<> u<27800> t<Tf_port_declaration> p<27801> c<27786> l<1845>>    input integer dop_index;   
".

[ERR:UH0701] RAMB18E1.v:1846: Unsupported statement "<n<> u<27816> t<Tf_port_declaration> p<27817> c<27802> l<1846>>    input [63:0] do_ltmp;
".

[ERR:UH0701] RAMB18E1.v:1872: Unsupported statement "<n<> u<28079> t<Tf_port_declaration> p<28080> c<28065> l<1872>>     
".

[ERR:UH0701] RAMB18E1.v:1873: Unsupported statement "<n<> u<28095> t<Tf_port_declaration> p<28096> c<28081> l<1873>>     
".

[ERR:UH0701] RAMB18E1.v:1874: Unsupported statement "<n<> u<28111> t<Tf_port_declaration> p<28112> c<28097> l<1874>> task task_col_wr_ram_a;
".

[ERR:UH0701] RAMB18E1.v:1875: Unsupported statement "<n<> u<28127> t<Tf_port_declaration> p<28128> c<28113> l<1875>>   input [1:0] col_wr_ram_a_seq;
".

[ERR:UH0701] RAMB18E1.v:1876: Unsupported statement "<n<> u<28143> t<Tf_port_declaration> p<28144> c<28129> l<1876>>   input [7:0] col_wr_ram_a_web_tmp;
".

[ERR:UH0701] RAMB18E1.v:1877: Unsupported statement "<n<> u<28159> t<Tf_port_declaration> p<28160> c<28145> l<1877>>   input [7:0] col_wr_ram_a_wea_tmp;
".

[ERR:UH0701] RAMB18E1.v:1878: Unsupported statement "<n<> u<28175> t<Tf_port_declaration> p<28176> c<28161> l<1878>>   input [63:0] col_wr_ram_a_dia_tmp;
".

[ERR:UH0701] RAMB18E1.v:2020: Unsupported statement "<n<> u<33884> t<Tf_port_declaration> p<33885> c<33870> l<2020>> 
".

[ERR:UH0701] RAMB18E1.v:2021: Unsupported statement "<n<> u<33900> t<Tf_port_declaration> p<33901> c<33886> l<2021>> 
".

[ERR:UH0701] RAMB18E1.v:2022: Unsupported statement "<n<> u<33916> t<Tf_port_declaration> p<33917> c<33902> l<2022>> task task_ox_wr_ram_a;
".

[ERR:UH0701] RAMB18E1.v:2023: Unsupported statement "<n<> u<33932> t<Tf_port_declaration> p<33933> c<33918> l<2023>>   input [1:0] ox_wr_ram_a_seq;
".

[ERR:UH0701] RAMB18E1.v:2024: Unsupported statement "<n<> u<33948> t<Tf_port_declaration> p<33949> c<33934> l<2024>>   input [7:0] ox_wr_ram_a_web_tmp;
".

[ERR:UH0701] RAMB18E1.v:2025: Unsupported statement "<n<> u<33964> t<Tf_port_declaration> p<33965> c<33950> l<2025>>   input [7:0] ox_wr_ram_a_wea_tmp;
".

[ERR:UH0701] RAMB18E1.v:2026: Unsupported statement "<n<> u<33980> t<Tf_port_declaration> p<33981> c<33966> l<2026>>   input [63:0] ox_wr_ram_a_dia_tmp;
".

[ERR:UH0701] RAMB18E1.v:2131: Unsupported statement "<n<> u<37920> t<Tf_port_declaration> p<37921> c<37906> l<2131>> 
".

[ERR:UH0701] RAMB18E1.v:2132: Unsupported statement "<n<> u<37936> t<Tf_port_declaration> p<37937> c<37922> l<2132>> 
".

[ERR:UH0701] RAMB18E1.v:2133: Unsupported statement "<n<> u<37952> t<Tf_port_declaration> p<37953> c<37938> l<2133>> task task_col_wr_ram_b;
".

[ERR:UH0701] RAMB18E1.v:2134: Unsupported statement "<n<> u<37968> t<Tf_port_declaration> p<37969> c<37954> l<2134>>   input [1:0] col_wr_ram_b_seq;
".

[ERR:UH0701] RAMB18E1.v:2135: Unsupported statement "<n<> u<37984> t<Tf_port_declaration> p<37985> c<37970> l<2135>>   input [7:0] col_wr_ram_b_wea_tmp;
".

[ERR:UH0701] RAMB18E1.v:2136: Unsupported statement "<n<> u<38000> t<Tf_port_declaration> p<38001> c<37986> l<2136>>   input [7:0] col_wr_ram_b_web_tmp;
".

[ERR:UH0701] RAMB18E1.v:2137: Unsupported statement "<n<> u<38016> t<Tf_port_declaration> p<38017> c<38002> l<2137>>   input [63:0] col_wr_ram_b_dib_tmp;
".

[ERR:UH0701] RAMB18E1.v:2258: Unsupported statement "<n<> u<42766> t<Tf_port_declaration> p<42767> c<42752> l<2258>> 
".

[ERR:UH0701] RAMB18E1.v:2259: Unsupported statement "<n<> u<42782> t<Tf_port_declaration> p<42783> c<42768> l<2259>> 
".

[ERR:UH0701] RAMB18E1.v:2260: Unsupported statement "<n<> u<42798> t<Tf_port_declaration> p<42799> c<42784> l<2260>> task task_ox_wr_ram_b;
".

[ERR:UH0701] RAMB18E1.v:2261: Unsupported statement "<n<> u<42814> t<Tf_port_declaration> p<42815> c<42800> l<2261>>   input [1:0] ox_wr_ram_b_seq;
".

[ERR:UH0701] RAMB18E1.v:2262: Unsupported statement "<n<> u<42830> t<Tf_port_declaration> p<42831> c<42816> l<2262>>   input [7:0] ox_wr_ram_b_wea_tmp;
".

[ERR:UH0701] RAMB18E1.v:2263: Unsupported statement "<n<> u<42846> t<Tf_port_declaration> p<42847> c<42832> l<2263>>   input [7:0] ox_wr_ram_b_web_tmp;
".

[ERR:UH0701] RAMB18E1.v:2264: Unsupported statement "<n<> u<42862> t<Tf_port_declaration> p<42863> c<42848> l<2264>>   input [63:0] ox_wr_ram_b_dib_tmp;
".

[ERR:UH0701] RAMB18E1.v:2385: Unsupported statement "<n<> u<47612> t<Tf_port_declaration> p<47613> c<47598> l<2385>>     
".

[ERR:UH0701] RAMB18E1.v:2386: Unsupported statement "<n<> u<47628> t<Tf_port_declaration> p<47629> c<47614> l<2386>> 
".

[ERR:UH0701] RAMB18E1.v:2387: Unsupported statement "<n<> u<47644> t<Tf_port_declaration> p<47645> c<47630> l<2387>> task task_wr_ram_a;
".

[ERR:UH0701] RAMB18E1.v:2388: Unsupported statement "<n<> u<47660> t<Tf_port_declaration> p<47661> c<47646> l<2388>>   input [7:0] wr_ram_a_wea_tmp;
".

[ERR:UH0701] RAMB18E1.v:2424: Unsupported statement "<n<> u<49322> t<Tf_port_declaration> p<49323> c<49308> l<2424>>     
".

[ERR:UH0701] RAMB18E1.v:2425: Unsupported statement "<n<> u<49338> t<Tf_port_declaration> p<49339> c<49324> l<2425>>     
".

[ERR:UH0701] RAMB18E1.v:2426: Unsupported statement "<n<> u<49354> t<Tf_port_declaration> p<49355> c<49340> l<2426>> task task_wr_ram_b;
".

[ERR:UH0701] RAMB18E1.v:2427: Unsupported statement "<n<> u<49370> t<Tf_port_declaration> p<49371> c<49356> l<2427>>   input [7:0] wr_ram_b_web_tmp;
".

[ERR:UH0701] RAMB18E1.v:2480: Unsupported statement "<n<> u<52728> t<Tf_port_declaration> p<52729> c<52714> l<2480>> 
".

[ERR:UH0701] RAMB18E1.v:2481: Unsupported statement "<n<> u<52744> t<Tf_port_declaration> p<52745> c<52730> l<2481>>     
".

[ERR:UH0701] RAMB18E1.v:2482: Unsupported statement "<n<> u<52760> t<Tf_port_declaration> p<52761> c<52746> l<2482>> task task_col_rd_ram_a;
".

[ERR:UH0701] RAMB18E1.v:2483: Unsupported statement "<n<> u<52776> t<Tf_port_declaration> p<52777> c<52762> l<2483>>   input [1:0] col_rd_ram_a_seq;   // 1 is bypass
".

[ERR:UH0701] RAMB18E1.v:2484: Unsupported statement "<n<> u<52792> t<Tf_port_declaration> p<52793> c<52778> l<2484>>   input [7:0] col_rd_ram_a_web_tmp;
".

[ERR:UH0701] RAMB18E1.v:2485: Unsupported statement "<n<> u<52808> t<Tf_port_declaration> p<52809> c<52794> l<2485>>   input [7:0] col_rd_ram_a_wea_tmp;
".

[ERR:UH0701] RAMB18E1.v:2619: Unsupported statement "<n<> u<60085> t<Tf_port_declaration> p<60086> c<60071> l<2619>> 
".

[ERR:UH0701] RAMB18E1.v:2620: Unsupported statement "<n<> u<60101> t<Tf_port_declaration> p<60102> c<60087> l<2620>> 
".

[ERR:UH0701] RAMB18E1.v:2621: Unsupported statement "<n<> u<60117> t<Tf_port_declaration> p<60118> c<60103> l<2621>> task task_col_rd_ram_b;
".

[ERR:UH0701] RAMB18E1.v:2622: Unsupported statement "<n<> u<60133> t<Tf_port_declaration> p<60134> c<60119> l<2622>>   input [1:0] col_rd_ram_b_seq;   // 1 is bypass
".

[ERR:UH0701] RAMB18E1.v:2623: Unsupported statement "<n<> u<60149> t<Tf_port_declaration> p<60150> c<60135> l<2623>>   input [7:0] col_rd_ram_b_wea_tmp;
".

[ERR:UH0701] RAMB18E1.v:2624: Unsupported statement "<n<> u<60165> t<Tf_port_declaration> p<60166> c<60151> l<2624>>   input [7:0] col_rd_ram_b_web_tmp;
".

[ERR:UH0701] RAMB18E1.v:2779: Unsupported statement "<n<> u<68227> t<Tf_port_declaration> p<68228> c<68213> l<2779>> 
".

[ERR:UH0701] RAMB18E1.v:2780: Unsupported statement "<n<> u<68243> t<Tf_port_declaration> p<68244> c<68229> l<2780>>     task task_rd_ram_a;
".

[ERR:UH0701] RAMB18E1.v:2781: Unsupported statement "<n<> u<68259> t<Tf_port_declaration> p<68260> c<68245> l<2781>> 
".

[ERR:UH0701] RAMB18E1.v:2837: Unsupported statement "<n<> u<69268> t<Tf_port_declaration> p<69269> c<69254> l<2837>> 
".

[ERR:UH0701] RAMB18E1.v:2838: Unsupported statement "<n<> u<69284> t<Tf_port_declaration> p<69285> c<69270> l<2838>>     task task_rd_ram_b;
".

[ERR:UH0701] RAMB18E1.v:2839: Unsupported statement "<n<> u<69300> t<Tf_port_declaration> p<69301> c<69286> l<2839>> 
".

[ERR:UH0701] RAMB18E1.v:2887: Unsupported statement "<n<> u<70131> t<Tf_port_declaration> p<70132> c<70127> l<2887>> 
".

[ERR:UH0701] RAMB18E1.v:2888: Unsupported statement "<n<> u<70137> t<Tf_port_declaration> p<70138> c<70133> l<2888>>     task chk_for_col_msg;
".

[ERR:UH0701] RAMB18E1.v:2889: Unsupported statement "<n<> u<70153> t<Tf_port_declaration> p<70154> c<70139> l<2889>> 
".

[ERR:UH0701] RAMB18E1.v:2890: Unsupported statement "<n<> u<70169> t<Tf_port_declaration> p<70170> c<70155> l<2890>>    input wea_tmp;
".

[ERR:UH0701] RAMB18E1.v:2959: Unsupported statement "<n<> u<71027> t<Tf_port_declaration> p<71028> c<71013> l<2959>> 
".

[ERR:UH0701] RAMB18E1.v:2960: Unsupported statement "<n<> u<71043> t<Tf_port_declaration> p<71044> c<71029> l<2960>>     task task_col_ecc_read;
".

[ERR:UH0701] RAMB18E1.v:2961: Unsupported statement "<n<> u<71059> t<Tf_port_declaration> p<71060> c<71045> l<2961>> 
".

[NTE:CP0309] RAMB18E1.v:79: Implicit port type (wire) for "DOADO",
there are 3 more instances of this message.

[NTE:CP0309] RAMB18E1.v:1084: Implicit port type (wire) for "CASCADEOUTA",
there are 5 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 86
[WARNING] : 0
[   NOTE] : 2

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

