<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—dec—el2_dec_gpr_ctl.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    07-10-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #8dff00;">
        72.2%
    </td>
    <td class="headerCovSummaryEntry">
        13
    </td>
    <td class="headerCovSummaryEntry">
        18
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    ahb_insns
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #00ff00;">
        100.0%
    </td>
    <td class="headerCovSummaryEntry">
        17
    </td>
    <td class="headerCovSummaryEntry">
        17
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : module el2_dec_gpr_ctl</span>
<span id="L17"><span class="lineNum">      17</span>              : import el2_pkg::*;</span>
<span id="L18"><span class="lineNum">      18</span>              : #(</span>
<span id="L19"><span class="lineNum">      19</span>              :    `include "el2_param.vh"</span>
<span id="L20"><span class="lineNum">      20</span>              :  )  (</span>
<span id="L21"><span class="lineNum">      21</span> <span class="tlaGNC tlaBgGNC">        7684 :     input logic [4:0]  raddr0,       // logical read addresses</span></span>
<span id="L22"><span class="lineNum">      22</span> <span class="tlaGNC">        7564 :     input logic [4:0]  raddr1,</span></span>
<span id="L23"><span class="lineNum">      23</span>              : </span>
<span id="L24"><span class="lineNum">      24</span> <span class="tlaGNC">       13152 :     input logic        wen0,         // write enable</span></span>
<span id="L25"><span class="lineNum">      25</span> <span class="tlaGNC">        8272 :     input logic [4:0]  waddr0,       // write address</span></span>
<span id="L26"><span class="lineNum">      26</span> <span class="tlaGNC">          12 :     input logic [31:0] wd0,          // write data</span></span>
<span id="L27"><span class="lineNum">      27</span>              : </span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaGNC">        4032 :     input logic        wen1,         // write enable</span></span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaGNC">         532 :     input logic [4:0]  waddr1,       // write address</span></span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaGNC">          16 :     input logic [31:0] wd1,          // write data</span></span>
<span id="L31"><span class="lineNum">      31</span>              : </span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic        wen2,         // write enable</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaUNC">           0 :     input logic [4:0]  waddr2,       // write address</span></span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaUNC">           0 :     input logic [31:0] wd2,          // write data</span></span>
<span id="L35"><span class="lineNum">      35</span>              : </span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaGNC tlaBgGNC">      404508 :     input logic        clk,</span></span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaGNC">           2 :     input logic        rst_l,</span></span>
<span id="L38"><span class="lineNum">      38</span>              : </span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaGNC">          12 :     output logic [31:0] rd0,         // read data</span></span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaGNC">           4 :     output logic [31:0] rd1,</span></span>
<span id="L41"><span class="lineNum">      41</span>              : </span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaUNC tlaBgUNC">           0 :     input  logic        scan_mode</span></span>
<span id="L43"><span class="lineNum">      43</span>              : );</span>
<span id="L44"><span class="lineNum">      44</span>              : </span>
<span id="L45"><span class="lineNum">      45</span>              :    logic [31:1] [31:0] gpr_out;      // 31 x 32 bit GPRs</span>
<span id="L46"><span class="lineNum">      46</span>              :    logic [31:1] [31:0] gpr_in;</span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaUNC">           0 :    logic [31:1] w0v,w1v,w2v;</span></span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaGNC tlaBgGNC">          56 :    logic [31:1] gpr_wr_en;</span></span>
<span id="L49"><span class="lineNum">      49</span>              : </span>
<span id="L50"><span class="lineNum">      50</span>              :    // GPR Write Enables</span>
<span id="L51"><span class="lineNum">      51</span>              :    assign gpr_wr_en[31:1] = (w0v[31:1] | w1v[31:1] | w2v[31:1]);</span>
<span id="L52"><span class="lineNum">      52</span>              :    for ( genvar j=1; j&lt;32; j++ )  begin : gpr</span>
<span id="L53"><span class="lineNum">      53</span>              :       rvdffe #(32) gprff (.*, .en(gpr_wr_en[j]), .din(gpr_in[j][31:0]), .dout(gpr_out[j][31:0]));</span>
<span id="L54"><span class="lineNum">      54</span>              :    end : gpr</span>
<span id="L55"><span class="lineNum">      55</span>              : </span>
<span id="L56"><span class="lineNum">      56</span>              :    // the read out</span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaGNC">           2 :       rd0[31:0] = 32'b0;</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaGNC">           2 :       rd1[31:0] = 32'b0;</span></span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaGNC">           2 :       w0v[31:1] = 31'b0;</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaGNC">           2 :       w1v[31:1] = 31'b0;</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaGNC">           2 :       w2v[31:1] = 31'b0;</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaGNC">           2 :       gpr_in[31:1] = '0;</span></span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span>              :       // GPR Read logic</span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaGNC">           2 :       for (int j=1; j&lt;32; j++ )  begin</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaGNC">          62 :          rd0[31:0] |= ({32{(raddr0[4:0]== 5'(j))}} &amp; gpr_out[j][31:0]);</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaGNC">          62 :          rd1[31:0] |= ({32{(raddr1[4:0]== 5'(j))}} &amp; gpr_out[j][31:0]);</span></span>
<span id="L69"><span class="lineNum">      69</span>              :       end</span>
<span id="L70"><span class="lineNum">      70</span>              : </span>
<span id="L71"><span class="lineNum">      71</span>              :      // GPR Write logic</span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaGNC">           2 :      for (int j=1; j&lt;32; j++ )  begin</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaGNC">          62 :          w0v[j]     = wen0  &amp; (waddr0[4:0]== 5'(j) );</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaGNC">          62 :          w1v[j]     = wen1  &amp; (waddr1[4:0]== 5'(j) );</span></span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaGNC">          62 :          w2v[j]     = wen2  &amp; (waddr2[4:0]== 5'(j) );</span></span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaGNC">          62 :          gpr_in[j]  =    ({32{w0v[j]}} &amp; wd0[31:0]) |</span></span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaGNC">          62 :                          ({32{w1v[j]}} &amp; wd1[31:0]) |</span></span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaGNC">          62 :                          ({32{w2v[j]}} &amp; wd2[31:0]);</span></span>
<span id="L79"><span class="lineNum">      79</span>              :      end</span>
<span id="L80"><span class="lineNum">      80</span>              :    end // always_comb begin</span>
<span id="L81"><span class="lineNum">      81</span>              : </span>
<span id="L82"><span class="lineNum">      82</span>              : `ifdef RV_ASSERT_ON</span>
<span id="L83"><span class="lineNum">      83</span>              : </span>
<span id="L84"><span class="lineNum">      84</span>              :    logic  write_collision_unused;</span>
<span id="L85"><span class="lineNum">      85</span>              :    assign write_collision_unused = ( (w0v[31:1] == w1v[31:1]) &amp; wen0 &amp; wen1 ) |</span>
<span id="L86"><span class="lineNum">      86</span>              :                                    ( (w0v[31:1] == w2v[31:1]) &amp; wen0 &amp; wen2 ) |</span>
<span id="L87"><span class="lineNum">      87</span>              :                                    ( (w1v[31:1] == w2v[31:1]) &amp; wen1 &amp; wen2 );</span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span>              : </span>
<span id="L90"><span class="lineNum">      90</span>              :    // asserting that no 2 ports will write to the same gpr simultaneously</span>
<span id="L91"><span class="lineNum">      91</span>              :    assert_multiple_wen_to_same_gpr: assert #0 (~( write_collision_unused ) );</span>
<span id="L92"><span class="lineNum">      92</span>              : </span>
<span id="L93"><span class="lineNum">      93</span>              : `endif</span>
<span id="L94"><span class="lineNum">      94</span>              : </span>
<span id="L95"><span class="lineNum">      95</span>              : endmodule</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
