

================================================================
== Vivado HLS Report for 'WebModel'
================================================================
* Date:           Tue Apr 23 20:38:14 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Webmodel_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_k2c_dense_fu_569    |k2c_dense    |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_dense_1_fu_594  |k2c_dense_1  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_dense_2_fu_618  |k2c_dense_2  |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     64|     64|         2|          1|          1|     64|    yes   |
        |- Loop 2  |  25536|  25536|         2|          1|          1|  25536|    yes   |
        |- Loop 3  |   4096|   4096|         2|          1|          1|   4096|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     106|
|FIFO             |        -|      -|       -|       -|
|Instance         |       82|    387|  140497|  111558|
|Memory           |      607|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     977|
|Register         |        -|      -|     109|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      689|    387|  140606|  112641|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       94|     52|      52|      87|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-------+-------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------+-------------+---------+-------+-------+-------+
    |grp_k2c_dense_fu_569    |k2c_dense    |        2|    134|  47782|  38449|
    |grp_k2c_dense_1_fu_594  |k2c_dense_1  |       16|    127|  46592|  36607|
    |grp_k2c_dense_2_fu_618  |k2c_dense_2  |       64|    126|  46123|  36502|
    +------------------------+-------------+---------+-------+-------+-------+
    |Total                   |             |       82|    387| 140497| 111558|
    +------------------------+-------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |dense_69_kernel_arra_U    |WebModel_dense_69Aem  |       64|  0|   0|  25536|   32|     1|       817152|
    |dense_69_kernel_arra_3_U  |WebModel_dense_69DeQ  |       16|  0|   0|   6500|   32|     1|       208000|
    |dense_69_kernel_arra_2_U  |WebModel_dense_69DeQ  |       16|  0|   0|   6500|   32|     1|       208000|
    |dense_69_kernel_arra_1_U  |WebModel_dense_69DeQ  |       16|  0|   0|   6500|   32|     1|       208000|
    |dense_69_kernel_arra_4_U  |WebModel_dense_69DeQ  |       16|  0|   0|   6500|   32|     1|       208000|
    |dense_69_kernel_shap_U    |WebModel_dense_69Hfu  |        4|  0|   0|      5|   64|     1|          320|
    |dense_69_output_shap_U    |WebModel_dense_69Hfu  |        4|  0|   0|      5|   64|     1|          320|
    |dense_70_kernel_shap_U    |WebModel_dense_69Hfu  |        4|  0|   0|      5|   64|     1|          320|
    |dense_70_output_shap_U    |WebModel_dense_69Hfu  |        4|  0|   0|      5|   64|     1|          320|
    |dense_71_kernel_shap_U    |WebModel_dense_69Hfu  |        4|  0|   0|      5|   64|     1|          320|
    |dense_69_bias_array_U     |WebModel_dense_69xdS  |        1|  0|   0|     64|   32|     1|         2048|
    |dense_70_kernel_arra_U    |WebModel_dense_70Bew  |        8|  0|   0|   4096|   32|     1|       131072|
    |dense_70_output_arra_U    |WebModel_dense_70sc4  |       64|  0|   0|  26000|   32|     1|       832000|
    |dense_69_output_arra_U    |WebModel_dense_70sc4  |       64|  0|   0|  26000|   32|     1|       832000|
    |dense_70_bias_array_U     |WebModel_dense_70tde  |        1|  0|   0|     64|   32|     1|         2048|
    |dense_70_bias_array_2_U   |WebModel_dense_70udo  |       64|  0|   0|  26000|   32|     1|       832000|
    |dense_71_kernel_arra_0_U  |WebModel_dense_70udo  |       64|  0|   0|  26000|   32|     1|       832000|
    |dense_69_bias_array_5_U   |WebModel_dense_70udo  |       64|  0|   0|  26000|   32|     1|       832000|
    |dense_70_kernel_arra_1_U  |WebModel_dense_70udo  |       64|  0|   0|  26000|   32|     1|       832000|
    |dense_71_bias_array_U     |WebModel_dense_70udo  |       64|  0|   0|  26000|   32|     1|       832000|
    |dense_71_kernel_arra_U    |WebModel_dense_71vdy  |        1|  0|   0|     64|   32|     1|         2048|
    +--------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                     |                      |      607|  0|   0| 237849|  832|    21|      7611968|
    +--------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |b2_1_fu_695_p2           |     +    |      0|  0|  22|          15|           1|
    |b4_1_fu_664_p2           |     +    |      0|  0|  15|           7|           1|
    |b5_1_fu_745_p2           |     +    |      0|  0|  20|          13|           1|
    |tmp_13_fu_739_p2         |   icmp   |      0|  0|  13|          13|          14|
    |tmp_fu_658_p2            |   icmp   |      0|  0|  11|           7|           8|
    |tmp_s_fu_689_p2          |   icmp   |      0|  0|  13|          15|          14|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 106|          79|          48|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1          |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |  15|          3|    1|          3|
    |b2_reg_547                       |   9|          2|   15|         30|
    |b4_reg_536                       |   9|          2|    7|         14|
    |b5_reg_558                       |   9|          2|   13|         26|
    |dense_69_bias_array_5_address0   |  15|          3|   15|         45|
    |dense_69_bias_array_5_ce0        |  15|          3|    1|          3|
    |dense_69_kernel_arra_1_address0  |  15|          3|   13|         39|
    |dense_69_kernel_arra_1_ce0       |  15|          3|    1|          3|
    |dense_69_kernel_arra_2_address0  |  15|          3|   13|         39|
    |dense_69_kernel_arra_2_ce0       |  15|          3|    1|          3|
    |dense_69_kernel_arra_3_address0  |  15|          3|   13|         39|
    |dense_69_kernel_arra_3_ce0       |  15|          3|    1|          3|
    |dense_69_kernel_arra_4_address0  |  15|          3|   13|         39|
    |dense_69_kernel_arra_4_ce0       |  15|          3|    1|          3|
    |dense_69_kernel_shap_address0    |  27|          5|    3|         15|
    |dense_69_kernel_shap_address1    |  15|          3|    3|          9|
    |dense_69_kernel_shap_ce0         |  15|          3|    1|          3|
    |dense_69_kernel_shap_d0          |  21|          4|   64|        256|
    |dense_69_output_arra_address0    |  21|          4|   15|         60|
    |dense_69_output_arra_ce0         |  21|          4|    1|          4|
    |dense_69_output_arra_ce1         |   9|          2|    1|          2|
    |dense_69_output_arra_d0          |  15|          3|   32|         96|
    |dense_69_output_arra_we0         |  15|          3|    1|          3|
    |dense_69_output_arra_we1         |   9|          2|    1|          2|
    |dense_69_output_shap_address0    |  27|          5|    3|         15|
    |dense_69_output_shap_address1    |  15|          3|    3|          9|
    |dense_69_output_shap_ce0         |  15|          3|    1|          3|
    |dense_69_output_shap_d0          |  15|          3|   64|        192|
    |dense_70_bias_array_2_address0   |  15|          3|   15|         45|
    |dense_70_bias_array_2_ce0        |  15|          3|    1|          3|
    |dense_70_kernel_arra_1_address0  |  15|          3|   15|         45|
    |dense_70_kernel_arra_1_ce0       |  15|          3|    1|          3|
    |dense_70_kernel_shap_address0    |  27|          5|    3|         15|
    |dense_70_kernel_shap_address1    |  15|          3|    3|          9|
    |dense_70_kernel_shap_ce0         |  15|          3|    1|          3|
    |dense_70_kernel_shap_d0          |  15|          3|   64|        192|
    |dense_70_output_arra_address0    |  21|          4|   15|         60|
    |dense_70_output_arra_ce0         |  21|          4|    1|          4|
    |dense_70_output_arra_ce1         |   9|          2|    1|          2|
    |dense_70_output_arra_d0          |  15|          3|   32|         96|
    |dense_70_output_arra_we0         |  15|          3|    1|          3|
    |dense_70_output_arra_we1         |   9|          2|    1|          2|
    |dense_70_output_shap_address0    |  27|          5|    3|         15|
    |dense_70_output_shap_address1    |  15|          3|    3|          9|
    |dense_70_output_shap_ce0         |  15|          3|    1|          3|
    |dense_70_output_shap_d0          |  15|          3|   64|        192|
    |dense_71_bias_array_address0     |  15|          3|   15|         45|
    |dense_71_bias_array_ce0          |  15|          3|    1|          3|
    |dense_71_kernel_arra_0_address0  |  15|          3|   15|         45|
    |dense_71_kernel_arra_0_ce0       |  15|          3|    1|          3|
    |dense_71_kernel_shap_address0    |  27|          5|    3|         15|
    |dense_71_kernel_shap_address1    |  15|          3|    3|          9|
    |dense_71_kernel_shap_ce0         |  15|          3|    1|          3|
    |dense_71_kernel_shap_d0          |  15|          3|   64|        192|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 977|        194|  632|       1998|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |b2_reg_547                           |  15|   0|   15|          0|
    |b4_cast3_reg_846                     |   7|   0|   64|         57|
    |b4_reg_536                           |   7|   0|    7|          0|
    |b5_cast1_reg_902                     |  13|   0|   64|         51|
    |b5_reg_558                           |  13|   0|   13|          0|
    |dense_69_output_ndim                 |   1|   0|   64|         63|
    |dense_69_output_nume                 |   1|   0|   64|         63|
    |dense_70_bias_numel                  |   1|   0|   64|         63|
    |dense_70_kernel_ndim                 |   1|   0|   64|         63|
    |dense_70_kernel_nume                 |   1|   0|   64|         63|
    |dense_70_output_ndim                 |   1|   0|   64|         63|
    |dense_70_output_nume                 |   1|   0|   64|         63|
    |dense_71_bias_numel                  |   1|   0|   64|         63|
    |dense_71_kernel_ndim                 |   1|   0|   64|         63|
    |dense_71_kernel_nume                 |   1|   0|   64|         63|
    |grp_k2c_dense_1_fu_594_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dense_2_fu_618_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dense_fu_569_ap_start_reg    |   1|   0|    1|          0|
    |newIndex_reg_888                     |  13|   0|   13|          0|
    |reg_652                              |   1|   0|   64|         63|
    |tmp_13_reg_893                       |   1|   0|    1|          0|
    |tmp_80_reg_884                       |   2|   0|    2|          0|
    |tmp_reg_837                          |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 109|   0|  910|        801|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                               |  in |    1| ap_ctrl_hs |          WebModel          | return value |
|ap_rst                               |  in |    1| ap_ctrl_hs |          WebModel          | return value |
|ap_start                             |  in |    1| ap_ctrl_hs |          WebModel          | return value |
|ap_done                              | out |    1| ap_ctrl_hs |          WebModel          | return value |
|ap_idle                              | out |    1| ap_ctrl_hs |          WebModel          | return value |
|ap_ready                             | out |    1| ap_ctrl_hs |          WebModel          | return value |
|dense_69_input_input_array_address0  | out |   15|  ap_memory | dense_69_input_input_array |     array    |
|dense_69_input_input_array_ce0       | out |    1|  ap_memory | dense_69_input_input_array |     array    |
|dense_69_input_input_array_q0        |  in |   32|  ap_memory | dense_69_input_input_array |     array    |
|dense_69_input_input_ndim            |  in |   64|   ap_none  |  dense_69_input_input_ndim |    pointer   |
|dense_69_input_input_numel           |  in |   64|   ap_none  | dense_69_input_input_numel |    pointer   |
|dense_69_input_input_shape_address0  | out |    3|  ap_memory | dense_69_input_input_shape |     array    |
|dense_69_input_input_shape_ce0       | out |    1|  ap_memory | dense_69_input_input_shape |     array    |
|dense_69_input_input_shape_q0        |  in |   64|  ap_memory | dense_69_input_input_shape |     array    |
|dense_71_output_array_address0       | out |   15|  ap_memory |    dense_71_output_array   |     array    |
|dense_71_output_array_ce0            | out |    1|  ap_memory |    dense_71_output_array   |     array    |
|dense_71_output_array_we0            | out |    1|  ap_memory |    dense_71_output_array   |     array    |
|dense_71_output_array_d0             | out |   32|  ap_memory |    dense_71_output_array   |     array    |
|dense_71_output_array_q0             |  in |   32|  ap_memory |    dense_71_output_array   |     array    |
|dense_71_output_array_address1       | out |   15|  ap_memory |    dense_71_output_array   |     array    |
|dense_71_output_array_ce1            | out |    1|  ap_memory |    dense_71_output_array   |     array    |
|dense_71_output_array_we1            | out |    1|  ap_memory |    dense_71_output_array   |     array    |
|dense_71_output_array_d1             | out |   32|  ap_memory |    dense_71_output_array   |     array    |
|dense_71_output_array_q1             |  in |   32|  ap_memory |    dense_71_output_array   |     array    |
|dense_71_output_ndim                 |  in |   64|   ap_none  |    dense_71_output_ndim    |    pointer   |
|dense_71_output_numel                |  in |   64|   ap_none  |    dense_71_output_numel   |    pointer   |
|dense_71_output_shape_address0       | out |    3|  ap_memory |    dense_71_output_shape   |     array    |
|dense_71_output_shape_ce0            | out |    1|  ap_memory |    dense_71_output_shape   |     array    |
|dense_71_output_shape_we0            | out |    1|  ap_memory |    dense_71_output_shape   |     array    |
|dense_71_output_shape_d0             | out |   64|  ap_memory |    dense_71_output_shape   |     array    |
|dense_71_output_shape_q0             |  in |   64|  ap_memory |    dense_71_output_shape   |     array    |
|dense_71_output_shape_address1       | out |    3|  ap_memory |    dense_71_output_shape   |     array    |
|dense_71_output_shape_ce1            | out |    1|  ap_memory |    dense_71_output_shape   |     array    |
|dense_71_output_shape_we1            | out |    1|  ap_memory |    dense_71_output_shape   |     array    |
|dense_71_output_shape_d1             | out |   64|  ap_memory |    dense_71_output_shape   |     array    |
|dense_71_output_shape_q1             |  in |   64|  ap_memory |    dense_71_output_shape   |     array    |
+-------------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
  Pipeline-2 : II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp)
	3  / (!tmp)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	9  / (tmp_s)
	8  / (!tmp_s)
8 --> 
	7  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	14  / (tmp_13)
	13  / (!tmp_13)
13 --> 
	12  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([26000 x float]* %dense_69_input_input_array), !map !262"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_69_input_input_ndim), !map !266"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_69_input_input_numel), !map !270"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_69_input_input_shape), !map !274"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([26000 x float]* %dense_71_output_array), !map !278"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_71_output_ndim), !map !282"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_71_output_numel), !map !286"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_71_output_shape), !map !290"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @WebModel_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.35ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:30167]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%b4 = phi i7 [ 0, %0 ], [ %b4_1, %2 ]"   --->   Operation 31 'phi' 'b4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%tmp = icmp eq i7 %b4, -64" [../../../../Downloads/WebModel.c:30167]   --->   Operation 32 'icmp' 'tmp' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.66ns)   --->   "%b4_1 = add i7 %b4, 1" [../../../../Downloads/WebModel.c:30167]   --->   Operation 34 'add' 'b4_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [../../../../Downloads/WebModel.c:30167]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%b4_cast3 = zext i7 %b4 to i64" [../../../../Downloads/WebModel.c:30167]   --->   Operation 36 'zext' 'b4_cast3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%dense_70_bias_array_s = getelementptr inbounds [64 x float]* @dense_70_bias_array, i64 0, i64 %b4_cast3" [../../../../Downloads/WebModel.c:30171]   --->   Operation 37 'getelementptr' 'dense_70_bias_array_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.77ns)   --->   "%dense_70_bias_array_1 = load float* %dense_70_bias_array_s, align 4" [../../../../Downloads/WebModel.c:30171]   --->   Operation 38 'load' 'dense_70_bias_array_1' <Predicate = (!tmp)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%dense_71_kernel_arra_1 = getelementptr inbounds [64 x float]* @dense_71_kernel_arra, i64 0, i64 %b4_cast3" [../../../../Downloads/WebModel.c:30172]   --->   Operation 39 'getelementptr' 'dense_71_kernel_arra_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.77ns)   --->   "%dense_71_kernel_arra_2 = load float* %dense_71_kernel_arra_1, align 4" [../../../../Downloads/WebModel.c:30172]   --->   Operation 40 'load' 'dense_71_kernel_arra_2' <Predicate = (!tmp)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%dense_69_bias_array_s = getelementptr inbounds [64 x float]* @dense_69_bias_array, i64 0, i64 %b4_cast3" [../../../../Downloads/WebModel.c:30173]   --->   Operation 41 'getelementptr' 'dense_69_bias_array_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.77ns)   --->   "%dense_69_bias_array_1 = load float* %dense_69_bias_array_s, align 4" [../../../../Downloads/WebModel.c:30173]   --->   Operation 42 'load' 'dense_69_bias_array_1' <Predicate = (!tmp)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [../../../../Downloads/WebModel.c:30168]   --->   Operation 43 'specregionbegin' 'tmp_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:30169]   --->   Operation 44 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%dense_70_output_arra_1 = getelementptr [26000 x float]* @dense_70_output_arra, i64 0, i64 %b4_cast3" [../../../../Downloads/WebModel.c:30170]   --->   Operation 45 'getelementptr' 'dense_70_output_arra_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %dense_70_output_arra_1, align 4" [../../../../Downloads/WebModel.c:30170]   --->   Operation 46 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_3 : Operation 47 [1/2] (2.77ns)   --->   "%dense_70_bias_array_1 = load float* %dense_70_bias_array_s, align 4" [../../../../Downloads/WebModel.c:30171]   --->   Operation 47 'load' 'dense_70_bias_array_1' <Predicate = (!tmp)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%dense_70_bias_array_s_64 = getelementptr [26000 x float]* @dense_70_bias_array_2, i64 0, i64 %b4_cast3" [../../../../Downloads/WebModel.c:30171]   --->   Operation 48 'getelementptr' 'dense_70_bias_array_s_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.77ns)   --->   "store float %dense_70_bias_array_1, float* %dense_70_bias_array_s_64, align 4" [../../../../Downloads/WebModel.c:30171]   --->   Operation 49 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_3 : Operation 50 [1/2] (2.77ns)   --->   "%dense_71_kernel_arra_2 = load float* %dense_71_kernel_arra_1, align 4" [../../../../Downloads/WebModel.c:30172]   --->   Operation 50 'load' 'dense_71_kernel_arra_2' <Predicate = (!tmp)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%dense_71_kernel_arra_1_65 = getelementptr [26000 x float]* @dense_71_kernel_arra_0, i64 0, i64 %b4_cast3" [../../../../Downloads/WebModel.c:30172]   --->   Operation 51 'getelementptr' 'dense_71_kernel_arra_1_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.77ns)   --->   "store float %dense_71_kernel_arra_2, float* %dense_71_kernel_arra_1_65, align 4" [../../../../Downloads/WebModel.c:30172]   --->   Operation 52 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_3 : Operation 53 [1/2] (2.77ns)   --->   "%dense_69_bias_array_1 = load float* %dense_69_bias_array_s, align 4" [../../../../Downloads/WebModel.c:30173]   --->   Operation 53 'load' 'dense_69_bias_array_1' <Predicate = (!tmp)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%dense_69_bias_array_s_66 = getelementptr [26000 x float]* @dense_69_bias_array_5, i64 0, i64 %b4_cast3" [../../../../Downloads/WebModel.c:30173]   --->   Operation 54 'getelementptr' 'dense_69_bias_array_s_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.77ns)   --->   "store float %dense_69_bias_array_1, float* %dense_69_bias_array_s_66, align 4" [../../../../Downloads/WebModel.c:30173]   --->   Operation 55 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%dense_69_output_arra_1 = getelementptr [26000 x float]* @dense_69_output_arra, i64 0, i64 %b4_cast3" [../../../../Downloads/WebModel.c:30174]   --->   Operation 56 'getelementptr' 'dense_69_output_arra_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %dense_69_output_arra_1, align 4" [../../../../Downloads/WebModel.c:30174]   --->   Operation 57 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_33)" [../../../../Downloads/WebModel.c:30175]   --->   Operation 58 'specregionend' 'empty_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:30167]   --->   Operation 59 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.75>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "store i64 1, i64* @dense_69_output_ndim, align 8" [../../../../Downloads/WebModel.c:30176]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "store i64 64, i64* @dense_69_output_nume, align 8" [../../../../Downloads/WebModel.c:30177]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.75ns)   --->   "store i64 64, i64* getelementptr inbounds ([5 x i64]* @dense_69_output_shap, i64 0, i64 0), align 8" [../../../../Downloads/WebModel.c:30178]   --->   Operation 62 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 5 <SV = 3> <Delay = 1.75>
ST_5 : Operation 63 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_69_output_shap, i64 0, i64 1), align 8" [../../../../Downloads/WebModel.c:30179]   --->   Operation 63 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_5 : Operation 64 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_69_output_shap, i64 0, i64 2), align 8" [../../../../Downloads/WebModel.c:30180]   --->   Operation 64 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 6 <SV = 4> <Delay = 1.75>
ST_6 : Operation 65 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_69_output_shap, i64 0, i64 3), align 8" [../../../../Downloads/WebModel.c:30181]   --->   Operation 65 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_6 : Operation 66 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_69_output_shap, i64 0, i64 4), align 8" [../../../../Downloads/WebModel.c:30182]   --->   Operation 66 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_6 : Operation 67 [1/1] (1.35ns)   --->   "br label %4" [../../../../Downloads/WebModel.c:30188]   --->   Operation 67 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 5> <Delay = 2.77>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%b2 = phi i15 [ 0, %3 ], [ %b2_1, %6 ]"   --->   Operation 68 'phi' 'b2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.88ns)   --->   "%tmp_s = icmp eq i15 %b2, -7232" [../../../../Downloads/WebModel.c:30188]   --->   Operation 69 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25536, i64 25536, i64 25536)"   --->   Operation 70 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.82ns)   --->   "%b2_1 = add i15 %b2, 1" [../../../../Downloads/WebModel.c:30188]   --->   Operation 71 'add' 'b2_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %7, label %5" [../../../../Downloads/WebModel.c:30188]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%b2_cast2 = zext i15 %b2 to i64" [../../../../Downloads/WebModel.c:30188]   --->   Operation 73 'zext' 'b2_cast2' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%dense_69_kernel_arra_1 = getelementptr inbounds [25536 x float]* @dense_69_kernel_arra, i64 0, i64 %b2_cast2" [../../../../Downloads/WebModel.c:30191]   --->   Operation 74 'getelementptr' 'dense_69_kernel_arra_1' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (2.77ns)   --->   "%dense_69_kernel_arra_2 = load float* %dense_69_kernel_arra_1, align 4" [../../../../Downloads/WebModel.c:30191]   --->   Operation 75 'load' 'dense_69_kernel_arra_2' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i15 %b2 to i2" [../../../../Downloads/WebModel.c:30188]   --->   Operation 76 'trunc' 'tmp_80' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%newIndex = call i13 @_ssdm_op_PartSelect.i13.i15.i32.i32(i15 %b2, i32 2, i32 14)" [../../../../Downloads/WebModel.c:30188]   --->   Operation 77 'partselect' 'newIndex' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.21ns)   --->   "switch i2 %tmp_80, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [../../../../Downloads/WebModel.c:30191]   --->   Operation 78 'switch' <Predicate = (!tmp_s)> <Delay = 1.21>

State 8 <SV = 6> <Delay = 5.54>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [../../../../Downloads/WebModel.c:30189]   --->   Operation 79 'specregionbegin' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:30190]   --->   Operation 80 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (2.77ns)   --->   "%dense_69_kernel_arra_2 = load float* %dense_69_kernel_arra_1, align 4" [../../../../Downloads/WebModel.c:30191]   --->   Operation 81 'load' 'dense_69_kernel_arra_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i13 %newIndex to i64" [../../../../Downloads/WebModel.c:30188]   --->   Operation 82 'zext' 'newIndex_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%dense_69_kernel_arra_4 = getelementptr [6500 x float]* @dense_69_kernel_arra_3, i64 0, i64 %newIndex_cast" [../../../../Downloads/WebModel.c:30191]   --->   Operation 83 'getelementptr' 'dense_69_kernel_arra_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%dense_69_kernel_arra_5 = getelementptr [6500 x float]* @dense_69_kernel_arra_2, i64 0, i64 %newIndex_cast" [../../../../Downloads/WebModel.c:30191]   --->   Operation 84 'getelementptr' 'dense_69_kernel_arra_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%dense_69_kernel_arra_6 = getelementptr [6500 x float]* @dense_69_kernel_arra_1, i64 0, i64 %newIndex_cast" [../../../../Downloads/WebModel.c:30191]   --->   Operation 85 'getelementptr' 'dense_69_kernel_arra_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%dense_69_kernel_arra_7 = getelementptr [6500 x float]* @dense_69_kernel_arra_4, i64 0, i64 %newIndex_cast" [../../../../Downloads/WebModel.c:30191]   --->   Operation 86 'getelementptr' 'dense_69_kernel_arra_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (2.77ns)   --->   "store float %dense_69_kernel_arra_2, float* %dense_69_kernel_arra_6, align 4" [../../../../Downloads/WebModel.c:30191]   --->   Operation 87 'store' <Predicate = (tmp_80 == 2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br label %6" [../../../../Downloads/WebModel.c:30191]   --->   Operation 88 'br' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (2.77ns)   --->   "store float %dense_69_kernel_arra_2, float* %dense_69_kernel_arra_5, align 4" [../../../../Downloads/WebModel.c:30191]   --->   Operation 89 'store' <Predicate = (tmp_80 == 1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br label %6" [../../../../Downloads/WebModel.c:30191]   --->   Operation 90 'br' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (2.77ns)   --->   "store float %dense_69_kernel_arra_2, float* %dense_69_kernel_arra_4, align 4" [../../../../Downloads/WebModel.c:30191]   --->   Operation 91 'store' <Predicate = (tmp_80 == 0)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "br label %6" [../../../../Downloads/WebModel.c:30191]   --->   Operation 92 'br' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (2.77ns)   --->   "store float %dense_69_kernel_arra_2, float* %dense_69_kernel_arra_7, align 4" [../../../../Downloads/WebModel.c:30191]   --->   Operation 93 'store' <Predicate = (tmp_80 == 3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "br label %6" [../../../../Downloads/WebModel.c:30191]   --->   Operation 94 'br' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_34)" [../../../../Downloads/WebModel.c:30192]   --->   Operation 95 'specregionend' 'empty_69' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "br label %4" [../../../../Downloads/WebModel.c:30188]   --->   Operation 96 'br' <Predicate = (!tmp_s)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.75>
ST_9 : Operation 97 [1/1] (1.75ns)   --->   "store i64 399, i64* getelementptr inbounds ([5 x i64]* @dense_69_kernel_shap, i64 0, i64 0), align 8" [../../../../Downloads/WebModel.c:30195]   --->   Operation 97 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "store i64 1, i64* @dense_70_output_ndim, align 8" [../../../../Downloads/WebModel.c:30213]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "store i64 64, i64* @dense_70_output_nume, align 8" [../../../../Downloads/WebModel.c:30214]   --->   Operation 99 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (1.75ns)   --->   "store i64 64, i64* getelementptr inbounds ([5 x i64]* @dense_70_output_shap, i64 0, i64 0), align 8" [../../../../Downloads/WebModel.c:30215]   --->   Operation 100 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 10 <SV = 7> <Delay = 1.75>
ST_10 : Operation 101 [1/1] (1.75ns)   --->   "store i64 64, i64* getelementptr inbounds ([5 x i64]* @dense_69_kernel_shap, i64 0, i64 1), align 8" [../../../../Downloads/WebModel.c:30196]   --->   Operation 101 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_10 : Operation 102 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_69_kernel_shap, i64 0, i64 2), align 8" [../../../../Downloads/WebModel.c:30197]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_10 : Operation 103 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_70_output_shap, i64 0, i64 1), align 8" [../../../../Downloads/WebModel.c:30216]   --->   Operation 103 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_10 : Operation 104 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_70_output_shap, i64 0, i64 2), align 8" [../../../../Downloads/WebModel.c:30217]   --->   Operation 104 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 11 <SV = 8> <Delay = 1.75>
ST_11 : Operation 105 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_69_kernel_shap, i64 0, i64 3), align 8" [../../../../Downloads/WebModel.c:30198]   --->   Operation 105 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_11 : Operation 106 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_69_kernel_shap, i64 0, i64 4), align 8" [../../../../Downloads/WebModel.c:30199]   --->   Operation 106 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_11 : Operation 107 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_70_output_shap, i64 0, i64 3), align 8" [../../../../Downloads/WebModel.c:30218]   --->   Operation 107 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_11 : Operation 108 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_70_output_shap, i64 0, i64 4), align 8" [../../../../Downloads/WebModel.c:30219]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_11 : Operation 109 [1/1] (1.35ns)   --->   "br label %8" [../../../../Downloads/WebModel.c:30222]   --->   Operation 109 'br' <Predicate = true> <Delay = 1.35>

State 12 <SV = 9> <Delay = 2.77>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%b5 = phi i13 [ 0, %7 ], [ %b5_1, %9 ]"   --->   Operation 110 'phi' 'b5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (1.70ns)   --->   "%tmp_13 = icmp eq i13 %b5, -4096" [../../../../Downloads/WebModel.c:30222]   --->   Operation 111 'icmp' 'tmp_13' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 112 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (1.79ns)   --->   "%b5_1 = add i13 %b5, 1" [../../../../Downloads/WebModel.c:30222]   --->   Operation 113 'add' 'b5_1' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %10, label %9" [../../../../Downloads/WebModel.c:30222]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%b5_cast1 = zext i13 %b5 to i64" [../../../../Downloads/WebModel.c:30222]   --->   Operation 115 'zext' 'b5_cast1' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%dense_70_kernel_arra_1 = getelementptr inbounds [4096 x float]* @dense_70_kernel_arra, i64 0, i64 %b5_cast1" [../../../../Downloads/WebModel.c:30225]   --->   Operation 116 'getelementptr' 'dense_70_kernel_arra_1' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_12 : Operation 117 [2/2] (2.77ns)   --->   "%dense_70_kernel_arra_2 = load float* %dense_70_kernel_arra_1, align 4" [../../../../Downloads/WebModel.c:30225]   --->   Operation 117 'load' 'dense_70_kernel_arra_2' <Predicate = (!tmp_13)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>

State 13 <SV = 10> <Delay = 5.54>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [../../../../Downloads/WebModel.c:30223]   --->   Operation 118 'specregionbegin' 'tmp_35' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:30224]   --->   Operation 119 'specpipeline' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_13 : Operation 120 [1/2] (2.77ns)   --->   "%dense_70_kernel_arra_2 = load float* %dense_70_kernel_arra_1, align 4" [../../../../Downloads/WebModel.c:30225]   --->   Operation 120 'load' 'dense_70_kernel_arra_2' <Predicate = (!tmp_13)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4096> <ROM>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%dense_70_kernel_arra_1_71 = getelementptr [26000 x float]* @dense_70_kernel_arra_1, i64 0, i64 %b5_cast1" [../../../../Downloads/WebModel.c:30225]   --->   Operation 121 'getelementptr' 'dense_70_kernel_arra_1_71' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (2.77ns)   --->   "store float %dense_70_kernel_arra_2, float* %dense_70_kernel_arra_1_71, align 4" [../../../../Downloads/WebModel.c:30225]   --->   Operation 122 'store' <Predicate = (!tmp_13)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_35)" [../../../../Downloads/WebModel.c:30226]   --->   Operation 123 'specregionend' 'empty_72' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "br label %8" [../../../../Downloads/WebModel.c:30222]   --->   Operation 124 'br' <Predicate = (!tmp_13)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 1.75>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "store i64 2, i64* @dense_70_kernel_ndim, align 8" [../../../../Downloads/WebModel.c:30227]   --->   Operation 125 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "store i64 4096, i64* @dense_70_kernel_nume, align 8" [../../../../Downloads/WebModel.c:30228]   --->   Operation 126 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (1.75ns)   --->   "store i64 64, i64* getelementptr inbounds ([5 x i64]* @dense_70_kernel_shap, i64 0, i64 0), align 8" [../../../../Downloads/WebModel.c:30229]   --->   Operation 127 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "store i64 64, i64* @dense_70_bias_numel, align 8" [../../../../Downloads/WebModel.c:30239]   --->   Operation 128 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "store i64 2, i64* @dense_71_kernel_ndim, align 8" [../../../../Downloads/WebModel.c:30246]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "store i64 64, i64* @dense_71_kernel_nume, align 8" [../../../../Downloads/WebModel.c:30247]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "store i64 1, i64* @dense_71_bias_numel, align 8" [../../../../Downloads/WebModel.c:30258]   --->   Operation 131 'store' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 2.99>
ST_15 : Operation 132 [1/1] (1.75ns)   --->   "store i64 64, i64* getelementptr inbounds ([5 x i64]* @dense_70_kernel_shap, i64 0, i64 1), align 8" [../../../../Downloads/WebModel.c:30230]   --->   Operation 132 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_15 : Operation 133 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_70_kernel_shap, i64 0, i64 2), align 8" [../../../../Downloads/WebModel.c:30231]   --->   Operation 133 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%dense_69_input_input = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_69_input_input_ndim)" [../../../../Downloads/WebModel.c:30267]   --->   Operation 134 'read' 'dense_69_input_input' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%dense_69_input_input_1 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_69_input_input_numel)" [../../../../Downloads/WebModel.c:30267]   --->   Operation 135 'read' 'dense_69_input_input_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.2([26000 x float]* @dense_69_output_arra, [26000 x float]* %dense_69_input_input_array, i64 %dense_69_input_input, i64 %dense_69_input_input_1, [5 x i64]* %dense_69_input_input_shape, [6500 x float]* @dense_69_kernel_arra_3, [6500 x float]* @dense_69_kernel_arra_2, [6500 x float]* @dense_69_kernel_arra_1, [6500 x float]* @dense_69_kernel_arra_4, [5 x i64]* @dense_69_kernel_shap, [26000 x float]* @dense_69_bias_array_5)" [../../../../Downloads/WebModel.c:30267]   --->   Operation 136 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 1.75>
ST_16 : Operation 137 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_70_kernel_shap, i64 0, i64 3), align 8" [../../../../Downloads/WebModel.c:30232]   --->   Operation 137 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_16 : Operation 138 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_70_kernel_shap, i64 0, i64 4), align 8" [../../../../Downloads/WebModel.c:30233]   --->   Operation 138 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_16 : Operation 139 [1/1] (1.75ns)   --->   "store i64 64, i64* getelementptr inbounds ([5 x i64]* @dense_71_kernel_shap, i64 0, i64 0), align 8" [../../../../Downloads/WebModel.c:30248]   --->   Operation 139 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_16 : Operation 140 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.2([26000 x float]* @dense_69_output_arra, [26000 x float]* %dense_69_input_input_array, i64 %dense_69_input_input, i64 %dense_69_input_input_1, [5 x i64]* %dense_69_input_input_shape, [6500 x float]* @dense_69_kernel_arra_3, [6500 x float]* @dense_69_kernel_arra_2, [6500 x float]* @dense_69_kernel_arra_1, [6500 x float]* @dense_69_kernel_arra_4, [5 x i64]* @dense_69_kernel_shap, [26000 x float]* @dense_69_bias_array_5)" [../../../../Downloads/WebModel.c:30267]   --->   Operation 140 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 2.99>
ST_17 : Operation 141 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_71_kernel_shap, i64 0, i64 1), align 8" [../../../../Downloads/WebModel.c:30249]   --->   Operation 141 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_17 : Operation 142 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_71_kernel_shap, i64 0, i64 2), align 8" [../../../../Downloads/WebModel.c:30250]   --->   Operation 142 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%dense_70_output_nume_1 = load i64* @dense_70_output_nume, align 8" [../../../../Downloads/WebModel.c:30268]   --->   Operation 143 'load' 'dense_70_output_nume_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%dense_70_bias_numel_s = load i64* @dense_70_bias_numel, align 8" [../../../../Downloads/WebModel.c:30268]   --->   Operation 144 'load' 'dense_70_bias_numel_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%dense_69_output_ndim_1 = load i64* @dense_69_output_ndim, align 8" [../../../../Downloads/WebModel.c:30268]   --->   Operation 145 'load' 'dense_69_output_ndim_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%dense_69_output_nume_1 = load i64* @dense_69_output_nume, align 8" [../../../../Downloads/WebModel.c:30268]   --->   Operation 146 'load' 'dense_69_output_nume_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%dense_70_kernel_ndim_1 = load i64* @dense_70_kernel_ndim, align 8" [../../../../Downloads/WebModel.c:30268]   --->   Operation 147 'load' 'dense_70_kernel_ndim_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%dense_70_kernel_nume_1 = load i64* @dense_70_kernel_nume, align 8" [../../../../Downloads/WebModel.c:30268]   --->   Operation 148 'load' 'dense_70_kernel_nume_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.1([26000 x float]* @dense_70_output_arra, i64 %dense_70_output_nume_1, [26000 x float]* @dense_69_output_arra, i64 %dense_69_output_ndim_1, i64 %dense_69_output_nume_1, [5 x i64]* @dense_69_output_shap, [26000 x float]* @dense_70_kernel_arra_1, i64 %dense_70_kernel_ndim_1, i64 %dense_70_kernel_nume_1, [5 x i64]* @dense_70_kernel_shap, [26000 x float]* @dense_70_bias_array_2, i64 %dense_70_bias_numel_s)" [../../../../Downloads/WebModel.c:30268]   --->   Operation 149 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 2.77>
ST_18 : Operation 150 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_71_kernel_shap, i64 0, i64 3), align 8" [../../../../Downloads/WebModel.c:30251]   --->   Operation 150 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_18 : Operation 151 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_71_kernel_shap, i64 0, i64 4), align 8" [../../../../Downloads/WebModel.c:30252]   --->   Operation 151 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_18 : Operation 152 [1/1] (2.77ns)   --->   "store float 0x3FCF4ADCC0000000, float* getelementptr inbounds ([26000 x float]* @dense_71_bias_array, i64 0, i64 0), align 8" [../../../../Downloads/WebModel.c:30255]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_18 : Operation 153 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.1([26000 x float]* @dense_70_output_arra, i64 %dense_70_output_nume_1, [26000 x float]* @dense_69_output_arra, i64 %dense_69_output_ndim_1, i64 %dense_69_output_nume_1, [5 x i64]* @dense_69_output_shap, [26000 x float]* @dense_70_kernel_arra_1, i64 %dense_70_kernel_ndim_1, i64 %dense_70_kernel_nume_1, [5 x i64]* @dense_70_kernel_shap, [26000 x float]* @dense_70_bias_array_2, i64 %dense_70_bias_numel_s)" [../../../../Downloads/WebModel.c:30268]   --->   Operation 153 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 2.99>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%dense_71_output_nume = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_71_output_numel)" [../../../../Downloads/WebModel.c:30269]   --->   Operation 154 'read' 'dense_71_output_nume' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%dense_71_bias_numel_s = load i64* @dense_71_bias_numel, align 8" [../../../../Downloads/WebModel.c:30269]   --->   Operation 155 'load' 'dense_71_bias_numel_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%dense_70_output_ndim_1 = load i64* @dense_70_output_ndim, align 8" [../../../../Downloads/WebModel.c:30269]   --->   Operation 156 'load' 'dense_70_output_ndim_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%dense_70_output_nume_2 = load i64* @dense_70_output_nume, align 8" [../../../../Downloads/WebModel.c:30269]   --->   Operation 157 'load' 'dense_70_output_nume_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%dense_71_kernel_ndim_1 = load i64* @dense_71_kernel_ndim, align 8" [../../../../Downloads/WebModel.c:30269]   --->   Operation 158 'load' 'dense_71_kernel_ndim_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%dense_71_kernel_nume_1 = load i64* @dense_71_kernel_nume, align 8" [../../../../Downloads/WebModel.c:30269]   --->   Operation 159 'load' 'dense_71_kernel_nume_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense([26000 x float]* %dense_71_output_array, i64 %dense_71_output_nume, [26000 x float]* @dense_70_output_arra, i64 %dense_70_output_ndim_1, i64 %dense_70_output_nume_2, [5 x i64]* @dense_70_output_shap, [26000 x float]* @dense_71_kernel_arra_0, i64 %dense_71_kernel_ndim_1, i64 %dense_71_kernel_nume_1, [5 x i64]* @dense_71_kernel_shap, [26000 x float]* @dense_71_bias_array, i64 %dense_71_bias_numel_s)" [../../../../Downloads/WebModel.c:30269]   --->   Operation 160 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 0.00>
ST_20 : Operation 161 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense([26000 x float]* %dense_71_output_array, i64 %dense_71_output_nume, [26000 x float]* @dense_70_output_arra, i64 %dense_70_output_ndim_1, i64 %dense_70_output_nume_2, [5 x i64]* @dense_70_output_shap, [26000 x float]* @dense_71_kernel_arra_0, i64 %dense_71_kernel_ndim_1, i64 %dense_71_kernel_nume_1, [5 x i64]* @dense_71_kernel_shap, [26000 x float]* @dense_71_bias_array, i64 %dense_71_bias_numel_s)" [../../../../Downloads/WebModel.c:30269]   --->   Operation 161 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "ret void" [../../../../Downloads/WebModel.c:30270]   --->   Operation 162 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_69_input_input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_69_input_input_ndim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_69_input_input_numel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_69_input_input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_71_output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dense_71_output_ndim]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_71_output_numel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_71_output_shape]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ dense_70_output_arra]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_70_bias_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_70_bias_array_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_71_kernel_arra]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_71_kernel_arra_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_69_bias_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_69_bias_array_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_69_output_arra]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_69_output_ndim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_69_output_nume]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_69_kernel_arra]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_70_output_ndim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_70_output_nume]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_70_kernel_arra]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_70_kernel_arra_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_70_kernel_ndim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_70_kernel_nume]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_70_bias_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_71_kernel_ndim]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_71_kernel_nume]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_71_bias_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ dense_69_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_69_kernel_arra_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_69_kernel_arra_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_69_kernel_arra_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_69_kernel_arra_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_69_kernel_shap]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_70_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_69_output_shap]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_70_kernel_shap]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_71_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_70_output_shap]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_71_kernel_shap]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_71_bias_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_21               (specbitsmap      ) [ 000000000000000000000]
StgValue_22               (specbitsmap      ) [ 000000000000000000000]
StgValue_23               (specbitsmap      ) [ 000000000000000000000]
StgValue_24               (specbitsmap      ) [ 000000000000000000000]
StgValue_25               (specbitsmap      ) [ 000000000000000000000]
StgValue_26               (specbitsmap      ) [ 000000000000000000000]
StgValue_27               (specbitsmap      ) [ 000000000000000000000]
StgValue_28               (specbitsmap      ) [ 000000000000000000000]
StgValue_29               (spectopmodule    ) [ 000000000000000000000]
StgValue_30               (br               ) [ 011100000000000000000]
b4                        (phi              ) [ 001000000000000000000]
tmp                       (icmp             ) [ 001100000000000000000]
empty                     (speclooptripcount) [ 000000000000000000000]
b4_1                      (add              ) [ 011100000000000000000]
StgValue_35               (br               ) [ 000000000000000000000]
b4_cast3                  (zext             ) [ 001100000000000000000]
dense_70_bias_array_s     (getelementptr    ) [ 001100000000000000000]
dense_71_kernel_arra_1    (getelementptr    ) [ 001100000000000000000]
dense_69_bias_array_s     (getelementptr    ) [ 001100000000000000000]
tmp_33                    (specregionbegin  ) [ 000000000000000000000]
StgValue_44               (specpipeline     ) [ 000000000000000000000]
dense_70_output_arra_1    (getelementptr    ) [ 000000000000000000000]
StgValue_46               (store            ) [ 000000000000000000000]
dense_70_bias_array_1     (load             ) [ 000000000000000000000]
dense_70_bias_array_s_64  (getelementptr    ) [ 000000000000000000000]
StgValue_49               (store            ) [ 000000000000000000000]
dense_71_kernel_arra_2    (load             ) [ 000000000000000000000]
dense_71_kernel_arra_1_65 (getelementptr    ) [ 000000000000000000000]
StgValue_52               (store            ) [ 000000000000000000000]
dense_69_bias_array_1     (load             ) [ 000000000000000000000]
dense_69_bias_array_s_66  (getelementptr    ) [ 000000000000000000000]
StgValue_55               (store            ) [ 000000000000000000000]
dense_69_output_arra_1    (getelementptr    ) [ 000000000000000000000]
StgValue_57               (store            ) [ 000000000000000000000]
empty_67                  (specregionend    ) [ 000000000000000000000]
StgValue_59               (br               ) [ 011100000000000000000]
StgValue_60               (store            ) [ 000000000000000000000]
StgValue_61               (store            ) [ 000000000000000000000]
StgValue_62               (store            ) [ 000000000000000000000]
StgValue_63               (store            ) [ 000000000000000000000]
StgValue_64               (store            ) [ 000000000000000000000]
StgValue_65               (store            ) [ 000000000000000000000]
StgValue_66               (store            ) [ 000000000000000000000]
StgValue_67               (br               ) [ 000000111000000000000]
b2                        (phi              ) [ 000000010000000000000]
tmp_s                     (icmp             ) [ 000000011000000000000]
empty_68                  (speclooptripcount) [ 000000000000000000000]
b2_1                      (add              ) [ 000000111000000000000]
StgValue_72               (br               ) [ 000000000000000000000]
b2_cast2                  (zext             ) [ 000000000000000000000]
dense_69_kernel_arra_1    (getelementptr    ) [ 000000011000000000000]
tmp_80                    (trunc            ) [ 000000011000000000000]
newIndex                  (partselect       ) [ 000000011000000000000]
StgValue_78               (switch           ) [ 000000000000000000000]
tmp_34                    (specregionbegin  ) [ 000000000000000000000]
StgValue_80               (specpipeline     ) [ 000000000000000000000]
dense_69_kernel_arra_2    (load             ) [ 000000000000000000000]
newIndex_cast             (zext             ) [ 000000000000000000000]
dense_69_kernel_arra_4    (getelementptr    ) [ 000000000000000000000]
dense_69_kernel_arra_5    (getelementptr    ) [ 000000000000000000000]
dense_69_kernel_arra_6    (getelementptr    ) [ 000000000000000000000]
dense_69_kernel_arra_7    (getelementptr    ) [ 000000000000000000000]
StgValue_87               (store            ) [ 000000000000000000000]
StgValue_88               (br               ) [ 000000000000000000000]
StgValue_89               (store            ) [ 000000000000000000000]
StgValue_90               (br               ) [ 000000000000000000000]
StgValue_91               (store            ) [ 000000000000000000000]
StgValue_92               (br               ) [ 000000000000000000000]
StgValue_93               (store            ) [ 000000000000000000000]
StgValue_94               (br               ) [ 000000000000000000000]
empty_69                  (specregionend    ) [ 000000000000000000000]
StgValue_96               (br               ) [ 000000111000000000000]
StgValue_97               (store            ) [ 000000000000000000000]
StgValue_98               (store            ) [ 000000000000000000000]
StgValue_99               (store            ) [ 000000000000000000000]
StgValue_100              (store            ) [ 000000000000000000000]
StgValue_101              (store            ) [ 000000000000000000000]
StgValue_102              (store            ) [ 000000000000000000000]
StgValue_103              (store            ) [ 000000000000000000000]
StgValue_104              (store            ) [ 000000000000000000000]
StgValue_105              (store            ) [ 000000000000000000000]
StgValue_106              (store            ) [ 000000000000000000000]
StgValue_107              (store            ) [ 000000000000000000000]
StgValue_108              (store            ) [ 000000000000000000000]
StgValue_109              (br               ) [ 000000000001110000000]
b5                        (phi              ) [ 000000000000100000000]
tmp_13                    (icmp             ) [ 000000000000110000000]
empty_70                  (speclooptripcount) [ 000000000000000000000]
b5_1                      (add              ) [ 000000000001110000000]
StgValue_114              (br               ) [ 000000000000000000000]
b5_cast1                  (zext             ) [ 000000000000110000000]
dense_70_kernel_arra_1    (getelementptr    ) [ 000000000000110000000]
tmp_35                    (specregionbegin  ) [ 000000000000000000000]
StgValue_119              (specpipeline     ) [ 000000000000000000000]
dense_70_kernel_arra_2    (load             ) [ 000000000000000000000]
dense_70_kernel_arra_1_71 (getelementptr    ) [ 000000000000000000000]
StgValue_122              (store            ) [ 000000000000000000000]
empty_72                  (specregionend    ) [ 000000000000000000000]
StgValue_124              (br               ) [ 000000000001110000000]
StgValue_125              (store            ) [ 000000000000000000000]
StgValue_126              (store            ) [ 000000000000000000000]
StgValue_127              (store            ) [ 000000000000000000000]
StgValue_128              (store            ) [ 000000000000000000000]
StgValue_129              (store            ) [ 000000000000000000000]
StgValue_130              (store            ) [ 000000000000000000000]
StgValue_131              (store            ) [ 000000000000000000000]
StgValue_132              (store            ) [ 000000000000000000000]
StgValue_133              (store            ) [ 000000000000000000000]
dense_69_input_input      (read             ) [ 000000000000000010000]
dense_69_input_input_1    (read             ) [ 000000000000000010000]
StgValue_137              (store            ) [ 000000000000000000000]
StgValue_138              (store            ) [ 000000000000000000000]
StgValue_139              (store            ) [ 000000000000000000000]
StgValue_140              (call             ) [ 000000000000000000000]
StgValue_141              (store            ) [ 000000000000000000000]
StgValue_142              (store            ) [ 000000000000000000000]
dense_70_output_nume_1    (load             ) [ 000000000000000000100]
dense_70_bias_numel_s     (load             ) [ 000000000000000000100]
dense_69_output_ndim_1    (load             ) [ 000000000000000000100]
dense_69_output_nume_1    (load             ) [ 000000000000000000100]
dense_70_kernel_ndim_1    (load             ) [ 000000000000000000100]
dense_70_kernel_nume_1    (load             ) [ 000000000000000000100]
StgValue_150              (store            ) [ 000000000000000000000]
StgValue_151              (store            ) [ 000000000000000000000]
StgValue_152              (store            ) [ 000000000000000000000]
StgValue_153              (call             ) [ 000000000000000000000]
dense_71_output_nume      (read             ) [ 000000000000000000001]
dense_71_bias_numel_s     (load             ) [ 000000000000000000001]
dense_70_output_ndim_1    (load             ) [ 000000000000000000001]
dense_70_output_nume_2    (load             ) [ 000000000000000000001]
dense_71_kernel_ndim_1    (load             ) [ 000000000000000000001]
dense_71_kernel_nume_1    (load             ) [ 000000000000000000001]
StgValue_161              (call             ) [ 000000000000000000000]
StgValue_162              (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_69_input_input_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_input_input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_69_input_input_ndim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_input_input_ndim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_69_input_input_numel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_input_input_numel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_69_input_input_shape">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_input_input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_71_output_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_output_array"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_71_output_ndim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_output_ndim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_71_output_numel">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_output_numel"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_71_output_shape">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_output_shape"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_70_output_arra">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_output_arra"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_70_bias_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_bias_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_70_bias_array_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_bias_array_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_71_kernel_arra">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_kernel_arra"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_71_kernel_arra_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_kernel_arra_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dense_69_bias_array">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_bias_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dense_69_bias_array_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_bias_array_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dense_69_output_arra">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_output_arra"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_69_output_ndim">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_output_ndim"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_69_output_nume">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_output_nume"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_69_kernel_arra">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_kernel_arra"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_70_output_ndim">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_output_ndim"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dense_70_output_nume">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_output_nume"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dense_70_kernel_arra">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_kernel_arra"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_70_kernel_arra_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_kernel_arra_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_70_kernel_ndim">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_kernel_ndim"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dense_70_kernel_nume">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_kernel_nume"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dense_70_bias_numel">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dense_71_kernel_ndim">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_kernel_ndim"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dense_71_kernel_nume">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_kernel_nume"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dense_71_bias_numel">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dense_69_fwork">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dense_69_kernel_arra_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_kernel_arra_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dense_69_kernel_arra_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_kernel_arra_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dense_69_kernel_arra_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_kernel_arra_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dense_69_kernel_arra_4">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_kernel_arra_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dense_69_kernel_shap">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_kernel_shap"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="dense_70_fwork">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="dense_69_output_shap">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_output_shap"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="dense_70_kernel_shap">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_kernel_shap"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dense_71_fwork">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="dense_70_output_shap">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_output_shap"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dense_71_kernel_shap">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_kernel_shap"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dense_71_bias_array">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_bias_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WebModel_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dense.2"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dense.1"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dense"/></StgValue>
</bind>
</comp>

<comp id="220" class="1004" name="dense_69_input_input_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_69_input_input/15 "/>
</bind>
</comp>

<comp id="226" class="1004" name="dense_69_input_input_1_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_69_input_input_1/15 "/>
</bind>
</comp>

<comp id="232" class="1004" name="dense_71_output_nume_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_71_output_nume/19 "/>
</bind>
</comp>

<comp id="238" class="1004" name="dense_70_bias_array_s_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_70_bias_array_s/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_70_bias_array_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="dense_71_kernel_arra_1_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_71_kernel_arra_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_71_kernel_arra_2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="dense_69_bias_array_s_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_69_bias_array_s/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_69_bias_array_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="dense_70_output_arra_1_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="1"/>
<pin id="281" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_70_output_arra_1/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="StgValue_46_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="15" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="dense_70_bias_array_s_64_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="1"/>
<pin id="295" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_70_bias_array_s_64/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="StgValue_49_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="15" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="dense_71_kernel_arra_1_65_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="1"/>
<pin id="309" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_71_kernel_arra_1_65/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="StgValue_52_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="15" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="dense_69_bias_array_s_66_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="1"/>
<pin id="323" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_69_bias_array_s_66/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="StgValue_55_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="dense_69_output_arra_1_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="7" slack="1"/>
<pin id="337" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_69_output_arra_1/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="StgValue_57_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="15" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="0" slack="0"/>
<pin id="356" dir="0" index="4" bw="64" slack="0"/>
<pin id="357" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="358" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="359" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/4 StgValue_63/5 StgValue_64/5 StgValue_65/6 StgValue_66/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="dense_69_kernel_arra_1_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="15" slack="0"/>
<pin id="368" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_69_kernel_arra_1/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="15" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_69_kernel_arra_2/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="dense_69_kernel_arra_4_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="13" slack="0"/>
<pin id="381" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_69_kernel_arra_4/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="dense_69_kernel_arra_5_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="13" slack="0"/>
<pin id="388" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_69_kernel_arra_5/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="dense_69_kernel_arra_6_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="13" slack="0"/>
<pin id="395" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_69_kernel_arra_6/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="dense_69_kernel_arra_7_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="13" slack="0"/>
<pin id="402" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_69_kernel_arra_7/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="StgValue_87_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="13" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="StgValue_89_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="13" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="StgValue_91_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="13" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="StgValue_93_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="13" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_access_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="0"/>
<pin id="436" dir="0" index="2" bw="0" slack="0"/>
<pin id="449" dir="0" index="4" bw="64" slack="0"/>
<pin id="450" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="451" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="452" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/9 StgValue_101/10 StgValue_102/10 StgValue_105/11 StgValue_106/11 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="0" index="2" bw="0" slack="0"/>
<pin id="457" dir="0" index="4" bw="64" slack="0"/>
<pin id="458" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="459" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="460" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/9 StgValue_103/10 StgValue_104/10 StgValue_107/11 StgValue_108/11 "/>
</bind>
</comp>

<comp id="468" class="1004" name="dense_70_kernel_arra_1_gep_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="13" slack="0"/>
<pin id="472" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_70_kernel_arra_1/12 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_access_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_70_kernel_arra_2/12 "/>
</bind>
</comp>

<comp id="481" class="1004" name="dense_70_kernel_arra_1_71_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="13" slack="1"/>
<pin id="485" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_70_kernel_arra_1_71/13 "/>
</bind>
</comp>

<comp id="488" class="1004" name="StgValue_122_access_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="15" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/13 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_access_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="0"/>
<pin id="497" dir="0" index="1" bw="64" slack="0"/>
<pin id="498" dir="0" index="2" bw="0" slack="0"/>
<pin id="503" dir="0" index="4" bw="64" slack="0"/>
<pin id="504" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="505" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="506" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/14 StgValue_132/15 StgValue_133/15 StgValue_137/16 StgValue_138/16 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_access_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="0" index="2" bw="0" slack="0"/>
<pin id="521" dir="0" index="4" bw="64" slack="0"/>
<pin id="522" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="523" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="524" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/16 StgValue_141/17 StgValue_142/17 StgValue_150/18 StgValue_151/18 "/>
</bind>
</comp>

<comp id="529" class="1004" name="StgValue_152_access_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_152/18 "/>
</bind>
</comp>

<comp id="536" class="1005" name="b4_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="1"/>
<pin id="538" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b4 (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="b4_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="7" slack="0"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b4/2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="b2_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="15" slack="1"/>
<pin id="549" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="b2 (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="b2_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="15" slack="0"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b2/7 "/>
</bind>
</comp>

<comp id="558" class="1005" name="b5_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="1"/>
<pin id="560" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="b5 (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="b5_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="13" slack="0"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b5/12 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_k2c_dense_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="0" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="0" index="2" bw="64" slack="0"/>
<pin id="573" dir="0" index="3" bw="32" slack="0"/>
<pin id="574" dir="0" index="4" bw="64" slack="0"/>
<pin id="575" dir="0" index="5" bw="64" slack="0"/>
<pin id="576" dir="0" index="6" bw="64" slack="0"/>
<pin id="577" dir="0" index="7" bw="32" slack="0"/>
<pin id="578" dir="0" index="8" bw="64" slack="0"/>
<pin id="579" dir="0" index="9" bw="64" slack="0"/>
<pin id="580" dir="0" index="10" bw="64" slack="0"/>
<pin id="581" dir="0" index="11" bw="32" slack="0"/>
<pin id="582" dir="0" index="12" bw="64" slack="0"/>
<pin id="583" dir="0" index="13" bw="32" slack="0"/>
<pin id="584" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_160/19 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_k2c_dense_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="0" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="64" slack="0"/>
<pin id="598" dir="0" index="3" bw="32" slack="0"/>
<pin id="599" dir="0" index="4" bw="64" slack="0"/>
<pin id="600" dir="0" index="5" bw="64" slack="0"/>
<pin id="601" dir="0" index="6" bw="64" slack="0"/>
<pin id="602" dir="0" index="7" bw="32" slack="0"/>
<pin id="603" dir="0" index="8" bw="64" slack="0"/>
<pin id="604" dir="0" index="9" bw="64" slack="0"/>
<pin id="605" dir="0" index="10" bw="64" slack="0"/>
<pin id="606" dir="0" index="11" bw="32" slack="0"/>
<pin id="607" dir="0" index="12" bw="64" slack="0"/>
<pin id="608" dir="0" index="13" bw="32" slack="0"/>
<pin id="609" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_149/17 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_k2c_dense_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="0" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="32" slack="0"/>
<pin id="622" dir="0" index="3" bw="64" slack="0"/>
<pin id="623" dir="0" index="4" bw="64" slack="0"/>
<pin id="624" dir="0" index="5" bw="64" slack="0"/>
<pin id="625" dir="0" index="6" bw="32" slack="0"/>
<pin id="626" dir="0" index="7" bw="32" slack="0"/>
<pin id="627" dir="0" index="8" bw="32" slack="0"/>
<pin id="628" dir="0" index="9" bw="32" slack="0"/>
<pin id="629" dir="0" index="10" bw="64" slack="0"/>
<pin id="630" dir="0" index="11" bw="32" slack="0"/>
<pin id="631" dir="0" index="12" bw="32" slack="0"/>
<pin id="632" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_136/15 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_load_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_70_output_nume_1/17 dense_70_output_nume_2/19 "/>
</bind>
</comp>

<comp id="652" class="1005" name="reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="1"/>
<pin id="654" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_70_output_nume_1 dense_70_output_nume_2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="0"/>
<pin id="660" dir="0" index="1" bw="7" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="b4_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b4_1/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="b4_cast3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b4_cast3/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="StgValue_60_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="64" slack="0"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="StgValue_61_store_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="0" index="1" bw="64" slack="0"/>
<pin id="686" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_s_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="15" slack="0"/>
<pin id="691" dir="0" index="1" bw="15" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="b2_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="15" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b2_1/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="b2_cast2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="15" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b2_cast2/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_80_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="15" slack="0"/>
<pin id="708" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/7 "/>
</bind>
</comp>

<comp id="710" class="1004" name="newIndex_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="13" slack="0"/>
<pin id="712" dir="0" index="1" bw="15" slack="0"/>
<pin id="713" dir="0" index="2" bw="3" slack="0"/>
<pin id="714" dir="0" index="3" bw="5" slack="0"/>
<pin id="715" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="newIndex_cast_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="13" slack="1"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex_cast/8 "/>
</bind>
</comp>

<comp id="727" class="1004" name="StgValue_98_store_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="64" slack="0"/>
<pin id="730" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="StgValue_99_store_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="64" slack="0"/>
<pin id="736" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/9 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_13_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="13" slack="0"/>
<pin id="741" dir="0" index="1" bw="13" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="745" class="1004" name="b5_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="13" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b5_1/12 "/>
</bind>
</comp>

<comp id="751" class="1004" name="b5_cast1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="13" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b5_cast1/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="StgValue_125_store_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="3" slack="0"/>
<pin id="758" dir="0" index="1" bw="64" slack="0"/>
<pin id="759" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/14 "/>
</bind>
</comp>

<comp id="762" class="1004" name="StgValue_126_store_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="14" slack="0"/>
<pin id="764" dir="0" index="1" bw="64" slack="0"/>
<pin id="765" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/14 "/>
</bind>
</comp>

<comp id="768" class="1004" name="StgValue_128_store_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="0" index="1" bw="64" slack="0"/>
<pin id="771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/14 "/>
</bind>
</comp>

<comp id="774" class="1004" name="StgValue_129_store_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="3" slack="0"/>
<pin id="776" dir="0" index="1" bw="64" slack="0"/>
<pin id="777" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/14 "/>
</bind>
</comp>

<comp id="780" class="1004" name="StgValue_130_store_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="0" index="1" bw="64" slack="0"/>
<pin id="783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/14 "/>
</bind>
</comp>

<comp id="786" class="1004" name="StgValue_131_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="64" slack="0"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/14 "/>
</bind>
</comp>

<comp id="792" class="1004" name="dense_70_bias_numel_s_load_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="64" slack="0"/>
<pin id="794" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_70_bias_numel_s/17 "/>
</bind>
</comp>

<comp id="797" class="1004" name="dense_69_output_ndim_1_load_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="64" slack="0"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_69_output_ndim_1/17 "/>
</bind>
</comp>

<comp id="802" class="1004" name="dense_69_output_nume_1_load_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="0"/>
<pin id="804" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_69_output_nume_1/17 "/>
</bind>
</comp>

<comp id="807" class="1004" name="dense_70_kernel_ndim_1_load_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_70_kernel_ndim_1/17 "/>
</bind>
</comp>

<comp id="812" class="1004" name="dense_70_kernel_nume_1_load_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="0"/>
<pin id="814" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_70_kernel_nume_1/17 "/>
</bind>
</comp>

<comp id="817" class="1004" name="dense_71_bias_numel_s_load_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_71_bias_numel_s/19 "/>
</bind>
</comp>

<comp id="822" class="1004" name="dense_70_output_ndim_1_load_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="64" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_70_output_ndim_1/19 "/>
</bind>
</comp>

<comp id="827" class="1004" name="dense_71_kernel_ndim_1_load_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="64" slack="0"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_71_kernel_ndim_1/19 "/>
</bind>
</comp>

<comp id="832" class="1004" name="dense_71_kernel_nume_1_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="0"/>
<pin id="834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_71_kernel_nume_1/19 "/>
</bind>
</comp>

<comp id="837" class="1005" name="tmp_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="841" class="1005" name="b4_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="7" slack="0"/>
<pin id="843" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="b4_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="b4_cast3_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="64" slack="1"/>
<pin id="848" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b4_cast3 "/>
</bind>
</comp>

<comp id="855" class="1005" name="dense_70_bias_array_s_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="6" slack="1"/>
<pin id="857" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_70_bias_array_s "/>
</bind>
</comp>

<comp id="860" class="1005" name="dense_71_kernel_arra_1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="6" slack="1"/>
<pin id="862" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_71_kernel_arra_1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="dense_69_bias_array_s_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="6" slack="1"/>
<pin id="867" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_69_bias_array_s "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_s_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="874" class="1005" name="b2_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="15" slack="0"/>
<pin id="876" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="b2_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="dense_69_kernel_arra_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="15" slack="1"/>
<pin id="881" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_69_kernel_arra_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp_80_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="2" slack="1"/>
<pin id="886" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="888" class="1005" name="newIndex_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="13" slack="1"/>
<pin id="890" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="newIndex "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_13_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="897" class="1005" name="b5_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="13" slack="0"/>
<pin id="899" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="b5_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="b5_cast1_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="1"/>
<pin id="904" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b5_cast1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="dense_70_kernel_arra_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="12" slack="1"/>
<pin id="909" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dense_70_kernel_arra_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="dense_69_input_input_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="64" slack="1"/>
<pin id="914" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_69_input_input "/>
</bind>
</comp>

<comp id="917" class="1005" name="dense_69_input_input_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="1"/>
<pin id="919" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_69_input_input_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="dense_70_bias_numel_s_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="1"/>
<pin id="924" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_70_bias_numel_s "/>
</bind>
</comp>

<comp id="927" class="1005" name="dense_69_output_ndim_1_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="1"/>
<pin id="929" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_69_output_ndim_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="dense_69_output_nume_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="1"/>
<pin id="934" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_69_output_nume_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="dense_70_kernel_ndim_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="1"/>
<pin id="939" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_70_kernel_ndim_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="dense_70_kernel_nume_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="64" slack="1"/>
<pin id="944" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_70_kernel_nume_1 "/>
</bind>
</comp>

<comp id="947" class="1005" name="dense_71_output_nume_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="64" slack="1"/>
<pin id="949" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_71_output_nume "/>
</bind>
</comp>

<comp id="952" class="1005" name="dense_71_bias_numel_s_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="1"/>
<pin id="954" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_71_bias_numel_s "/>
</bind>
</comp>

<comp id="957" class="1005" name="dense_70_output_ndim_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="64" slack="1"/>
<pin id="959" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_70_output_ndim_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="dense_71_kernel_ndim_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="1"/>
<pin id="964" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_71_kernel_ndim_1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="dense_71_kernel_nume_1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="64" slack="1"/>
<pin id="969" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_71_kernel_nume_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="224"><net_src comp="194" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="194" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="194" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="100" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="100" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="100" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="100" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="116" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="100" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="245" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="100" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="258" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="305" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="100" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="271" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="100" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="116" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="352"><net_src comp="96" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="122" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="120" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="124" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="360"><net_src comp="120" pin="0"/><net_sink comp="347" pin=4"/></net>

<net id="361"><net_src comp="126" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="362"><net_src comp="128" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="363"><net_src comp="130" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="100" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="60" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="100" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="62" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="100" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="64" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="100" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="100" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="371" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="391" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="417"><net_src comp="371" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="418"><net_src comp="384" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="424"><net_src comp="371" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="425"><net_src comp="377" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="431"><net_src comp="371" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="432"><net_src comp="398" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="438"><net_src comp="154" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="156" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="445"><net_src comp="96" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="158" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="96" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="448"><net_src comp="160" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="453"><net_src comp="120" pin="0"/><net_sink comp="433" pin=4"/></net>

<net id="454"><net_src comp="162" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="455"><net_src comp="120" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="456"><net_src comp="164" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="461"><net_src comp="120" pin="0"/><net_sink comp="440" pin=4"/></net>

<net id="462"><net_src comp="166" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="463"><net_src comp="168" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="464"><net_src comp="120" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="465"><net_src comp="170" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="466"><net_src comp="172" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="467"><net_src comp="174" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="100" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="468" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="486"><net_src comp="44" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="100" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="475" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="481" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="500"><net_src comp="96" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="188" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="190" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="507"><net_src comp="120" pin="0"/><net_sink comp="495" pin=4"/></net>

<net id="508"><net_src comp="192" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="509"><net_src comp="198" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="510"><net_src comp="120" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="511"><net_src comp="200" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="517"><net_src comp="96" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="202" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="120" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="204" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="525"><net_src comp="120" pin="0"/><net_sink comp="512" pin=4"/></net>

<net id="526"><net_src comp="206" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="527"><net_src comp="210" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="528"><net_src comp="212" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="534"><net_src comp="214" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="216" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="90" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="132" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="176" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="585"><net_src comp="218" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="586"><net_src comp="8" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="587"><net_src comp="232" pin="2"/><net_sink comp="569" pin=2"/></net>

<net id="588"><net_src comp="16" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="589"><net_src comp="78" pin="0"/><net_sink comp="569" pin=6"/></net>

<net id="590"><net_src comp="24" pin="0"/><net_sink comp="569" pin=7"/></net>

<net id="591"><net_src comp="80" pin="0"/><net_sink comp="569" pin=10"/></net>

<net id="592"><net_src comp="82" pin="0"/><net_sink comp="569" pin=11"/></net>

<net id="593"><net_src comp="76" pin="0"/><net_sink comp="569" pin=13"/></net>

<net id="610"><net_src comp="208" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="611"><net_src comp="16" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="612"><net_src comp="30" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="613"><net_src comp="72" pin="0"/><net_sink comp="594" pin=6"/></net>

<net id="614"><net_src comp="44" pin="0"/><net_sink comp="594" pin=7"/></net>

<net id="615"><net_src comp="74" pin="0"/><net_sink comp="594" pin=10"/></net>

<net id="616"><net_src comp="20" pin="0"/><net_sink comp="594" pin=11"/></net>

<net id="617"><net_src comp="70" pin="0"/><net_sink comp="594" pin=13"/></net>

<net id="633"><net_src comp="196" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="634"><net_src comp="30" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="635"><net_src comp="0" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="636"><net_src comp="220" pin="2"/><net_sink comp="618" pin=3"/></net>

<net id="637"><net_src comp="226" pin="2"/><net_sink comp="618" pin=4"/></net>

<net id="638"><net_src comp="6" pin="0"/><net_sink comp="618" pin=5"/></net>

<net id="639"><net_src comp="60" pin="0"/><net_sink comp="618" pin=6"/></net>

<net id="640"><net_src comp="62" pin="0"/><net_sink comp="618" pin=7"/></net>

<net id="641"><net_src comp="64" pin="0"/><net_sink comp="618" pin=8"/></net>

<net id="642"><net_src comp="66" pin="0"/><net_sink comp="618" pin=9"/></net>

<net id="643"><net_src comp="68" pin="0"/><net_sink comp="618" pin=10"/></net>

<net id="644"><net_src comp="28" pin="0"/><net_sink comp="618" pin=11"/></net>

<net id="645"><net_src comp="58" pin="0"/><net_sink comp="618" pin=12"/></net>

<net id="649"><net_src comp="40" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="569" pin=5"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="569" pin=5"/></net>

<net id="662"><net_src comp="540" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="92" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="540" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="98" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="540" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="681"><net_src comp="120" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="32" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="96" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="34" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="551" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="134" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="551" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="138" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="551" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="709"><net_src comp="551" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="716"><net_src comp="140" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="551" pin="4"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="142" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="719"><net_src comp="144" pin="0"/><net_sink comp="710" pin=3"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="731"><net_src comp="120" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="38" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="96" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="40" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="562" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="178" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="562" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="182" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="562" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="760"><net_src comp="186" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="46" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="180" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="48" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="96" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="50" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="186" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="52" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="96" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="54" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="120" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="56" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="50" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="594" pin=12"/></net>

<net id="800"><net_src comp="32" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="594" pin=4"/></net>

<net id="805"><net_src comp="34" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="594" pin=5"/></net>

<net id="810"><net_src comp="46" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="594" pin=8"/></net>

<net id="815"><net_src comp="48" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="594" pin=9"/></net>

<net id="820"><net_src comp="56" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="569" pin=12"/></net>

<net id="825"><net_src comp="38" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="569" pin=4"/></net>

<net id="830"><net_src comp="52" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="569" pin=8"/></net>

<net id="835"><net_src comp="54" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="569" pin=9"/></net>

<net id="840"><net_src comp="658" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="664" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="849"><net_src comp="670" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="852"><net_src comp="846" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="853"><net_src comp="846" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="854"><net_src comp="846" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="858"><net_src comp="238" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="863"><net_src comp="251" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="868"><net_src comp="264" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="873"><net_src comp="689" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="695" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="882"><net_src comp="364" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="887"><net_src comp="706" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="710" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="896"><net_src comp="739" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="745" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="905"><net_src comp="751" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="910"><net_src comp="468" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="915"><net_src comp="220" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="618" pin=3"/></net>

<net id="920"><net_src comp="226" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="618" pin=4"/></net>

<net id="925"><net_src comp="792" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="594" pin=12"/></net>

<net id="930"><net_src comp="797" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="594" pin=4"/></net>

<net id="935"><net_src comp="802" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="594" pin=5"/></net>

<net id="940"><net_src comp="807" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="594" pin=8"/></net>

<net id="945"><net_src comp="812" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="594" pin=9"/></net>

<net id="950"><net_src comp="232" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="955"><net_src comp="817" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="569" pin=12"/></net>

<net id="960"><net_src comp="822" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="569" pin=4"/></net>

<net id="965"><net_src comp="827" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="569" pin=8"/></net>

<net id="970"><net_src comp="832" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="569" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_71_output_array | {19 20 }
	Port: dense_70_output_arra | {3 17 18 }
	Port: dense_70_bias_array_2 | {3 }
	Port: dense_71_kernel_arra_0 | {3 }
	Port: dense_69_bias_array_5 | {3 }
	Port: dense_69_output_arra | {3 15 16 }
	Port: dense_69_output_ndim | {4 }
	Port: dense_69_output_nume | {4 }
	Port: dense_70_output_ndim | {9 }
	Port: dense_70_output_nume | {9 }
	Port: dense_70_kernel_arra_1 | {13 }
	Port: dense_70_kernel_ndim | {14 }
	Port: dense_70_kernel_nume | {14 }
	Port: dense_70_bias_numel | {14 }
	Port: dense_71_kernel_ndim | {14 }
	Port: dense_71_kernel_nume | {14 }
	Port: dense_71_bias_numel | {14 }
	Port: dense_69_fwork | {15 16 }
	Port: dense_69_kernel_arra_3 | {8 }
	Port: dense_69_kernel_arra_2 | {8 }
	Port: dense_69_kernel_arra_1 | {8 }
	Port: dense_69_kernel_arra_4 | {8 }
	Port: dense_69_kernel_shap | {9 10 11 }
	Port: dense_70_fwork | {17 18 }
	Port: dense_69_output_shap | {4 5 6 }
	Port: dense_70_kernel_shap | {14 15 16 }
	Port: dense_71_fwork | {19 20 }
	Port: dense_70_output_shap | {9 10 11 }
	Port: dense_71_kernel_shap | {16 17 18 }
	Port: dense_71_bias_array | {18 }
 - Input state : 
	Port: WebModel : dense_69_input_input_array | {15 16 }
	Port: WebModel : dense_69_input_input_ndim | {15 }
	Port: WebModel : dense_69_input_input_numel | {15 }
	Port: WebModel : dense_69_input_input_shape | {15 16 }
	Port: WebModel : dense_71_output_array | {19 20 }
	Port: WebModel : dense_71_output_numel | {19 }
	Port: WebModel : dense_70_output_arra | {17 18 19 20 }
	Port: WebModel : dense_70_bias_array | {2 3 }
	Port: WebModel : dense_70_bias_array_2 | {17 18 }
	Port: WebModel : dense_71_kernel_arra | {2 3 }
	Port: WebModel : dense_71_kernel_arra_0 | {19 20 }
	Port: WebModel : dense_69_bias_array | {2 3 }
	Port: WebModel : dense_69_bias_array_5 | {15 16 }
	Port: WebModel : dense_69_output_arra | {15 16 17 18 }
	Port: WebModel : dense_69_output_ndim | {17 }
	Port: WebModel : dense_69_output_nume | {17 }
	Port: WebModel : dense_69_kernel_arra | {7 8 }
	Port: WebModel : dense_70_output_ndim | {19 }
	Port: WebModel : dense_70_output_nume | {17 19 }
	Port: WebModel : dense_70_kernel_arra | {12 13 }
	Port: WebModel : dense_70_kernel_arra_1 | {17 18 }
	Port: WebModel : dense_70_kernel_ndim | {17 }
	Port: WebModel : dense_70_kernel_nume | {17 }
	Port: WebModel : dense_70_bias_numel | {17 }
	Port: WebModel : dense_71_kernel_ndim | {19 }
	Port: WebModel : dense_71_kernel_nume | {19 }
	Port: WebModel : dense_71_bias_numel | {19 }
	Port: WebModel : dense_69_fwork | {15 16 }
	Port: WebModel : dense_69_kernel_arra_3 | {15 16 }
	Port: WebModel : dense_69_kernel_arra_2 | {15 16 }
	Port: WebModel : dense_69_kernel_arra_1 | {15 16 }
	Port: WebModel : dense_69_kernel_arra_4 | {15 16 }
	Port: WebModel : dense_69_kernel_shap | {15 16 }
	Port: WebModel : dense_70_fwork | {17 18 }
	Port: WebModel : dense_69_output_shap | {17 18 }
	Port: WebModel : dense_70_kernel_shap | {17 18 }
	Port: WebModel : dense_71_fwork | {19 20 }
	Port: WebModel : dense_70_output_shap | {19 20 }
	Port: WebModel : dense_71_kernel_shap | {19 20 }
	Port: WebModel : dense_71_bias_array | {19 20 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		b4_1 : 1
		StgValue_35 : 2
		b4_cast3 : 1
		dense_70_bias_array_s : 2
		dense_70_bias_array_1 : 3
		dense_71_kernel_arra_1 : 2
		dense_71_kernel_arra_2 : 3
		dense_69_bias_array_s : 2
		dense_69_bias_array_1 : 3
	State 3
		StgValue_46 : 1
		StgValue_49 : 1
		StgValue_52 : 1
		StgValue_55 : 1
		StgValue_57 : 1
		empty_67 : 1
	State 4
	State 5
	State 6
	State 7
		tmp_s : 1
		b2_1 : 1
		StgValue_72 : 2
		b2_cast2 : 1
		dense_69_kernel_arra_1 : 2
		dense_69_kernel_arra_2 : 3
		tmp_80 : 1
		newIndex : 1
		StgValue_78 : 2
	State 8
		dense_69_kernel_arra_4 : 1
		dense_69_kernel_arra_5 : 1
		dense_69_kernel_arra_6 : 1
		dense_69_kernel_arra_7 : 1
		StgValue_87 : 2
		StgValue_89 : 2
		StgValue_91 : 2
		StgValue_93 : 2
		empty_69 : 1
	State 9
	State 10
	State 11
	State 12
		tmp_13 : 1
		b5_1 : 1
		StgValue_114 : 2
		b5_cast1 : 1
		dense_70_kernel_arra_1 : 2
		dense_70_kernel_arra_2 : 3
	State 13
		StgValue_122 : 1
		empty_72 : 1
	State 14
	State 15
	State 16
	State 17
		StgValue_149 : 1
	State 18
	State 19
		StgValue_160 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|          |        grp_k2c_dense_fu_569        |    0    |   134   | 89.4525 |  50582  |  36243  |
|   call   |       grp_k2c_dense_1_fu_594       |    0    |   127   |  83.442 |  49761  |  34513  |
|          |       grp_k2c_dense_2_fu_618       |    0    |   126   |  88.842 |  48690  |  34251  |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|          |             b4_1_fu_664            |    0    |    0    |    0    |    0    |    15   |
|    add   |             b2_1_fu_695            |    0    |    0    |    0    |    0    |    22   |
|          |             b5_1_fu_745            |    0    |    0    |    0    |    0    |    20   |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|          |             tmp_fu_658             |    0    |    0    |    0    |    0    |    11   |
|   icmp   |            tmp_s_fu_689            |    0    |    0    |    0    |    0    |    13   |
|          |            tmp_13_fu_739           |    0    |    0    |    0    |    0    |    13   |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|          |  dense_69_input_input_read_fu_220  |    0    |    0    |    0    |    0    |    0    |
|   read   | dense_69_input_input_1_read_fu_226 |    0    |    0    |    0    |    0    |    0    |
|          |  dense_71_output_nume_read_fu_232  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|          |           b4_cast3_fu_670          |    0    |    0    |    0    |    0    |    0    |
|   zext   |           b2_cast2_fu_701          |    0    |    0    |    0    |    0    |    0    |
|          |        newIndex_cast_fu_720        |    0    |    0    |    0    |    0    |    0    |
|          |           b5_cast1_fu_751          |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |            tmp_80_fu_706           |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|partselect|           newIndex_fu_710          |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                    |    0    |   387   | 261.736 |  149033 |  105101 |
|----------|------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|  dense_69_bias_array |    1   |    0   |    0   |
| dense_69_bias_array_5|   64   |    0   |    0   |
|    dense_69_fwork    |   64   |    0   |    0   |
| dense_69_kernel_arra |   64   |    0   |    0   |
|dense_69_kernel_arra_1|   16   |    0   |    0   |
|dense_69_kernel_arra_2|   16   |    0   |    0   |
|dense_69_kernel_arra_3|   16   |    0   |    0   |
|dense_69_kernel_arra_4|   16   |    0   |    0   |
| dense_69_kernel_shap |    4   |    0   |    0   |
| dense_69_output_arra |   64   |    0   |    0   |
| dense_69_output_shap |    4   |    0   |    0   |
|  dense_70_bias_array |    1   |    0   |    0   |
| dense_70_bias_array_2|   64   |    0   |    0   |
|    dense_70_fwork    |   16   |    0   |    0   |
| dense_70_kernel_arra |    8   |    0   |    0   |
|dense_70_kernel_arra_1|   64   |    0   |    0   |
| dense_70_kernel_shap |    4   |    0   |    0   |
| dense_70_output_arra |   64   |    0   |    0   |
| dense_70_output_shap |    4   |    0   |    0   |
|  dense_71_bias_array |   64   |    0   |    0   |
|    dense_71_fwork    |    2   |    0   |    0   |
| dense_71_kernel_arra |    1   |    0   |    0   |
|dense_71_kernel_arra_0|   64   |    0   |    0   |
| dense_71_kernel_shap |    4   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |   689  |    0   |    0   |
+----------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         b2_1_reg_874         |   15   |
|          b2_reg_547          |   15   |
|         b4_1_reg_841         |    7   |
|       b4_cast3_reg_846       |   64   |
|          b4_reg_536          |    7   |
|         b5_1_reg_897         |   13   |
|       b5_cast1_reg_902       |   64   |
|          b5_reg_558          |   13   |
| dense_69_bias_array_s_reg_865|    6   |
|dense_69_input_input_1_reg_917|   64   |
| dense_69_input_input_reg_912 |   64   |
|dense_69_kernel_arra_1_reg_879|   15   |
|dense_69_output_ndim_1_reg_927|   64   |
|dense_69_output_nume_1_reg_932|   64   |
| dense_70_bias_array_s_reg_855|    6   |
| dense_70_bias_numel_s_reg_922|   64   |
|dense_70_kernel_arra_1_reg_907|   12   |
|dense_70_kernel_ndim_1_reg_937|   64   |
|dense_70_kernel_nume_1_reg_942|   64   |
|dense_70_output_ndim_1_reg_957|   64   |
| dense_71_bias_numel_s_reg_952|   64   |
|dense_71_kernel_arra_1_reg_860|    6   |
|dense_71_kernel_ndim_1_reg_962|   64   |
|dense_71_kernel_nume_1_reg_967|   64   |
| dense_71_output_nume_reg_947 |   64   |
|       newIndex_reg_888       |   13   |
|            reg_652           |   64   |
|        tmp_13_reg_893        |    1   |
|        tmp_80_reg_884        |    2   |
|          tmp_reg_837         |    1   |
|         tmp_s_reg_870        |    1   |
+------------------------------+--------+
|             Total            |  1093  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_245   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_258   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_271   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_347   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_347   |  p1  |   2  |  64  |   128  |
|    grp_access_fu_347   |  p2  |   2  |   0  |    0   |
|    grp_access_fu_371   |  p0  |   2  |  15  |   30   ||    9    |
|    grp_access_fu_433   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_433   |  p1  |   3  |  64  |   192  |
|    grp_access_fu_433   |  p2  |   2  |   0  |    0   |
|    grp_access_fu_440   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_440   |  p1  |   2  |  64  |   128  |
|    grp_access_fu_440   |  p2  |   2  |   0  |    0   |
|    grp_access_fu_475   |  p0  |   2  |  12  |   24   ||    9    |
|    grp_access_fu_495   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_495   |  p1  |   2  |  64  |   128  |
|    grp_access_fu_495   |  p2  |   2  |   0  |    0   |
|    grp_access_fu_512   |  p0  |   3  |  64  |   192  |
|    grp_access_fu_512   |  p1  |   2  |  64  |   128  |
|    grp_access_fu_512   |  p2  |   2  |   0  |    0   |
|  grp_k2c_dense_fu_569  |  p2  |   2  |  64  |   128  ||    9    |
|  grp_k2c_dense_fu_569  |  p4  |   2  |  64  |   128  ||    9    |
|  grp_k2c_dense_fu_569  |  p5  |   2  |  64  |   128  ||    9    |
|  grp_k2c_dense_fu_569  |  p8  |   2  |  64  |   128  ||    9    |
|  grp_k2c_dense_fu_569  |  p9  |   2  |  64  |   128  ||    9    |
|  grp_k2c_dense_fu_569  |  p12 |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_594 |  p2  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_594 |  p4  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_594 |  p5  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_594 |  p8  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_594 |  p9  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_1_fu_594 |  p12 |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_2_fu_618 |  p3  |   2  |  64  |   128  ||    9    |
| grp_k2c_dense_2_fu_618 |  p4  |   2  |  64  |   128  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  3546  || 46.5105 ||   171   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   387  |   261  | 149033 | 105101 |
|   Memory  |   689  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   46   |    -   |   171  |
|  Register |    -   |    -   |    -   |  1093  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   689  |   387  |   308  | 150126 | 105272 |
+-----------+--------+--------+--------+--------+--------+
