{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "Shr": {
      "attributes": {
        "src": "Shr.v:1"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "c": {
          "direction": "output",
          "bits": [ 10, 11, 12, 13 ]
        }
      },
      "cells": {
        "$shr$Shr.v:7$1": {
          "hide_name": 1,
          "type": "$shr",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 4
          },
          "attributes": {
            "src": "Shr.v:7"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ 6, 7, 8, 9 ],
            "Y": [ 10, 11, 12, 13 ]
          }
        }
      },
      "netnames": {
        "$shr$Shr.v:7$1_Y": {
          "hide_name": 1,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "Shr.v:7"
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "Shr.v:4"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "Shr.v:5"
          }
        },
        "c": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "Shr.v:6"
          }
        }
      }
    }
  }
}
