Ling Zhang , Ji-shun Kuang , Zhiq-qiang You, Test data compression using interval broadcast scan for embedded cores, Microelectronics Journal, v.42 n.11, p.1313-1319, November, 2011
Chia-Yi Lin , Hsiu-Chuan Lin , Hung-Ming Chen, On reducing test power and test volume by selective pattern compression schemes, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.8, p.1220-1224, August 2010
Chia-Yi Lin , Hung-Ming Chen, A selective pattern-compression scheme for power and test-data reduction, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Sying-Jyan Wang , Katherine Shu-Min Li , Shih-Cheng Chen , Huai-Yan Shiu , Yun-Lung Chu, Scan-chain partition for high test-data compressibility and low shift power under routing constraint, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.716-727, May 2009
Maoxiang Yi , Huaguo Liang , Lei Zhang , Wenfa Zhan, A novel x-ploiting strategy for improving performance of test data compression, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.2, p.324-329, February 2010
Mohammad Tehranipoor , Mehrdad Nourani , Krishnendu Chakrabarty, Nine-coded compression technique for testing embedded cores in socs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.6, p.719-731, June 2005
Zhang Ling , Kuang Ji-shun , You zhi-qiang, Test data compression using four-coded and sparse storage for testing embedded core, Proceedings of the 10th international conference on Algorithms and Architectures for Parallel Processing, May 21-23, 2010, Busan, Korea
Haiying Yuan , Jiaping Mei , Hongying Song , Kun Guo, Test Data Compression for System-on-a-Chip using Count Compatible Pattern Run-Length Coding, Journal of Electronic Testing: Theory and Applications, v.30 n.2, p.237-242, April     2014
Kanad Basu , Prabhat Mishra, Test data compression using efficient bitmask and dictionary selection methods, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.9, p.1277-1286, September 2010
P. R. Sruthi , M. Nirmala Devi, A modified scheme for simultaneous reduction of test data volume and testing power, Proceedings of the 16th international conference on Progress in VLSI Design and Test, July 01-04, 2012, Shibpur, West Bengal, India
Xrysovalantis Kavousianos , Emmanouil Kalligeros , Dimitris Nikolos, Optimal Selective Huffman Coding for Test-Data Compression, IEEE Transactions on Computers, v.56 n.8, p.1146-1152, August 2007
Arif Sameh Arif , Sarina Mansor , Rajasvaran Logeswaran , Hezerul Abdul Karim, Auto-shape Lossless Compression of Pharynx and Esophagus Fluoroscopic Images, Journal of Medical Systems, v.39 n.2, p.1-7, February  2015
Wang-Dauh Tseng , Lung-Jen Lee, Test Data Compression Using Multi-dimensional Pattern Run-length Codes, Journal of Electronic Testing: Theory and Applications, v.26 n.3, p.393-400, June      2010
M. Koutsoupia , E. Kalligeros , X. Kavousianos , D. Nikolos, LFSR-based test-data compression with self-stoppable seeds, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Aiman El-Maleh , Saif al Zahir , Esam Khan, Test data compression based on geometric shapes, Computers and Electrical Engineering, v.37 n.3, p.376-391, May, 2011
X. Kavousianos , E. Kalligeros , D. Nikolos, Efficient test-data compression for IP cores using multilevel Huffman coding, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Usha Sandeep Mehta , Kankar S. Dasgupta , Nirnjan M. Devashrayee, Modified Selective Huffman Coding for Optimization of Test Data Compression, Test Application Time and Area Overhead, Journal of Electronic Testing: Theory and Applications, v.26 n.6, p.679-688, December  2010
Witold Andrzejewski , Robert Wrembel, GPU-WAH: applying GPUs to compressing bitmap indexes with word aligned hybrid, Proceedings of the 21st international conference on Database and expert systems applications: Part II, August 30-September 03, 2010, Bilbao, Spain
Xiaoyu Ruan , Rajendra S. Katti, Data-Independent Pattern Run-Length Compression for Testing Embedded Cores in SoCs, IEEE Transactions on Computers, v.56 n.4, p.545-556, April 2007
Zhanglei Wang , Krishnendu Chakrabarty, Test data compression using selective encoding of scan slices, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.11, p.1429-1440, November 2008
Bo Ye , Qian Zhao , Duo Zhou , Xiaohua Wang , Min Luo, Test data compression using alternating variable run-length code, Integration, the VLSI Journal, v.44 n.2, p.103-110, March, 2011
Ling Zhang , Ji-Shun Kuang , Zhi-Qiang You, Test Data Compression Using Selective Sparse Storage, Journal of Electronic Testing: Theory and Applications, v.27 n.4, p.565-577, August    2011
Tie-Bin Wu , Heng-Zhu Liu , Peng-Xia Liu, Efficient Test Compression Technique for SoC Based on Block Merging and Eight Coding, Journal of Electronic Testing: Theory and Applications, v.29 n.6, p.849-859, December  2013
Shih-Ping Lin , Chung-Len Lee , Jwu-E. Chen , Ji-Jan Chen , Kun-Lun Luo , Wen-Ching Wu, A multilayer data copy test data compression scheme for reducing shifting-in power for multiple scan design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.7, p.767-776, July 2007
V. Tenentes , X. Kavousianos , E. Kalligeros, State skip LFSRs: bridging the gap between test data compression and test set embedding for IP cores, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
Vasileios Tenentes , Xrysovalantis Kavousianos, Test-data volume and scan-power reduction with low ATE interface for multi-core SoCs, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
S. Sivanantham , P.S. Mallick , J. Raja Paul Perinbam, Low-power selective pattern compression for scan-based test applications, Computers and Electrical Engineering, v.40 n.4, p.1053-1063, May 2014
K.K. Soundra Pandian , Kailash Chandra Ray, Five decade evolution of feedback shift register: algorithms, architectures and applications, International Journal of Communication Networks and Distributed Systems, v.15 n.2/3, p.279-312, August 2015
