--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--	Grupo de Apoio ao Projeto de Hardware  - GAPH
--	Projeto X10GiGA - FINEP/PUCRS/TERACOM
--
--	Módulo:	Memória - Gerador de Frames - Prototipação
--	Autor:	Jeferson Camargo de Oliveira
--
-- 	FRAME:	0000
-- 	RAMB:	01
-- 	CONJ:	B
--
--	Módulo gerado em 17 de July de 2008 às 16h55min pelo
--	programa gerador de frames OTN do projeto X10GiGA.
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----Pragma translate_off
library unisim ;
use unisim.vcomponents.all ;
----Pragma translate_on

entity FRAME0000_B1 is
port(
		addr	: in  std_logic_vector(9 downto 0);	-- Barramento de endereços da porta
		clk		: in  std_logic;					-- Entrada de clock para a porta
		dout	: out std_logic_vector(15 downto 0)	-- Saída de dados da porta
	);
end FRAME0000_B1;

architecture FRAME0000_B1 of FRAME0000_B1 is

	signal addrin	: std_logic_vector(9 downto 0);
	signal clkin	: std_logic;
	signal doutout	: std_logic_vector(15 downto 0);

	component RAMB16_S18 is
	generic(
		WRITE_MODE : string;
		INIT_00,INIT_01,INIT_02,INIT_03,INIT_04,INIT_05,INIT_06,INIT_07,
		INIT_08,INIT_09,INIT_0A,INIT_0B,INIT_0C,INIT_0D,INIT_0E,INIT_0F,
		INIT_10,INIT_11,INIT_12,INIT_13,INIT_14,INIT_15,INIT_16,INIT_17,
		INIT_18,INIT_19,INIT_1A,INIT_1B,INIT_1C,INIT_1D,INIT_1E,INIT_1F,
		INIT_20,INIT_21,INIT_22,INIT_23,INIT_24,INIT_25,INIT_26,INIT_27,
		INIT_28,INIT_29,INIT_2A,INIT_2B,INIT_2C,INIT_2D,INIT_2E,INIT_2F,
		INIT_30,INIT_31,INIT_32,INIT_33,INIT_34,INIT_35,INIT_36,INIT_37,
		INIT_38,INIT_39,INIT_3A,INIT_3B,INIT_3C,INIT_3D,INIT_3E,INIT_3F : bit_vector
	);
	port(
		DO   : out std_logic_vector(15 downto 0);	-- Port 16-bit Data Output
		DOP  : out std_logic_vector(1  downto 0);	-- Port 2-bit Parity Output
		ADDR : in  std_logic_vector(9  downto 0); 	-- Port 10-bit Address Input
		CLK  : in  std_logic;			 			-- Port Clock
		DI   : in  std_logic_vector(15 downto 0); 	-- Port 16-bit Data Input
		DIP  : in  std_logic_vector(1  downto 0); 	-- Port 2-bit parity Input
		EN   : in  std_logic;			 			-- Port RAM Enable Input
		SSR  : in  std_logic;			 			-- Port Synchronous Set/Reset Input
		WE   : in  std_logic			 			-- Port Write Enable Input
	);
	end component;

begin

	addrin <= addr;
	clkin  <= clk;
	dout   <= doutout;

	-- FRAME0000_RAMB05 instantiation
	FRAME0000_RAMB05 : RAMB16_S18
	generic map (

		-- The following generics are only necessary if you wish to change the default behavior.
		WRITE_MODE => "NO_CHANGE", 	-- WRITE_FIRST, READ_FIRST or NO_CHANGE

		-- The following generic INIT_xx declarations are only necessary
		-- if you wish to change the initial contents of the RAM to anything
		-- other than all zero's.
		INIT_00 => x"E1B69B9CD31AE097B9E5B8A4ADC4A50F4D26DFA01150E3AD6E8C02681EA0B00C",
		INIT_01 => x"9DBC045CB38926683541ABCBC419CDACBA21C2C077AEC65A161A0B13EDDB91EA",
		INIT_02 => x"20524A158B9AED48A9A8C3D2A31AF0697E2B91549902F35D1CFAD4DB03BCDCBC",
		INIT_03 => x"CC9B8463CF828AD1B088E69BE0F4766104D28FA9962924A8A3789D1A9159613C",
		INIT_04 => x"F3DE2F1BB37A4F7F3156CE983102AB3F60E390FBF36010E77DBE12B4C4271D0C",
		INIT_05 => x"F7D3E415AB116BE92634AA47D1FBAC1416E4E262E711A8F5F4DE82F90EC98908",
		INIT_06 => x"BD4DE2EB1D5984C7ED2D354D3256D299F63629E40A7630D1DF054122A0148232",
		INIT_07 => x"DF6BBB18C46BB64F5DA84642866D9D5ECEFFEBEA6090B343EC931E425B83D197",
		INIT_08 => x"A5E14AC7254EA17C7E02CBE1E37538A21CB75FEC841C538BE15E0B3368CFB224",
		INIT_09 => x"D5E5786D999C74517BAC4D37AC3B387390DEA4DBC5F5E850E8C5D94E8040E128",
		INIT_0A => x"7D1C032A72FE91C53B53CCC35DBEC65332748A43BAF8A3660048E51F3173327E",
		INIT_0B => x"65CBCA573F4334C7A8C88BA09EFE1615C859ABB969B0B7EDA104213E0079B49E",
		INIT_0C => x"8471E9CF3958A21C5DBF45977C4AB13C66AE61C799997C54B08329A8632BE65C",
		INIT_0D => x"54C5E939634BE98A44150816584B84BA3218797864C6AE05B2B3A381AACA8448",
		INIT_0E => x"DAEC8866AF70CB9553ED60B2114298ADA254431209717563E2105B2A9193B642",
		INIT_0F => x"4F2D119B38A5ED1115C78D23D5A77DF01FC0B2A7C8A80886D11E0245E8939544",
		INIT_10 => x"38697135645A25C7E79AC2C47C8652613F8A076D79DBE9094C6D3843D5A6A6F9",
		INIT_11 => x"14AD1CED3933DBCAB8927AB9A44389017AB798FD78E52C0B07D10237BD348DC0",
		INIT_12 => x"FBBA66D202E9BAAA688823A9A88C48CE32F083E50B0D956EEE852A9FD3577BDC",
		INIT_13 => x"B8082E8DB4525CAD76B81A15B32A22D0BD2A699C73E556B04DBD3A1567C7DD9D",
		INIT_14 => x"A64FA2EA769B139E288DDEFAB79EE3A99B0E2A4EFE57397F1E611C04C68BBCED",
		INIT_15 => x"B66D0D64CADB2F8FC06C1B0F8E8AD6788110A24C0A5F92DABA6743AE4CB9AED3",
		INIT_16 => x"9FC2A2A0210E865543EA7C0A88B3E247150BE6BDBEA0B48FFE9D43777439A00F",
		INIT_17 => x"E80F6D286118689E543D1C33E8E64FE5F494F23EDF5ADCD8DE832ECFD28E2279",
		INIT_18 => x"DBBCF4DA5C4E135FDF581265B9AC0AFA4C82AD550ECD3B5EAB9E95F4D7D63D2C",
		INIT_19 => x"03E121323C1CB6D8DE071C5380878DC88862A409D14AAD0B44902412A7F18029",
		INIT_1A => x"9A1C6338A2757432405AA245B8738445F256B81AE0FA43973B5F032797D69585",
		INIT_1B => x"989327708A475A6B010C426E5CD612E913D9B01191141CBDB0D00056DF7B7306",
		INIT_1C => x"ACBD7F8FC51908ED8B2A8ADD8620194136E197DD30C7079DC79899E519560DDE",
		INIT_1D => x"A95A2FF10C6D4F78EBB8F4F6C75C8CB35E353C55D1C8F628750F4AC8DEDD4B36",
		INIT_1E => x"44E866FA1FF0058BFF31E6F731BC6FCBF2F9C953A39F0FE8A9BB16A10180BDC7",
		INIT_1F => x"989C064A219F8BA3AEB0E7FFEE3FFF7EE7D1A1D1BA749C8A9F35EF5F0BCFBFC6",
		INIT_20 => x"3CF624B29023F2D5B868847F9159A6C12B0A8351229489D4A26475E773F7798B",
		INIT_21 => x"F6242D428DF219F3F2536B77F31C6045753A792A9AC031C08068ED3A5D294499",
		INIT_22 => x"836C790A766346F9AF2E6EA94004A9256DD594BCC990C19A0E3F7E0CAD325B17",
		INIT_23 => x"749C52000CF13947CCDFE8A75D37D6040261177C1A91923B4F1314E67DF807A2",
		INIT_24 => x"1FDCEC8C7B3BC20C3FC7A453E464408858D857313830C9581A6CF4CD990C63C2",
		INIT_25 => x"5730F0AEF0E0FB0FCC787CB5C31D397FB8A1F52A2368E040A2CC86CBBD32A291",
		INIT_26 => x"A17898E886503B13F40E6C5D72CF1BF41F7A2931F4CFA7A53B5E352945C22832",
		INIT_27 => x"A405FFA6C0AF42886BE4C05612ECDF646A85C8C6CBE96319C89F5FB7CD45A9B0",
		INIT_28 => x"4885855C2975298B6E341F49658E8A395114A38167394BDB6F3B53ABAE8DF440",
		INIT_29 => x"03B3B1645E8B780AF912E155C4239F771B7DFADE91FCE62B2AA7E07EF10DFEED",
		INIT_2A => x"1F3AFCD56FB24D8CBF514AE89997BB5BFD8E94758BA2137EE5033568DD3D9176",
		INIT_2B => x"019A0AC075944DC30CD3B7A83A2124E802072B9BBE26A745AFBA947D4BC31835",
		INIT_2C => x"506ABCEC418B1753EEE710BB75262EC52527CBF54D9433206CA56FB30AFB699B",
		INIT_2D => x"CB34B4F7CA2CC423E7F9AEF8EBF61FB3F063DB02F2281D4DE4CEF18E57B3C731",
		INIT_2E => x"E63E051EDFF9BDD4EE00367796D3FF25CCCD9D6D4B3D509ACFEB2EC4F7EC4CE3",
		INIT_2F => x"E121A51254933F7C71F253BCBB59A5DFB79F4A3544FFC24EDEAB67F342E23AC1",
		INIT_30 => x"946F68AEF32FB64492FC20A57C652CC3A9CE5BD50BCC1DE8DDA1637A4A790386",
		INIT_31 => x"2F0C3AC4B0C2E2D2183CEC85F381671AD4B7B986FF44314B2A5FDA3F061E9FEC",
		INIT_32 => x"84B36BCDEDD373C20081220AE9E3191043129DC4BD21E6A90A46196602E57097",
		INIT_33 => x"64769CA21DD0267537DC5DA8109B8665B4D682746093E30796900F3261A5517C",
		INIT_34 => x"483F2460ED34F3EBDCBB2E63924AFCAA0410AC94A719B9C223F0B195FE1DB560",
		INIT_35 => x"C66BD26E0F8497E40818F8621743D7CEE43D52D8506652985F4101F25F1D19ED",
		INIT_36 => x"F427D8381DD420A7DB0CB62172EFD36EEA16FC59A985C8C870ACB78DA4832E43",
		INIT_37 => x"78D771E73FCE9899FA9E54DFDD168D0D2619281853E263B256203FA89F980F1A",
		INIT_38 => x"50BE4AA490991ACCC1E41030B041F76E508E20E18B2EED42F747E1E947417E7E",
		INIT_39 => x"FEEE7205E54D5B34AFC3EE32CC9773DD89E26FF44C9044588584AF1C64633E82",
		INIT_3A => x"B025686C1588791A8492681FCB4DFF5A2EEAACEF6ABCB48B30D09CFD640C820B",
		INIT_3B => x"ADE5B4A7D84A27B6135EAFEB07906221B72AB99004C28017EF9AF36E83117DCE",
		INIT_3C => x"875C58E12328134C0668779A8D14BE5B1BE33078F9066AD963546C59E3DD2BAC",
		INIT_3D => x"D41C6B899C988B4B010D7EC70C262A18F4E63EE26154B922B2944AC8074B6267",
		INIT_3E => x"81981F57438B6627046DA78C946B84A3AEE9DB056553E2B67BD079AA33A3DAD6",
		INIT_3F => x"11111111111111111111111111111111C30CBD2000F351D18F8CB691870435C1"
	)port map (
		DO   => doutout,			-- Port 16-bit Data Output
		DOP  => open,				-- Port 2-bit Parity Output
		ADDR => addrin,				-- Port 10-bit Address Input
		CLK  => clkin, 				-- Port Clock
		DI   => (others => '0'),	-- Port 16-bit Data Input
		DIP  => (others => '0'),	-- Port 2-bit parity Input
		EN   => '1',				-- Port RAM Enable Input
		SSR  => '0',				-- Port Synchronous Set/Reset Input
		WE   => '0'					-- Port Write Enable Input
	);
	-- End of FRAME0000_RAMB05 instantiation

end FRAME0000_B1;