Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: counter3bitAsync.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "counter3bitAsync.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "counter3bitAsync"
Output Format                      : NGC
Target Device                      : xc3s1500-4-fg676

---- Source Options
Top Module Name                    : counter3bitAsync
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Samir/Desktop/VHDL/Treca lab vezba/counter3bitAsync/Clock_Divider.vhd" in Library work.
Architecture behavioral of Entity clock_divider is up to date.
Compiling vhdl file "C:/Users/Samir/Desktop/VHDL/Treca lab vezba/counter3bitAsync/TFF.vhd" in Library work.
Entity <TFF> compiled.
Entity <TFF> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Samir/Desktop/VHDL/Treca lab vezba/counter3bitAsync/counter3bitAsync.vhd" in Library work.
Entity <counter3bitAsync> compiled.
Entity <counter3bitAsync> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <counter3bitAsync> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TFF> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <counter3bitAsync> in library <work> (Architecture <Behavioral>).
Entity <counter3bitAsync> analyzed. Unit <counter3bitAsync> generated.

Analyzing Entity <clock_divider> in library <work> (Architecture <behavioral>).
Entity <clock_divider> analyzed. Unit <clock_divider> generated.

Analyzing Entity <TFF> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/Samir/Desktop/VHDL/Treca lab vezba/counter3bitAsync/TFF.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <UP>, <tmp1>, <tmp2>
Entity <TFF> analyzed. Unit <TFF> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_divider>.
    Related source file is "C:/Users/Samir/Desktop/VHDL/Treca lab vezba/counter3bitAsync/Clock_Divider.vhd".
    Found 32-bit up counter for signal <counter>.
    Found 1-bit register for signal <slow_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <TFF>.
    Related source file is "C:/Users/Samir/Desktop/VHDL/Treca lab vezba/counter3bitAsync/TFF.vhd".
    Found 1-bit register for signal <tmp1>.
    Found 1-bit xor2 for signal <tmp1$xor0000> created at line 55.
    Found 1-bit register for signal <tmp2>.
    Found 1-bit xor2 for signal <tmp2$xor0000> created at line 63.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <TFF> synthesized.


Synthesizing Unit <counter3bitAsync>.
    Related source file is "C:/Users/Samir/Desktop/VHDL/Treca lab vezba/counter3bitAsync/counter3bitAsync.vhd".
Unit <counter3bitAsync> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 7
 1-bit register                                        : 7
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <counter3bitAsync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block counter3bitAsync, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : counter3bitAsync.ngr
Top Level Output File Name         : counter3bitAsync
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 125
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 8
#      LUT3                        : 3
#      LUT4                        : 8
#      MUXCY                       : 39
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 39
#      FDCE                        : 3
#      FDCE_1                      : 3
#      FDE                         : 1
#      FDR                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 4
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg676-4 

 Number of Slices:                       26  out of  13312     0%  
 Number of Slice Flip Flops:             39  out of  26624     0%  
 Number of 4 input LUTs:                 52  out of  26624     0%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    487     1%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 33    |
C_OUT_1_OBUF(t2/tmp3:O)            | NONE(*)(t3/tmp2)       | 2     |
C_OUT_0_OBUF(t1/tmp3:O)            | NONE(*)(t2/tmp2)       | 2     |
clk_divider/slow_clk               | NONE(t1/tmp2)          | 2     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
R                                  | IBUF                   | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.537ns (Maximum Frequency: 152.979MHz)
   Minimum input arrival time before clock: 4.097ns
   Maximum output required time after clock: 8.894ns
   Maximum combinational path delay: 9.183ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.537ns (frequency: 152.979MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               6.537ns (Levels of Logic = 9)
  Source:            clk_divider/counter_8 (FF)
  Destination:       clk_divider/counter_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: clk_divider/counter_8 to clk_divider/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  clk_divider/counter_8 (clk_divider/counter_8)
     LUT4:I0->O            1   0.551   0.000  clk_divider/slow_clk_cmp_eq0000_wg_lut<0> (clk_divider/slow_clk_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  clk_divider/slow_clk_cmp_eq0000_wg_cy<0> (clk_divider/slow_clk_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  clk_divider/slow_clk_cmp_eq0000_wg_cy<1> (clk_divider/slow_clk_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  clk_divider/slow_clk_cmp_eq0000_wg_cy<2> (clk_divider/slow_clk_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  clk_divider/slow_clk_cmp_eq0000_wg_cy<3> (clk_divider/slow_clk_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  clk_divider/slow_clk_cmp_eq0000_wg_cy<4> (clk_divider/slow_clk_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  clk_divider/slow_clk_cmp_eq0000_wg_cy<5> (clk_divider/slow_clk_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  clk_divider/slow_clk_cmp_eq0000_wg_cy<6> (clk_divider/slow_clk_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.281   1.859  clk_divider/slow_clk_cmp_eq0000_wg_cy<7> (clk_divider/slow_clk_cmp_eq0000)
     FDR:R                     1.026          clk_divider/counter_0
    ----------------------------------------
    Total                      6.537ns (3.462ns logic, 3.075ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C_OUT_1_OBUF'
  Clock period: 2.690ns (frequency: 371.747MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.690ns (Levels of Logic = 1)
  Source:            t3/tmp2 (FF)
  Destination:       t3/tmp2 (FF)
  Source Clock:      C_OUT_1_OBUF rising
  Destination Clock: C_OUT_1_OBUF rising

  Data Path: t3/tmp2 to t3/tmp2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   1.216  t3/tmp2 (t3/tmp2)
     LUT2:I0->O            1   0.551   0.000  t3/Mxor_tmp2_xor0000_Result1 (t3/tmp2_xor0000)
     FDCE:D                    0.203          t3/tmp2
    ----------------------------------------
    Total                      2.690ns (1.474ns logic, 1.216ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C_OUT_0_OBUF'
  Clock period: 2.690ns (frequency: 371.747MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.690ns (Levels of Logic = 1)
  Source:            t2/tmp2 (FF)
  Destination:       t2/tmp2 (FF)
  Source Clock:      C_OUT_0_OBUF rising
  Destination Clock: C_OUT_0_OBUF rising

  Data Path: t2/tmp2 to t2/tmp2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   1.216  t2/tmp2 (t2/tmp2)
     LUT2:I0->O            1   0.551   0.000  t2/Mxor_tmp2_xor0000_Result1 (t2/tmp2_xor0000)
     FDCE:D                    0.203          t2/tmp2
    ----------------------------------------
    Total                      2.690ns (1.474ns logic, 1.216ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_divider/slow_clk'
  Clock period: 2.690ns (frequency: 371.747MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.690ns (Levels of Logic = 1)
  Source:            t1/tmp2 (FF)
  Destination:       t1/tmp2 (FF)
  Source Clock:      clk_divider/slow_clk rising
  Destination Clock: clk_divider/slow_clk rising

  Data Path: t1/tmp2 to t1/tmp2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   1.216  t1/tmp2 (t1/tmp2)
     LUT2:I0->O            1   0.551   0.000  t1/Mxor_tmp2_xor0000_Result1 (t1/tmp2_xor0000)
     FDCE:D                    0.203          t1/tmp2
    ----------------------------------------
    Total                      2.690ns (1.474ns logic, 1.216ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C_OUT_1_OBUF'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              4.097ns (Levels of Logic = 2)
  Source:            C_EN (PAD)
  Destination:       t3/tmp2 (FF)
  Destination Clock: C_OUT_1_OBUF rising

  Data Path: C_EN to t3/tmp2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   1.216  C_EN_IBUF (C_EN_IBUF)
     LUT2:I0->O            3   0.551   0.907  t1/tmp2_and00001 (t1/tmp2_and0000)
     FDCE:CE                   0.602          t3/tmp2
    ----------------------------------------
    Total                      4.097ns (1.974ns logic, 2.123ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C_OUT_0_OBUF'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              4.097ns (Levels of Logic = 2)
  Source:            C_EN (PAD)
  Destination:       t2/tmp2 (FF)
  Destination Clock: C_OUT_0_OBUF rising

  Data Path: C_EN to t2/tmp2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   1.216  C_EN_IBUF (C_EN_IBUF)
     LUT2:I0->O            3   0.551   0.907  t1/tmp2_and00001 (t1/tmp2_and0000)
     FDCE:CE                   0.602          t2/tmp2
    ----------------------------------------
    Total                      4.097ns (1.974ns logic, 2.123ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_divider/slow_clk'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              4.097ns (Levels of Logic = 2)
  Source:            C_EN (PAD)
  Destination:       t1/tmp2 (FF)
  Destination Clock: clk_divider/slow_clk rising

  Data Path: C_EN to t1/tmp2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   1.216  C_EN_IBUF (C_EN_IBUF)
     LUT2:I0->O            3   0.551   0.907  t1/tmp2_and00001 (t1/tmp2_and0000)
     FDCE:CE                   0.602          t1/tmp2
    ----------------------------------------
    Total                      4.097ns (1.974ns logic, 2.123ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C_OUT_1_OBUF'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              8.788ns (Levels of Logic = 2)
  Source:            t3/tmp2 (FF)
  Destination:       C_OUT<2> (PAD)
  Source Clock:      C_OUT_1_OBUF rising

  Data Path: t3/tmp2 to C_OUT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   1.072  t3/tmp2 (t3/tmp2)
     LUT3:I1->O            1   0.551   0.801  t3/tmp3 (C_OUT_2_OBUF)
     OBUF:I->O                 5.644          C_OUT_2_OBUF (C_OUT<2>)
    ----------------------------------------
    Total                      8.788ns (6.915ns logic, 1.873ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C_OUT_0_OBUF'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              8.894ns (Levels of Logic = 2)
  Source:            t2/tmp2 (FF)
  Destination:       C_OUT<1> (PAD)
  Source Clock:      C_OUT_0_OBUF rising

  Data Path: t2/tmp2 to C_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   1.072  t2/tmp2 (t2/tmp2)
     LUT3:I1->O            3   0.551   0.907  t2/tmp3 (C_OUT_1_OBUF)
     OBUF:I->O                 5.644          C_OUT_1_OBUF (C_OUT<1>)
    ----------------------------------------
    Total                      8.894ns (6.915ns logic, 1.979ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_divider/slow_clk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              8.894ns (Levels of Logic = 2)
  Source:            t1/tmp2 (FF)
  Destination:       C_OUT<0> (PAD)
  Source Clock:      clk_divider/slow_clk rising

  Data Path: t1/tmp2 to C_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   1.072  t1/tmp2 (t1/tmp2)
     LUT3:I1->O            3   0.551   0.907  t1/tmp3 (C_OUT_0_OBUF)
     OBUF:I->O                 5.644          C_OUT_0_OBUF (C_OUT<0>)
    ----------------------------------------
    Total                      8.894ns (6.915ns logic, 1.979ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               9.183ns (Levels of Logic = 3)
  Source:            C_UP (PAD)
  Destination:       C_OUT<1> (PAD)

  Data Path: C_UP to C_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.260  C_UP_IBUF (C_UP_IBUF)
     LUT3:I0->O            3   0.551   0.907  t2/tmp3 (C_OUT_1_OBUF)
     OBUF:I->O                 5.644          C_OUT_1_OBUF (C_OUT<1>)
    ----------------------------------------
    Total                      9.183ns (7.016ns logic, 2.167ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.04 secs
 
--> 

Total memory usage is 4514968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

