lbl_80C3F600:
/* 80C3F600  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80C3F604  7C 08 02 A6 */	mflr r0
/* 80C3F608  90 01 00 24 */	stw r0, 0x24(r1)
/* 80C3F60C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80C3F610  7C 7F 1B 78 */	mr r31, r3
/* 80C3F614  38 00 02 19 */	li r0, 0x219
/* 80C3F618  B0 01 00 08 */	sth r0, 8(r1)
/* 80C3F61C  3C 60 80 02 */	lis r3, fpcSch_JudgeForPName__FPvPv@ha /* 0x80023578@ha */
/* 80C3F620  38 63 35 78 */	addi r3, r3, fpcSch_JudgeForPName__FPvPv@l /* 0x80023578@l */
/* 80C3F624  38 81 00 08 */	addi r4, r1, 8
/* 80C3F628  4B 3D A1 D1 */	bl fopAcIt_Judge__FPFPvPv_PvPv
/* 80C3F62C  28 03 00 00 */	cmplwi r3, 0
/* 80C3F630  41 82 00 5C */	beq lbl_80C3F68C
/* 80C3F634  C0 3F 04 D0 */	lfs f1, 0x4d0(r31)
/* 80C3F638  C0 03 04 D0 */	lfs f0, 0x4d0(r3)
/* 80C3F63C  EC 41 00 28 */	fsubs f2, f1, f0
/* 80C3F640  C0 3F 04 D8 */	lfs f1, 0x4d8(r31)
/* 80C3F644  C0 03 04 D8 */	lfs f0, 0x4d8(r3)
/* 80C3F648  EC 01 00 28 */	fsubs f0, f1, f0
/* 80C3F64C  EC 22 00 B2 */	fmuls f1, f2, f2
/* 80C3F650  EC 00 00 32 */	fmuls f0, f0, f0
/* 80C3F654  EC 21 00 2A */	fadds f1, f1, f0
/* 80C3F658  3C 80 80 C4 */	lis r4, lit_3836@ha /* 0x80C40FF4@ha */
/* 80C3F65C  C0 04 0F F4 */	lfs f0, lit_3836@l(r4)  /* 0x80C40FF4@l */
/* 80C3F660  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80C3F664  40 80 00 3C */	bge lbl_80C3F6A0
/* 80C3F668  28 03 00 00 */	cmplwi r3, 0
/* 80C3F66C  41 82 00 0C */	beq lbl_80C3F678
/* 80C3F670  80 03 00 04 */	lwz r0, 4(r3)
/* 80C3F674  48 00 00 08 */	b lbl_80C3F67C
lbl_80C3F678:
/* 80C3F678  38 00 FF FF */	li r0, -1
lbl_80C3F67C:
/* 80C3F67C  90 1F 05 E4 */	stw r0, 0x5e4(r31)
/* 80C3F680  38 00 00 01 */	li r0, 1
/* 80C3F684  B0 1F 06 0A */	sth r0, 0x60a(r31)
/* 80C3F688  48 00 00 18 */	b lbl_80C3F6A0
lbl_80C3F68C:
/* 80C3F68C  A8 1F 06 0E */	lha r0, 0x60e(r31)
/* 80C3F690  2C 00 00 00 */	cmpwi r0, 0
/* 80C3F694  40 82 00 0C */	bne lbl_80C3F6A0
/* 80C3F698  7F E3 FB 78 */	mr r3, r31
/* 80C3F69C  4B 3D A5 E1 */	bl fopAcM_delete__FP10fopAc_ac_c
lbl_80C3F6A0:
/* 80C3F6A0  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80C3F6A4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80C3F6A8  7C 08 03 A6 */	mtlr r0
/* 80C3F6AC  38 21 00 20 */	addi r1, r1, 0x20
/* 80C3F6B0  4E 80 00 20 */	blr 
