$date
	Sat Mar 11 14:31:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_testbench $end
$scope module dut $end
$var wire 1 ! out $end
$var wire 1 " in2 $end
$var wire 1 # in1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#100000000000000
1!
1"
#200000000000000
0"
1#
#300000000000000
1"
#400000000000000
