#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov  8 10:23:54 2023
# Process ID: 1660
# Current directory: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2600 C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.xpr
# Log file: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/vivado.log
# Journal file: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ap576391/Documents/Dubois/TP1/TP_Video chain' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 799.309 ; gain = 163.641
open_bd_design {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:module_ref:mux_video:1.0 - mux_video_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/active_video_out(undef) and /c_counter_binary_0/CE(ce)
Successfully read diagram <VGA_source> from BD file <C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1028.617 ; gain = 13.984
update_compile_order -fileset sources_1
set_property location {4 742 211} [get_bd_cells proc_sys_reset_1]
update_module_reference VGA_source_mux_video_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd'
INFO: [IP_Flow 19-1972] Upgraded VGA_source_mux_video_0_0 from mux_video_v1_0 1.0 to mux_video_v1_0 1.0
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
create_peripheral u-bourgogne.fr user interface 1.0 -dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/../ip_repo}
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core u-bourgogne.fr:user:interface:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core u-bourgogne.fr:user:interface:1.0]
generate_peripheral [ipx::find_open_core u-bourgogne.fr:user:interface:1.0]
write_peripheral [ipx::find_open_core u-bourgogne.fr:user:interface:1.0]
set_property  ip_repo_paths  {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/../ip_repo/interface_1.0}} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_interface_v1_0 -directory {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video\ chain/../ip_repo} c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1071.887 ; gain = 43.270
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-329] [HDL Parser] Unable to determine the value format for HDL parameter 'VidOrig_nVideoInv' with value ''. The parameter type is not supported in this release.
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_S00_AXIS_TDATA_WIDTH" -component [ipx::current_core] ]
set_property value 8 [ipx::get_user_parameters C_S00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 8 [ipx::get_hdl_parameters C_S00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list 8 [ipx::get_user_parameters C_S00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_M00_AXIS_TDATA_WIDTH" -component [ipx::current_core] ]
set_property value 8 [ipx::get_user_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 8 [ipx::get_hdl_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list 8 [ipx::get_user_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.266 ; gain = 10.664
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553076
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2587.719 ; gain = 1231.453
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
startgroup
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells v_axi4s_vid_out_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sid:8.0 sid_0
INFO: [Common 17-365] Interrupt caught but 'create_bd_cell' cannot be canceled. Please wait for command to finish.
WARNING: [IP_Flow 19-2162] IP 'VGA_source_sid_0_0' is locked:
* IP 'VGA_source_sid_0_0' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows.
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2660.195 ; gain = 11.020
INFO: [Common 17-681] Processing pending cancel.
endgroup
delete_bd_objs [get_bd_cells sid_0]
startgroup
create_bd_cell -type ip -vlnv u-bourgogne.fr:user:interface:1.0 interface_0
endgroup
delete_bd_objs [get_bd_intf_nets v_vid_in_axi4s_0_video_out]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins interface_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins interface_0/M00_AXIS] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
delete_bd_objs [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_intf_nets interface_0_M00_AXIS] [get_bd_cells interface_0]
startgroup
create_bd_cell -type ip -vlnv u-bourgogne.fr:user:interface:1.0 interface_0
endgroup
ipx::edit_ip_in_project -upgrade true -name interface_v1_0_project -directory {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video\ chain/TP_Video\ chain.tmp/interface_v1_0_project} c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/ap576391/documents/tp_dubois/tp_video chain/tp_video chain.tmp/interface_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2665.012 ; gain = 2.605
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXIS_TDATA_WIDTH' has its value changed from '8' to '32'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M00_AXIS_TDATA_WIDTH' has its value changed from '8' to '32'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project {TP_Video chain}
startgroup
create_bd_cell -type ip -vlnv u-bourgogne.fr:user:interface:1.0 interface_1
endgroup
delete_bd_objs [get_bd_cells interface_0]
delete_bd_objs [get_bd_cells interface_1]
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project interface_v1_0_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'
update_ip_catalog -rebuild -repo_path c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'
startgroup
create_bd_cell -type ip -vlnv u-bourgogne.fr:user:interface:1.0 interface_0
endgroup
set_property location {5 1154 234} [get_bd_cells interface_0]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins interface_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins interface_0/M00_AXIS] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins interface_0/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins interface_0/s00_axis_aclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins interface_0/VidOrig_nVideoInv]
endgroup
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /interface_0/S00_AXIS(4) and /v_vid_in_axi4s_0/video_out(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(1) and /interface_0/M00_AXIS(4)
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/interface_0/s00_axis_tdata'(32) to net 'v_vid_in_axi4s_0_video_out_TDATA'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(8) to net 'interface_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/interface_0/s00_axis_tdata'(32) to net 'v_vid_in_axi4s_0_video_out_TDATA'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(8) to net 'interface_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interface_0 .
Exporting to file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
[Wed Nov  8 10:42:42 2023] Launched VGA_source_mux_video_0_0_synth_1, VGA_source_interface_0_2_synth_1, synth_1...
Run output will be captured here:
VGA_source_mux_video_0_0_synth_1: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_mux_video_0_0_synth_1/runme.log
VGA_source_interface_0_2_synth_1: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_interface_0_2_synth_1/runme.log
synth_1: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1/runme.log
[Wed Nov  8 10:42:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3633.148 ; gain = 112.063
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1

reset_run VGA_source_mux_video_0_0_synth_1
reset_run VGA_source_interface_0_2_synth_1
ipx::edit_ip_in_project -upgrade true -name interface_v1_0_project -directory {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video\ chain/TP_Video\ chain.tmp/interface_v1_0_project} c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/ap576391/documents/tp_dubois/tp_video chain/tp_video chain.tmp/interface_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXIS_TDATA_WIDTH' has its value changed from '32' to '8'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M00_AXIS_TDATA_WIDTH' has its value changed from '32' to '8'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M00_AXIS_START_COUNT' has its value changed from '32' to '8'.
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project {TP_Video chain}
delete_bd_objs [get_bd_nets VidOrig_nVideoInv_0_1] [get_bd_intf_nets interface_0_M00_AXIS] [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_cells interface_0]
update_ip_catalog -rebuild -repo_path c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'
startgroup
create_bd_cell -type ip -vlnv u-bourgogne.fr:user:interface:1.0 interface_0
endgroup
connect_bd_intf_net [get_bd_intf_pins interface_0/M00_AXIS] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins interface_0/S00_AXIS]
startgroup
make_bd_pins_external  [get_bd_pins interface_0/VidOrig_nVideoInv]
endgroup
delete_bd_objs [get_bd_ports VidOrig_nVideoInv_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins interface_0/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins interface_0/s00_axis_aclk]
endgroup
set_property name sw1 [get_bd_ports VidOrig_nVideoInv_1]
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interface_0 .
Exporting to file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
[Wed Nov  8 10:45:44 2023] Launched VGA_source_mux_video_0_0_synth_1, VGA_source_interface_0_3_synth_1, synth_1...
Run output will be captured here:
VGA_source_mux_video_0_0_synth_1: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_mux_video_0_0_synth_1/runme.log
VGA_source_interface_0_3_synth_1: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_interface_0_3_synth_1/runme.log
synth_1: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1/runme.log
[Wed Nov  8 10:45:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3678.211 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553076
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
current_project interface_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'
close_hw_manager
report_ip_status -name ip_status 
upgrade_ip -vlnv u-bourgogne.fr:user:interface:1.0 [get_ips  VGA_source_interface_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd'
INFO: [IP_Flow 19-3422] Upgraded VGA_source_interface_0_3 (interface 1.0) from revision 5 to revision 6
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VGA_source_interface_0_3] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}]
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interface_0 .
Exporting to file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
catch { config_ip_cache -export [get_ips -all VGA_source_interface_0_3] }
export_ip_user_files -of_objects [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}]
launch_runs -jobs 8 VGA_source_interface_0_3_synth_1
[Wed Nov  8 10:53:49 2023] Launched VGA_source_interface_0_3_synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_interface_0_3_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -directory {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files} -ipstatic_source_dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/modelsim} {questa=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/questa} {riviera=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/riviera} {activehdl=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'VGA_source.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interface_0 .
Exporting to file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
[Wed Nov  8 10:54:32 2023] Launched VGA_source_interface_0_3_synth_1, synth_1...
Run output will be captured here:
VGA_source_interface_0_3_synth_1: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_interface_0_3_synth_1/runme.log
synth_1: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1/runme.log
[Wed Nov  8 10:54:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3790.277 ; gain = 0.000
make_wrapper -files [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -fileset [get_filesets sources_1] -inst_template
ipx::edit_ip_in_project -upgrade true -name interface_v1_0_project -directory {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video\ chain/TP_Video\ chain.tmp/interface_v1_0_project} c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/ap576391/documents/tp_dubois/tp_video chain/tp_video chain.tmp/interface_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project {TP_Video chain}
report_ip_status -name ip_status 
update_ip_catalog -rebuild -repo_path c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv u-bourgogne.fr:user:interface:1.0 [get_ips  VGA_source_interface_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd'
INFO: [IP_Flow 19-3422] Upgraded VGA_source_interface_0_3 (interface 1.0) from revision 6 to revision 7
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VGA_source_interface_0_3] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}]
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interface_0 .
Exporting to file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
catch { config_ip_cache -export [get_ips -all VGA_source_interface_0_3] }
export_ip_user_files -of_objects [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}]
launch_runs -jobs 8 VGA_source_interface_0_3_synth_1
[Wed Nov  8 11:02:55 2023] Launched VGA_source_interface_0_3_synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_interface_0_3_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -directory {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files} -ipstatic_source_dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/modelsim} {questa=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/questa} {riviera=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/riviera} {activehdl=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov  8 11:03:17 2023] Launched VGA_source_interface_0_3_synth_1, synth_1...
Run output will be captured here:
VGA_source_interface_0_3_synth_1: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_interface_0_3_synth_1/runme.log
synth_1: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1/runme.log
[Wed Nov  8 11:03:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/runme.log
current_project interface_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml' ignored by IP packager.
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project {TP_Video chain}
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'.
report_ip_status -name ip_status 
upgrade_ip -vlnv u-bourgogne.fr:user:interface:1.0 [get_ips  VGA_source_interface_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd'
INFO: [IP_Flow 19-3422] Upgraded VGA_source_interface_0_3 (interface 1.0) from revision 7 to revision 8
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VGA_source_interface_0_3] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}]
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interface_0 .
Exporting to file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
catch { config_ip_cache -export [get_ips -all VGA_source_interface_0_3] }
export_ip_user_files -of_objects [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}]
launch_runs -jobs 8 VGA_source_interface_0_3_synth_1
[Wed Nov  8 11:07:11 2023] Launched VGA_source_interface_0_3_synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_interface_0_3_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -directory {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files} -ipstatic_source_dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/modelsim} {questa=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/questa} {riviera=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/riviera} {activehdl=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project interface_v1_0_project
current_project {TP_Video chain}
delete_bd_objs [get_bd_intf_nets v_vid_in_axi4s_0_video_out]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tdata] [get_bd_pins interface_0/s00_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/m_axis_video_tdata is being overridden by the user. This pin will not be connected as a part of interface connection video_out
WARNING: [BD 41-1306] The connection to interface pin /interface_0/s00_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S00_AXIS
connect_bd_net [get_bd_pins interface_0/s00_axis_tlast] [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tlast]
WARNING: [BD 41-1306] The connection to interface pin /interface_0/s00_axis_tlast is being overridden by the user. This pin will not be connected as a part of interface connection S00_AXIS
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/m_axis_video_tlast is being overridden by the user. This pin will not be connected as a part of interface connection video_out
connect_bd_net [get_bd_pins interface_0/s00_axis_tvalid] [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /interface_0/s00_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S00_AXIS
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/m_axis_video_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection video_out
connect_bd_net [get_bd_pins interface_0/s00_axis_tready] [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tready]
WARNING: [BD 41-1306] The connection to interface pin /interface_0/s00_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection S00_AXIS
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/m_axis_video_tready is being overridden by the user. This pin will not be connected as a part of interface connection video_out
connect_bd_net [get_bd_pins interface_0/s00_axis_tstrb] [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tlast]
WARNING: [BD 41-1306] The connection to interface pin /interface_0/s00_axis_tstrb is being overridden by the user. This pin will not be connected as a part of interface connection S00_AXIS
delete_bd_objs [get_bd_intf_nets interface_0_M00_AXIS]
delete_bd_objs [get_bd_nets v_vid_in_axi4s_0_m_axis_video_tlast]
delete_bd_objs [get_bd_nets v_vid_in_axi4s_0_m_axis_video_tdata]
delete_bd_objs [get_bd_nets v_vid_in_axi4s_0_m_axis_video_tvalid]
delete_bd_objs [get_bd_nets interface_0_s00_axis_tready]
current_project interface_v1_0_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/hdl/interface_v1_0_M00_AXIS.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/hdl/interface_v1_0_S00_AXIS.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/hdl/interface_v1_0_M00_AXIS.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/hdl/interface_v1_0_S00_AXIS.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/hdl/interface_v1_0_M00_AXIS.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/hdl/interface_v1_0_S00_AXIS.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/hdl/interface_v1_0_M00_AXIS.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/hdl/interface_v1_0_S00_AXIS.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv u-bourgogne.fr:user:interface:1.0 [get_ips  VGA_source_interface_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd'
INFO: [IP_Flow 19-3422] Upgraded VGA_source_interface_0_3 (interface 1.0) from revision 8 to revision 9
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VGA_source_interface_0_3] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/v_axi4s_vid_out_0/s_axis_video_tvalid
/interface_0/s00_axis_tvalid

Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interface_0 .
Exporting to file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
catch { config_ip_cache -export [get_ips -all VGA_source_interface_0_3] }
export_ip_user_files -of_objects [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}]
launch_runs -jobs 8 VGA_source_interface_0_3_synth_1
[Wed Nov  8 11:21:39 2023] Launched VGA_source_interface_0_3_synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_interface_0_3_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -directory {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files} -ipstatic_source_dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/modelsim} {questa=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/questa} {riviera=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/riviera} {activehdl=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_intf_net [get_bd_intf_pins interface_0/M00_AXIS] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins interface_0/S00_AXIS]
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'VGA_source.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interface_0 .
Exporting to file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
[Wed Nov  8 11:23:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1/runme.log
[Wed Nov  8 11:23:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3790.277 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553076
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
ipx::edit_ip_in_project -upgrade true -name interface_v1_0_project -directory {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video\ chain/TP_Video\ chain.tmp/interface_v1_0_project} c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/ap576391/documents/tp_dubois/tp_video chain/tp_video chain.tmp/interface_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project {TP_Video chain}
update_ip_catalog -rebuild -repo_path c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv u-bourgogne.fr:user:interface:1.0 [get_ips  VGA_source_interface_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd'
INFO: [IP_Flow 19-3422] Upgraded VGA_source_interface_0_3 (interface 1.0) from revision 9 to revision 10
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VGA_source_interface_0_3] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}]
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interface_0 .
Exporting to file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
catch { config_ip_cache -export [get_ips -all VGA_source_interface_0_3] }
export_ip_user_files -of_objects [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}]
launch_runs -jobs 8 VGA_source_interface_0_3_synth_1
[Wed Nov  8 11:37:00 2023] Launched VGA_source_interface_0_3_synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_interface_0_3_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -directory {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files} -ipstatic_source_dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/modelsim} {questa=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/questa} {riviera=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/riviera} {activehdl=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov  8 11:38:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1/runme.log
[Wed Nov  8 11:38:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3790.277 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553076
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248553076
current_project interface_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'
close_hw_manager
report_ip_status -name ip_status 
upgrade_ip -vlnv u-bourgogne.fr:user:interface:1.0 [get_ips  VGA_source_interface_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd'
INFO: [IP_Flow 19-3422] Upgraded VGA_source_interface_0_3 (interface 1.0) from revision 10 to revision 11
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VGA_source_interface_0_3] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}]
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interface_0 .
Exporting to file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
catch { config_ip_cache -export [get_ips -all VGA_source_interface_0_3] }
export_ip_user_files -of_objects [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}]
launch_runs -jobs 8 VGA_source_interface_0_3_synth_1
[Wed Nov  8 11:56:33 2023] Launched VGA_source_interface_0_3_synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_interface_0_3_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/VGA_source.bd}}] -directory {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files} -ipstatic_source_dir {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/modelsim} {questa=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/questa} {riviera=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/riviera} {activehdl=C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov  8 11:58:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1/runme.log
[Wed Nov  8 11:58:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/runme.log
connect_bd_net [get_bd_pins c_counter_binary_0/SCLR] [get_bd_pins v_tc_0/hsync_out]
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/hsync_out(undef) and /c_counter_binary_0/SCLR(rst)
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1

save_bd_design
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interface_0 .
Exporting to file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
[Wed Nov  8 11:58:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1/runme.log
[Wed Nov  8 11:58:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3790.277 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248A39B4D
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
delete_bd_objs [get_bd_nets VidOrig_nVideoInv_1_1] [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_intf_nets interface_0_M00_AXIS] [get_bd_cells interface_0]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-913] /v_axi4s_vid_out_0 C_S_AXIS_VIDEO_FORMAT has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-913] /v_axi4s_vid_out_0 C_S_AXIS_VIDEO_DATA_WIDTH has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\Users\ap576391\Documents\TP_DUBOIS\TP_Video chain\TP_Video chain.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
Exporting to file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
[Wed Nov  8 12:03:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/synth_1/runme.log
[Wed Nov  8 12:03:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3790.277 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248A39B4D
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
ipx::edit_ip_in_project -upgrade true -name interface_v1_0_project -directory {C:/Users/ap576391/Documents/TP_DUBOIS/TP_Video\ chain/TP_Video\ chain.tmp/interface_v1_0_project} c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/ap576391/documents/tp_dubois/tp_video chain/tp_video chain.tmp/interface_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
report_ip_status -name ip_status 
exit
