clk 1 std_logic bool
arst_n 1 std_logic sc_logic
input_serial_rsc_dat 8 std_logic_vector sc_lv
input_serial_rsc_vld 1 std_logic sc_logic
input_serial_rsc_rdy 1 std_logic sc_logic
weight_serial_rsc_dat 8 std_logic_vector sc_lv
weight_serial_rsc_vld 1 std_logic sc_logic
weight_serial_rsc_rdy 1 std_logic sc_logic
output_serial_rsc_dat 16 std_logic_vector sc_lv
output_serial_rsc_vld 1 std_logic sc_logic
output_serial_rsc_rdy 1 std_logic sc_logic
paramsIn_rsc_dat 16 std_logic_vector sc_lv
paramsIn_rsc_vld 1 std_logic sc_logic
paramsIn_rsc_rdy 1 std_logic sc_logic
