int\r\nF_1 (\r\nT_1 * * V_1 ,\r\nT_2 * V_2 ,\r\nT_3 V_3 ,\r\nT_4 V_4 ,\r\nT_5 V_5 ,\r\nT_6 V_6 ,\r\nint V_7 ,\r\nT_2 * * V_8 ,\r\nint * V_9 )\r\n{\r\nT_1 * V_10 ;\r\nT_1 * V_11 ;\r\nT_2 * V_12 ;\r\nT_7 * V_13 = NULL ;\r\nT_8 V_14 = V_15 ;\r\nint V_16 ;\r\nT_9 V_17 ;\r\nT_9 V_18 ;\r\nvoid * V_19 ;\r\nT_9 V_20 ;\r\nV_10 = * V_1 ;\r\nASSERT ( V_10 -> V_21 & V_22 ) ;\r\nV_16 = F_2 ( V_10 , V_2 , V_3 , V_4 , V_5 , V_6 , V_7 ,\r\n& V_13 , & V_14 , & V_12 ) ;\r\nif ( V_16 ) {\r\n* V_8 = NULL ;\r\nreturn V_16 ;\r\n}\r\nif ( ! V_14 && ( V_12 == NULL ) ) {\r\n* V_8 = NULL ;\r\nreturn F_3 ( V_23 ) ;\r\n}\r\nif ( V_14 ) {\r\nF_4 ( V_10 , V_13 ) ;\r\nV_17 = F_5 ( V_10 ) ;\r\nV_18 = F_6 ( V_10 ) ;\r\nV_19 = NULL ;\r\nV_20 = 0 ;\r\nif ( V_10 -> V_24 ) {\r\nV_19 = ( void * ) V_10 -> V_24 ;\r\nV_10 -> V_24 = NULL ;\r\nV_20 = V_10 -> V_21 & V_25 ;\r\nV_10 -> V_21 &= ~ ( V_25 ) ;\r\n}\r\nV_11 = F_7 ( V_10 ) ;\r\nV_16 = F_8 ( V_10 , 0 ) ;\r\nV_10 = V_11 ;\r\nif ( V_9 != NULL ) {\r\n* V_9 = 1 ;\r\n}\r\nif ( V_16 ) {\r\nF_9 ( V_13 ) ;\r\nif ( V_19 ) {\r\nV_10 -> V_24 = V_19 ;\r\nF_10 ( V_10 ) ;\r\n}\r\n* V_1 = V_11 ;\r\n* V_8 = NULL ;\r\nreturn V_16 ;\r\n}\r\nF_11 ( V_10 -> V_26 ) ;\r\nV_16 = F_12 ( V_10 , 0 , V_17 , 0 ,\r\nV_22 , V_18 ) ;\r\nif ( V_19 ) {\r\nV_10 -> V_24 = V_19 ;\r\nV_10 -> V_21 |= V_20 ;\r\n}\r\nif ( V_16 ) {\r\nF_9 ( V_13 ) ;\r\n* V_1 = V_11 ;\r\n* V_8 = NULL ;\r\nreturn V_16 ;\r\n}\r\nF_13 ( V_10 , V_13 ) ;\r\nV_16 = F_2 ( V_10 , V_2 , V_3 , V_4 , V_5 , V_6 ,\r\nV_7 , & V_13 , & V_14 , & V_12 ) ;\r\nif ( V_16 ) {\r\n* V_1 = V_10 ;\r\n* V_8 = NULL ;\r\nreturn V_16 ;\r\n}\r\nASSERT ( ( ! V_14 ) && ( V_12 != NULL ) ) ;\r\n} else {\r\nif ( V_9 != NULL ) {\r\n* V_9 = 0 ;\r\n}\r\n}\r\n* V_8 = V_12 ;\r\n* V_1 = V_10 ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_14 (\r\nT_1 * V_10 ,\r\nT_2 * V_12 )\r\n{\r\nint error ;\r\nF_15 ( V_10 , V_12 , V_27 ) ;\r\nASSERT ( V_12 -> V_28 . V_29 > 0 ) ;\r\nV_12 -> V_28 . V_29 -- ;\r\nF_16 ( F_17 ( V_12 ) ) ;\r\nF_18 ( V_10 , V_12 , V_30 ) ;\r\nerror = 0 ;\r\nif ( V_12 -> V_28 . V_29 == 0 ) {\r\nerror = F_19 ( V_10 , V_12 ) ;\r\n}\r\nreturn error ;\r\n}\r\nvoid\r\nF_20 (\r\nT_1 * V_10 ,\r\nT_2 * V_12 )\r\n{\r\nT_10 * V_31 ;\r\nASSERT ( F_21 ( V_12 , V_32 ) ) ;\r\nASSERT ( V_12 -> V_28 . V_33 == 1 ) ;\r\nV_12 -> V_28 . V_33 = 2 ;\r\nV_12 -> V_28 . V_34 = 0 ;\r\nmemset ( & ( V_12 -> V_28 . V_35 [ 0 ] ) , 0 , sizeof( V_12 -> V_28 . V_35 ) ) ;\r\nV_31 = V_10 -> V_36 ;\r\nif ( ! F_22 ( & V_31 -> V_37 ) ) {\r\nF_23 ( & V_31 -> V_38 ) ;\r\nif ( ! F_22 ( & V_31 -> V_37 ) ) {\r\nF_24 ( & V_31 -> V_37 ) ;\r\nF_25 ( & V_31 -> V_38 ) ;\r\nF_26 ( V_10 , V_39 ) ;\r\n} else {\r\nF_25 ( & V_31 -> V_38 ) ;\r\n}\r\n}\r\n}\r\nint\r\nF_27 (\r\nT_1 * V_10 ,\r\nT_2 * V_12 )\r\n{\r\nif ( V_12 -> V_28 . V_29 >= V_40 )\r\nreturn F_3 ( V_41 ) ;\r\nF_15 ( V_10 , V_12 , V_27 ) ;\r\nASSERT ( V_12 -> V_28 . V_29 > 0 ) ;\r\nV_12 -> V_28 . V_29 ++ ;\r\nF_28 ( F_17 ( V_12 ) ) ;\r\nif ( ( V_12 -> V_28 . V_33 == 1 ) &&\r\n( V_12 -> V_28 . V_29 > V_42 ) ) {\r\nF_20 ( V_10 , V_12 ) ;\r\n}\r\nF_18 ( V_10 , V_12 , V_30 ) ;\r\nreturn 0 ;\r\n}
