Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Mar 11 00:57:55 2022
| Host         : chh-GF63-Thin-10UC running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
| Design       : system_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 18158 |     0 |          0 |     70560 | 25.73 |
|   LUT as Logic             | 16751 |     0 |          0 |     70560 | 23.74 |
|   LUT as Memory            |  1407 |     0 |          0 |     28800 |  4.89 |
|     LUT as Distributed RAM |   754 |     0 |            |           |       |
|     LUT as Shift Register  |   653 |     0 |            |           |       |
| CLB Registers              | 24912 |     0 |          0 |    141120 | 17.65 |
|   Register as Flip Flop    | 24912 |     0 |          0 |    141120 | 17.65 |
|   Register as Latch        |     0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                     |   465 |     0 |          0 |      8820 |  5.27 |
| F7 Muxes                   |   201 |     0 |          0 |     35280 |  0.57 |
| F8 Muxes                   |     1 |     0 |          0 |     17640 | <0.01 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 75    |          Yes |           - |          Set |
| 256   |          Yes |           - |        Reset |
| 733   |          Yes |         Set |            - |
| 23848 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3873 |     0 |          0 |      8820 | 43.91 |
|   CLBL                                     |  2512 |     0 |            |           |       |
|   CLBM                                     |  1361 |     0 |            |           |       |
| LUT as Logic                               | 16751 |     0 |          0 |     70560 | 23.74 |
|   using O5 output only                     |   508 |       |            |           |       |
|   using O6 output only                     | 11863 |       |            |           |       |
|   using O5 and O6                          |  4380 |       |            |           |       |
| LUT as Memory                              |  1407 |     0 |          0 |     28800 |  4.89 |
|   LUT as Distributed RAM                   |   754 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    10 |       |            |           |       |
|     using O5 and O6                        |   744 |       |            |           |       |
|   LUT as Shift Register                    |   653 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   388 |       |            |           |       |
|     using O5 and O6                        |   265 |       |            |           |       |
| CLB Registers                              | 24912 |     0 |          0 |    141120 | 17.65 |
|   Register driven from within the CLB      | 13366 |       |            |           |       |
|   Register driven from outside the CLB     | 11546 |       |            |           |       |
|     LUT in front of the register is unused |  7737 |       |            |           |       |
|     LUT in front of the register is used   |  3809 |       |            |           |       |
| Unique Control Sets                        |  1073 |       |          0 |     17640 |  6.08 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   35 |     0 |          0 |       216 | 16.20 |
|   RAMB36/FIFO*    |   29 |     0 |          0 |       216 | 13.43 |
|     RAMB36E2 only |   29 |       |            |           |       |
|   RAMB18          |   12 |     0 |          0 |       432 |  2.78 |
|     RAMB18E2 only |   12 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   18 |     0 |          0 |       360 |  5.00 |
|   DSP48E2 only |   18 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    6 |     6 |          0 |        82 |  7.32 |
| HPIOB_M          |    3 |     3 |          0 |        26 | 11.54 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    3 |     3 |          0 |        26 | 11.54 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    3 |     3 |          0 |        72 |  4.17 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    1 |     0 |          0 |        24 |  4.17 |
| BITSLICE_RX_TX   |    3 |     3 |          0 |       936 |  0.32 |
|   RX_BITSLICE    |    3 |     3 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |          0 |       196 |  3.57 |
|   BUFGCE             |    6 |     0 |          0 |        88 |  6.82 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    1 |     0 |          0 |         6 | 16.67 |
|   DPLL (BUFGCE)      |    1 |     0 |          0 |         0 |  0.00 |
| MMCM                 |    2 |     0 |          0 |         3 | 66.67 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 23848 |            Register |
| LUT6             |  6014 |                 CLB |
| LUT3             |  4848 |                 CLB |
| LUT5             |  3689 |                 CLB |
| LUT4             |  3109 |                 CLB |
| LUT2             |  2935 |                 CLB |
| RAMD32           |  1310 |                 CLB |
| SRL16E           |   848 |                 CLB |
| FDSE             |   733 |            Register |
| LUT1             |   536 |                 CLB |
| CARRY8           |   465 |                 CLB |
| FDCE             |   256 |            Register |
| MUXF7            |   201 |                 CLB |
| RAMS32           |   188 |                 CLB |
| FDPE             |    75 |            Register |
| SRLC32E          |    70 |                 CLB |
| RAMB36E2         |    29 |            BLOCKRAM |
| DSP48E2          |    18 |          Arithmetic |
| RAMB18E2         |    12 |            BLOCKRAM |
| BUFGCE           |     6 |               Clock |
| RX_BITSLICE      |     3 |                 I/O |
| IBUFCTRL         |     3 |              Others |
| DPHY_DIFFINBUF   |     3 |              Others |
| MMCME4_ADV       |     2 |               Clock |
| PS8              |     1 |            Advanced |
| PLLE4_ADV        |     1 |               Clock |
| MUXF8            |     1 |                 CLB |
| BUFG_PS          |     1 |               Clock |
| BITSLICE_CONTROL |     1 |                 I/O |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| system_zynq_ultra_ps_e_0_1      |    1 |
| system_xbar_1                   |    1 |
| system_v_tpg_0_1                |    1 |
| system_v_tc_0_1                 |    1 |
| system_v_gamma_lut_0_1          |    1 |
| system_v_demosaic_0_1           |    1 |
| system_v_axi4s_vid_out_0_1      |    1 |
| system_rst_ps8_0_100M_0         |    1 |
| system_proc_sys_reset_0_1       |    1 |
| system_mipi_csi2_rx_subsyst_0_1 |    1 |
| system_clk_wiz_2                |    1 |
| system_clk_wiz_0_0              |    1 |
| system_axi_vdma_0_1             |    1 |
| system_axi_smc_0                |    1 |
| system_auto_pc_1                |    1 |
| system_auto_pc_0                |    1 |
| system_auto_ds_1                |    1 |
| system_auto_ds_0                |    1 |
| bd_e207_vfb_0_0                 |    1 |
| bd_e207_rx_0                    |    1 |
| bd_e207_r_sync_0                |    1 |
| bd_e207_phy_0                   |    1 |
+---------------------------------+------+


