<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › sibyte › sb1250_dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sb1250_dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  SB1250 Board Support Package</span>
<span class="cm">    *</span>
<span class="cm">    *  DMA definitions				File: sb1250_dma.h</span>
<span class="cm">    *</span>
<span class="cm">    *  This module contains constants and macros useful for</span>
<span class="cm">    *  programming the SB1250&#39;s DMA controllers, both the data mover</span>
<span class="cm">    *  and the Ethernet DMA.</span>
<span class="cm">    *</span>
<span class="cm">    *  SB1250 specification level:  User&#39;s manual 10/21/02</span>
<span class="cm">    *  BCM1280 specification level: User&#39;s manual 11/24/03</span>
<span class="cm">    *</span>
<span class="cm">    *********************************************************************</span>
<span class="cm">    *</span>
<span class="cm">    *  Copyright 2000,2001,2002,2003</span>
<span class="cm">    *  Broadcom Corporation. All rights reserved.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is free software; you can redistribute it and/or</span>
<span class="cm">    *  modify it under the terms of the GNU General Public License as</span>
<span class="cm">    *  published by the Free Software Foundation; either version 2 of</span>
<span class="cm">    *  the License, or (at your option) any later version.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is distributed in the hope that it will be useful,</span>
<span class="cm">    *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    *  GNU General Public License for more details.</span>
<span class="cm">    *</span>
<span class="cm">    *  You should have received a copy of the GNU General Public License</span>
<span class="cm">    *  along with this program; if not, write to the Free Software</span>
<span class="cm">    *  Foundation, Inc., 59 Temple Place, Suite 330, Boston,</span>
<span class="cm">    *  MA 02111-1307 USA</span>
<span class="cm">    ********************************************************************* */</span>


<span class="cp">#ifndef _SB1250_DMA_H</span>
<span class="cp">#define _SB1250_DMA_H</span>


<span class="cp">#include &quot;sb1250_defs.h&quot;</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  DMA Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/*</span>
<span class="cm"> * Ethernet and Serial DMA Configuration Register 0  (Table 7-4)</span>
<span class="cm"> * Registers: DMA_CONFIG0_MAC_x_RX_CH_0</span>
<span class="cm"> * Registers: DMA_CONFIG0_MAC_x_TX_CH_0</span>
<span class="cm"> * Registers: DMA_CONFIG0_SER_x_RX</span>
<span class="cm"> * Registers: DMA_CONFIG0_SER_x_TX</span>
<span class="cm"> */</span>


<span class="cp">#define M_DMA_DROP                  _SB_MAKEMASK1(0)</span>

<span class="cp">#define M_DMA_CHAIN_SEL             _SB_MAKEMASK1(1)</span>
<span class="cp">#define M_DMA_RESERVED1             _SB_MAKEMASK1(2)</span>

<span class="cp">#define S_DMA_DESC_TYPE		    _SB_MAKE64(1)</span>
<span class="cp">#define M_DMA_DESC_TYPE		    _SB_MAKEMASK(2, S_DMA_DESC_TYPE)</span>
<span class="cp">#define V_DMA_DESC_TYPE(x)          _SB_MAKEVALUE(x, S_DMA_DESC_TYPE)</span>
<span class="cp">#define G_DMA_DESC_TYPE(x)          _SB_GETVALUE(x, S_DMA_DESC_TYPE, M_DMA_DESC_TYPE)</span>

<span class="cp">#define K_DMA_DESC_TYPE_RING_AL		0</span>
<span class="cp">#define K_DMA_DESC_TYPE_CHAIN_AL	1</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define K_DMA_DESC_TYPE_RING_UAL_WI	2</span>
<span class="cp">#define K_DMA_DESC_TYPE_RING_UAL_RMW	3</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#define M_DMA_EOP_INT_EN            _SB_MAKEMASK1(3)</span>
<span class="cp">#define M_DMA_HWM_INT_EN            _SB_MAKEMASK1(4)</span>
<span class="cp">#define M_DMA_LWM_INT_EN            _SB_MAKEMASK1(5)</span>
<span class="cp">#define M_DMA_TBX_EN                _SB_MAKEMASK1(6)</span>
<span class="cp">#define M_DMA_TDX_EN                _SB_MAKEMASK1(7)</span>

<span class="cp">#define S_DMA_INT_PKTCNT            _SB_MAKE64(8)</span>
<span class="cp">#define M_DMA_INT_PKTCNT            _SB_MAKEMASK(8, S_DMA_INT_PKTCNT)</span>
<span class="cp">#define V_DMA_INT_PKTCNT(x)         _SB_MAKEVALUE(x, S_DMA_INT_PKTCNT)</span>
<span class="cp">#define G_DMA_INT_PKTCNT(x)         _SB_GETVALUE(x, S_DMA_INT_PKTCNT, M_DMA_INT_PKTCNT)</span>

<span class="cp">#define S_DMA_RINGSZ                _SB_MAKE64(16)</span>
<span class="cp">#define M_DMA_RINGSZ                _SB_MAKEMASK(16, S_DMA_RINGSZ)</span>
<span class="cp">#define V_DMA_RINGSZ(x)             _SB_MAKEVALUE(x, S_DMA_RINGSZ)</span>
<span class="cp">#define G_DMA_RINGSZ(x)             _SB_GETVALUE(x, S_DMA_RINGSZ, M_DMA_RINGSZ)</span>

<span class="cp">#define S_DMA_HIGH_WATERMARK        _SB_MAKE64(32)</span>
<span class="cp">#define M_DMA_HIGH_WATERMARK        _SB_MAKEMASK(16, S_DMA_HIGH_WATERMARK)</span>
<span class="cp">#define V_DMA_HIGH_WATERMARK(x)     _SB_MAKEVALUE(x, S_DMA_HIGH_WATERMARK)</span>
<span class="cp">#define G_DMA_HIGH_WATERMARK(x)     _SB_GETVALUE(x, S_DMA_HIGH_WATERMARK, M_DMA_HIGH_WATERMARK)</span>

<span class="cp">#define S_DMA_LOW_WATERMARK         _SB_MAKE64(48)</span>
<span class="cp">#define M_DMA_LOW_WATERMARK         _SB_MAKEMASK(16, S_DMA_LOW_WATERMARK)</span>
<span class="cp">#define V_DMA_LOW_WATERMARK(x)      _SB_MAKEVALUE(x, S_DMA_LOW_WATERMARK)</span>
<span class="cp">#define G_DMA_LOW_WATERMARK(x)      _SB_GETVALUE(x, S_DMA_LOW_WATERMARK, M_DMA_LOW_WATERMARK)</span>

<span class="cm">/*</span>
<span class="cm"> * Ethernet and Serial DMA Configuration Register 1 (Table 7-5)</span>
<span class="cm"> * Registers: DMA_CONFIG1_MAC_x_RX_CH_0</span>
<span class="cm"> * Registers: DMA_CONFIG1_DMA_x_TX_CH_0</span>
<span class="cm"> * Registers: DMA_CONFIG1_SER_x_RX</span>
<span class="cm"> * Registers: DMA_CONFIG1_SER_x_TX</span>
<span class="cm"> */</span>

<span class="cp">#define M_DMA_HDR_CF_EN             _SB_MAKEMASK1(0)</span>
<span class="cp">#define M_DMA_ASIC_XFR_EN           _SB_MAKEMASK1(1)</span>
<span class="cp">#define M_DMA_PRE_ADDR_EN           _SB_MAKEMASK1(2)</span>
<span class="cp">#define M_DMA_FLOW_CTL_EN           _SB_MAKEMASK1(3)</span>
<span class="cp">#define M_DMA_NO_DSCR_UPDT          _SB_MAKEMASK1(4)</span>
<span class="cp">#define M_DMA_L2CA		    _SB_MAKEMASK1(5)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define M_DMA_RX_XTRA_STATUS	    _SB_MAKEMASK1(6)</span>
<span class="cp">#define M_DMA_TX_CPU_PAUSE	    _SB_MAKEMASK1(6)</span>
<span class="cp">#define M_DMA_TX_FC_PAUSE_EN	    _SB_MAKEMASK1(7)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#define M_DMA_MBZ1                  _SB_MAKEMASK(6, 15)</span>

<span class="cp">#define S_DMA_HDR_SIZE              _SB_MAKE64(21)</span>
<span class="cp">#define M_DMA_HDR_SIZE              _SB_MAKEMASK(9, S_DMA_HDR_SIZE)</span>
<span class="cp">#define V_DMA_HDR_SIZE(x)           _SB_MAKEVALUE(x, S_DMA_HDR_SIZE)</span>
<span class="cp">#define G_DMA_HDR_SIZE(x)           _SB_GETVALUE(x, S_DMA_HDR_SIZE, M_DMA_HDR_SIZE)</span>

<span class="cp">#define M_DMA_MBZ2                  _SB_MAKEMASK(5, 32)</span>

<span class="cp">#define S_DMA_ASICXFR_SIZE          _SB_MAKE64(37)</span>
<span class="cp">#define M_DMA_ASICXFR_SIZE          _SB_MAKEMASK(9, S_DMA_ASICXFR_SIZE)</span>
<span class="cp">#define V_DMA_ASICXFR_SIZE(x)       _SB_MAKEVALUE(x, S_DMA_ASICXFR_SIZE)</span>
<span class="cp">#define G_DMA_ASICXFR_SIZE(x)       _SB_GETVALUE(x, S_DMA_ASICXFR_SIZE, M_DMA_ASICXFR_SIZE)</span>

<span class="cp">#define S_DMA_INT_TIMEOUT           _SB_MAKE64(48)</span>
<span class="cp">#define M_DMA_INT_TIMEOUT           _SB_MAKEMASK(16, S_DMA_INT_TIMEOUT)</span>
<span class="cp">#define V_DMA_INT_TIMEOUT(x)        _SB_MAKEVALUE(x, S_DMA_INT_TIMEOUT)</span>
<span class="cp">#define G_DMA_INT_TIMEOUT(x)        _SB_GETVALUE(x, S_DMA_INT_TIMEOUT, M_DMA_INT_TIMEOUT)</span>

<span class="cm">/*</span>
<span class="cm"> * Ethernet and Serial DMA Descriptor base address (Table 7-6)</span>
<span class="cm"> */</span>

<span class="cp">#define M_DMA_DSCRBASE_MBZ          _SB_MAKEMASK(4, 0)</span>


<span class="cm">/*</span>
<span class="cm"> * ASIC Mode Base Address (Table 7-7)</span>
<span class="cm"> */</span>

<span class="cp">#define M_DMA_ASIC_BASE_MBZ         _SB_MAKEMASK(20, 0)</span>

<span class="cm">/*</span>
<span class="cm"> * DMA Descriptor Count Registers (Table 7-8)</span>
<span class="cm"> */</span>

<span class="cm">/* No bitfields */</span>


<span class="cm">/*</span>
<span class="cm"> * Current Descriptor Address Register (Table 7-11)</span>
<span class="cm"> */</span>

<span class="cp">#define S_DMA_CURDSCR_ADDR          _SB_MAKE64(0)</span>
<span class="cp">#define M_DMA_CURDSCR_ADDR          _SB_MAKEMASK(40, S_DMA_CURDSCR_ADDR)</span>
<span class="cp">#define S_DMA_CURDSCR_COUNT         _SB_MAKE64(40)</span>
<span class="cp">#define M_DMA_CURDSCR_COUNT         _SB_MAKEMASK(16, S_DMA_CURDSCR_COUNT)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define M_DMA_TX_CH_PAUSE_ON	    _SB_MAKEMASK1(56)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Receive Packet Drop Registers</span>
<span class="cm"> */</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define S_DMA_OODLOST_RX           _SB_MAKE64(0)</span>
<span class="cp">#define M_DMA_OODLOST_RX           _SB_MAKEMASK(16, S_DMA_OODLOST_RX)</span>
<span class="cp">#define G_DMA_OODLOST_RX(x)        _SB_GETVALUE(x, S_DMA_OODLOST_RX, M_DMA_OODLOST_RX)</span>

<span class="cp">#define S_DMA_EOP_COUNT_RX         _SB_MAKE64(16)</span>
<span class="cp">#define M_DMA_EOP_COUNT_RX         _SB_MAKEMASK(8, S_DMA_EOP_COUNT_RX)</span>
<span class="cp">#define G_DMA_EOP_COUNT_RX(x)      _SB_GETVALUE(x, S_DMA_EOP_COUNT_RX, M_DMA_EOP_COUNT_RX)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  DMA Descriptors</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/*</span>
<span class="cm"> * Descriptor doubleword &quot;A&quot;  (Table 7-12)</span>
<span class="cm"> */</span>

<span class="cp">#define S_DMA_DSCRA_OFFSET          _SB_MAKE64(0)</span>
<span class="cp">#define M_DMA_DSCRA_OFFSET          _SB_MAKEMASK(5, S_DMA_DSCRA_OFFSET)</span>
<span class="cp">#define V_DMA_DSCRA_OFFSET(x)       _SB_MAKEVALUE(x, S_DMA_DSCRA_OFFSET)</span>
<span class="cp">#define G_DMA_DSCRA_OFFSET(x)       _SB_GETVALUE(x, S_DMA_DSCRA_OFFSET, M_DMA_DSCRA_OFFSET)</span>

<span class="cm">/* Note: Don&#39;t shift the address over, just mask it with the mask below */</span>
<span class="cp">#define S_DMA_DSCRA_A_ADDR          _SB_MAKE64(5)</span>
<span class="cp">#define M_DMA_DSCRA_A_ADDR          _SB_MAKEMASK(35, S_DMA_DSCRA_A_ADDR)</span>

<span class="cp">#define M_DMA_DSCRA_A_ADDR_OFFSET   (M_DMA_DSCRA_OFFSET | M_DMA_DSCRA_A_ADDR)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define S_DMA_DSCRA_A_ADDR_UA        _SB_MAKE64(0)</span>
<span class="cp">#define M_DMA_DSCRA_A_ADDR_UA        _SB_MAKEMASK(40, S_DMA_DSCRA_A_ADDR_UA)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#define S_DMA_DSCRA_A_SIZE          _SB_MAKE64(40)</span>
<span class="cp">#define M_DMA_DSCRA_A_SIZE          _SB_MAKEMASK(9, S_DMA_DSCRA_A_SIZE)</span>
<span class="cp">#define V_DMA_DSCRA_A_SIZE(x)       _SB_MAKEVALUE(x, S_DMA_DSCRA_A_SIZE)</span>
<span class="cp">#define G_DMA_DSCRA_A_SIZE(x)       _SB_GETVALUE(x, S_DMA_DSCRA_A_SIZE, M_DMA_DSCRA_A_SIZE)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define S_DMA_DSCRA_DSCR_CNT	    _SB_MAKE64(40)</span>
<span class="cp">#define M_DMA_DSCRA_DSCR_CNT	    _SB_MAKEMASK(8, S_DMA_DSCRA_DSCR_CNT)</span>
<span class="cp">#define G_DMA_DSCRA_DSCR_CNT(x)	    _SB_GETVALUE(x, S_DMA_DSCRA_DSCR_CNT, M_DMA_DSCRA_DSCR_CNT)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#define M_DMA_DSCRA_INTERRUPT       _SB_MAKEMASK1(49)</span>
<span class="cp">#define M_DMA_DSCRA_OFFSETB	    _SB_MAKEMASK1(50)</span>

<span class="cp">#define S_DMA_DSCRA_STATUS          _SB_MAKE64(51)</span>
<span class="cp">#define M_DMA_DSCRA_STATUS          _SB_MAKEMASK(13, S_DMA_DSCRA_STATUS)</span>
<span class="cp">#define V_DMA_DSCRA_STATUS(x)       _SB_MAKEVALUE(x, S_DMA_DSCRA_STATUS)</span>
<span class="cp">#define G_DMA_DSCRA_STATUS(x)       _SB_GETVALUE(x, S_DMA_DSCRA_STATUS, M_DMA_DSCRA_STATUS)</span>

<span class="cm">/*</span>
<span class="cm"> * Descriptor doubleword &quot;B&quot;  (Table 7-13)</span>
<span class="cm"> */</span>


<span class="cp">#define S_DMA_DSCRB_OPTIONS         _SB_MAKE64(0)</span>
<span class="cp">#define M_DMA_DSCRB_OPTIONS         _SB_MAKEMASK(4, S_DMA_DSCRB_OPTIONS)</span>
<span class="cp">#define V_DMA_DSCRB_OPTIONS(x)      _SB_MAKEVALUE(x, S_DMA_DSCRB_OPTIONS)</span>
<span class="cp">#define G_DMA_DSCRB_OPTIONS(x)      _SB_GETVALUE(x, S_DMA_DSCRB_OPTIONS, M_DMA_DSCRB_OPTIONS)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define S_DMA_DSCRB_A_SIZE        _SB_MAKE64(8)</span>
<span class="cp">#define M_DMA_DSCRB_A_SIZE        _SB_MAKEMASK(14, S_DMA_DSCRB_A_SIZE)</span>
<span class="cp">#define V_DMA_DSCRB_A_SIZE(x)     _SB_MAKEVALUE(x, S_DMA_DSCRB_A_SIZE)</span>
<span class="cp">#define G_DMA_DSCRB_A_SIZE(x)     _SB_GETVALUE(x, S_DMA_DSCRB_A_SIZE, M_DMA_DSCRB_A_SIZE)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#define R_DMA_DSCRB_ADDR            _SB_MAKE64(0x10)</span>

<span class="cm">/* Note: Don&#39;t shift the address over, just mask it with the mask below */</span>
<span class="cp">#define S_DMA_DSCRB_B_ADDR          _SB_MAKE64(5)</span>
<span class="cp">#define M_DMA_DSCRB_B_ADDR          _SB_MAKEMASK(35, S_DMA_DSCRB_B_ADDR)</span>

<span class="cp">#define S_DMA_DSCRB_B_SIZE          _SB_MAKE64(40)</span>
<span class="cp">#define M_DMA_DSCRB_B_SIZE          _SB_MAKEMASK(9, S_DMA_DSCRB_B_SIZE)</span>
<span class="cp">#define V_DMA_DSCRB_B_SIZE(x)       _SB_MAKEVALUE(x, S_DMA_DSCRB_B_SIZE)</span>
<span class="cp">#define G_DMA_DSCRB_B_SIZE(x)       _SB_GETVALUE(x, S_DMA_DSCRB_B_SIZE, M_DMA_DSCRB_B_SIZE)</span>

<span class="cp">#define M_DMA_DSCRB_B_VALID         _SB_MAKEMASK1(49)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define S_DMA_DSCRB_PKT_SIZE_MSB    _SB_MAKE64(48)</span>
<span class="cp">#define M_DMA_DSCRB_PKT_SIZE_MSB    _SB_MAKEMASK(2, S_DMA_DSCRB_PKT_SIZE_MSB)</span>
<span class="cp">#define V_DMA_DSCRB_PKT_SIZE_MSB(x) _SB_MAKEVALUE(x, S_DMA_DSCRB_PKT_SIZE_MSB)</span>
<span class="cp">#define G_DMA_DSCRB_PKT_SIZE_MSB(x) _SB_GETVALUE(x, S_DMA_DSCRB_PKT_SIZE_MSB, M_DMA_DSCRB_PKT_SIZE_MSB)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#define S_DMA_DSCRB_PKT_SIZE        _SB_MAKE64(50)</span>
<span class="cp">#define M_DMA_DSCRB_PKT_SIZE        _SB_MAKEMASK(14, S_DMA_DSCRB_PKT_SIZE)</span>
<span class="cp">#define V_DMA_DSCRB_PKT_SIZE(x)     _SB_MAKEVALUE(x, S_DMA_DSCRB_PKT_SIZE)</span>
<span class="cp">#define G_DMA_DSCRB_PKT_SIZE(x)     _SB_GETVALUE(x, S_DMA_DSCRB_PKT_SIZE, M_DMA_DSCRB_PKT_SIZE)</span>

<span class="cm">/*</span>
<span class="cm"> * from pass2 some bits in dscr_b are also used for rx status</span>
<span class="cm"> */</span>
<span class="cp">#define S_DMA_DSCRB_STATUS          _SB_MAKE64(0)</span>
<span class="cp">#define M_DMA_DSCRB_STATUS          _SB_MAKEMASK(1, S_DMA_DSCRB_STATUS)</span>
<span class="cp">#define V_DMA_DSCRB_STATUS(x)       _SB_MAKEVALUE(x, S_DMA_DSCRB_STATUS)</span>
<span class="cp">#define G_DMA_DSCRB_STATUS(x)       _SB_GETVALUE(x, S_DMA_DSCRB_STATUS, M_DMA_DSCRB_STATUS)</span>

<span class="cm">/*</span>
<span class="cm"> * Ethernet Descriptor Status Bits (Table 7-15)</span>
<span class="cm"> */</span>

<span class="cp">#define M_DMA_ETHRX_BADIP4CS        _SB_MAKEMASK1(51)</span>
<span class="cp">#define M_DMA_ETHRX_DSCRERR	    _SB_MAKEMASK1(52)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cm">/* Note: This bit is in the DSCR_B options field */</span>
<span class="cp">#define M_DMA_ETHRX_BADTCPCS	_SB_MAKEMASK1(0)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cm">/* Note: These bits are in the DSCR_B options field */</span>
<span class="cp">#define M_DMA_ETH_VLAN_FLAG	_SB_MAKEMASK1(1)</span>
<span class="cp">#define M_DMA_ETH_CRC_FLAG	_SB_MAKEMASK1(2)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#define S_DMA_ETHRX_RXCH            53</span>
<span class="cp">#define M_DMA_ETHRX_RXCH            _SB_MAKEMASK(2, S_DMA_ETHRX_RXCH)</span>
<span class="cp">#define V_DMA_ETHRX_RXCH(x)         _SB_MAKEVALUE(x, S_DMA_ETHRX_RXCH)</span>
<span class="cp">#define G_DMA_ETHRX_RXCH(x)         _SB_GETVALUE(x, S_DMA_ETHRX_RXCH, M_DMA_ETHRX_RXCH)</span>

<span class="cp">#define S_DMA_ETHRX_PKTTYPE         55</span>
<span class="cp">#define M_DMA_ETHRX_PKTTYPE         _SB_MAKEMASK(3, S_DMA_ETHRX_PKTTYPE)</span>
<span class="cp">#define V_DMA_ETHRX_PKTTYPE(x)      _SB_MAKEVALUE(x, S_DMA_ETHRX_PKTTYPE)</span>
<span class="cp">#define G_DMA_ETHRX_PKTTYPE(x)      _SB_GETVALUE(x, S_DMA_ETHRX_PKTTYPE, M_DMA_ETHRX_PKTTYPE)</span>

<span class="cp">#define K_DMA_ETHRX_PKTTYPE_IPV4    0</span>
<span class="cp">#define K_DMA_ETHRX_PKTTYPE_ARPV4   1</span>
<span class="cp">#define K_DMA_ETHRX_PKTTYPE_802     2</span>
<span class="cp">#define K_DMA_ETHRX_PKTTYPE_OTHER   3</span>
<span class="cp">#define K_DMA_ETHRX_PKTTYPE_USER0   4</span>
<span class="cp">#define K_DMA_ETHRX_PKTTYPE_USER1   5</span>
<span class="cp">#define K_DMA_ETHRX_PKTTYPE_USER2   6</span>
<span class="cp">#define K_DMA_ETHRX_PKTTYPE_USER3   7</span>

<span class="cp">#define M_DMA_ETHRX_MATCH_HASH      _SB_MAKEMASK1(58)</span>
<span class="cp">#define M_DMA_ETHRX_MATCH_EXACT     _SB_MAKEMASK1(59)</span>
<span class="cp">#define M_DMA_ETHRX_BCAST           _SB_MAKEMASK1(60)</span>
<span class="cp">#define M_DMA_ETHRX_MCAST           _SB_MAKEMASK1(61)</span>
<span class="cp">#define M_DMA_ETHRX_BAD	            _SB_MAKEMASK1(62)</span>
<span class="cp">#define M_DMA_ETHRX_SOP             _SB_MAKEMASK1(63)</span>

<span class="cm">/*</span>
<span class="cm"> * Ethernet Transmit Status Bits (Table 7-16)</span>
<span class="cm"> */</span>

<span class="cp">#define M_DMA_ETHTX_SOP	    	    _SB_MAKEMASK1(63)</span>

<span class="cm">/*</span>
<span class="cm"> * Ethernet Transmit Options (Table 7-17)</span>
<span class="cm"> */</span>

<span class="cp">#define K_DMA_ETHTX_NOTSOP          _SB_MAKE64(0x00)</span>
<span class="cp">#define K_DMA_ETHTX_APPENDCRC       _SB_MAKE64(0x01)</span>
<span class="cp">#define K_DMA_ETHTX_REPLACECRC      _SB_MAKE64(0x02)</span>
<span class="cp">#define K_DMA_ETHTX_APPENDCRC_APPENDPAD _SB_MAKE64(0x03)</span>
<span class="cp">#define K_DMA_ETHTX_APPENDVLAN_REPLACECRC _SB_MAKE64(0x04)</span>
<span class="cp">#define K_DMA_ETHTX_REMOVEVLAN_REPLACECRC _SB_MAKE64(0x05)</span>
<span class="cp">#define K_DMA_ETHTX_REPLACEVLAN_REPLACECRC _SB_MAKE64(0x6)</span>
<span class="cp">#define K_DMA_ETHTX_NOMODS          _SB_MAKE64(0x07)</span>
<span class="cp">#define K_DMA_ETHTX_RESERVED1       _SB_MAKE64(0x08)</span>
<span class="cp">#define K_DMA_ETHTX_REPLACESADDR_APPENDCRC _SB_MAKE64(0x09)</span>
<span class="cp">#define K_DMA_ETHTX_REPLACESADDR_REPLACECRC _SB_MAKE64(0x0A)</span>
<span class="cp">#define K_DMA_ETHTX_REPLACESADDR_APPENDCRC_APPENDPAD _SB_MAKE64(0x0B)</span>
<span class="cp">#define K_DMA_ETHTX_REPLACESADDR_APPENDVLAN_REPLACECRC _SB_MAKE64(0x0C)</span>
<span class="cp">#define K_DMA_ETHTX_REPLACESADDR_REMOVEVLAN_REPLACECRC _SB_MAKE64(0x0D)</span>
<span class="cp">#define K_DMA_ETHTX_REPLACESADDR_REPLACEVLAN_REPLACECRC _SB_MAKE64(0x0E)</span>
<span class="cp">#define K_DMA_ETHTX_RESERVED2       _SB_MAKE64(0x0F)</span>

<span class="cm">/*</span>
<span class="cm"> * Serial Receive Options (Table 7-18)</span>
<span class="cm"> */</span>
<span class="cp">#define M_DMA_SERRX_CRC_ERROR       _SB_MAKEMASK1(56)</span>
<span class="cp">#define M_DMA_SERRX_ABORT           _SB_MAKEMASK1(57)</span>
<span class="cp">#define M_DMA_SERRX_OCTET_ERROR     _SB_MAKEMASK1(58)</span>
<span class="cp">#define M_DMA_SERRX_LONGFRAME_ERROR _SB_MAKEMASK1(59)</span>
<span class="cp">#define M_DMA_SERRX_SHORTFRAME_ERROR _SB_MAKEMASK1(60)</span>
<span class="cp">#define M_DMA_SERRX_OVERRUN_ERROR   _SB_MAKEMASK1(61)</span>
<span class="cp">#define M_DMA_SERRX_GOOD            _SB_MAKEMASK1(62)</span>
<span class="cp">#define M_DMA_SERRX_SOP             _SB_MAKEMASK1(63)</span>

<span class="cm">/*</span>
<span class="cm"> * Serial Transmit Status Bits (Table 7-20)</span>
<span class="cm"> */</span>

<span class="cp">#define M_DMA_SERTX_FLAG	    _SB_MAKEMASK1(63)</span>

<span class="cm">/*</span>
<span class="cm"> * Serial Transmit Options (Table 7-21)</span>
<span class="cm"> */</span>

<span class="cp">#define K_DMA_SERTX_RESERVED        _SB_MAKEMASK1(0)</span>
<span class="cp">#define K_DMA_SERTX_APPENDCRC       _SB_MAKEMASK1(1)</span>
<span class="cp">#define K_DMA_SERTX_APPENDPAD       _SB_MAKEMASK1(2)</span>
<span class="cp">#define K_DMA_SERTX_ABORT           _SB_MAKEMASK1(3)</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  Data Mover Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/*</span>
<span class="cm"> * Data Mover Descriptor Base Address Register (Table 7-22)</span>
<span class="cm"> * Register: DM_DSCR_BASE_0</span>
<span class="cm"> * Register: DM_DSCR_BASE_1</span>
<span class="cm"> * Register: DM_DSCR_BASE_2</span>
<span class="cm"> * Register: DM_DSCR_BASE_3</span>
<span class="cm"> */</span>

<span class="cp">#define M_DM_DSCR_BASE_MBZ          _SB_MAKEMASK(4, 0)</span>

<span class="cm">/*  Note: Just mask the base address and then OR it in. */</span>
<span class="cp">#define S_DM_DSCR_BASE_ADDR         _SB_MAKE64(4)</span>
<span class="cp">#define M_DM_DSCR_BASE_ADDR         _SB_MAKEMASK(36, S_DM_DSCR_BASE_ADDR)</span>

<span class="cp">#define S_DM_DSCR_BASE_RINGSZ       _SB_MAKE64(40)</span>
<span class="cp">#define M_DM_DSCR_BASE_RINGSZ       _SB_MAKEMASK(16, S_DM_DSCR_BASE_RINGSZ)</span>
<span class="cp">#define V_DM_DSCR_BASE_RINGSZ(x)    _SB_MAKEVALUE(x, S_DM_DSCR_BASE_RINGSZ)</span>
<span class="cp">#define G_DM_DSCR_BASE_RINGSZ(x)    _SB_GETVALUE(x, S_DM_DSCR_BASE_RINGSZ, M_DM_DSCR_BASE_RINGSZ)</span>

<span class="cp">#define S_DM_DSCR_BASE_PRIORITY     _SB_MAKE64(56)</span>
<span class="cp">#define M_DM_DSCR_BASE_PRIORITY     _SB_MAKEMASK(3, S_DM_DSCR_BASE_PRIORITY)</span>
<span class="cp">#define V_DM_DSCR_BASE_PRIORITY(x)  _SB_MAKEVALUE(x, S_DM_DSCR_BASE_PRIORITY)</span>
<span class="cp">#define G_DM_DSCR_BASE_PRIORITY(x)  _SB_GETVALUE(x, S_DM_DSCR_BASE_PRIORITY, M_DM_DSCR_BASE_PRIORITY)</span>

<span class="cp">#define K_DM_DSCR_BASE_PRIORITY_1   0</span>
<span class="cp">#define K_DM_DSCR_BASE_PRIORITY_2   1</span>
<span class="cp">#define K_DM_DSCR_BASE_PRIORITY_4   2</span>
<span class="cp">#define K_DM_DSCR_BASE_PRIORITY_8   3</span>
<span class="cp">#define K_DM_DSCR_BASE_PRIORITY_16  4</span>

<span class="cp">#define M_DM_DSCR_BASE_ACTIVE       _SB_MAKEMASK1(59)</span>
<span class="cp">#define M_DM_DSCR_BASE_INTERRUPT    _SB_MAKEMASK1(60)</span>
<span class="cp">#define M_DM_DSCR_BASE_RESET        _SB_MAKEMASK1(61)	</span><span class="cm">/* write register */</span><span class="cp"></span>
<span class="cp">#define M_DM_DSCR_BASE_ERROR        _SB_MAKEMASK1(61)	</span><span class="cm">/* read register */</span><span class="cp"></span>
<span class="cp">#define M_DM_DSCR_BASE_ABORT        _SB_MAKEMASK1(62)</span>
<span class="cp">#define M_DM_DSCR_BASE_ENABL        _SB_MAKEMASK1(63)</span>

<span class="cm">/*</span>
<span class="cm"> * Data Mover Descriptor Count Register (Table 7-25)</span>
<span class="cm"> */</span>

<span class="cm">/* no bitfields */</span>

<span class="cm">/*</span>
<span class="cm"> * Data Mover Current Descriptor Address (Table 7-24)</span>
<span class="cm"> * Register: DM_CUR_DSCR_ADDR_0</span>
<span class="cm"> * Register: DM_CUR_DSCR_ADDR_1</span>
<span class="cm"> * Register: DM_CUR_DSCR_ADDR_2</span>
<span class="cm"> * Register: DM_CUR_DSCR_ADDR_3</span>
<span class="cm"> */</span>

<span class="cp">#define S_DM_CUR_DSCR_DSCR_ADDR     _SB_MAKE64(0)</span>
<span class="cp">#define M_DM_CUR_DSCR_DSCR_ADDR     _SB_MAKEMASK(40, S_DM_CUR_DSCR_DSCR_ADDR)</span>

<span class="cp">#define S_DM_CUR_DSCR_DSCR_COUNT    _SB_MAKE64(48)</span>
<span class="cp">#define M_DM_CUR_DSCR_DSCR_COUNT    _SB_MAKEMASK(16, S_DM_CUR_DSCR_DSCR_COUNT)</span>
<span class="cp">#define V_DM_CUR_DSCR_DSCR_COUNT(r) _SB_MAKEVALUE(r, S_DM_CUR_DSCR_DSCR_COUNT)</span>
<span class="cp">#define G_DM_CUR_DSCR_DSCR_COUNT(r) _SB_GETVALUE(r, S_DM_CUR_DSCR_DSCR_COUNT,\</span>
<span class="cp">                                     M_DM_CUR_DSCR_DSCR_COUNT)</span>


<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cm">/*</span>
<span class="cm"> * Data Mover Channel Partial Result Registers</span>
<span class="cm"> * Register: DM_PARTIAL_0</span>
<span class="cm"> * Register: DM_PARTIAL_1</span>
<span class="cm"> * Register: DM_PARTIAL_2</span>
<span class="cm"> * Register: DM_PARTIAL_3</span>
<span class="cm"> */</span>
<span class="cp">#define S_DM_PARTIAL_CRC_PARTIAL      _SB_MAKE64(0)</span>
<span class="cp">#define M_DM_PARTIAL_CRC_PARTIAL      _SB_MAKEMASK(32, S_DM_PARTIAL_CRC_PARTIAL)</span>
<span class="cp">#define V_DM_PARTIAL_CRC_PARTIAL(r)   _SB_MAKEVALUE(r, S_DM_PARTIAL_CRC_PARTIAL)</span>
<span class="cp">#define G_DM_PARTIAL_CRC_PARTIAL(r)   _SB_GETVALUE(r, S_DM_PARTIAL_CRC_PARTIAL,\</span>
<span class="cp">                                       M_DM_PARTIAL_CRC_PARTIAL)</span>

<span class="cp">#define S_DM_PARTIAL_TCPCS_PARTIAL    _SB_MAKE64(32)</span>
<span class="cp">#define M_DM_PARTIAL_TCPCS_PARTIAL    _SB_MAKEMASK(16, S_DM_PARTIAL_TCPCS_PARTIAL)</span>
<span class="cp">#define V_DM_PARTIAL_TCPCS_PARTIAL(r) _SB_MAKEVALUE(r, S_DM_PARTIAL_TCPCS_PARTIAL)</span>
<span class="cp">#define G_DM_PARTIAL_TCPCS_PARTIAL(r) _SB_GETVALUE(r, S_DM_PARTIAL_TCPCS_PARTIAL,\</span>
<span class="cp">                                       M_DM_PARTIAL_TCPCS_PARTIAL)</span>

<span class="cp">#define M_DM_PARTIAL_ODD_BYTE         _SB_MAKEMASK1(48)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>


<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cm">/*</span>
<span class="cm"> * Data Mover CRC Definition Registers</span>
<span class="cm"> * Register: CRC_DEF_0</span>
<span class="cm"> * Register: CRC_DEF_1</span>
<span class="cm"> */</span>
<span class="cp">#define S_CRC_DEF_CRC_INIT            _SB_MAKE64(0)</span>
<span class="cp">#define M_CRC_DEF_CRC_INIT            _SB_MAKEMASK(32, S_CRC_DEF_CRC_INIT)</span>
<span class="cp">#define V_CRC_DEF_CRC_INIT(r)         _SB_MAKEVALUE(r, S_CRC_DEF_CRC_INIT)</span>
<span class="cp">#define G_CRC_DEF_CRC_INIT(r)         _SB_GETVALUE(r, S_CRC_DEF_CRC_INIT,\</span>
<span class="cp">                                       M_CRC_DEF_CRC_INIT)</span>

<span class="cp">#define S_CRC_DEF_CRC_POLY            _SB_MAKE64(32)</span>
<span class="cp">#define M_CRC_DEF_CRC_POLY            _SB_MAKEMASK(32, S_CRC_DEF_CRC_POLY)</span>
<span class="cp">#define V_CRC_DEF_CRC_POLY(r)         _SB_MAKEVALUE(r, S_CRC_DEF_CRC_POLY)</span>
<span class="cp">#define G_CRC_DEF_CRC_POLY(r)         _SB_GETVALUE(r, S_CRC_DEF_CRC_POLY,\</span>
<span class="cp">                                       M_CRC_DEF_CRC_POLY)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>


<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cm">/*</span>
<span class="cm"> * Data Mover CRC/Checksum Definition Registers</span>
<span class="cm"> * Register: CTCP_DEF_0</span>
<span class="cm"> * Register: CTCP_DEF_1</span>
<span class="cm"> */</span>
<span class="cp">#define S_CTCP_DEF_CRC_TXOR           _SB_MAKE64(0)</span>
<span class="cp">#define M_CTCP_DEF_CRC_TXOR           _SB_MAKEMASK(32, S_CTCP_DEF_CRC_TXOR)</span>
<span class="cp">#define V_CTCP_DEF_CRC_TXOR(r)        _SB_MAKEVALUE(r, S_CTCP_DEF_CRC_TXOR)</span>
<span class="cp">#define G_CTCP_DEF_CRC_TXOR(r)        _SB_GETVALUE(r, S_CTCP_DEF_CRC_TXOR,\</span>
<span class="cp">                                       M_CTCP_DEF_CRC_TXOR)</span>

<span class="cp">#define S_CTCP_DEF_TCPCS_INIT         _SB_MAKE64(32)</span>
<span class="cp">#define M_CTCP_DEF_TCPCS_INIT         _SB_MAKEMASK(16, S_CTCP_DEF_TCPCS_INIT)</span>
<span class="cp">#define V_CTCP_DEF_TCPCS_INIT(r)      _SB_MAKEVALUE(r, S_CTCP_DEF_TCPCS_INIT)</span>
<span class="cp">#define G_CTCP_DEF_TCPCS_INIT(r)      _SB_GETVALUE(r, S_CTCP_DEF_TCPCS_INIT,\</span>
<span class="cp">                                       M_CTCP_DEF_TCPCS_INIT)</span>

<span class="cp">#define S_CTCP_DEF_CRC_WIDTH          _SB_MAKE64(48)</span>
<span class="cp">#define M_CTCP_DEF_CRC_WIDTH          _SB_MAKEMASK(2, S_CTCP_DEF_CRC_WIDTH)</span>
<span class="cp">#define V_CTCP_DEF_CRC_WIDTH(r)       _SB_MAKEVALUE(r, S_CTCP_DEF_CRC_WIDTH)</span>
<span class="cp">#define G_CTCP_DEF_CRC_WIDTH(r)       _SB_GETVALUE(r, S_CTCP_DEF_CRC_WIDTH,\</span>
<span class="cp">                                       M_CTCP_DEF_CRC_WIDTH)</span>

<span class="cp">#define K_CTCP_DEF_CRC_WIDTH_4        0</span>
<span class="cp">#define K_CTCP_DEF_CRC_WIDTH_2        1</span>
<span class="cp">#define K_CTCP_DEF_CRC_WIDTH_1        2</span>

<span class="cp">#define M_CTCP_DEF_CRC_BIT_ORDER      _SB_MAKEMASK1(50)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Data Mover Descriptor Doubleword &quot;A&quot;  (Table 7-26)</span>
<span class="cm"> */</span>

<span class="cp">#define S_DM_DSCRA_DST_ADDR         _SB_MAKE64(0)</span>
<span class="cp">#define M_DM_DSCRA_DST_ADDR         _SB_MAKEMASK(40, S_DM_DSCRA_DST_ADDR)</span>

<span class="cp">#define M_DM_DSCRA_UN_DEST          _SB_MAKEMASK1(40)</span>
<span class="cp">#define M_DM_DSCRA_UN_SRC           _SB_MAKEMASK1(41)</span>
<span class="cp">#define M_DM_DSCRA_INTERRUPT        _SB_MAKEMASK1(42)</span>
<span class="cp">#if SIBYTE_HDR_FEATURE_UP_TO(1250, PASS1)</span>
<span class="cp">#define M_DM_DSCRA_THROTTLE         _SB_MAKEMASK1(43)</span>
<span class="cp">#endif </span><span class="cm">/* up to 1250 PASS1 */</span><span class="cp"></span>

<span class="cp">#define S_DM_DSCRA_DIR_DEST         _SB_MAKE64(44)</span>
<span class="cp">#define M_DM_DSCRA_DIR_DEST         _SB_MAKEMASK(2, S_DM_DSCRA_DIR_DEST)</span>
<span class="cp">#define V_DM_DSCRA_DIR_DEST(x)      _SB_MAKEVALUE(x, S_DM_DSCRA_DIR_DEST)</span>
<span class="cp">#define G_DM_DSCRA_DIR_DEST(x)      _SB_GETVALUE(x, S_DM_DSCRA_DIR_DEST, M_DM_DSCRA_DIR_DEST)</span>

<span class="cp">#define K_DM_DSCRA_DIR_DEST_INCR    0</span>
<span class="cp">#define K_DM_DSCRA_DIR_DEST_DECR    1</span>
<span class="cp">#define K_DM_DSCRA_DIR_DEST_CONST   2</span>

<span class="cp">#define V_DM_DSCRA_DIR_DEST_INCR    _SB_MAKEVALUE(K_DM_DSCRA_DIR_DEST_INCR, S_DM_DSCRA_DIR_DEST)</span>
<span class="cp">#define V_DM_DSCRA_DIR_DEST_DECR    _SB_MAKEVALUE(K_DM_DSCRA_DIR_DEST_DECR, S_DM_DSCRA_DIR_DEST)</span>
<span class="cp">#define V_DM_DSCRA_DIR_DEST_CONST   _SB_MAKEVALUE(K_DM_DSCRA_DIR_DEST_CONST, S_DM_DSCRA_DIR_DEST)</span>

<span class="cp">#define S_DM_DSCRA_DIR_SRC          _SB_MAKE64(46)</span>
<span class="cp">#define M_DM_DSCRA_DIR_SRC          _SB_MAKEMASK(2, S_DM_DSCRA_DIR_SRC)</span>
<span class="cp">#define V_DM_DSCRA_DIR_SRC(x)       _SB_MAKEVALUE(x, S_DM_DSCRA_DIR_SRC)</span>
<span class="cp">#define G_DM_DSCRA_DIR_SRC(x)       _SB_GETVALUE(x, S_DM_DSCRA_DIR_SRC, M_DM_DSCRA_DIR_SRC)</span>

<span class="cp">#define K_DM_DSCRA_DIR_SRC_INCR     0</span>
<span class="cp">#define K_DM_DSCRA_DIR_SRC_DECR     1</span>
<span class="cp">#define K_DM_DSCRA_DIR_SRC_CONST    2</span>

<span class="cp">#define V_DM_DSCRA_DIR_SRC_INCR     _SB_MAKEVALUE(K_DM_DSCRA_DIR_SRC_INCR, S_DM_DSCRA_DIR_SRC)</span>
<span class="cp">#define V_DM_DSCRA_DIR_SRC_DECR     _SB_MAKEVALUE(K_DM_DSCRA_DIR_SRC_DECR, S_DM_DSCRA_DIR_SRC)</span>
<span class="cp">#define V_DM_DSCRA_DIR_SRC_CONST    _SB_MAKEVALUE(K_DM_DSCRA_DIR_SRC_CONST, S_DM_DSCRA_DIR_SRC)</span>


<span class="cp">#define M_DM_DSCRA_ZERO_MEM         _SB_MAKEMASK1(48)</span>
<span class="cp">#define M_DM_DSCRA_PREFETCH         _SB_MAKEMASK1(49)</span>
<span class="cp">#define M_DM_DSCRA_L2C_DEST         _SB_MAKEMASK1(50)</span>
<span class="cp">#define M_DM_DSCRA_L2C_SRC          _SB_MAKEMASK1(51)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define M_DM_DSCRA_RD_BKOFF	    _SB_MAKEMASK1(52)</span>
<span class="cp">#define M_DM_DSCRA_WR_BKOFF	    _SB_MAKEMASK1(53)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define M_DM_DSCRA_TCPCS_EN         _SB_MAKEMASK1(54)</span>
<span class="cp">#define M_DM_DSCRA_TCPCS_RES        _SB_MAKEMASK1(55)</span>
<span class="cp">#define M_DM_DSCRA_TCPCS_AP         _SB_MAKEMASK1(56)</span>
<span class="cp">#define M_DM_DSCRA_CRC_EN           _SB_MAKEMASK1(57)</span>
<span class="cp">#define M_DM_DSCRA_CRC_RES          _SB_MAKEMASK1(58)</span>
<span class="cp">#define M_DM_DSCRA_CRC_AP           _SB_MAKEMASK1(59)</span>
<span class="cp">#define M_DM_DSCRA_CRC_DFN          _SB_MAKEMASK1(60)</span>
<span class="cp">#define M_DM_DSCRA_CRC_XBIT         _SB_MAKEMASK1(61)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#define M_DM_DSCRA_RESERVED2        _SB_MAKEMASK(3, 61)</span>

<span class="cm">/*</span>
<span class="cm"> * Data Mover Descriptor Doubleword &quot;B&quot;  (Table 7-25)</span>
<span class="cm"> */</span>

<span class="cp">#define S_DM_DSCRB_SRC_ADDR         _SB_MAKE64(0)</span>
<span class="cp">#define M_DM_DSCRB_SRC_ADDR         _SB_MAKEMASK(40, S_DM_DSCRB_SRC_ADDR)</span>

<span class="cp">#define S_DM_DSCRB_SRC_LENGTH       _SB_MAKE64(40)</span>
<span class="cp">#define M_DM_DSCRB_SRC_LENGTH       _SB_MAKEMASK(20, S_DM_DSCRB_SRC_LENGTH)</span>
<span class="cp">#define V_DM_DSCRB_SRC_LENGTH(x)    _SB_MAKEVALUE(x, S_DM_DSCRB_SRC_LENGTH)</span>
<span class="cp">#define G_DM_DSCRB_SRC_LENGTH(x)    _SB_GETVALUE(x, S_DM_DSCRB_SRC_LENGTH, M_DM_DSCRB_SRC_LENGTH)</span>


<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
