Huffman Encoding/Decoding
======================

This is an implementation of a huffman encoding/decoding algorithm targeting execution on an SDAccel supported FPGA acceleration card.


For more information, please refer: [details.md][]

[details.md]: details.md

