

================================================================
== Vivado HLS Report for 'assignment_4_ap'
================================================================
* Date:           Sun May  4 12:56:42 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment_4_ap
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.306 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      253|      253| 2.530 us | 2.530 us |  253|  253|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      252|      252|        21|          -|          -|    12|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|       67|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|      404|      184|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      118|    -|
|Register             |        -|      -|       34|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|      438|      369|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |assignment_4_ap_sbkb_U1  |assignment_4_ap_sbkb  |        0|      0|  202|  92|    0|
    |assignment_4_ap_scud_U2  |assignment_4_ap_scud  |        0|      0|  202|  92|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      0|  404| 184|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |assignment_4_ap_mdEe_U3  |assignment_4_ap_mdEe  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |add_V_d0            |     +    |      0|  0|  23|          16|          16|
    |i_fu_140_p2         |     +    |      0|  0|  12|           4|           1|
    |sub_V_d0            |     -    |      0|  0|  23|          16|          16|
    |icmp_ln9_fu_134_p2  |   icmp   |      0|  0|   9|           4|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  67|          40|          37|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |ap_NS_fsm    |  109|         23|    1|         23|
    |i_0_reg_123  |    9|          2|    4|          8|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  118|         25|    5|         31|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  22|   0|   22|          0|
    |i_0_reg_123        |   4|   0|    4|          0|
    |i_reg_190          |   4|   0|    4|          0|
    |zext_ln11_reg_195  |   4|   0|   64|         60|
    +-------------------+----+----+-----+-----------+
    |Total              |  34|   0|   94|         60|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | assignment_4_ap | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | assignment_4_ap | return value |
|ap_start                |  in |    1| ap_ctrl_hs | assignment_4_ap | return value |
|ap_done                 | out |    1| ap_ctrl_hs | assignment_4_ap | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | assignment_4_ap | return value |
|ap_ready                | out |    1| ap_ctrl_hs | assignment_4_ap | return value |
|array_a_cpp_V_address0  | out |    4|  ap_memory |  array_a_cpp_V  |     array    |
|array_a_cpp_V_ce0       | out |    1|  ap_memory |  array_a_cpp_V  |     array    |
|array_a_cpp_V_q0        |  in |   16|  ap_memory |  array_a_cpp_V  |     array    |
|array_b_cpp_V_address0  | out |    4|  ap_memory |  array_b_cpp_V  |     array    |
|array_b_cpp_V_ce0       | out |    1|  ap_memory |  array_b_cpp_V  |     array    |
|array_b_cpp_V_q0        |  in |   16|  ap_memory |  array_b_cpp_V  |     array    |
|add_V_address0          | out |    4|  ap_memory |      add_V      |     array    |
|add_V_ce0               | out |    1|  ap_memory |      add_V      |     array    |
|add_V_we0               | out |    1|  ap_memory |      add_V      |     array    |
|add_V_d0                | out |   16|  ap_memory |      add_V      |     array    |
|sub_V_address0          | out |    4|  ap_memory |      sub_V      |     array    |
|sub_V_ce0               | out |    1|  ap_memory |      sub_V      |     array    |
|sub_V_we0               | out |    1|  ap_memory |      sub_V      |     array    |
|sub_V_d0                | out |   16|  ap_memory |      sub_V      |     array    |
|mul_V_address0          | out |    4|  ap_memory |      mul_V      |     array    |
|mul_V_ce0               | out |    1|  ap_memory |      mul_V      |     array    |
|mul_V_we0               | out |    1|  ap_memory |      mul_V      |     array    |
|mul_V_d0                | out |   16|  ap_memory |      mul_V      |     array    |
|div_V_address0          | out |    4|  ap_memory |      div_V      |     array    |
|div_V_ce0               | out |    1|  ap_memory |      div_V      |     array    |
|div_V_we0               | out |    1|  ap_memory |      div_V      |     array    |
|div_V_d0                | out |   16|  ap_memory |      div_V      |     array    |
|mod_V_address0          | out |    4|  ap_memory |      mod_V      |     array    |
|mod_V_ce0               | out |    1|  ap_memory |      mod_V      |     array    |
|mod_V_we0               | out |    1|  ap_memory |      mod_V      |     array    |
|mod_V_d0                | out |   16|  ap_memory |      mod_V      |     array    |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %array_a_cpp_V), !map !36"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %array_b_cpp_V), !map !42"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %add_V), !map !46"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %sub_V), !map !50"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %mul_V), !map !54"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %div_V), !map !58"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %mod_V), !map !62"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @assignment_4_ap_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.73ns)   --->   "br label %1" [assignment_4_2.cpp:9]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 32 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.72ns)   --->   "%icmp_ln9 = icmp eq i4 %i_0, -4" [assignment_4_2.cpp:9]   --->   Operation 33 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.80ns)   --->   "%i = add i4 %i_0, 1" [assignment_4_2.cpp:9]   --->   Operation 35 'add' 'i' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %2" [assignment_4_2.cpp:9]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %i_0 to i64" [assignment_4_2.cpp:11]   --->   Operation 37 'zext' 'zext_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%array_a_cpp_V_addr = getelementptr [12 x i16]* %array_a_cpp_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:11]   --->   Operation 38 'getelementptr' 'array_a_cpp_V_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.73ns)   --->   "%array_a_cpp_V_load = load i16* %array_a_cpp_V_addr, align 2" [assignment_4_2.cpp:11]   --->   Operation 39 'load' 'array_a_cpp_V_load' <Predicate = (!icmp_ln9)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%array_b_cpp_V_addr = getelementptr [12 x i16]* %array_b_cpp_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:11]   --->   Operation 40 'getelementptr' 'array_b_cpp_V_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.73ns)   --->   "%array_b_cpp_V_load = load i16* %array_b_cpp_V_addr, align 2" [assignment_4_2.cpp:11]   --->   Operation 41 'load' 'array_b_cpp_V_load' <Predicate = (!icmp_ln9)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [assignment_4_2.cpp:17]   --->   Operation 42 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 43 [1/2] (0.73ns)   --->   "%array_a_cpp_V_load = load i16* %array_a_cpp_V_addr, align 2" [assignment_4_2.cpp:11]   --->   Operation 43 'load' 'array_a_cpp_V_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 44 [1/2] (0.73ns)   --->   "%array_b_cpp_V_load = load i16* %array_b_cpp_V_addr, align 2" [assignment_4_2.cpp:11]   --->   Operation 44 'load' 'array_b_cpp_V_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 45 [1/1] (1.12ns)   --->   "%add_ln68 = add i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:11]   --->   Operation 45 'add' 'add_ln68' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%add_V_addr = getelementptr [12 x i16]* %add_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:11]   --->   Operation 46 'getelementptr' 'add_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.73ns)   --->   "store i16 %add_ln68, i16* %add_V_addr, align 2" [assignment_4_2.cpp:11]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 48 [1/1] (1.12ns)   --->   "%sub_ln68 = sub i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:12]   --->   Operation 48 'sub' 'sub_ln68' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sub_V_addr = getelementptr [12 x i16]* %sub_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:12]   --->   Operation 49 'getelementptr' 'sub_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.73ns)   --->   "store i16 %sub_ln68, i16* %sub_V_addr, align 2" [assignment_4_2.cpp:12]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 51 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln68 = mul i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:13]   --->   Operation 51 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%mul_V_addr = getelementptr [12 x i16]* %mul_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:13]   --->   Operation 52 'getelementptr' 'mul_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.73ns)   --->   "store i16 %mul_ln68, i16* %mul_V_addr, align 2" [assignment_4_2.cpp:13]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 54 [20/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 54 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [20/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 55 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.30>
ST_4 : Operation 56 [19/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 56 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [19/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 57 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.30>
ST_5 : Operation 58 [18/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 58 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [18/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 59 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.30>
ST_6 : Operation 60 [17/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 60 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [17/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 61 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.30>
ST_7 : Operation 62 [16/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 62 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [16/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 63 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.30>
ST_8 : Operation 64 [15/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 64 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [15/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 65 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.30>
ST_9 : Operation 66 [14/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 66 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [14/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 67 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.30>
ST_10 : Operation 68 [13/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 68 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [13/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 69 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.30>
ST_11 : Operation 70 [12/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 70 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [12/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 71 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.30>
ST_12 : Operation 72 [11/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 72 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [11/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 73 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.30>
ST_13 : Operation 74 [10/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 74 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [10/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 75 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.30>
ST_14 : Operation 76 [9/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 76 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [9/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 77 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.30>
ST_15 : Operation 78 [8/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 78 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 79 [8/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 79 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.30>
ST_16 : Operation 80 [7/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 80 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 81 [7/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 81 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.30>
ST_17 : Operation 82 [6/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 82 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 83 [6/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 83 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.30>
ST_18 : Operation 84 [5/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 84 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 85 [5/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 85 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.30>
ST_19 : Operation 86 [4/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 86 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 87 [4/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 87 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.30>
ST_20 : Operation 88 [3/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 88 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 89 [3/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 89 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.30>
ST_21 : Operation 90 [2/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 90 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 91 [2/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 91 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.03>
ST_22 : Operation 92 [1/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 92 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%div_V_addr = getelementptr [12 x i16]* %div_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:14]   --->   Operation 93 'getelementptr' 'div_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.73ns)   --->   "store i16 %sdiv_ln1371, i16* %div_V_addr, align 2" [assignment_4_2.cpp:14]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_22 : Operation 95 [1/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 95 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%mod_V_addr = getelementptr [12 x i16]* %mod_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:15]   --->   Operation 96 'getelementptr' 'mod_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.73ns)   --->   "store i16 %ret_V, i16* %mod_V_addr, align 2" [assignment_4_2.cpp:15]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "br label %1" [assignment_4_2.cpp:9]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_a_cpp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_b_cpp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ add_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sub_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mul_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ div_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mod_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000]
br_ln9             (br               ) [ 01111111111111111111111]
i_0                (phi              ) [ 00100000000000000000000]
icmp_ln9           (icmp             ) [ 00111111111111111111111]
empty              (speclooptripcount) [ 00000000000000000000000]
i                  (add              ) [ 01111111111111111111111]
br_ln9             (br               ) [ 00000000000000000000000]
zext_ln11          (zext             ) [ 00011111111111111111111]
array_a_cpp_V_addr (getelementptr    ) [ 00010000000000000000000]
array_b_cpp_V_addr (getelementptr    ) [ 00010000000000000000000]
ret_ln17           (ret              ) [ 00000000000000000000000]
array_a_cpp_V_load (load             ) [ 00001111111111111111111]
array_b_cpp_V_load (load             ) [ 00001111111111111111111]
add_ln68           (add              ) [ 00000000000000000000000]
add_V_addr         (getelementptr    ) [ 00000000000000000000000]
store_ln11         (store            ) [ 00000000000000000000000]
sub_ln68           (sub              ) [ 00000000000000000000000]
sub_V_addr         (getelementptr    ) [ 00000000000000000000000]
store_ln12         (store            ) [ 00000000000000000000000]
mul_ln68           (mul              ) [ 00000000000000000000000]
mul_V_addr         (getelementptr    ) [ 00000000000000000000000]
store_ln13         (store            ) [ 00000000000000000000000]
sdiv_ln1371        (sdiv             ) [ 00000000000000000000000]
div_V_addr         (getelementptr    ) [ 00000000000000000000000]
store_ln14         (store            ) [ 00000000000000000000000]
ret_V              (srem             ) [ 00000000000000000000000]
mod_V_addr         (getelementptr    ) [ 00000000000000000000000]
store_ln15         (store            ) [ 00000000000000000000000]
br_ln9             (br               ) [ 01111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_a_cpp_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_a_cpp_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="array_b_cpp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_b_cpp_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="div_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mod_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="assignment_4_ap_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="array_a_cpp_V_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="16" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="4" slack="0"/>
<pin id="36" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_a_cpp_V_addr/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="4" slack="0"/>
<pin id="41" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_a_cpp_V_load/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="array_b_cpp_V_addr_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="16" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="4" slack="0"/>
<pin id="49" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_b_cpp_V_addr/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_b_cpp_V_load/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="1"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add_V_addr/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln11_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="sub_V_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="1"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sub_V_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln12_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mul_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="1"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mul_V_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln13_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="div_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="20"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="div_V_addr/22 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln14_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/22 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mod_V_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="20"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mod_V_addr/22 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln15_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/22 "/>
</bind>
</comp>

<comp id="123" class="1005" name="i_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="1"/>
<pin id="125" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln9_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln11_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln68_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sub_ln68_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1371/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="180" class="1007" name="mul_ln68_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="zext_ln11_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="204" class="1005" name="array_a_cpp_V_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_a_cpp_V_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="array_b_cpp_V_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="1"/>
<pin id="211" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_b_cpp_V_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="array_a_cpp_V_load_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="array_a_cpp_V_load "/>
</bind>
</comp>

<comp id="220" class="1005" name="array_b_cpp_V_load_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="1"/>
<pin id="222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="array_b_cpp_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="30" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="45" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="127" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="127" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="127" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="156"><net_src comp="39" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="52" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="152" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="163"><net_src comp="39" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="52" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="170"><net_src comp="166" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="171"><net_src comp="39" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="52" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="173" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="178"><net_src comp="39" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="52" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="39" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="52" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="193"><net_src comp="140" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="198"><net_src comp="146" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="207"><net_src comp="32" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="212"><net_src comp="45" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="217"><net_src comp="39" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="223"><net_src comp="52" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="173" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add_V | {3 }
	Port: sub_V | {3 }
	Port: mul_V | {3 }
	Port: div_V | {22 }
	Port: mod_V | {22 }
 - Input state : 
	Port: assignment_4_ap : array_a_cpp_V | {2 3 }
	Port: assignment_4_ap : array_b_cpp_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		i : 1
		br_ln9 : 2
		zext_ln11 : 1
		array_a_cpp_V_addr : 2
		array_a_cpp_V_load : 3
		array_b_cpp_V_addr : 2
		array_b_cpp_V_load : 3
	State 3
		add_ln68 : 1
		store_ln11 : 2
		sub_ln68 : 1
		store_ln12 : 2
		mul_ln68 : 1
		store_ln13 : 2
		sdiv_ln1371 : 1
		ret_V : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		store_ln14 : 1
		store_ln15 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   sdiv   |    grp_fu_166    |    0    |   202   |    92   |
|----------|------------------|---------|---------|---------|
|   srem   |    grp_fu_173    |    0    |   202   |    92   |
|----------|------------------|---------|---------|---------|
|    add   |     i_fu_140     |    0    |    0    |    12   |
|          |  add_ln68_fu_152 |    0    |    0    |    23   |
|----------|------------------|---------|---------|---------|
|    sub   |  sub_ln68_fu_159 |    0    |    0    |    23   |
|----------|------------------|---------|---------|---------|
|   icmp   |  icmp_ln9_fu_134 |    0    |    0    |    9    |
|----------|------------------|---------|---------|---------|
|    mul   |  mul_ln68_fu_180 |    1    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln11_fu_146 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    1    |   404   |   251   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|array_a_cpp_V_addr_reg_204|    4   |
|array_a_cpp_V_load_reg_214|   16   |
|array_b_cpp_V_addr_reg_209|    4   |
|array_b_cpp_V_load_reg_220|   16   |
|        i_0_reg_123       |    4   |
|         i_reg_190        |    4   |
|     zext_ln11_reg_195    |   64   |
+--------------------------+--------+
|           Total          |   112  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_39 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_52 |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_166    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_166    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_173    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_173    |  p1  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  ||  4.416  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   404  |   251  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   54   |
|  Register |    -   |    -   |   112  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   516  |   305  |
+-----------+--------+--------+--------+--------+
