Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'ethernet_test'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx150-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o ethernet_test_map.ncd ethernet_test.ngd
ethernet_test.pcf 
Target Device  : xc6slx150
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Nov 28 20:49:06 2016

Design Summary
--------------
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 2,833 out of 184,304    1%
    Number used as Flip Flops:               2,817
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               14
  Number of Slice LUTs:                      3,039 out of  92,152    3%
    Number used as logic:                    2,512 out of  92,152    2%
      Number using O6 output only:           1,671
      Number using O5 output only:             305
      Number using O5 and O6:                  536
      Number used as ROM:                        0
    Number used as Memory:                     281 out of  21,680    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           281
        Number using O6 output only:           264
        Number using O5 output only:             2
        Number using O5 and O6:                 15
    Number used exclusively as route-thrus:    246
      Number with same-slice register load:    217
      Number with same-slice carry load:        29
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,382 out of  23,038    5%
  Number of MUXCYs used:                       900 out of  46,076    1%
  Number of LUT Flip Flop pairs used:        3,899
    Number with an unused Flip Flop:         1,440 out of   3,899   36%
    Number with an unused LUT:                 860 out of   3,899   22%
    Number of fully used LUT-FF pairs:       1,599 out of   3,899   41%
    Number of unique control sets:             248
    Number of slice register sites lost
      to control set restrictions:             973 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       129 out of     338   38%
    Number of LOCed IOBs:                      129 out of     129  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                       131 out of     268   48%
  Number of RAMB8BWERs:                          3 out of     536    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             2 out of      32    6%
    Number used as BUFIO2FBs:                    2
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                      10 out of      16   62%
    Number used as BUFGs:                        9
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     586    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     586    4%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  49 out of     586    8%
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       4   25%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       6   33%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           21
Average Fanout of Non-Clock Nets:                3.91

Peak Memory Usage:  726 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion:   1 mins 31 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net contro/_n0144 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <contro/etx_din1<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network ddr3_dout<7> has no load.
INFO:LIT:395 - The above info message is repeated 230 more times for the
   following (max. 5 shown):
   ddr3_dout<6>,
   N26,
   N27,
   N28,
   N29
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 153 block(s) removed
 294 block(s) optimized away
 342 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "icon_control0<35>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
The signal "icon_control0<34>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
The signal "icon_control0<33>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
The signal "icon_control0<18>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM)
removed.
The signal "icon_control0<17>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM)
removed.
The signal "icon_control0<16>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
The signal "icon_control0<15>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
The signal "icon_control0<11>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "icon_control0<10>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "icon_control0<7>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[11].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[10].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
The signal "u1/rx_state<3>" is sourceless and has been removed.
The signal "u1/rx_state<2>" is sourceless and has been removed.
The signal "u1/rx_state<1>" is sourceless and has been removed.
The signal "u1/rx_state<0>" is sourceless and has been removed.
The signal "u1/data_receive" is sourceless and has been removed.
The signal "u1/ipsend_instance/ADDERTREE_INTERNAL_Madd71" is sourceless and has
been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_almost_full_i" is sourceless and has been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.ram_almost_empty_i" is sourceless and has been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/ram_empty_fb_i_inv" is sourceless and has been removed.
 Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.ram_almost_empty_i" (FF) removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/comp1_gae.comp2_OR_7_o" is sourceless and has been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/gmux.carrynet<3>" is sourceless and has been removed.
 Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/gmux.gm[4].gms.ms" (MUX) removed.
  The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.comp2" is sourceless and has been removed.
   Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/comp1_gae.comp2_OR_7_o1" (ROM) removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/v1<4>" is sourceless and has been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/gmux.carrynet<2>" is sourceless and has been removed.
 Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/gmux.gm[3].gms.ms" (MUX) removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/v1<3>" is sourceless and has been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/gmux.carrynet<1>" is sourceless and has been removed.
 Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/v1<2>" is sourceless and has been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/gmux.carrynet<0>" is sourceless and has been removed.
 Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/v1<1>" is sourceless and has been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/v1<0>" is sourceless and has been removed.
 Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/gmux.gm[0].gm1.m1" (MUX) removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_almost_full_i_GND_261_o_MUX_26_o" is sourceless and has been
removed.
 Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/gmux.carrynet<2>" is sourceless and has been removed.
 Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
  The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/gmux.carrynet<3>" is sourceless and has been removed.
   Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
    The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.comp3" is sourceless and has been removed.
     Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/Mmux_ram_almost_full_i_GND_261_o_MUX_26_o11" (ROM) removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/v1<3>" is sourceless and has been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/gmux.carrynet<1>" is sourceless and has been removed.
 Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/v1<2>" is sourceless and has been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/gmux.carrynet<0>" is sourceless and has been removed.
 Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/v1<1>" is sourceless and has been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/v1<0>" is sourceless and has been removed.
 Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/v1<4>" is sourceless and has been removed.
The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/RD_PNTR[0]_RD_PNTR[1]_XOR_53_o" is sourceless and has been removed.
 Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_gc_0" (FF) removed.
  The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
   Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
     Sourceless block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/ram_empty_i" is sourceless and has been removed.
The signal
"u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[1].rd_stg_inst/D<0>" is sourceless and has been removed.
 Sourceless block
"u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
  The signal
"u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].rd_stg_inst/D<0>" is sourceless and has been removed.
   Sourceless block
"u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
    The signal
"u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/WR_PNTR[0]_WR_PNTR[1]_XOR_5_o" is sourceless and has been removed.
 Sourceless block
"u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_gc_0" (FF) removed.
The signal "uart/UART_rd_data<7>" is sourceless and has been removed.
The signal "uart/UART_rd_data<6>" is sourceless and has been removed.
The signal "uart/UART_rd_data<5>" is sourceless and has been removed.
The signal "uart/UART_rd_data<4>" is sourceless and has been removed.
The signal "uart/UART_rd_data<3>" is sourceless and has been removed.
The signal "uart/UART_rd_data<2>" is sourceless and has been removed.
The signal "uart/UART_rd_data<1>" is sourceless and has been removed.
The signal "uart/UART_rd_data<0>" is sourceless and has been removed.
The signal "uart/UART_rd_empty" is sourceless and has been removed.
The signal "uart/rx_data<7>" is sourceless and has been removed.
 Sourceless block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<7>" (ROM) removed.
  The signal "uart/rx_data[7]_rx_state[3]_mux_75_OUT<7>" is sourceless and has
been removed.
   Sourceless block "uart/rx_data_7" (FF) removed.
The signal "uart/rx_data<6>" is sourceless and has been removed.
 Sourceless block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<6>" (ROM) removed.
  The signal "uart/rx_data[7]_rx_state[3]_mux_75_OUT<6>" is sourceless and has
been removed.
   Sourceless block "uart/rx_data_6" (FF) removed.
The signal "uart/rx_data<5>" is sourceless and has been removed.
 Sourceless block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<5>" (ROM) removed.
  The signal "uart/rx_data[7]_rx_state[3]_mux_75_OUT<5>" is sourceless and has
been removed.
   Sourceless block "uart/rx_data_5" (FF) removed.
The signal "uart/rx_data<4>" is sourceless and has been removed.
 Sourceless block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<4>" (ROM) removed.
  The signal "uart/rx_data[7]_rx_state[3]_mux_75_OUT<4>" is sourceless and has
been removed.
   Sourceless block "uart/rx_data_4" (FF) removed.
The signal "uart/rx_data<3>" is sourceless and has been removed.
 Sourceless block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<3>" (ROM) removed.
  The signal "uart/rx_data[7]_rx_state[3]_mux_75_OUT<3>" is sourceless and has
been removed.
   Sourceless block "uart/rx_data_3" (FF) removed.
The signal "uart/rx_data<2>" is sourceless and has been removed.
 Sourceless block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<2>" (ROM) removed.
  The signal "uart/rx_data[7]_rx_state[3]_mux_75_OUT<2>" is sourceless and has
been removed.
   Sourceless block "uart/rx_data_2" (FF) removed.
The signal "uart/rx_data<1>" is sourceless and has been removed.
 Sourceless block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<1>" (ROM) removed.
  The signal "uart/rx_data[7]_rx_state[3]_mux_75_OUT<1>" is sourceless and has
been removed.
   Sourceless block "uart/rx_data_1" (FF) removed.
The signal "uart/rx_data<0>" is sourceless and has been removed.
 Sourceless block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<0>" (ROM) removed.
  The signal "uart/rx_data[7]_rx_state[3]_mux_75_OUT<0>" is sourceless and has
been removed.
   Sourceless block "uart/rx_data_0" (FF) removed.
The signal "uart/_n0195_inv" is sourceless and has been removed.
The signal "uart/N8" is sourceless and has been removed.
The signal "uart/N10" is sourceless and has been removed.
The signal "uart/N12" is sourceless and has been removed.
The signal "uart/N14" is sourceless and has been removed.
The signal "uart/N16" is sourceless and has been removed.
The signal "uart/N18" is sourceless and has been removed.
The signal "uart/N20" is sourceless and has been removed.
The signal "uart/N22" is sourceless and has been removed.
The signal
"uart/uart_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/ram_almost_full_i" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_
rst_reg<0>" is sourceless and has been removed.
 Sourceless block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tm
p_ram_rd_en1" (ROM) removed.
  The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tm
p_ram_rd_en" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/wr_pntr_plus2<1>_inv" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rd_pntr_plus2<1>_inv" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rd_pntr_plus1<0>_inv" is sourceless and has been removed.
The signal "uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en" is
sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rpntr/gc1.count<6>" is sourceless and has been removed.
 Sourceless block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.rsts/comp1_gae.comp2_OR_7_o3" (ROM) removed.
  The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.rsts/comp1_gae.comp2_OR_7_o3" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rpntr/gc1.count[6]_GND_166_o_add_0_OUT<6>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rpntr/gc1.count[6]_GND_166_o_add_0_OUT<5>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rpntr/gc1.count[6]_GND_166_o_add_0_OUT<4>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rpntr/gc1.count[6]_GND_166_o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rpntr/gc1.count[6]_GND_166_o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rpntr/gc1.count[6]_GND_166_o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/_n0021_inv" is sourceless and has been removed.
 Sourceless block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/ram_almost_full_i_GND_174_o_MUX_14_o" is sourceless and has been
removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[1].wr_stg_inst/D<4>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/D<4>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[1].wr_stg_inst/D<5>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/D<5>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[1].wr_stg_inst/D<6>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/D<6>" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/rd_pntr_gc_asreg_last[6]_reduce_xor_15_o" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/rd_pntr_gc_asreg_last[6]_reduce_xor_16_o" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/rd_pntr_gc_asreg_last[6]_reduce_xor_17_o" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/rd_pntr_gc_asreg_last[6]_reduce_xor_18_o" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/rd_pntr_gc_asreg_last[6]_reduce_xor_19_o" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/RD_PNTR[5]_RD_PNTR[6]_XOR_28_o" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/RD_PNTR[4]_RD_PNTR[5]_XOR_29_o" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/RD_PNTR[3]_RD_PNTR[4]_XOR_30_o" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/RD_PNTR[2]_RD_PNTR[3]_XOR_31_o" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/RD_PNTR[1]_RD_PNTR[2]_XOR_32_o" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/RD_PNTR[0]_RD_PNTR[1]_XOR_33_o" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.rsts/comp1_gae.comp2_OR_7_o1" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/Mmux_ram_almost_full_i_GND_174_o_MUX_14_o1" is sourceless and has
been removed.
 Sourceless block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/Mmux_ram_almost_full_i_GND_174_o_MUX_14_o14" (ROM) removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/Mmux_ram_almost_full_i_GND_174_o_MUX_14_o12" is sourceless and has
been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/Mmux_ram_almost_full_i_GND_174_o_MUX_14_o11" is sourceless and has
been removed.
The signal "uart/uart_rx/N14" is sourceless and has been removed.
The signal "uart/uart_rx/N15" is sourceless and has been removed.
The signal
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gb
m.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR" is
sourceless and has been removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/ram_almost_full_i" is sourceless and has been removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.rd/gras.rsts/ram_empty_i" is sourceless and has been removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/_n0025_inv" is sourceless and has been removed.
 Sourceless block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/ram_almost_full_i_GND_261_o_MUX_26_o" is sourceless and has
been removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<3>" is sourceless and has been removed.
 Sourceless block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
  The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.comp3" is sourceless and has been removed.
   Sourceless block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_261_o_MUX_26_o11" (ROM) removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/v1<4>" is sourceless and has been removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<2>" is sourceless and has been removed.
 Sourceless block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/v1<3>" is sourceless and has been removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<1>" is sourceless and has been removed.
 Sourceless block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/v1<2>" is sourceless and has been removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<0>" is sourceless and has been removed.
 Sourceless block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/v1<1>" is sourceless and has been removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/v1<0>" is sourceless and has been removed.
 Sourceless block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR_9_o" is sourceless and has been removed.
 Sourceless block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gcx.clkx/wr_pntr_gc_0" (FF) removed.
  The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>" is sourceless and has been removed.
   Sourceless block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
    The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gcx.clkx/gsync_stage[2].rd_stg_inst/D<0>" is sourceless and has been removed.
     Sourceless block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
      The signal
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has been
removed.
The signal "ddr_con_c3/c3_p0_wr_underrun" is sourceless and has been removed.
The signal "ddr_con_c3/c3_p1_cmd_full" is sourceless and has been removed.
The signal "ddr_con_c3/c3_p1_rd_overflow" is sourceless and has been removed.
The signal "ddr_con_c3/Madd_n0196_Madd_lut<27>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<63>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<62>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<61>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<60>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<59>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<58>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<57>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<56>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<55>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<54>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<53>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<52>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<51>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<50>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<49>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<48>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<47>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<46>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<45>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<44>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<43>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<42>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<41>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<40>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<39>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<38>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<37>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<36>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<35>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<34>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<33>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<32>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<31>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<30>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<29>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<28>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<27>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<26>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<25>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<24>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<23>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<22>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<21>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<20>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<19>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<18>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<17>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<16>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<15>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<14>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<13>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<12>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<11>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<10>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<9>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<8>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<7>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<6>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<5>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<4>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<3>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<2>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<1>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_data<0>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_count<6>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_count<5>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_count<4>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_count<3>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_count<2>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_count<1>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_count<0>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p1_wr_count<6>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p1_wr_count<5>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p1_wr_count<4>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p1_wr_count<3>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p1_wr_count<2>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p1_wr_count<1>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p1_wr_count<0>" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_cmd_empty" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_wr_empty" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_wr_error" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_empty" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_full" is sourceless and has been removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_overflow" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p0_rd_error" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p1_cmd_empty" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p1_wr_full" is sourceless and has been removed.
The signal "ddr_con_c3/myddr3/c3_p1_wr_empty" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p1_wr_underrun" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p1_wr_error" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/c3_p1_rd_full" is sourceless and has been removed.
The signal "ddr_con_c3/myddr3/c3_p1_rd_error" is sourceless and has been
removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/p2_cmd_empty" is sourceless and
has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/selfrefresh_mode" is sourceless
and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_data<7>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_data<6>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_data<5>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_data<4>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_data<3>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_data<2>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_data<1>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_data<0>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<31>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<30>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<29>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<28>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<27>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<26>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<25>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<24>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<23>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<22>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<21>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<20>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<19>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<18>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<17>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<16>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<15>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<14>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<13>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<12>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<11>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<10>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<9>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<8>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<7>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<6>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<5>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<4>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<3>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<2>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<1>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/status<0>" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_data_valid"
is sourceless and has been removed.
The signal
"ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_cmd_ready_in" is
sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_refrsh_flag"
is sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_cal_start"
is sourceless and has been removed.
The signal "ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/uo_sdo" is
sourceless and has been removed.
The signal
"ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_t
erm_calib.mcb_soft_calibration_top_inst/N1" is sourceless and has been removed.
The signal
"ddr_con_c3/ddr_in_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
ifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"ddr_con_c3/ddr_in_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
ifo.gl0.rd/gras.rsts/ram_empty_i" is sourceless and has been removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/ram_almost_full_i" is sourceless and has been removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/gras.rsts/ram_empty_i" is sourceless and has been removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/ram_almost_full_i_GND_246_o_MUX_27_o" is sourceless and
has been removed.
 Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<2>" is sourceless and has been
removed.
 Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
  The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<3>" is sourceless and has been
removed.
   Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
    The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.comp3" is sourceless and has been removed.
     Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_246_o_MUX_27_o11" (ROM)
removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>" is sourceless and has been removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<1>" is sourceless and has been
removed.
 Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>" is sourceless and has been removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<0>" is sourceless and has been
removed.
 Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>" is sourceless and has been removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>" is sourceless and has been removed.
 Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>" is sourceless and has been removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR_53_o" is sourceless and has been
removed.
 Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/rd_pntr_gc_1" (FF) removed.
  The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>" is sourceless and has been
removed.
   Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
    The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>" is sourceless and has been
removed.
     Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
      The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been
removed.
The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_54_o" is sourceless and has been
removed.
 Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has been
removed.
   Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has been
removed.
     Sourceless block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been
removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "camer_total_data<0>" is unused and has been removed.
The signal "ddr3_dout<7>" is unused and has been removed.
The signal "ddr3_dout<6>" is unused and has been removed.
Unused block
"ddr_con_c3/ddr_in_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
ifo.gl0.rd/gras.rsts/ram_empty_i" (FF) removed.
Unused block
"ddr_con_c3/ddr_in_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
ifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_54_o_xo<0>1" (ROM) removed.
Unused block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2]_XOR_53_o_xo<0>1" (ROM) removed.
Unused block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/gras.rsts/ram_empty_i" (FF) removed.
Unused block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1]_XOR_9_o_xo<0>1" (ROM) removed.
Unused block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.rd/gras.rsts/ram_empty_i" (FF) removed.
Unused block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/_n0025_inv1" (ROM) removed.
Unused block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/Mxor_WR_PNTR[0]_WR_PNTR[1]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/ram_empty_i" (FF) removed.
Unused block
"u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_53_o_xo<0>1" (ROM) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/v1<0>1" (ROM) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/v1<1>1" (ROM) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/v1<2>1" (ROM) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/v1<3>1" (ROM) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/gae.c2/v1<4>1" (ROM) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "u1/ipsend_instance/ADDERTREE_INTERNAL_Madd71" (ROM) removed.
Unused block "uart/_n0195_inv1" (ROM) removed.
Unused block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<0>_SW0" (ROM) removed.
Unused block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<1>_SW0" (ROM) removed.
Unused block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<2>_SW0" (ROM) removed.
Unused block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<3>_SW0" (ROM) removed.
Unused block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<4>_SW0" (ROM) removed.
Unused block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<5>_SW0" (ROM) removed.
Unused block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<6>_SW0" (ROM) removed.
Unused block "uart/rx_data[7]_rx_state[3]_mux_75_OUT<7>_SW0" (ROM) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.rsts/comp1_gae.comp2_OR_7_o1" (ROM) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.rsts/ram_empty_i" (FF) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rd_pntr_plus1<0>_inv1_INV_0" (BUF) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rd_pntr_plus2<1>_inv1_INV_0" (BUF) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rpntr/Madd_gc1.count[6]_GND_166_o_add_0_OUT_xor<1>11" (ROM) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/rpntr/Madd_gc1.count[6]_GND_166_o_add_0_OUT_xor<2>11" (ROM) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/Mmux_ram_almost_full_i_GND_174_o_MUX_14_o11" (ROM) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/Mmux_ram_almost_full_i_GND_174_o_MUX_14_o12" (ROM) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/Mmux_ram_almost_full_i_GND_174_o_MUX_14_o13" (ROM) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/_n0021_inv1" (ROM) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/wr_pntr_plus2<1>_inv1_INV_0" (BUF) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gb
m.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND" (ZERO)
removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gb
m.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r
/s6_noinit.ram/SDP.WIDE_PRIM9.ram" (RAMB8BWER) removed.
Unused block
"uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_
rst_reg_0" (FF) removed.
Unused block
"uart/uart_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/ram_full_i" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[10].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[12].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[14].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[22].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[32].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[34].I_STAT.U_STAT
   optimized to 0
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[10].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[10].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[10].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[10].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[10].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[10].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[11].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[11].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND 		cameraout/XST_GND
VCC 		cameraout/XST_VCC
GND 		contro/U5/XST_GND
VCC 		contro/U5/XST_VCC
GND 		ddr_con_c3/XST_GND
VCC 		ddr_con_c3/XST_VCC
GND
		ddr_con_c3/ddr_in_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_G
ND
GND 		ddr_con_c3/ddr_in_fifo/XST_GND
GND
		ddr_con_c3/ddr_out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_
GND
GND 		ddr_con_c3/ddr_out_fifo/XST_GND
VCC 		ddr_con_c3/ddr_out_fifo/XST_VCC
GND 		ddr_con_c3/myddr3/memc3_infrastructure_inst/XST_GND
VCC 		ddr_con_c3/myddr3/memc3_infrastructure_inst/XST_VCC
GND 		ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/XST_GND
VCC 		ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/XST_VCC
GND
		ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/XST_
GND
VCC
		ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/XST_
VCC
GND
		ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
term_calib.mcb_soft_calibration_top_inst/XST_GND
VCC
		ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
term_calib.mcb_soft_calibration_top_inst/XST_VCC
GND
		ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/XST_GND
VCC
		ddr_con_c3/myddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/XST_VCC
GND 		instance_name/XST_GND
GND 		myclk/XST_GND
GND 		rx_cammera/XST_GND
VCC 		rx_cammera/XST_VCC
GND
		rx_cammera/rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		rx_cammera/rx_fifo/XST_GND
VCC 		rx_cammera/rx_fifo/XST_VCC
GND
		u1/fifo_erx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gb
m.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		u1/fifo_erx/XST_GND
GND
		u1/fifo_etx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gb
m.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		u1/fifo_etx/XST_GND
VCC 		u1/fifo_etx/XST_VCC
GND 		u1/iprecieve_inst/XST_GND
VCC 		u1/iprecieve_inst/XST_VCC
LUT2 		u1/ipsend_instance/ADDERTREE_INTERNAL_Madd76
	Property STUCK_AT NOT found
LUT3 		u1/ipsend_instance/ADDERTREE_INTERNAL_Madd7_lut<0>1
   optimized to 1
LUT3 		u1/ipsend_instance/ADDERTREE_INTERNAL_Madd7_lut<0>15
   optimized to 0
INV 		u1/ipsend_instance/ADDERTREE_INTERNAL_Madd7_lut<0>161_INV_0
GND 		u1/ipsend_instance/XST_GND
VCC 		u1/ipsend_instance/XST_VCC
GND 		uart/XST_GND
VCC 		uart/XST_VCC
LUT2
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_33_o_xo<0>1
   optimized to 0
LUT2
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/Mxor_RD_PNTR[1]_RD_PNTR[2]_XOR_32_o_xo<0>1
   optimized to 0
LUT2
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/Mxor_RD_PNTR[2]_RD_PNTR[3]_XOR_31_o_xo<0>1
   optimized to 0
LUT2
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/Mxor_RD_PNTR[3]_RD_PNTR[4]_XOR_30_o_xo<0>1
   optimized to 0
LUT2
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/Mxor_RD_PNTR[4]_RD_PNTR[5]_XOR_29_o_xo<0>1
   optimized to 0
LUT2
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/Mxor_RD_PNTR[5]_RD_PNTR[6]_XOR_28_o_xo<0>1
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[1].wr_stg_inst/Q_reg_0
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[1].wr_stg_inst/Q_reg_1
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[1].wr_stg_inst/Q_reg_2
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[1].wr_stg_inst/Q_reg_3
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[1].wr_stg_inst/Q_reg_4
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[1].wr_stg_inst/Q_reg_5
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[1].wr_stg_inst/Q_reg_6
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[2].wr_stg_inst/Q_reg_0
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[2].wr_stg_inst/Q_reg_1
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[2].wr_stg_inst/Q_reg_2
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[2].wr_stg_inst/Q_reg_3
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[2].wr_stg_inst/Q_reg_4
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[2].wr_stg_inst/Q_reg_5
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/gsync_stage[2].wr_stg_inst/Q_reg_6
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_bin_0
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_bin_1
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_bin_2
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_bin_5
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_bin_6
	Property STUCK_AT NOT found
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_0
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_1
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_2
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_3
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_4
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_5
   optimized to 0
FDC
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_6
   optimized to 0
LUT2
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_asreg_last[6]_reduce_xor_14_o1
	Property STUCK_AT NOT found
LUT3
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_asreg_last[6]_reduce_xor_15_o1
   optimized to 0
LUT4
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_asreg_last[6]_reduce_xor_161_xo<0>1
   optimized to 0
LUT5
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_asreg_last[6]_reduce_xor_171_xo<0>1
   optimized to 0
LUT6
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_asreg_last[6]_reduce_xor_181_xo<0>1
   optimized to 0
LUT6
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.c
lkx/rd_pntr_gc_asreg_last[6]_reduce_xor_191_xo<0>
   optimized to 0
LUT4
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/c1/out3_SW1
	Property STUCK_AT NOT found
LUT6
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/comp1_gae.comp2_OR_7_o2
	Property STUCK_AT NOT found
LUT2
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/ram_rd_en_i1
   optimized to 0
LUT4
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/Madd_gc1.count[6]_GND_166_o_add_0_OUT_xor<3>12
   optimized to 0
LUT5
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/Madd_gc1.count[6]_GND_166_o_add_0_OUT_xor<4>11
   optimized to 0
LUT6
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/Madd_gc1.count[6]_GND_166_o_add_0_OUT_xor<5>11
   optimized to 0
MUXF7
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/Madd_gc1.count[6]_GND_166_o_add_0_OUT_xor<6>11
LUT6
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/Madd_gc1.count[6]_GND_166_o_add_0_OUT_xor<6>11_F
   optimized to 0
LUT6
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/Madd_gc1.count[6]_GND_166_o_add_0_OUT_xor<6>11_G
   optimized to 1
FDPE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_1
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_2
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_3
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_4
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_5
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_6
   optimized to 0
FDPE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_d1_0
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_d1_1
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_d1_2
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_d1_3
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_d1_4
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_d1_5
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_d1_6
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_d2_2
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_d2_3
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_d2_4
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_d2_5
	Property STUCK_AT NOT found
FDCE
		uart/uart_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/rpntr/gc1.count_d2_6
	Property STUCK_AT NOT found
GND 		uart/uart_rx/XST_GND
GND
		uart/uart_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/g
bm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		uart/uart_tx/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_ddr_con_c3_myddr3_memc3_infrastructure | SETUP       |    -0.330ns|    12.640ns|       1|         330
  _inst_mcb_drp_clk_bufg_in = PERIOD TIMEGR | HOLD        |     0.060ns|            |       0|           0
  P "ddr_con_c3_myddr3_memc3_infrastructure |             |            |            |        |            
  _inst_mcb_drp_clk_bufg_in" TS_sys_clk_pin |             |            |            |        |            
   / 2 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_ddr_con_c3_myddr3_memc3_infrastructure | SETUP       |     6.708ns|     3.292ns|       0|           0
  _inst_clk0_bufg_in = PERIOD TIMEGRP "ddr_ | HOLD        |    -0.061ns|            |      52|        2533
  con_c3_myddr3_memc3_infrastructure_inst_c | MINPERIOD   |     6.430ns|     3.570ns|       0|           0
  lk0_bufg_in" TS_sys_clk_pin / 2 HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ddr_con_c3_myddr3_memc3_infrastructure | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  _inst_clk_2x_180 = PERIOD TIMEGRP "ddr_co |             |            |            |        |            
  n_c3_myddr3_memc3_infrastructure_inst_clk |             |            |            |        |            
  _2x_180" TS_sys_clk_pin / 8 PHASE 1.25 ns |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ddr_con_c3_myddr3_memc3_infrastructure | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  _inst_clk_2x_0 = PERIOD TIMEGRP "ddr_con_ |             |            |            |        |            
  c3_myddr3_memc3_infrastructure_inst_clk_2 |             |            |            |        |            
  x_0" TS_sys_clk_pin / 8 HIGH 50%          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  pin" 20 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtxc_clk_pin = PERIOD TIMEGRP "gtxc_cl | SETUP       |     4.079ns|     3.921ns|       0|           0
  k_pin" 8 ns HIGH 50%                      | HOLD        |     0.066ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_grxc_clk_pin = PERIOD TIMEGRP "grxc_cl | SETUP       |     5.102ns|     2.898ns|       0|           0
  k_pin" 8 ns HIGH 50%                      | HOLD        |     0.098ns|            |       0|           0
                                            | MINPERIOD   |     4.430ns|     3.570ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    13.808ns|     1.192ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.192ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.162ns|     0.838ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.413ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    26.168ns|     3.832ns|       0|           0
  IGH 50%                                   | HOLD        |     0.071ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_ila_pro_0_path" TIG     | SETUP       |         N/A|     1.500ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_ila_pro_0_path" TIG     | MAXDELAY    |         N/A|     1.026ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     2.362ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     1.535ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|     25.280ns|            0|           53|            0|        30982|
| TS_ddr_con_c3_myddr3_memc3_inf|     10.000ns|     12.640ns|          N/A|            1|            0|        27023|            0|
| rastructure_inst_mcb_drp_clk_b|             |             |             |             |             |             |             |
| ufg_in                        |             |             |             |             |             |             |             |
| TS_ddr_con_c3_myddr3_memc3_inf|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| rastructure_inst_clk_2x_180   |             |             |             |             |             |             |             |
| TS_ddr_con_c3_myddr3_memc3_inf|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| rastructure_inst_clk_2x_0     |             |             |             |             |             |             |             |
| TS_ddr_con_c3_myddr3_memc3_inf|     10.000ns|      3.570ns|          N/A|           52|            0|         3959|            0|
| rastructure_inst_clk0_bufg_in |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| UART_rx                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| UART_tx                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| cameraRX_data<0>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cameraRX_data<1>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cameraRX_data<2>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cameraRX_data<3>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cameraRX_data<4>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cameraRX_data<5>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cameraRX_data<6>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cameraRX_data<7>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cameraRX_data<8>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cameraRX_data<9>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| camera_rx_clk                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| camera_rx_en                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| camera_rx_locked                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| camera_rx_pwdrn                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| camera_rx_rck_f                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| camera_rx_refclk                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| cc_en                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ccen_n                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| e_gtxc_oddr                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST | ODDR         |          |          |
| e_reset                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| e_rxc                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| e_rxd<0>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| e_rxd<1>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| e_rxd<2>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| e_rxd<3>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| e_rxd<4>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| e_rxd<5>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| e_rxd<6>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| e_rxd<7>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| e_rxdv                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| e_rxer                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| e_txc                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| e_txd<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| e_txd<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| e_txd<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| e_txd<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| e_txd<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| e_txd<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| e_txd<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| e_txd<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| e_txen                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| e_txer                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| fpga_gclk                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| led                                | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| led1                               | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| mcb3_dram_a<0>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<1>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<2>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<3>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<4>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<5>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<6>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<7>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<8>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<9>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<10>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<11>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<12>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<0>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<1>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<2>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_cas_n                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ck                       | IOB              | OUTPUT    | DIFF_SSTL15_II       |       |          |      | OSERDES      |          |          |
| mcb3_dram_ck_n                     | IOB              | OUTPUT    | DIFF_SSTL15_II       |       |          |      | OSERDES      |          |          |
| mcb3_dram_cke                      | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_dm                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<0>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<1>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<2>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<3>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<4>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<5>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<6>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<7>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<8>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<9>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<10>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<11>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<12>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<13>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<14>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<15>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dqs                      | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLDOWN |          |
| mcb3_dram_dqs_n                    | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLUP   |          |
| mcb3_dram_odt                      | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ras_n                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_reset_n                  | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW | OSERDES      |          |          |
| mcb3_dram_udm                      | IOB              | OUTPUT    | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_udqs                     | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLDOWN |          |
| mcb3_dram_udqs_n                   | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLUP   |          |
| mcb3_dram_we_n                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_rzq                           | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          | DEFAULT  |
| mcb3_zio                           | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          | DEFAULT  |
| pwr_dwn_n                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| rs422_de                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| rs422_re_n                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| rs422_te                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sync_out                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| tx<0>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<1>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<2>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<3>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<4>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<5>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<6>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<7>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<8>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<9>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<10>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<11>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<12>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<13>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<14>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<15>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<16>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<17>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<18>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<19>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<20>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<21>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<22>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<23>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<24>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<25>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<26>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tx<27>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| txclk                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[10].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[11].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
