<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf533 › include › mach › defBF532.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defBF532.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * System &amp; MMR bit and Address definitions for ADSP-BF532</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005-2010 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or the GPL-2 (or later)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_BF532_H</span>
<span class="cp">#define _DEF_BF532_H</span>

<span class="cm">/*********************************************************************************** */</span>
<span class="cm">/* System MMR Register Map */</span>
<span class="cm">/*********************************************************************************** */</span>
<span class="cm">/* Clock and System Control (0xFFC00000 - 0xFFC000FF) */</span>

<span class="cp">#define PLL_CTL                0xFFC00000	</span><span class="cm">/* PLL Control register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define PLL_DIV			 0xFFC00004	</span><span class="cm">/* PLL Divide Register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define VR_CTL			 0xFFC00008	</span><span class="cm">/* Voltage Regulator Control Register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define PLL_STAT               0xFFC0000C	</span><span class="cm">/* PLL Status register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define PLL_LOCKCNT            0xFFC00010	</span><span class="cm">/* PLL Lock Count register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define CHIPID                 0xFFC00014       </span><span class="cm">/* Chip ID Register */</span><span class="cp"></span>

<span class="cm">/* System Interrupt Controller (0xFFC00100 - 0xFFC001FF) */</span>
<span class="cp">#define SWRST			0xFFC00100  </span><span class="cm">/* Software Reset Register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define SYSCR			0xFFC00104  </span><span class="cm">/* System Configuration registe */</span><span class="cp"></span>
<span class="cp">#define SIC_RVECT             		0xFFC00108	</span><span class="cm">/* Interrupt Reset Vector Address Register */</span><span class="cp"></span>
<span class="cp">#define SIC_IMASK             		0xFFC0010C	</span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR0               		0xFFC00110	</span><span class="cm">/* Interrupt Assignment Register 0 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR1               		0xFFC00114	</span><span class="cm">/* Interrupt Assignment Register 1 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR2              		0xFFC00118	</span><span class="cm">/* Interrupt Assignment Register 2 */</span><span class="cp"></span>
<span class="cp">#define SIC_ISR                		0xFFC00120	</span><span class="cm">/* Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define SIC_IWR                		0xFFC00124	</span><span class="cm">/* Interrupt Wakeup Register */</span><span class="cp"></span>

<span class="cm">/* Watchdog Timer (0xFFC00200 - 0xFFC002FF) */</span>
<span class="cp">#define WDOG_CTL                	0xFFC00200	</span><span class="cm">/* Watchdog Control Register */</span><span class="cp"></span>
<span class="cp">#define WDOG_CNT                	0xFFC00204	</span><span class="cm">/* Watchdog Count Register */</span><span class="cp"></span>
<span class="cp">#define WDOG_STAT               	0xFFC00208	</span><span class="cm">/* Watchdog Status Register */</span><span class="cp"></span>

<span class="cm">/* Real Time Clock (0xFFC00300 - 0xFFC003FF) */</span>
<span class="cp">#define RTC_STAT                	0xFFC00300	</span><span class="cm">/* RTC Status Register */</span><span class="cp"></span>
<span class="cp">#define RTC_ICTL                	0xFFC00304	</span><span class="cm">/* RTC Interrupt Control Register */</span><span class="cp"></span>
<span class="cp">#define RTC_ISTAT               	0xFFC00308	</span><span class="cm">/* RTC Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define RTC_SWCNT               	0xFFC0030C	</span><span class="cm">/* RTC Stopwatch Count Register */</span><span class="cp"></span>
<span class="cp">#define RTC_ALARM               	0xFFC00310	</span><span class="cm">/* RTC Alarm Time Register */</span><span class="cp"></span>
<span class="cp">#define RTC_FAST                	0xFFC00314	</span><span class="cm">/* RTC Prescaler Enable Register */</span><span class="cp"></span>
<span class="cp">#define RTC_PREN			0xFFC00314	</span><span class="cm">/* RTC Prescaler Enable Register (alternate macro) */</span><span class="cp"></span>

<span class="cm">/* UART Controller (0xFFC00400 - 0xFFC004FF) */</span>

<span class="cm">/*</span>
<span class="cm"> * Because include/linux/serial_reg.h have defined UART_*,</span>
<span class="cm"> * So we define blackfin uart regs to BFIN_UART_*.</span>
<span class="cm"> */</span>
<span class="cp">#define BFIN_UART_THR			0xFFC00400	</span><span class="cm">/* Transmit Holding register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_RBR			0xFFC00400	</span><span class="cm">/* Receive Buffer register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_DLL			0xFFC00400	</span><span class="cm">/* Divisor Latch (Low-Byte) */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_IER			0xFFC00404	</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_DLH			0xFFC00404	</span><span class="cm">/* Divisor Latch (High-Byte) */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_IIR			0xFFC00408	</span><span class="cm">/* Interrupt Identification Register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_LCR			0xFFC0040C	</span><span class="cm">/* Line Control Register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_MCR			0xFFC00410	</span><span class="cm">/* Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_LSR			0xFFC00414	</span><span class="cm">/* Line Status Register */</span><span class="cp"></span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">#define BFIN_UART_MSR			0xFFC00418	/* Modem Status Register (UNUSED in ADSP-BF532) */</span>
<span class="cp">#endif</span>
<span class="cp">#define BFIN_UART_SCR			0xFFC0041C	</span><span class="cm">/* SCR Scratch Register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_GCTL			0xFFC00424	</span><span class="cm">/* Global Control Register */</span><span class="cp"></span>

<span class="cm">/* SPI Controller (0xFFC00500 - 0xFFC005FF) */</span>
<span class="cp">#define SPI0_REGBASE          		0xFFC00500</span>
<span class="cp">#define SPI_CTL               		0xFFC00500	</span><span class="cm">/* SPI Control Register */</span><span class="cp"></span>
<span class="cp">#define SPI_FLG               		0xFFC00504	</span><span class="cm">/* SPI Flag register */</span><span class="cp"></span>
<span class="cp">#define SPI_STAT              		0xFFC00508	</span><span class="cm">/* SPI Status register */</span><span class="cp"></span>
<span class="cp">#define SPI_TDBR              		0xFFC0050C	</span><span class="cm">/* SPI Transmit Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPI_RDBR              		0xFFC00510	</span><span class="cm">/* SPI Receive Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPI_BAUD              		0xFFC00514	</span><span class="cm">/* SPI Baud rate Register */</span><span class="cp"></span>
<span class="cp">#define SPI_SHADOW            		0xFFC00518	</span><span class="cm">/* SPI_RDBR Shadow Register */</span><span class="cp"></span>

<span class="cm">/* TIMER 0, 1, 2 Registers (0xFFC00600 - 0xFFC006FF) */</span>

<span class="cp">#define TIMER0_CONFIG          		0xFFC00600	</span><span class="cm">/* Timer 0 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define TIMER0_COUNTER			0xFFC00604	</span><span class="cm">/* Timer 0 Counter Register */</span><span class="cp"></span>
<span class="cp">#define TIMER0_PERIOD       		0xFFC00608	</span><span class="cm">/* Timer 0 Period Register */</span><span class="cp"></span>
<span class="cp">#define TIMER0_WIDTH        		0xFFC0060C	</span><span class="cm">/* Timer 0 Width Register */</span><span class="cp"></span>

<span class="cp">#define TIMER1_CONFIG          		0xFFC00610	</span><span class="cm">/*  Timer 1 Configuration Register   */</span><span class="cp"></span>
<span class="cp">#define TIMER1_COUNTER         		0xFFC00614	</span><span class="cm">/*  Timer 1 Counter Register         */</span><span class="cp"></span>
<span class="cp">#define TIMER1_PERIOD          		0xFFC00618	</span><span class="cm">/*  Timer 1 Period Register          */</span><span class="cp"></span>
<span class="cp">#define TIMER1_WIDTH           		0xFFC0061C	</span><span class="cm">/*  Timer 1 Width Register           */</span><span class="cp"></span>

<span class="cp">#define TIMER2_CONFIG          		0xFFC00620	</span><span class="cm">/* Timer 2 Configuration Register   */</span><span class="cp"></span>
<span class="cp">#define TIMER2_COUNTER         		0xFFC00624	</span><span class="cm">/* Timer 2 Counter Register         */</span><span class="cp"></span>
<span class="cp">#define TIMER2_PERIOD          		0xFFC00628	</span><span class="cm">/* Timer 2 Period Register          */</span><span class="cp"></span>
<span class="cp">#define TIMER2_WIDTH           		0xFFC0062C	</span><span class="cm">/* Timer 2 Width Register           */</span><span class="cp"></span>

<span class="cp">#define TIMER_ENABLE			0xFFC00640	</span><span class="cm">/* Timer Enable Register */</span><span class="cp"></span>
<span class="cp">#define TIMER_DISABLE			0xFFC00644	</span><span class="cm">/* Timer Disable Register */</span><span class="cp"></span>
<span class="cp">#define TIMER_STATUS			0xFFC00648	</span><span class="cm">/* Timer Status Register */</span><span class="cp"></span>

<span class="cm">/* General Purpose IO (0xFFC00700 - 0xFFC007FF) */</span>

<span class="cp">#define FIO_FLAG_D	       		0xFFC00700	</span><span class="cm">/* Flag Mask to directly specify state of pins */</span><span class="cp"></span>
<span class="cp">#define FIO_FLAG_C             		0xFFC00704	</span><span class="cm">/* Peripheral Interrupt Flag Register (clear) */</span><span class="cp"></span>
<span class="cp">#define FIO_FLAG_S             		0xFFC00708	</span><span class="cm">/* Peripheral Interrupt Flag Register (set) */</span><span class="cp"></span>
<span class="cp">#define FIO_FLAG_T			0xFFC0070C	</span><span class="cm">/* Flag Mask to directly toggle state of pins */</span><span class="cp"></span>
<span class="cp">#define FIO_MASKA_D            		0xFFC00710	</span><span class="cm">/* Flag Mask Interrupt A Register (set directly) */</span><span class="cp"></span>
<span class="cp">#define FIO_MASKA_C            		0xFFC00714	</span><span class="cm">/* Flag Mask Interrupt A Register (clear) */</span><span class="cp"></span>
<span class="cp">#define FIO_MASKA_S            		0xFFC00718	</span><span class="cm">/* Flag Mask Interrupt A Register (set) */</span><span class="cp"></span>
<span class="cp">#define FIO_MASKA_T            		0xFFC0071C	</span><span class="cm">/* Flag Mask Interrupt A Register (toggle) */</span><span class="cp"></span>
<span class="cp">#define FIO_MASKB_D            		0xFFC00720	</span><span class="cm">/* Flag Mask Interrupt B Register (set directly) */</span><span class="cp"></span>
<span class="cp">#define FIO_MASKB_C            		0xFFC00724	</span><span class="cm">/* Flag Mask Interrupt B Register (clear) */</span><span class="cp"></span>
<span class="cp">#define FIO_MASKB_S            		0xFFC00728	</span><span class="cm">/* Flag Mask Interrupt B Register (set) */</span><span class="cp"></span>
<span class="cp">#define FIO_MASKB_T            		0xFFC0072C	</span><span class="cm">/* Flag Mask Interrupt B Register (toggle) */</span><span class="cp"></span>
<span class="cp">#define FIO_DIR                		0xFFC00730	</span><span class="cm">/* Peripheral Flag Direction Register */</span><span class="cp"></span>
<span class="cp">#define FIO_POLAR              		0xFFC00734	</span><span class="cm">/* Flag Source Polarity Register */</span><span class="cp"></span>
<span class="cp">#define FIO_EDGE               		0xFFC00738	</span><span class="cm">/* Flag Source Sensitivity Register */</span><span class="cp"></span>
<span class="cp">#define FIO_BOTH               		0xFFC0073C	</span><span class="cm">/* Flag Set on BOTH Edges Register */</span><span class="cp"></span>
<span class="cp">#define FIO_INEN					0xFFC00740	</span><span class="cm">/* Flag Input Enable Register  */</span><span class="cp"></span>

<span class="cm">/* SPORT0 Controller (0xFFC00800 - 0xFFC008FF) */</span>
<span class="cp">#define SPORT0_TCR1     	 	0xFFC00800	</span><span class="cm">/* SPORT0 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_TCR2      	 	0xFFC00804	</span><span class="cm">/* SPORT0 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_TCLKDIV        		0xFFC00808	</span><span class="cm">/* SPORT0 Transmit Clock Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT0_TFSDIV          		0xFFC0080C	</span><span class="cm">/* SPORT0 Transmit Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT0_TX	             	0xFFC00810	</span><span class="cm">/* SPORT0 TX Data Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RX	            	0xFFC00818	</span><span class="cm">/* SPORT0 RX Data Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RCR1      	 	0xFFC00820	</span><span class="cm">/* SPORT0 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RCR2      	 	0xFFC00824	</span><span class="cm">/* SPORT0 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RCLKDIV        		0xFFC00828	</span><span class="cm">/* SPORT0 Receive Clock Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RFSDIV          		0xFFC0082C	</span><span class="cm">/* SPORT0 Receive Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT0_STAT            		0xFFC00830	</span><span class="cm">/* SPORT0 Status Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CHNL            		0xFFC00834	</span><span class="cm">/* SPORT0 Current Channel Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MCMC1           		0xFFC00838	</span><span class="cm">/* SPORT0 Multi-Channel Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MCMC2           		0xFFC0083C	</span><span class="cm">/* SPORT0 Multi-Channel Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MTCS0           		0xFFC00840	</span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MTCS1           		0xFFC00844	</span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MTCS2           		0xFFC00848	</span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MTCS3           		0xFFC0084C	</span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 3 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MRCS0           		0xFFC00850	</span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MRCS1           		0xFFC00854	</span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MRCS2           		0xFFC00858	</span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MRCS3           		0xFFC0085C	</span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 3 */</span><span class="cp"></span>

<span class="cm">/* SPORT1 Controller (0xFFC00900 - 0xFFC009FF) */</span>
<span class="cp">#define SPORT1_TCR1     	 	0xFFC00900	</span><span class="cm">/* SPORT1 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_TCR2      	 	0xFFC00904	</span><span class="cm">/* SPORT1 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_TCLKDIV        		0xFFC00908	</span><span class="cm">/* SPORT1 Transmit Clock Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT1_TFSDIV          		0xFFC0090C	</span><span class="cm">/* SPORT1 Transmit Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT1_TX	             	0xFFC00910	</span><span class="cm">/* SPORT1 TX Data Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RX	            	0xFFC00918	</span><span class="cm">/* SPORT1 RX Data Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RCR1      	 	0xFFC00920	</span><span class="cm">/* SPORT1 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RCR2      	 	0xFFC00924	</span><span class="cm">/* SPORT1 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RCLKDIV        		0xFFC00928	</span><span class="cm">/* SPORT1 Receive Clock Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RFSDIV          		0xFFC0092C	</span><span class="cm">/* SPORT1 Receive Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT1_STAT            		0xFFC00930	</span><span class="cm">/* SPORT1 Status Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CHNL            		0xFFC00934	</span><span class="cm">/* SPORT1 Current Channel Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MCMC1           		0xFFC00938	</span><span class="cm">/* SPORT1 Multi-Channel Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MCMC2           		0xFFC0093C	</span><span class="cm">/* SPORT1 Multi-Channel Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MTCS0           		0xFFC00940	</span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MTCS1           		0xFFC00944	</span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MTCS2           		0xFFC00948	</span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MTCS3           		0xFFC0094C	</span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 3 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MRCS0           		0xFFC00950	</span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MRCS1           		0xFFC00954	</span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MRCS2           		0xFFC00958	</span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MRCS3           		0xFFC0095C	</span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 3 */</span><span class="cp"></span>

<span class="cm">/* Asynchronous Memory Controller - External Bus Interface Unit  */</span>
<span class="cp">#define EBIU_AMGCTL			0xFFC00A00	</span><span class="cm">/* Asynchronous Memory Global Control Register */</span><span class="cp"></span>
<span class="cp">#define EBIU_AMBCTL0			0xFFC00A04	</span><span class="cm">/* Asynchronous Memory Bank Control Register 0 */</span><span class="cp"></span>
<span class="cp">#define EBIU_AMBCTL1			0xFFC00A08	</span><span class="cm">/* Asynchronous Memory Bank Control Register 1 */</span><span class="cp"></span>

<span class="cm">/* SDRAM Controller External Bus Interface Unit (0xFFC00A00 - 0xFFC00AFF) */</span>

<span class="cp">#define EBIU_SDGCTL			0xFFC00A10	</span><span class="cm">/* SDRAM Global Control Register */</span><span class="cp"></span>
<span class="cp">#define EBIU_SDBCTL			0xFFC00A14	</span><span class="cm">/* SDRAM Bank Control Register */</span><span class="cp"></span>
<span class="cp">#define EBIU_SDRRC 			0xFFC00A18	</span><span class="cm">/* SDRAM Refresh Rate Control Register */</span><span class="cp"></span>
<span class="cp">#define EBIU_SDSTAT			0xFFC00A1C	</span><span class="cm">/* SDRAM Status Register */</span><span class="cp"></span>

<span class="cm">/* DMA Traffic controls */</span>
<span class="cp">#define DMAC_TC_PER 0xFFC00B0C	</span><span class="cm">/* Traffic Control Periods Register */</span><span class="cp"></span>
<span class="cp">#define DMAC_TC_CNT 0xFFC00B10	</span><span class="cm">/* Traffic Control Current Counts Register */</span><span class="cp"></span>

<span class="cm">/* DMA Controller (0xFFC00C00 - 0xFFC00FFF) */</span>
<span class="cp">#define DMA0_CONFIG		0xFFC00C08	</span><span class="cm">/* DMA Channel 0 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_NEXT_DESC_PTR	0xFFC00C00	</span><span class="cm">/* DMA Channel 0 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_START_ADDR		0xFFC00C04	</span><span class="cm">/* DMA Channel 0 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_X_COUNT		0xFFC00C10	</span><span class="cm">/* DMA Channel 0 X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_Y_COUNT		0xFFC00C18	</span><span class="cm">/* DMA Channel 0 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_X_MODIFY		0xFFC00C14	</span><span class="cm">/* DMA Channel 0 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_Y_MODIFY		0xFFC00C1C	</span><span class="cm">/* DMA Channel 0 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_DESC_PTR	0xFFC00C20	</span><span class="cm">/* DMA Channel 0 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_ADDR		0xFFC00C24	</span><span class="cm">/* DMA Channel 0 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_X_COUNT	0xFFC00C30	</span><span class="cm">/* DMA Channel 0 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_Y_COUNT	0xFFC00C38	</span><span class="cm">/* DMA Channel 0 Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_IRQ_STATUS		0xFFC00C28	</span><span class="cm">/* DMA Channel 0 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_PERIPHERAL_MAP	0xFFC00C2C	</span><span class="cm">/* DMA Channel 0 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA1_CONFIG		0xFFC00C48	</span><span class="cm">/* DMA Channel 1 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_NEXT_DESC_PTR	0xFFC00C40	</span><span class="cm">/* DMA Channel 1 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_START_ADDR		0xFFC00C44	</span><span class="cm">/* DMA Channel 1 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_X_COUNT		0xFFC00C50	</span><span class="cm">/* DMA Channel 1 X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_Y_COUNT		0xFFC00C58	</span><span class="cm">/* DMA Channel 1 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_X_MODIFY		0xFFC00C54	</span><span class="cm">/* DMA Channel 1 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_Y_MODIFY		0xFFC00C5C	</span><span class="cm">/* DMA Channel 1 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_DESC_PTR	0xFFC00C60	</span><span class="cm">/* DMA Channel 1 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_ADDR		0xFFC00C64	</span><span class="cm">/* DMA Channel 1 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_X_COUNT	0xFFC00C70	</span><span class="cm">/* DMA Channel 1 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_Y_COUNT	0xFFC00C78	</span><span class="cm">/* DMA Channel 1 Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_IRQ_STATUS		0xFFC00C68	</span><span class="cm">/* DMA Channel 1 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_PERIPHERAL_MAP	0xFFC00C6C	</span><span class="cm">/* DMA Channel 1 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA2_CONFIG		0xFFC00C88	</span><span class="cm">/* DMA Channel 2 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_NEXT_DESC_PTR	0xFFC00C80	</span><span class="cm">/* DMA Channel 2 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_START_ADDR		0xFFC00C84	</span><span class="cm">/* DMA Channel 2 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_X_COUNT		0xFFC00C90	</span><span class="cm">/* DMA Channel 2 X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_Y_COUNT		0xFFC00C98	</span><span class="cm">/* DMA Channel 2 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_X_MODIFY		0xFFC00C94	</span><span class="cm">/* DMA Channel 2 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_Y_MODIFY		0xFFC00C9C	</span><span class="cm">/* DMA Channel 2 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_DESC_PTR	0xFFC00CA0	</span><span class="cm">/* DMA Channel 2 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_ADDR		0xFFC00CA4	</span><span class="cm">/* DMA Channel 2 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_X_COUNT	0xFFC00CB0	</span><span class="cm">/* DMA Channel 2 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_Y_COUNT	0xFFC00CB8	</span><span class="cm">/* DMA Channel 2 Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_IRQ_STATUS		0xFFC00CA8	</span><span class="cm">/* DMA Channel 2 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_PERIPHERAL_MAP	0xFFC00CAC	</span><span class="cm">/* DMA Channel 2 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA3_CONFIG		0xFFC00CC8	</span><span class="cm">/* DMA Channel 3 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_NEXT_DESC_PTR	0xFFC00CC0	</span><span class="cm">/* DMA Channel 3 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_START_ADDR		0xFFC00CC4	</span><span class="cm">/* DMA Channel 3 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_X_COUNT		0xFFC00CD0	</span><span class="cm">/* DMA Channel 3 X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_Y_COUNT		0xFFC00CD8	</span><span class="cm">/* DMA Channel 3 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_X_MODIFY		0xFFC00CD4	</span><span class="cm">/* DMA Channel 3 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_Y_MODIFY		0xFFC00CDC	</span><span class="cm">/* DMA Channel 3 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_DESC_PTR	0xFFC00CE0	</span><span class="cm">/* DMA Channel 3 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_ADDR		0xFFC00CE4	</span><span class="cm">/* DMA Channel 3 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_X_COUNT	0xFFC00CF0	</span><span class="cm">/* DMA Channel 3 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_Y_COUNT	0xFFC00CF8	</span><span class="cm">/* DMA Channel 3 Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_IRQ_STATUS		0xFFC00CE8	</span><span class="cm">/* DMA Channel 3 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_PERIPHERAL_MAP	0xFFC00CEC	</span><span class="cm">/* DMA Channel 3 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA4_CONFIG		0xFFC00D08	</span><span class="cm">/* DMA Channel 4 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_NEXT_DESC_PTR	0xFFC00D00	</span><span class="cm">/* DMA Channel 4 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_START_ADDR		0xFFC00D04	</span><span class="cm">/* DMA Channel 4 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_X_COUNT		0xFFC00D10	</span><span class="cm">/* DMA Channel 4 X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_Y_COUNT		0xFFC00D18	</span><span class="cm">/* DMA Channel 4 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_X_MODIFY		0xFFC00D14	</span><span class="cm">/* DMA Channel 4 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_Y_MODIFY		0xFFC00D1C	</span><span class="cm">/* DMA Channel 4 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_DESC_PTR	0xFFC00D20	</span><span class="cm">/* DMA Channel 4 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_ADDR		0xFFC00D24	</span><span class="cm">/* DMA Channel 4 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_X_COUNT	0xFFC00D30	</span><span class="cm">/* DMA Channel 4 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_Y_COUNT	0xFFC00D38	</span><span class="cm">/* DMA Channel 4 Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_IRQ_STATUS		0xFFC00D28	</span><span class="cm">/* DMA Channel 4 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_PERIPHERAL_MAP	0xFFC00D2C	</span><span class="cm">/* DMA Channel 4 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA5_CONFIG		0xFFC00D48	</span><span class="cm">/* DMA Channel 5 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_NEXT_DESC_PTR	0xFFC00D40	</span><span class="cm">/* DMA Channel 5 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_START_ADDR		0xFFC00D44	</span><span class="cm">/* DMA Channel 5 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_X_COUNT		0xFFC00D50	</span><span class="cm">/* DMA Channel 5 X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_Y_COUNT		0xFFC00D58	</span><span class="cm">/* DMA Channel 5 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_X_MODIFY		0xFFC00D54	</span><span class="cm">/* DMA Channel 5 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_Y_MODIFY		0xFFC00D5C	</span><span class="cm">/* DMA Channel 5 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_DESC_PTR	0xFFC00D60	</span><span class="cm">/* DMA Channel 5 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_ADDR		0xFFC00D64	</span><span class="cm">/* DMA Channel 5 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_X_COUNT	0xFFC00D70	</span><span class="cm">/* DMA Channel 5 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_Y_COUNT	0xFFC00D78	</span><span class="cm">/* DMA Channel 5 Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_IRQ_STATUS		0xFFC00D68	</span><span class="cm">/* DMA Channel 5 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_PERIPHERAL_MAP	0xFFC00D6C	</span><span class="cm">/* DMA Channel 5 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA6_CONFIG		0xFFC00D88	</span><span class="cm">/* DMA Channel 6 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_NEXT_DESC_PTR	0xFFC00D80	</span><span class="cm">/* DMA Channel 6 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_START_ADDR		0xFFC00D84	</span><span class="cm">/* DMA Channel 6 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_X_COUNT		0xFFC00D90	</span><span class="cm">/* DMA Channel 6 X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_Y_COUNT		0xFFC00D98	</span><span class="cm">/* DMA Channel 6 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_X_MODIFY		0xFFC00D94	</span><span class="cm">/* DMA Channel 6 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_Y_MODIFY		0xFFC00D9C	</span><span class="cm">/* DMA Channel 6 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_DESC_PTR	0xFFC00DA0	</span><span class="cm">/* DMA Channel 6 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_ADDR		0xFFC00DA4	</span><span class="cm">/* DMA Channel 6 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_X_COUNT	0xFFC00DB0	</span><span class="cm">/* DMA Channel 6 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_Y_COUNT	0xFFC00DB8	</span><span class="cm">/* DMA Channel 6 Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_IRQ_STATUS		0xFFC00DA8	</span><span class="cm">/* DMA Channel 6 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_PERIPHERAL_MAP	0xFFC00DAC	</span><span class="cm">/* DMA Channel 6 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA7_CONFIG		0xFFC00DC8	</span><span class="cm">/* DMA Channel 7 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_NEXT_DESC_PTR	0xFFC00DC0	</span><span class="cm">/* DMA Channel 7 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_START_ADDR		0xFFC00DC4	</span><span class="cm">/* DMA Channel 7 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_X_COUNT		0xFFC00DD0	</span><span class="cm">/* DMA Channel 7 X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_Y_COUNT		0xFFC00DD8	</span><span class="cm">/* DMA Channel 7 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_X_MODIFY		0xFFC00DD4	</span><span class="cm">/* DMA Channel 7 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_Y_MODIFY		0xFFC00DDC	</span><span class="cm">/* DMA Channel 7 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_DESC_PTR	0xFFC00DE0	</span><span class="cm">/* DMA Channel 7 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_ADDR		0xFFC00DE4	</span><span class="cm">/* DMA Channel 7 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_X_COUNT	0xFFC00DF0	</span><span class="cm">/* DMA Channel 7 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_Y_COUNT	0xFFC00DF8	</span><span class="cm">/* DMA Channel 7 Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_IRQ_STATUS		0xFFC00DE8	</span><span class="cm">/* DMA Channel 7 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_PERIPHERAL_MAP	0xFFC00DEC	</span><span class="cm">/* DMA Channel 7 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define MDMA_D1_CONFIG		0xFFC00E88	</span><span class="cm">/* MemDMA Stream 1 Destination Configuration Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_NEXT_DESC_PTR	0xFFC00E80	</span><span class="cm">/* MemDMA Stream 1 Destination Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_START_ADDR	0xFFC00E84	</span><span class="cm">/* MemDMA Stream 1 Destination Start Address Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_X_COUNT		0xFFC00E90	</span><span class="cm">/* MemDMA Stream 1 Destination X Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_Y_COUNT		0xFFC00E98	</span><span class="cm">/* MemDMA Stream 1 Destination Y Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_X_MODIFY	0xFFC00E94	</span><span class="cm">/* MemDMA Stream 1 Destination X Modify Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_Y_MODIFY	0xFFC00E9C	</span><span class="cm">/* MemDMA Stream 1 Destination Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CURR_DESC_PTR	0xFFC00EA0	</span><span class="cm">/* MemDMA Stream 1 Destination Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CURR_ADDR	0xFFC00EA4	</span><span class="cm">/* MemDMA Stream 1 Destination Current Address Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CURR_X_COUNT	0xFFC00EB0	</span><span class="cm">/* MemDMA Stream 1 Destination Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CURR_Y_COUNT	0xFFC00EB8	</span><span class="cm">/* MemDMA Stream 1 Destination Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_IRQ_STATUS	0xFFC00EA8	</span><span class="cm">/* MemDMA Stream 1 Destination Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_PERIPHERAL_MAP	0xFFC00EAC	</span><span class="cm">/* MemDMA Stream 1 Destination Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define MDMA_S1_CONFIG		0xFFC00EC8	</span><span class="cm">/* MemDMA Stream 1 Source Configuration Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_NEXT_DESC_PTR	0xFFC00EC0	</span><span class="cm">/* MemDMA Stream 1 Source Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_START_ADDR	0xFFC00EC4	</span><span class="cm">/* MemDMA Stream 1 Source Start Address Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_X_COUNT		0xFFC00ED0	</span><span class="cm">/* MemDMA Stream 1 Source X Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_Y_COUNT		0xFFC00ED8	</span><span class="cm">/* MemDMA Stream 1 Source Y Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_X_MODIFY	0xFFC00ED4	</span><span class="cm">/* MemDMA Stream 1 Source X Modify Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_Y_MODIFY	0xFFC00EDC	</span><span class="cm">/* MemDMA Stream 1 Source Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CURR_DESC_PTR	0xFFC00EE0	</span><span class="cm">/* MemDMA Stream 1 Source Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CURR_ADDR	0xFFC00EE4	</span><span class="cm">/* MemDMA Stream 1 Source Current Address Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CURR_X_COUNT	0xFFC00EF0	</span><span class="cm">/* MemDMA Stream 1 Source Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CURR_Y_COUNT	0xFFC00EF8	</span><span class="cm">/* MemDMA Stream 1 Source Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_IRQ_STATUS	0xFFC00EE8	</span><span class="cm">/* MemDMA Stream 1 Source Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_PERIPHERAL_MAP	0xFFC00EEC	</span><span class="cm">/* MemDMA Stream 1 Source Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define MDMA_D0_CONFIG		0xFFC00E08	</span><span class="cm">/* MemDMA Stream 0 Destination Configuration Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_NEXT_DESC_PTR	0xFFC00E00	</span><span class="cm">/* MemDMA Stream 0 Destination Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_START_ADDR	0xFFC00E04	</span><span class="cm">/* MemDMA Stream 0 Destination Start Address Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_X_COUNT		0xFFC00E10	</span><span class="cm">/* MemDMA Stream 0 Destination X Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_Y_COUNT		0xFFC00E18	</span><span class="cm">/* MemDMA Stream 0 Destination Y Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_X_MODIFY	0xFFC00E14	</span><span class="cm">/* MemDMA Stream 0 Destination X Modify Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_Y_MODIFY	0xFFC00E1C	</span><span class="cm">/* MemDMA Stream 0 Destination Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CURR_DESC_PTR	0xFFC00E20	</span><span class="cm">/* MemDMA Stream 0 Destination Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CURR_ADDR	0xFFC00E24	</span><span class="cm">/* MemDMA Stream 0 Destination Current Address Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CURR_X_COUNT	0xFFC00E30	</span><span class="cm">/* MemDMA Stream 0 Destination Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CURR_Y_COUNT	0xFFC00E38	</span><span class="cm">/* MemDMA Stream 0 Destination Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_IRQ_STATUS	0xFFC00E28	</span><span class="cm">/* MemDMA Stream 0 Destination Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_PERIPHERAL_MAP	0xFFC00E2C	</span><span class="cm">/* MemDMA Stream 0 Destination Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define MDMA_S0_CONFIG		0xFFC00E48	</span><span class="cm">/* MemDMA Stream 0 Source Configuration Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_NEXT_DESC_PTR	0xFFC00E40	</span><span class="cm">/* MemDMA Stream 0 Source Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_START_ADDR	0xFFC00E44	</span><span class="cm">/* MemDMA Stream 0 Source Start Address Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_X_COUNT		0xFFC00E50	</span><span class="cm">/* MemDMA Stream 0 Source X Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_Y_COUNT		0xFFC00E58	</span><span class="cm">/* MemDMA Stream 0 Source Y Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_X_MODIFY	0xFFC00E54	</span><span class="cm">/* MemDMA Stream 0 Source X Modify Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_Y_MODIFY	0xFFC00E5C	</span><span class="cm">/* MemDMA Stream 0 Source Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CURR_DESC_PTR	0xFFC00E60	</span><span class="cm">/* MemDMA Stream 0 Source Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CURR_ADDR	0xFFC00E64	</span><span class="cm">/* MemDMA Stream 0 Source Current Address Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CURR_X_COUNT	0xFFC00E70	</span><span class="cm">/* MemDMA Stream 0 Source Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CURR_Y_COUNT	0xFFC00E78	</span><span class="cm">/* MemDMA Stream 0 Source Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_IRQ_STATUS	0xFFC00E68	</span><span class="cm">/* MemDMA Stream 0 Source Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_PERIPHERAL_MAP	0xFFC00E6C	</span><span class="cm">/* MemDMA Stream 0 Source Peripheral Map Register */</span><span class="cp"></span>

<span class="cm">/* Parallel Peripheral Interface (PPI) (0xFFC01000 - 0xFFC010FF) */</span>

<span class="cp">#define PPI_CONTROL			0xFFC01000	</span><span class="cm">/* PPI Control Register */</span><span class="cp"></span>
<span class="cp">#define PPI_STATUS			0xFFC01004	</span><span class="cm">/* PPI Status Register */</span><span class="cp"></span>
<span class="cp">#define PPI_COUNT			0xFFC01008	</span><span class="cm">/* PPI Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define PPI_DELAY			0xFFC0100C	</span><span class="cm">/* PPI Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define PPI_FRAME			0xFFC01010	</span><span class="cm">/* PPI Frame Length Register */</span><span class="cp"></span>

<span class="cm">/*********************************************************************************** */</span>
<span class="cm">/* System MMR Register Bits */</span>
<span class="cm">/******************************************************************************* */</span>

<span class="cm">/* CHIPID Masks */</span>
<span class="cp">#define CHIPID_VERSION         0xF0000000</span>
<span class="cp">#define CHIPID_FAMILY          0x0FFFF000</span>
<span class="cp">#define CHIPID_MANUFACTURE     0x00000FFE</span>

<span class="cm">/* SWRST Mask */</span>
<span class="cp">#define SYSTEM_RESET	0x0007	</span><span class="cm">/* Initiates A System Software Reset			*/</span><span class="cp"></span>
<span class="cp">#define	DOUBLE_FAULT	0x0008	</span><span class="cm">/* Core Double Fault Causes Reset				*/</span><span class="cp"></span>
<span class="cp">#define RESET_DOUBLE	0x2000	</span><span class="cm">/* SW Reset Generated By Core Double-Fault		*/</span><span class="cp"></span>
<span class="cp">#define RESET_WDOG	0x4000	</span><span class="cm">/* SW Reset Generated By Watchdog Timer			*/</span><span class="cp"></span>
<span class="cp">#define RESET_SOFTWARE	0x8000	</span><span class="cm">/* SW Reset Occurred Since Last Read Of SWRST	*/</span><span class="cp"></span>

<span class="cm">/* SYSCR Masks																				*/</span>
<span class="cp">#define BMODE			0x0006	</span><span class="cm">/* Boot Mode - Latched During HW Reset From Mode Pins	*/</span><span class="cp"></span>
<span class="cp">#define	NOBOOT			0x0010	</span><span class="cm">/* Execute From L1 or ASYNC Bank 0 When BMODE = 0		*/</span><span class="cp"></span>

<span class="cm">/* *************  SYSTEM INTERRUPT CONTROLLER MASKS ***************** */</span>

    <span class="cm">/* SIC_IAR0 Masks */</span>

<span class="cp">#define P0_IVG(x)    ((x)-7)	</span><span class="cm">/* Peripheral #0 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P1_IVG(x)    ((x)-7) &lt;&lt; 0x4	</span><span class="cm">/* Peripheral #1 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P2_IVG(x)    ((x)-7) &lt;&lt; 0x8	</span><span class="cm">/* Peripheral #2 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P3_IVG(x)    ((x)-7) &lt;&lt; 0xC	</span><span class="cm">/* Peripheral #3 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P4_IVG(x)    ((x)-7) &lt;&lt; 0x10	</span><span class="cm">/* Peripheral #4 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P5_IVG(x)    ((x)-7) &lt;&lt; 0x14	</span><span class="cm">/* Peripheral #5 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P6_IVG(x)    ((x)-7) &lt;&lt; 0x18	</span><span class="cm">/* Peripheral #6 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P7_IVG(x)    ((x)-7) &lt;&lt; 0x1C	</span><span class="cm">/* Peripheral #7 assigned IVG #x  */</span><span class="cp"></span>

<span class="cm">/* SIC_IAR1 Masks */</span>

<span class="cp">#define P8_IVG(x)     ((x)-7)	</span><span class="cm">/* Peripheral #8 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P9_IVG(x)     ((x)-7) &lt;&lt; 0x4	</span><span class="cm">/* Peripheral #9 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P10_IVG(x)    ((x)-7) &lt;&lt; 0x8	</span><span class="cm">/* Peripheral #10 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P11_IVG(x)    ((x)-7) &lt;&lt; 0xC	</span><span class="cm">/* Peripheral #11 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P12_IVG(x)    ((x)-7) &lt;&lt; 0x10	</span><span class="cm">/* Peripheral #12 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P13_IVG(x)    ((x)-7) &lt;&lt; 0x14	</span><span class="cm">/* Peripheral #13 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P14_IVG(x)    ((x)-7) &lt;&lt; 0x18	</span><span class="cm">/* Peripheral #14 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P15_IVG(x)    ((x)-7) &lt;&lt; 0x1C	</span><span class="cm">/* Peripheral #15 assigned IVG #x  */</span><span class="cp"></span>

<span class="cm">/* SIC_IAR2 Masks */</span>
<span class="cp">#define P16_IVG(x)    ((x)-7)	</span><span class="cm">/* Peripheral #16 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P17_IVG(x)    ((x)-7) &lt;&lt; 0x4	</span><span class="cm">/* Peripheral #17 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P18_IVG(x)    ((x)-7) &lt;&lt; 0x8	</span><span class="cm">/* Peripheral #18 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P19_IVG(x)    ((x)-7) &lt;&lt; 0xC	</span><span class="cm">/* Peripheral #19 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P20_IVG(x)    ((x)-7) &lt;&lt; 0x10	</span><span class="cm">/* Peripheral #20 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P21_IVG(x)    ((x)-7) &lt;&lt; 0x14	</span><span class="cm">/* Peripheral #21 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P22_IVG(x)    ((x)-7) &lt;&lt; 0x18	</span><span class="cm">/* Peripheral #22 assigned IVG #x  */</span><span class="cp"></span>
<span class="cp">#define P23_IVG(x)    ((x)-7) &lt;&lt; 0x1C	</span><span class="cm">/* Peripheral #23 assigned IVG #x  */</span><span class="cp"></span>

<span class="cm">/* SIC_IMASK Masks */</span>
<span class="cp">#define SIC_UNMASK_ALL         0x00000000	</span><span class="cm">/* Unmask all peripheral interrupts */</span><span class="cp"></span>
<span class="cp">#define SIC_MASK_ALL           0xFFFFFFFF	</span><span class="cm">/* Mask all peripheral interrupts */</span><span class="cp"></span>
<span class="cp">#define SIC_MASK(x)	       (1 &lt;&lt; (x))	</span><span class="cm">/* Mask Peripheral #x interrupt */</span><span class="cp"></span>
<span class="cp">#define SIC_UNMASK(x) (0xFFFFFFFF ^ (1 &lt;&lt; (x)))	</span><span class="cm">/* Unmask Peripheral #x interrupt */</span><span class="cp"></span>

<span class="cm">/* SIC_IWR Masks */</span>
<span class="cp">#define IWR_DISABLE_ALL        0x00000000	</span><span class="cm">/* Wakeup Disable all peripherals */</span><span class="cp"></span>
<span class="cp">#define IWR_ENABLE_ALL         0xFFFFFFFF	</span><span class="cm">/* Wakeup Enable all peripherals */</span><span class="cp"></span>
<span class="cp">#define IWR_ENABLE(x)	       (1 &lt;&lt; (x))	</span><span class="cm">/* Wakeup Enable Peripheral #x */</span><span class="cp"></span>
<span class="cp">#define IWR_DISABLE(x) (0xFFFFFFFF ^ (1 &lt;&lt; (x)))	</span><span class="cm">/* Wakeup Disable Peripheral #x */</span><span class="cp"></span>

<span class="cm">/*  *********  PARALLEL PERIPHERAL INTERFACE (PPI) MASKS ****************   */</span>

<span class="cm">/*  PPI_CONTROL Masks         */</span>
<span class="cp">#define PORT_EN              0x00000001	</span><span class="cm">/* PPI Port Enable  */</span><span class="cp"></span>
<span class="cp">#define PORT_DIR             0x00000002	</span><span class="cm">/* PPI Port Direction       */</span><span class="cp"></span>
<span class="cp">#define XFR_TYPE             0x0000000C	</span><span class="cm">/* PPI Transfer Type  */</span><span class="cp"></span>
<span class="cp">#define PORT_CFG             0x00000030	</span><span class="cm">/* PPI Port Configuration */</span><span class="cp"></span>
<span class="cp">#define FLD_SEL              0x00000040	</span><span class="cm">/* PPI Active Field Select */</span><span class="cp"></span>
<span class="cp">#define PACK_EN              0x00000080	</span><span class="cm">/* PPI Packing Mode */</span><span class="cp"></span>
<span class="cp">#define DMA32                0x00000100	</span><span class="cm">/* PPI 32-bit DMA Enable */</span><span class="cp"></span>
<span class="cp">#define SKIP_EN              0x00000200	</span><span class="cm">/* PPI Skip Element Enable */</span><span class="cp"></span>
<span class="cp">#define SKIP_EO              0x00000400	</span><span class="cm">/* PPI Skip Even/Odd Elements */</span><span class="cp"></span>
<span class="cp">#define DLENGTH              0x00003800	</span><span class="cm">/* PPI Data Length  */</span><span class="cp"></span>
<span class="cp">#define DLEN_8			0x0000	</span><span class="cm">/* Data Length = 8 Bits                         */</span><span class="cp"></span>
<span class="cp">#define DLEN_10			0x0800	</span><span class="cm">/* Data Length = 10 Bits                        */</span><span class="cp"></span>
<span class="cp">#define DLEN_11			0x1000	</span><span class="cm">/* Data Length = 11 Bits                        */</span><span class="cp"></span>
<span class="cp">#define DLEN_12			0x1800	</span><span class="cm">/* Data Length = 12 Bits                        */</span><span class="cp"></span>
<span class="cp">#define DLEN_13			0x2000	</span><span class="cm">/* Data Length = 13 Bits                        */</span><span class="cp"></span>
<span class="cp">#define DLEN_14			0x2800	</span><span class="cm">/* Data Length = 14 Bits                        */</span><span class="cp"></span>
<span class="cp">#define DLEN_15			0x3000	</span><span class="cm">/* Data Length = 15 Bits                        */</span><span class="cp"></span>
<span class="cp">#define DLEN_16			0x3800	</span><span class="cm">/* Data Length = 16 Bits                        */</span><span class="cp"></span>
<span class="cp">#define DLEN(x)	(((x-9) &amp; 0x07) &lt;&lt; 11)	</span><span class="cm">/* PPI Data Length (only works for x=10--&gt;x=16) */</span><span class="cp"></span>
<span class="cp">#define POL                  0x0000C000	</span><span class="cm">/* PPI Signal Polarities       */</span><span class="cp"></span>
<span class="cp">#define POLC		0x4000		</span><span class="cm">/* PPI Clock Polarity				*/</span><span class="cp"></span>
<span class="cp">#define POLS		0x8000		</span><span class="cm">/* PPI Frame Sync Polarity			*/</span><span class="cp"></span>

<span class="cm">/* PPI_STATUS Masks                                          */</span>
<span class="cp">#define FLD	             0x00000400	</span><span class="cm">/* Field Indicator   */</span><span class="cp"></span>
<span class="cp">#define FT_ERR	             0x00000800	</span><span class="cm">/* Frame Track Error */</span><span class="cp"></span>
<span class="cp">#define OVR	             0x00001000	</span><span class="cm">/* FIFO Overflow Error */</span><span class="cp"></span>
<span class="cp">#define UNDR	             0x00002000	</span><span class="cm">/* FIFO Underrun Error */</span><span class="cp"></span>
<span class="cp">#define ERR_DET	      	     0x00004000	</span><span class="cm">/* Error Detected Indicator */</span><span class="cp"></span>
<span class="cp">#define ERR_NCOR	     0x00008000	</span><span class="cm">/* Error Not Corrected Indicator */</span><span class="cp"></span>

<span class="cm">/* **********  DMA CONTROLLER MASKS  *********************8 */</span>

<span class="cm">/* DMAx_PERIPHERAL_MAP, MDMA_yy_PERIPHERAL_MAP Masks */</span>

<span class="cp">#define CTYPE	            0x00000040	</span><span class="cm">/* DMA Channel Type Indicator */</span><span class="cp"></span>
<span class="cp">#define CTYPE_P             6	</span><span class="cm">/* DMA Channel Type Indicator BIT POSITION */</span><span class="cp"></span>
<span class="cp">#define PCAP8	            0x00000080	</span><span class="cm">/* DMA 8-bit Operation Indicator   */</span><span class="cp"></span>
<span class="cp">#define PCAP16	            0x00000100	</span><span class="cm">/* DMA 16-bit Operation Indicator */</span><span class="cp"></span>
<span class="cp">#define PCAP32	            0x00000200	</span><span class="cm">/* DMA 32-bit Operation Indicator */</span><span class="cp"></span>
<span class="cp">#define PCAPWR	            0x00000400	</span><span class="cm">/* DMA Write Operation Indicator */</span><span class="cp"></span>
<span class="cp">#define PCAPRD	            0x00000800	</span><span class="cm">/* DMA Read Operation Indicator */</span><span class="cp"></span>
<span class="cp">#define PMAP	            0x00007000	</span><span class="cm">/* DMA Peripheral Map Field */</span><span class="cp"></span>

<span class="cp">#define PMAP_PPI		0x0000	</span><span class="cm">/* PMAP PPI Port DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_SPORT0RX		0x1000	</span><span class="cm">/* PMAP SPORT0 Receive DMA */</span><span class="cp"></span>
<span class="cp">#define PMAP_SPORT0TX		0x2000	</span><span class="cm">/* PMAP SPORT0 Transmit DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_SPORT1RX		0x3000	</span><span class="cm">/* PMAP SPORT1 Receive DMA */</span><span class="cp"></span>
<span class="cp">#define PMAP_SPORT1TX		0x4000	</span><span class="cm">/* PMAP SPORT1 Transmit DMA */</span><span class="cp"></span>
<span class="cp">#define PMAP_SPI		0x5000	</span><span class="cm">/* PMAP SPI DMA */</span><span class="cp"></span>
<span class="cp">#define PMAP_UARTRX		0x6000	</span><span class="cm">/* PMAP UART Receive DMA */</span><span class="cp"></span>
<span class="cp">#define PMAP_UARTTX		0x7000	</span><span class="cm">/* PMAP UART Transmit DMA */</span><span class="cp"></span>

<span class="cm">/*  *************  GENERAL PURPOSE TIMER MASKS  ******************** */</span>

<span class="cm">/* PWM Timer bit definitions */</span>

<span class="cm">/* TIMER_ENABLE Register */</span>
<span class="cp">#define TIMEN0	0x0001</span>
<span class="cp">#define TIMEN1	0x0002</span>
<span class="cp">#define TIMEN2	0x0004</span>

<span class="cp">#define TIMEN0_P	0x00</span>
<span class="cp">#define TIMEN1_P	0x01</span>
<span class="cp">#define TIMEN2_P	0x02</span>

<span class="cm">/* TIMER_DISABLE Register */</span>
<span class="cp">#define TIMDIS0	0x0001</span>
<span class="cp">#define TIMDIS1	0x0002</span>
<span class="cp">#define TIMDIS2	0x0004</span>

<span class="cp">#define TIMDIS0_P	0x00</span>
<span class="cp">#define TIMDIS1_P	0x01</span>
<span class="cp">#define TIMDIS2_P	0x02</span>

<span class="cm">/* TIMER_STATUS Register */</span>
<span class="cp">#define TIMIL0		0x0001</span>
<span class="cp">#define TIMIL1		0x0002</span>
<span class="cp">#define TIMIL2		0x0004</span>
<span class="cp">#define TOVF_ERR0		0x0010	</span><span class="cm">/* Timer 0 Counter Overflow		*/</span><span class="cp"></span>
<span class="cp">#define TOVF_ERR1		0x0020	</span><span class="cm">/* Timer 1 Counter Overflow		*/</span><span class="cp"></span>
<span class="cp">#define TOVF_ERR2		0x0040	</span><span class="cm">/* Timer 2 Counter Overflow		*/</span><span class="cp"></span>
<span class="cp">#define TRUN0		0x1000</span>
<span class="cp">#define TRUN1		0x2000</span>
<span class="cp">#define TRUN2		0x4000</span>

<span class="cp">#define TIMIL0_P	0x00</span>
<span class="cp">#define TIMIL1_P	0x01</span>
<span class="cp">#define TIMIL2_P	0x02</span>
<span class="cp">#define TOVF_ERR0_P		0x04</span>
<span class="cp">#define TOVF_ERR1_P		0x05</span>
<span class="cp">#define TOVF_ERR2_P		0x06</span>
<span class="cp">#define TRUN0_P		0x0C</span>
<span class="cp">#define TRUN1_P		0x0D</span>
<span class="cp">#define TRUN2_P		0x0E</span>

<span class="cm">/* Alternate Deprecated Macros Provided For Backwards Code Compatibility */</span>
<span class="cp">#define TOVL_ERR0 		TOVF_ERR0</span>
<span class="cp">#define TOVL_ERR1 		TOVF_ERR1</span>
<span class="cp">#define TOVL_ERR2 		TOVF_ERR2</span>
<span class="cp">#define TOVL_ERR0_P		TOVF_ERR0_P</span>
<span class="cp">#define TOVL_ERR1_P 		TOVF_ERR1_P</span>
<span class="cp">#define TOVL_ERR2_P 		TOVF_ERR2_P</span>

<span class="cm">/* TIMERx_CONFIG Registers */</span>
<span class="cp">#define PWM_OUT		0x0001</span>
<span class="cp">#define WDTH_CAP	0x0002</span>
<span class="cp">#define EXT_CLK		0x0003</span>
<span class="cp">#define PULSE_HI	0x0004</span>
<span class="cp">#define PERIOD_CNT	0x0008</span>
<span class="cp">#define IRQ_ENA		0x0010</span>
<span class="cp">#define TIN_SEL		0x0020</span>
<span class="cp">#define OUT_DIS		0x0040</span>
<span class="cp">#define CLK_SEL		0x0080</span>
<span class="cp">#define TOGGLE_HI	0x0100</span>
<span class="cp">#define EMU_RUN		0x0200</span>
<span class="cp">#define ERR_TYP(x)	((x &amp; 0x03) &lt;&lt; 14)</span>

<span class="cp">#define TMODE_P0		0x00</span>
<span class="cp">#define TMODE_P1		0x01</span>
<span class="cp">#define PULSE_HI_P		0x02</span>
<span class="cp">#define PERIOD_CNT_P		0x03</span>
<span class="cp">#define IRQ_ENA_P		0x04</span>
<span class="cp">#define TIN_SEL_P		0x05</span>
<span class="cp">#define OUT_DIS_P		0x06</span>
<span class="cp">#define CLK_SEL_P		0x07</span>
<span class="cp">#define TOGGLE_HI_P		0x08</span>
<span class="cp">#define EMU_RUN_P		0x09</span>
<span class="cp">#define ERR_TYP_P0		0x0E</span>
<span class="cp">#define ERR_TYP_P1		0x0F</span>

<span class="cm">/* *********************  ASYNCHRONOUS MEMORY CONTROLLER MASKS  ************* */</span>

<span class="cm">/* AMGCTL Masks */</span>
<span class="cp">#define AMCKEN			0x00000001	</span><span class="cm">/* Enable CLKOUT */</span><span class="cp"></span>
<span class="cp">#define	AMBEN_NONE		0x00000000	</span><span class="cm">/* All Banks Disabled								*/</span><span class="cp"></span>
<span class="cp">#define AMBEN_B0		0x00000002	</span><span class="cm">/* Enable Asynchronous Memory Bank 0 only */</span><span class="cp"></span>
<span class="cp">#define AMBEN_B0_B1		0x00000004	</span><span class="cm">/* Enable Asynchronous Memory Banks 0 &amp; 1 only */</span><span class="cp"></span>
<span class="cp">#define AMBEN_B0_B1_B2		0x00000006	</span><span class="cm">/* Enable Asynchronous Memory Banks 0, 1, and 2 */</span><span class="cp"></span>
<span class="cp">#define AMBEN_ALL		0x00000008	</span><span class="cm">/* Enable Asynchronous Memory Banks (all) 0, 1, 2, and 3 */</span><span class="cp"></span>

<span class="cm">/* AMGCTL Bit Positions */</span>
<span class="cp">#define AMCKEN_P		0x00000000	</span><span class="cm">/* Enable CLKOUT */</span><span class="cp"></span>
<span class="cp">#define AMBEN_P0		0x00000001	</span><span class="cm">/* Asynchronous Memory Enable, 000 - banks 0-3 disabled, 001 - Bank 0 enabled */</span><span class="cp"></span>
<span class="cp">#define AMBEN_P1		0x00000002	</span><span class="cm">/* Asynchronous Memory Enable, 010 - banks 0&amp;1 enabled,  011 - banks 0-3 enabled */</span><span class="cp"></span>
<span class="cp">#define AMBEN_P2		0x00000003	</span><span class="cm">/* Asynchronous Memory Enable, 1xx - All banks (bank 0, 1, 2, and 3) enabled */</span><span class="cp"></span>

<span class="cm">/* AMBCTL0 Masks */</span>
<span class="cp">#define B0RDYEN	0x00000001	</span><span class="cm">/* Bank 0 RDY Enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define B0RDYPOL 0x00000002	</span><span class="cm">/* Bank 0 RDY Active high, 0=active low, 1=active high */</span><span class="cp"></span>
<span class="cp">#define B0TT_1	0x00000004	</span><span class="cm">/* Bank 0 Transition Time from Read to Write = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B0TT_2	0x00000008	</span><span class="cm">/* Bank 0 Transition Time from Read to Write = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B0TT_3	0x0000000C	</span><span class="cm">/* Bank 0 Transition Time from Read to Write = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B0TT_4	0x00000000	</span><span class="cm">/* Bank 0 Transition Time from Read to Write = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B0ST_1	0x00000010	</span><span class="cm">/* Bank 0 Setup Time from AOE asserted to Read/Write asserted=1 cycle */</span><span class="cp"></span>
<span class="cp">#define B0ST_2	0x00000020	</span><span class="cm">/* Bank 0 Setup Time from AOE asserted to Read/Write asserted=2 cycles */</span><span class="cp"></span>
<span class="cp">#define B0ST_3	0x00000030	</span><span class="cm">/* Bank 0 Setup Time from AOE asserted to Read/Write asserted=3 cycles */</span><span class="cp"></span>
<span class="cp">#define B0ST_4	0x00000000	</span><span class="cm">/* Bank 0 Setup Time from AOE asserted to Read/Write asserted=4 cycles */</span><span class="cp"></span>
<span class="cp">#define B0HT_1	0x00000040	</span><span class="cm">/* Bank 0 Hold Time from Read/Write deasserted to AOE deasserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B0HT_2	0x00000080	</span><span class="cm">/* Bank 0 Hold Time from Read/Write deasserted to AOE deasserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B0HT_3	0x000000C0	</span><span class="cm">/* Bank 0 Hold Time from Read/Write deasserted to AOE deasserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B0HT_0	0x00000000	</span><span class="cm">/* Bank 0 Hold Time from Read/Write deasserted to AOE deasserted = 0 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_1			0x00000100	</span><span class="cm">/* Bank 0 Read Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B0RAT_2			0x00000200	</span><span class="cm">/* Bank 0 Read Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_3			0x00000300	</span><span class="cm">/* Bank 0 Read Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_4			0x00000400	</span><span class="cm">/* Bank 0 Read Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_5			0x00000500	</span><span class="cm">/* Bank 0 Read Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_6			0x00000600	</span><span class="cm">/* Bank 0 Read Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_7			0x00000700	</span><span class="cm">/* Bank 0 Read Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_8			0x00000800	</span><span class="cm">/* Bank 0 Read Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_9			0x00000900	</span><span class="cm">/* Bank 0 Read Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_10		0x00000A00	</span><span class="cm">/* Bank 0 Read Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_11		0x00000B00	</span><span class="cm">/* Bank 0 Read Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_12		0x00000C00	</span><span class="cm">/* Bank 0 Read Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_13		0x00000D00	</span><span class="cm">/* Bank 0 Read Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_14		0x00000E00	</span><span class="cm">/* Bank 0 Read Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_15		0x00000F00	</span><span class="cm">/* Bank 0 Read Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_1			0x00001000	</span><span class="cm">/* Bank 0 Write Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B0WAT_2			0x00002000	</span><span class="cm">/* Bank 0 Write Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_3			0x00003000	</span><span class="cm">/* Bank 0 Write Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_4			0x00004000	</span><span class="cm">/* Bank 0 Write Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_5			0x00005000	</span><span class="cm">/* Bank 0 Write Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_6			0x00006000	</span><span class="cm">/* Bank 0 Write Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_7			0x00007000	</span><span class="cm">/* Bank 0 Write Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_8			0x00008000	</span><span class="cm">/* Bank 0 Write Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_9			0x00009000	</span><span class="cm">/* Bank 0 Write Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_10		0x0000A000	</span><span class="cm">/* Bank 0 Write Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_11		0x0000B000	</span><span class="cm">/* Bank 0 Write Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_12		0x0000C000	</span><span class="cm">/* Bank 0 Write Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_13		0x0000D000	</span><span class="cm">/* Bank 0 Write Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_14		0x0000E000	</span><span class="cm">/* Bank 0 Write Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_15		0x0000F000	</span><span class="cm">/* Bank 0 Write Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RDYEN			0x00010000	</span><span class="cm">/* Bank 1 RDY enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define B1RDYPOL		0x00020000	</span><span class="cm">/* Bank 1 RDY Active high, 0=active low, 1=active high */</span><span class="cp"></span>
<span class="cp">#define B1TT_1			0x00040000	</span><span class="cm">/* Bank 1 Transition Time from Read to Write = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B1TT_2			0x00080000	</span><span class="cm">/* Bank 1 Transition Time from Read to Write = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B1TT_3			0x000C0000	</span><span class="cm">/* Bank 1 Transition Time from Read to Write = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B1TT_4			0x00000000	</span><span class="cm">/* Bank 1 Transition Time from Read to Write = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B1ST_1			0x00100000	</span><span class="cm">/* Bank 1 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B1ST_2			0x00200000	</span><span class="cm">/* Bank 1 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B1ST_3			0x00300000	</span><span class="cm">/* Bank 1 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B1ST_4			0x00000000	</span><span class="cm">/* Bank 1 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B1HT_1			0x00400000	</span><span class="cm">/* Bank 1 Hold Time from Read or Write deasserted to AOE deasserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B1HT_2			0x00800000	</span><span class="cm">/* Bank 1 Hold Time from Read or Write deasserted to AOE deasserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B1HT_3			0x00C00000	</span><span class="cm">/* Bank 1 Hold Time from Read or Write deasserted to AOE deasserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B1HT_0			0x00000000	</span><span class="cm">/* Bank 1 Hold Time from Read or Write deasserted to AOE deasserted = 0 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_1			0x01000000	</span><span class="cm">/* Bank 1 Read Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B1RAT_2			0x02000000	</span><span class="cm">/* Bank 1 Read Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_3			0x03000000	</span><span class="cm">/* Bank 1 Read Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_4			0x04000000	</span><span class="cm">/* Bank 1 Read Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_5			0x05000000	</span><span class="cm">/* Bank 1 Read Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_6			0x06000000	</span><span class="cm">/* Bank 1 Read Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_7			0x07000000	</span><span class="cm">/* Bank 1 Read Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_8			0x08000000	</span><span class="cm">/* Bank 1 Read Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_9			0x09000000	</span><span class="cm">/* Bank 1 Read Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_10		0x0A000000	</span><span class="cm">/* Bank 1 Read Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_11		0x0B000000	</span><span class="cm">/* Bank 1 Read Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_12		0x0C000000	</span><span class="cm">/* Bank 1 Read Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_13		0x0D000000	</span><span class="cm">/* Bank 1 Read Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_14		0x0E000000	</span><span class="cm">/* Bank 1 Read Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_15		0x0F000000	</span><span class="cm">/* Bank 1 Read Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_1			0x10000000	</span><span class="cm">/* Bank 1 Write Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B1WAT_2			0x20000000	</span><span class="cm">/* Bank 1 Write Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_3			0x30000000	</span><span class="cm">/* Bank 1 Write Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_4			0x40000000	</span><span class="cm">/* Bank 1 Write Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_5			0x50000000	</span><span class="cm">/* Bank 1 Write Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_6			0x60000000	</span><span class="cm">/* Bank 1 Write Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_7			0x70000000	</span><span class="cm">/* Bank 1 Write Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_8			0x80000000	</span><span class="cm">/* Bank 1 Write Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_9			0x90000000	</span><span class="cm">/* Bank 1 Write Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_10		0xA0000000	</span><span class="cm">/* Bank 1 Write Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_11		0xB0000000	</span><span class="cm">/* Bank 1 Write Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_12		0xC0000000	</span><span class="cm">/* Bank 1 Write Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_13		0xD0000000	</span><span class="cm">/* Bank 1 Write Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_14		0xE0000000	</span><span class="cm">/* Bank 1 Write Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_15		0xF0000000	</span><span class="cm">/* Bank 1 Write Access Time = 15 cycles */</span><span class="cp"></span>

<span class="cm">/* AMBCTL1 Masks */</span>
<span class="cp">#define B2RDYEN			0x00000001	</span><span class="cm">/* Bank 2 RDY Enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define B2RDYPOL		0x00000002	</span><span class="cm">/* Bank 2 RDY Active high, 0=active low, 1=active high */</span><span class="cp"></span>
<span class="cp">#define B2TT_1			0x00000004	</span><span class="cm">/* Bank 2 Transition Time from Read to Write = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B2TT_2			0x00000008	</span><span class="cm">/* Bank 2 Transition Time from Read to Write = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B2TT_3			0x0000000C	</span><span class="cm">/* Bank 2 Transition Time from Read to Write = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B2TT_4			0x00000000	</span><span class="cm">/* Bank 2 Transition Time from Read to Write = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B2ST_1			0x00000010	</span><span class="cm">/* Bank 2 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B2ST_2			0x00000020	</span><span class="cm">/* Bank 2 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B2ST_3			0x00000030	</span><span class="cm">/* Bank 2 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B2ST_4			0x00000000	</span><span class="cm">/* Bank 2 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B2HT_1			0x00000040	</span><span class="cm">/* Bank 2 Hold Time from Read or Write deasserted to AOE deasserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B2HT_2			0x00000080	</span><span class="cm">/* Bank 2 Hold Time from Read or Write deasserted to AOE deasserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B2HT_3			0x000000C0	</span><span class="cm">/* Bank 2 Hold Time from Read or Write deasserted to AOE deasserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B2HT_0			0x00000000	</span><span class="cm">/* Bank 2 Hold Time from Read or Write deasserted to AOE deasserted = 0 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_1			0x00000100	</span><span class="cm">/* Bank 2 Read Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B2RAT_2			0x00000200	</span><span class="cm">/* Bank 2 Read Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_3			0x00000300	</span><span class="cm">/* Bank 2 Read Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_4			0x00000400	</span><span class="cm">/* Bank 2 Read Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_5			0x00000500	</span><span class="cm">/* Bank 2 Read Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_6			0x00000600	</span><span class="cm">/* Bank 2 Read Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_7			0x00000700	</span><span class="cm">/* Bank 2 Read Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_8			0x00000800	</span><span class="cm">/* Bank 2 Read Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_9			0x00000900	</span><span class="cm">/* Bank 2 Read Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_10		0x00000A00	</span><span class="cm">/* Bank 2 Read Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_11		0x00000B00	</span><span class="cm">/* Bank 2 Read Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_12		0x00000C00	</span><span class="cm">/* Bank 2 Read Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_13		0x00000D00	</span><span class="cm">/* Bank 2 Read Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_14		0x00000E00	</span><span class="cm">/* Bank 2 Read Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_15		0x00000F00	</span><span class="cm">/* Bank 2 Read Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_1			0x00001000	</span><span class="cm">/* Bank 2 Write Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B2WAT_2			0x00002000	</span><span class="cm">/* Bank 2 Write Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_3			0x00003000	</span><span class="cm">/* Bank 2 Write Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_4			0x00004000	</span><span class="cm">/* Bank 2 Write Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_5			0x00005000	</span><span class="cm">/* Bank 2 Write Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_6			0x00006000	</span><span class="cm">/* Bank 2 Write Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_7			0x00007000	</span><span class="cm">/* Bank 2 Write Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_8			0x00008000	</span><span class="cm">/* Bank 2 Write Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_9			0x00009000	</span><span class="cm">/* Bank 2 Write Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_10		0x0000A000	</span><span class="cm">/* Bank 2 Write Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_11		0x0000B000	</span><span class="cm">/* Bank 2 Write Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_12		0x0000C000	</span><span class="cm">/* Bank 2 Write Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_13		0x0000D000	</span><span class="cm">/* Bank 2 Write Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_14		0x0000E000	</span><span class="cm">/* Bank 2 Write Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_15		0x0000F000	</span><span class="cm">/* Bank 2 Write Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RDYEN			0x00010000	</span><span class="cm">/* Bank 3 RDY enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define B3RDYPOL		0x00020000	</span><span class="cm">/* Bank 3 RDY Active high, 0=active low, 1=active high */</span><span class="cp"></span>
<span class="cp">#define B3TT_1			0x00040000	</span><span class="cm">/* Bank 3 Transition Time from Read to Write = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B3TT_2			0x00080000	</span><span class="cm">/* Bank 3 Transition Time from Read to Write = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B3TT_3			0x000C0000	</span><span class="cm">/* Bank 3 Transition Time from Read to Write = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B3TT_4			0x00000000	</span><span class="cm">/* Bank 3 Transition Time from Read to Write = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B3ST_1			0x00100000	</span><span class="cm">/* Bank 3 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B3ST_2			0x00200000	</span><span class="cm">/* Bank 3 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B3ST_3			0x00300000	</span><span class="cm">/* Bank 3 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B3ST_4			0x00000000	</span><span class="cm">/* Bank 3 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B3HT_1			0x00400000	</span><span class="cm">/* Bank 3 Hold Time from Read or Write deasserted to AOE deasserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B3HT_2			0x00800000	</span><span class="cm">/* Bank 3 Hold Time from Read or Write deasserted to AOE deasserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B3HT_3			0x00C00000	</span><span class="cm">/* Bank 3 Hold Time from Read or Write deasserted to AOE deasserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B3HT_0			0x00000000	</span><span class="cm">/* Bank 3 Hold Time from Read or Write deasserted to AOE deasserted = 0 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_1			0x01000000	</span><span class="cm">/* Bank 3 Read Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B3RAT_2			0x02000000	</span><span class="cm">/* Bank 3 Read Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_3			0x03000000	</span><span class="cm">/* Bank 3 Read Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_4			0x04000000	</span><span class="cm">/* Bank 3 Read Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_5			0x05000000	</span><span class="cm">/* Bank 3 Read Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_6			0x06000000	</span><span class="cm">/* Bank 3 Read Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_7			0x07000000	</span><span class="cm">/* Bank 3 Read Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_8			0x08000000	</span><span class="cm">/* Bank 3 Read Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_9			0x09000000	</span><span class="cm">/* Bank 3 Read Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_10		0x0A000000	</span><span class="cm">/* Bank 3 Read Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_11		0x0B000000	</span><span class="cm">/* Bank 3 Read Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_12		0x0C000000	</span><span class="cm">/* Bank 3 Read Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_13		0x0D000000	</span><span class="cm">/* Bank 3 Read Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_14		0x0E000000	</span><span class="cm">/* Bank 3 Read Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_15		0x0F000000	</span><span class="cm">/* Bank 3 Read Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_1			0x10000000	</span><span class="cm">/* Bank 3 Write Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B3WAT_2			0x20000000	</span><span class="cm">/* Bank 3 Write Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_3			0x30000000	</span><span class="cm">/* Bank 3 Write Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_4			0x40000000	</span><span class="cm">/* Bank 3 Write Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_5			0x50000000	</span><span class="cm">/* Bank 3 Write Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_6			0x60000000	</span><span class="cm">/* Bank 3 Write Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_7			0x70000000	</span><span class="cm">/* Bank 3 Write Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_8			0x80000000	</span><span class="cm">/* Bank 3 Write Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_9			0x90000000	</span><span class="cm">/* Bank 3 Write Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_10		0xA0000000	</span><span class="cm">/* Bank 3 Write Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_11		0xB0000000	</span><span class="cm">/* Bank 3 Write Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_12		0xC0000000	</span><span class="cm">/* Bank 3 Write Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_13		0xD0000000	</span><span class="cm">/* Bank 3 Write Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_14		0xE0000000	</span><span class="cm">/* Bank 3 Write Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_15		0xF0000000	</span><span class="cm">/* Bank 3 Write Access Time = 15 cycles */</span><span class="cp"></span>

<span class="cm">/* **********************  SDRAM CONTROLLER MASKS  *************************** */</span>

<span class="cm">/* SDGCTL Masks */</span>
<span class="cp">#define SCTLE			0x00000001	</span><span class="cm">/* Enable SCLK[0], /SRAS, /SCAS, /SWE, SDQM[3:0] */</span><span class="cp"></span>
<span class="cp">#define CL_2			0x00000008	</span><span class="cm">/* SDRAM CAS latency = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define CL_3			0x0000000C	</span><span class="cm">/* SDRAM CAS latency = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define PFE			0x00000010	</span><span class="cm">/* Enable SDRAM prefetch */</span><span class="cp"></span>
<span class="cp">#define PFP			0x00000020	</span><span class="cm">/* Prefetch has priority over AMC requests */</span><span class="cp"></span>
<span class="cp">#define PASR_ALL		0x00000000	</span><span class="cm">/* All 4 SDRAM Banks Refreshed In Self-Refresh				*/</span><span class="cp"></span>
<span class="cp">#define PASR_B0_B1		0x00000010	</span><span class="cm">/* SDRAM Banks 0 and 1 Are Refreshed In Self-Refresh		*/</span><span class="cp"></span>
<span class="cp">#define PASR_B0			0x00000020	</span><span class="cm">/* Only SDRAM Bank 0 Is Refreshed In Self-Refresh			*/</span><span class="cp"></span>
<span class="cp">#define TRAS_1			0x00000040	</span><span class="cm">/* SDRAM tRAS = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define TRAS_2			0x00000080	</span><span class="cm">/* SDRAM tRAS = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_3			0x000000C0	</span><span class="cm">/* SDRAM tRAS = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_4			0x00000100	</span><span class="cm">/* SDRAM tRAS = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_5			0x00000140	</span><span class="cm">/* SDRAM tRAS = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_6			0x00000180	</span><span class="cm">/* SDRAM tRAS = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_7			0x000001C0	</span><span class="cm">/* SDRAM tRAS = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_8			0x00000200	</span><span class="cm">/* SDRAM tRAS = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_9			0x00000240	</span><span class="cm">/* SDRAM tRAS = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_10			0x00000280	</span><span class="cm">/* SDRAM tRAS = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_11			0x000002C0	</span><span class="cm">/* SDRAM tRAS = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_12			0x00000300	</span><span class="cm">/* SDRAM tRAS = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_13			0x00000340	</span><span class="cm">/* SDRAM tRAS = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_14			0x00000380	</span><span class="cm">/* SDRAM tRAS = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_15			0x000003C0	</span><span class="cm">/* SDRAM tRAS = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define TRP_1			0x00000800	</span><span class="cm">/* SDRAM tRP = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define TRP_2			0x00001000	</span><span class="cm">/* SDRAM tRP = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define TRP_3			0x00001800	</span><span class="cm">/* SDRAM tRP = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define TRP_4			0x00002000	</span><span class="cm">/* SDRAM tRP = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define TRP_5			0x00002800	</span><span class="cm">/* SDRAM tRP = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define TRP_6			0x00003000	</span><span class="cm">/* SDRAM tRP = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define TRP_7			0x00003800	</span><span class="cm">/* SDRAM tRP = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define TRCD_1			0x00008000	</span><span class="cm">/* SDRAM tRCD = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define TRCD_2			0x00010000	</span><span class="cm">/* SDRAM tRCD = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define TRCD_3			0x00018000	</span><span class="cm">/* SDRAM tRCD = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define TRCD_4			0x00020000	</span><span class="cm">/* SDRAM tRCD = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define TRCD_5			0x00028000	</span><span class="cm">/* SDRAM tRCD = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define TRCD_6			0x00030000	</span><span class="cm">/* SDRAM tRCD = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define TRCD_7			0x00038000	</span><span class="cm">/* SDRAM tRCD = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define TWR_1			0x00080000	</span><span class="cm">/* SDRAM tWR = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define TWR_2			0x00100000	</span><span class="cm">/* SDRAM tWR = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define TWR_3			0x00180000	</span><span class="cm">/* SDRAM tWR = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define PUPSD			0x00200000	</span><span class="cm">/*Power-up start delay */</span><span class="cp"></span>
<span class="cp">#define PSM			0x00400000	</span><span class="cm">/* SDRAM power-up sequence = Precharge, mode register set, 8 CBR refresh cycles */</span><span class="cp"></span>
<span class="cp">#define PSS				0x00800000	</span><span class="cm">/* enable SDRAM power-up sequence on next SDRAM access */</span><span class="cp"></span>
<span class="cp">#define SRFS			0x01000000	</span><span class="cm">/* Start SDRAM self-refresh mode */</span><span class="cp"></span>
<span class="cp">#define EBUFE			0x02000000	</span><span class="cm">/* Enable external buffering timing */</span><span class="cp"></span>
<span class="cp">#define FBBRW			0x04000000	</span><span class="cm">/* Fast back-to-back read write enable */</span><span class="cp"></span>
<span class="cp">#define EMREN			0x10000000	</span><span class="cm">/* Extended mode register enable */</span><span class="cp"></span>
<span class="cp">#define TCSR			0x20000000	</span><span class="cm">/* Temp compensated self refresh value 85 deg C */</span><span class="cp"></span>
<span class="cp">#define CDDBG			0x40000000	</span><span class="cm">/* Tristate SDRAM controls during bus grant */</span><span class="cp"></span>

<span class="cm">/* EBIU_SDBCTL Masks */</span>
<span class="cp">#define EBE			0x00000001	</span><span class="cm">/* Enable SDRAM external bank */</span><span class="cp"></span>
<span class="cp">#define EBSZ_16			0x00000000	</span><span class="cm">/* SDRAM external bank size = 16MB */</span><span class="cp"></span>
<span class="cp">#define EBSZ_32			0x00000002	</span><span class="cm">/* SDRAM external bank size = 32MB */</span><span class="cp"></span>
<span class="cp">#define EBSZ_64			0x00000004	</span><span class="cm">/* SDRAM external bank size = 64MB */</span><span class="cp"></span>
<span class="cp">#define EBSZ_128			0x00000006	</span><span class="cm">/* SDRAM external bank size = 128MB */</span><span class="cp"></span>
<span class="cp">#define EBCAW_8			0x00000000	</span><span class="cm">/* SDRAM external bank column address width = 8 bits */</span><span class="cp"></span>
<span class="cp">#define EBCAW_9			0x00000010	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>
<span class="cp">#define EBCAW_10			0x00000020	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>
<span class="cp">#define EBCAW_11			0x00000030	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>

<span class="cm">/* EBIU_SDSTAT Masks */</span>
<span class="cp">#define SDCI			0x00000001	</span><span class="cm">/* SDRAM controller is idle  */</span><span class="cp"></span>
<span class="cp">#define SDSRA			0x00000002	</span><span class="cm">/* SDRAM SDRAM self refresh is active */</span><span class="cp"></span>
<span class="cp">#define SDPUA			0x00000004	</span><span class="cm">/* SDRAM power up active  */</span><span class="cp"></span>
<span class="cp">#define SDRS			0x00000008	</span><span class="cm">/* SDRAM is in reset state */</span><span class="cp"></span>
<span class="cp">#define SDEASE		      0x00000010	</span><span class="cm">/* SDRAM EAB sticky error status - W1C */</span><span class="cp"></span>
<span class="cp">#define BGSTAT			0x00000020	</span><span class="cm">/* Bus granted */</span><span class="cp"></span>


<span class="cp">#endif				</span><span class="cm">/* _DEF_BF532_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
