// Seed: 2157799256
module module_0;
  bit id_1;
  always
    if (-1) begin : LABEL_0
      begin : LABEL_1
        id_1 <= 1;
        id_1 <= id_1;
      end
    end else begin : LABEL_2
      id_1 <= id_1;
    end
  assign id_1 = -1'h0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    output supply0 id_8,
    input wor id_9
);
  assign id_2 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
