syn/*
!Manifest.py
!add_files.tcl
!transceiver.xdc
!sin_gen.m
!sin_gen.py
!sin_val.dat
!neg_sin_val.dat
sim/modelsim/*
!Manifest.py
!wave.do
sim/vivado/*
!Manifest.py
!xsim.tcl
sim/iverilog/*
!Manifest.py
sim/cocotb/modelsim/*
!test.py
!wave.do
sim/cocotb/icarus/*
!test.py
platform/xilinx/clk_wiz/*
!clk_wiz.xci
myenv
*.drawio
