
slc-vs.ino.elf:     file format elf32-avr


Disassembly of section .text:

00000000 <__vectors>:
       0:	1e c1       	rjmp	.+572    	; 0x23e <__ctors_end>
       2:	00 00       	nop
       4:	4d c1       	rjmp	.+666    	; 0x2a0 <__bad_interrupt>
       6:	00 00       	nop
       8:	4b c1       	rjmp	.+662    	; 0x2a0 <__bad_interrupt>
       a:	00 00       	nop
       c:	49 c1       	rjmp	.+658    	; 0x2a0 <__bad_interrupt>
       e:	00 00       	nop
      10:	47 c1       	rjmp	.+654    	; 0x2a0 <__bad_interrupt>
      12:	00 00       	nop
      14:	45 c1       	rjmp	.+650    	; 0x2a0 <__bad_interrupt>
      16:	00 00       	nop
      18:	43 c1       	rjmp	.+646    	; 0x2a0 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	41 c1       	rjmp	.+642    	; 0x2a0 <__bad_interrupt>
      1e:	00 00       	nop
      20:	3f c1       	rjmp	.+638    	; 0x2a0 <__bad_interrupt>
      22:	00 00       	nop
      24:	3d c1       	rjmp	.+634    	; 0x2a0 <__bad_interrupt>
      26:	00 00       	nop
      28:	3b c1       	rjmp	.+630    	; 0x2a0 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	39 c1       	rjmp	.+626    	; 0x2a0 <__bad_interrupt>
      2e:	00 00       	nop
      30:	37 c1       	rjmp	.+622    	; 0x2a0 <__bad_interrupt>
      32:	00 00       	nop
      34:	35 c1       	rjmp	.+618    	; 0x2a0 <__bad_interrupt>
      36:	00 00       	nop
      38:	33 c1       	rjmp	.+614    	; 0x2a0 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	31 c1       	rjmp	.+610    	; 0x2a0 <__bad_interrupt>
      3e:	00 00       	nop
      40:	2f c1       	rjmp	.+606    	; 0x2a0 <__bad_interrupt>
      42:	00 00       	nop
      44:	03 c7       	rjmp	.+3590   	; 0xe4c <__vector_17>
      46:	00 00       	nop
      48:	2b c1       	rjmp	.+598    	; 0x2a0 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	29 c1       	rjmp	.+594    	; 0x2a0 <__bad_interrupt>
      4e:	00 00       	nop
      50:	27 c1       	rjmp	.+590    	; 0x2a0 <__bad_interrupt>
      52:	00 00       	nop
      54:	25 c1       	rjmp	.+586    	; 0x2a0 <__bad_interrupt>
      56:	00 00       	nop
      58:	23 c1       	rjmp	.+582    	; 0x2a0 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	26 c6       	rjmp	.+3148   	; 0xcaa <__vector_23>
      5e:	00 00       	nop
      60:	1f c1       	rjmp	.+574    	; 0x2a0 <__bad_interrupt>
      62:	00 00       	nop
      64:	ec c5       	rjmp	.+3032   	; 0xc3e <__vector_25>
      66:	00 00       	nop
      68:	c1 c5       	rjmp	.+2946   	; 0xbec <__vector_26>
      6a:	00 00       	nop
      6c:	19 c1       	rjmp	.+562    	; 0x2a0 <__bad_interrupt>
      6e:	00 00       	nop
      70:	17 c1       	rjmp	.+558    	; 0x2a0 <__bad_interrupt>
      72:	00 00       	nop
      74:	15 c1       	rjmp	.+554    	; 0x2a0 <__bad_interrupt>
      76:	00 00       	nop
      78:	13 c1       	rjmp	.+550    	; 0x2a0 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	11 c1       	rjmp	.+546    	; 0x2a0 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b8 c6       	rjmp	.+3440   	; 0xdf2 <__vector_32>
      82:	00 00       	nop
      84:	0d c1       	rjmp	.+538    	; 0x2a0 <__bad_interrupt>
      86:	00 00       	nop
      88:	0b c1       	rjmp	.+534    	; 0x2a0 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	09 c1       	rjmp	.+530    	; 0x2a0 <__bad_interrupt>
      8e:	00 00       	nop
      90:	07 c1       	rjmp	.+526    	; 0x2a0 <__bad_interrupt>
      92:	00 00       	nop
      94:	05 c1       	rjmp	.+522    	; 0x2a0 <__bad_interrupt>
      96:	00 00       	nop
      98:	03 c1       	rjmp	.+518    	; 0x2a0 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	04 c7       	rjmp	.+3592   	; 0xea6 <__vector_39>
      9e:	00 00       	nop
      a0:	ff c0       	rjmp	.+510    	; 0x2a0 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	fd c0       	rjmp	.+506    	; 0x2a0 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	77 c6       	rjmp	.+3310   	; 0xd98 <__vector_42>
      aa:	00 00       	nop
      ac:	f9 c0       	rjmp	.+498    	; 0x2a0 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	f7 c0       	rjmp	.+494    	; 0x2a0 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	f5 c0       	rjmp	.+490    	; 0x2a0 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	f3 c0       	rjmp	.+486    	; 0x2a0 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	40 c6       	rjmp	.+3200   	; 0xd3e <__vector_47>
      be:	00 00       	nop
      c0:	ef c0       	rjmp	.+478    	; 0x2a0 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	ed c0       	rjmp	.+474    	; 0x2a0 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	eb c0       	rjmp	.+470    	; 0x2a0 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	e9 c0       	rjmp	.+466    	; 0x2a0 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	e7 c0       	rjmp	.+462    	; 0x2a0 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	e5 c0       	rjmp	.+458    	; 0x2a0 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	e3 c0       	rjmp	.+454    	; 0x2a0 <__bad_interrupt>
      da:	00 00       	nop
      dc:	e1 c0       	rjmp	.+450    	; 0x2a0 <__bad_interrupt>
      de:	00 00       	nop
      e0:	df c0       	rjmp	.+446    	; 0x2a0 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	8f 02       	muls	r24, r31
      e6:	92 02       	muls	r25, r18
      e8:	81 02       	muls	r24, r17
      ea:	85 02       	muls	r24, r21
      ec:	89 02       	muls	r24, r25
      ee:	c9 02       	muls	r28, r25
      f0:	96 02       	muls	r25, r22
      f2:	9a 02       	muls	r25, r26
      f4:	a0 02       	muls	r26, r16
      f6:	a4 02       	muls	r26, r20
      f8:	a8 02       	muls	r26, r24
      fa:	ae 02       	muls	r26, r30
      fc:	b2 02       	muls	r27, r18
      fe:	b6 02       	muls	r27, r22
     100:	c9 02       	muls	r28, r25
     102:	bc 02       	muls	r27, r28
     104:	c0 02       	muls	r28, r16
     106:	c4 02       	muls	r28, r20
     108:	08 4a       	sbci	r16, 0xA8	; 168
     10a:	d7 3b       	cpi	r29, 0xB7	; 183
     10c:	3b ce       	rjmp	.-906    	; 0xfffffd84 <__eeprom_end+0xff7efd84>
     10e:	01 6e       	ori	r16, 0xE1	; 225
     110:	84 bc       	out	0x24, r8	; 36
     112:	bf fd       	.word	0xfdbf	; ????
     114:	c1 2f       	mov	r28, r17
     116:	3d 6c       	ori	r19, 0xCD	; 205
     118:	74 31       	cpi	r23, 0x14	; 20
     11a:	9a bd       	out	0x2a, r25	; 42
     11c:	56 83       	std	Z+6, r21	; 0x06
     11e:	3d da       	rcall	.-2950   	; 0xfffff59a <__eeprom_end+0xff7ef59a>
     120:	3d 00       	.word	0x003d	; ????
     122:	c7 7f       	andi	r28, 0xF7	; 247
     124:	11 be       	out	0x31, r1	; 49
     126:	d9 e4       	ldi	r29, 0x49	; 73
     128:	bb 4c       	sbci	r27, 0xCB	; 203
     12a:	3e 91       	ld	r19, -X
     12c:	6b aa       	std	Y+51, r6	; 0x33
     12e:	aa be       	out	0x3a, r10	; 58
     130:	00 00       	nop
     132:	00 80       	ld	r0, Z
     134:	3f 00       	.word	0x003f	; ????

00000136 <__trampolines_end>:
     136:	00 00       	nop
     138:	21 00       	.word	0x0021	; ????
     13a:	24 00       	.word	0x0024	; ????
     13c:	27 00       	.word	0x0027	; ????
     13e:	2a 00       	.word	0x002a	; ????
     140:	2d 00       	.word	0x002d	; ????
     142:	30 00       	.word	0x0030	; ????
     144:	33 00       	.word	0x0033	; ????
     146:	01 01       	movw	r0, r2
     148:	00 00       	nop
     14a:	04 01       	movw	r0, r8
     14c:	07 01       	movw	r0, r14
     14e:	0a 01       	movw	r0, r20

00000150 <port_to_output_PGM>:
     150:	00 00 22 00 25 00 28 00 2b 00 2e 00 31 00 34 00     ..".%.(.+...1.4.
     160:	02 01 00 00 05 01 08 01 0b 01                       ..........

0000016a <digital_pin_to_port_PGM>:
     16a:	05 05 05 05 07 05 08 08 08 08 02 02 02 02 0a 0a     ................
     17a:	08 08 04 04 04 04 01 01 01 01 01 01 01 01 03 03     ................
     18a:	03 03 03 03 03 03 04 07 07 07 0c 0c 0c 0c 0c 0c     ................
     19a:	0c 0c 02 02 02 02 06 06 06 06 06 06 06 06 0b 0b     ................
     1aa:	0b 0b 0b 0b 0b 0b                                   ......

000001b0 <digital_pin_to_bit_mask_PGM>:
     1b0:	01 02 10 20 20 08 08 10 20 40 10 20 40 80 02 01     ...  ... @. @...
     1c0:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 80 40     ........... @..@
     1d0:	20 10 08 04 02 01 80 04 02 01 80 40 20 10 08 04      ..........@ ...
     1e0:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 01 02     ........... @...
     1f0:	04 08 10 20 40 80                                   ... @.

000001f6 <digital_pin_to_timer_PGM>:
     1f6:	00 00 0a 0b 02 09 0c 0d 0e 08 07 03 04 01 00 00     ................
     206:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
     216:	00 00 00 00 00 00 00 00 00 00 00 00 12 11 10 00     ................
     226:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
     236:	00 00 00 00 00 00                                   ......

0000023c <__ctors_start>:
     23c:	24 0c       	add	r2, r4

0000023e <__ctors_end>:
     23e:	11 24       	eor	r1, r1
     240:	1f be       	out	0x3f, r1	; 63
     242:	cf ef       	ldi	r28, 0xFF	; 255
     244:	d1 e2       	ldi	r29, 0x21	; 33
     246:	de bf       	out	0x3e, r29	; 62
     248:	cd bf       	out	0x3d, r28	; 61
     24a:	00 e0       	ldi	r16, 0x00	; 0
     24c:	0c bf       	out	0x3c, r16	; 60

0000024e <__do_copy_data>:
     24e:	12 e0       	ldi	r17, 0x02	; 2
     250:	a0 e0       	ldi	r26, 0x00	; 0
     252:	b2 e0       	ldi	r27, 0x02	; 2
     254:	e8 ef       	ldi	r30, 0xF8	; 248
     256:	ff e1       	ldi	r31, 0x1F	; 31
     258:	00 e0       	ldi	r16, 0x00	; 0
     25a:	0b bf       	out	0x3b, r16	; 59
     25c:	02 c0       	rjmp	.+4      	; 0x262 <__do_copy_data+0x14>
     25e:	07 90       	elpm	r0, Z+
     260:	0d 92       	st	X+, r0
     262:	ac 32       	cpi	r26, 0x2C	; 44
     264:	b1 07       	cpc	r27, r17
     266:	d9 f7       	brne	.-10     	; 0x25e <__do_copy_data+0x10>

00000268 <__do_clear_bss>:
     268:	24 e0       	ldi	r18, 0x04	; 4
     26a:	ac e2       	ldi	r26, 0x2C	; 44
     26c:	b2 e0       	ldi	r27, 0x02	; 2
     26e:	01 c0       	rjmp	.+2      	; 0x272 <.do_clear_bss_start>

00000270 <.do_clear_bss_loop>:
     270:	1d 92       	st	X+, r1

00000272 <.do_clear_bss_start>:
     272:	a6 34       	cpi	r26, 0x46	; 70
     274:	b2 07       	cpc	r27, r18
     276:	e1 f7       	brne	.-8      	; 0x270 <.do_clear_bss_loop>

00000278 <__do_global_ctors>:
     278:	11 e0       	ldi	r17, 0x01	; 1
     27a:	cf e1       	ldi	r28, 0x1F	; 31
     27c:	d1 e0       	ldi	r29, 0x01	; 1
     27e:	00 e0       	ldi	r16, 0x00	; 0
     280:	06 c0       	rjmp	.+12     	; 0x28e <__do_global_ctors+0x16>
     282:	21 97       	sbiw	r28, 0x01	; 1
     284:	01 09       	sbc	r16, r1
     286:	80 2f       	mov	r24, r16
     288:	fe 01       	movw	r30, r28
     28a:	0e 94 ee 0f 	call	0x1fdc	; 0x1fdc <__tablejump2__>
     28e:	ce 31       	cpi	r28, 0x1E	; 30
     290:	d1 07       	cpc	r29, r17
     292:	80 e0       	ldi	r24, 0x00	; 0
     294:	08 07       	cpc	r16, r24
     296:	a9 f7       	brne	.-22     	; 0x282 <__do_global_ctors+0xa>
     298:	0e 94 0e 0a 	call	0x141c	; 0x141c <main>
     29c:	0c 94 fa 0f 	jmp	0x1ff4	; 0x1ff4 <_exit>

000002a0 <__bad_interrupt>:
     2a0:	af ce       	rjmp	.-674    	; 0x0 <__vectors>

000002a2 <_ZN7TwoWire16onRequestServiceEv>:
  user_onReceive(numBytes);
}

// behind the scenes function that is called when data is requested
void TwoWire::onRequestService(void)
{
     2a2:	08 95       	ret

000002a4 <_ZN7TwoWire16onReceiveServiceEPhi>:
  // XXX: to be implemented.
}

// behind the scenes function that is called when data is received
void TwoWire::onReceiveService(uint8_t* inBytes, int numBytes)
{
     2a4:	08 95       	ret

000002a6 <_ZN14HardwareSerial17availableForWriteEv>:
{
  tx_buffer_index_t head;
  tx_buffer_index_t tail;

  TX_BUFFER_ATOMIC {
    head = _tx_buffer_head;
     2a6:	fc 01       	movw	r30, r24
     2a8:	53 8d       	ldd	r21, Z+27	; 0x1b
    tail = _tx_buffer_tail;
     2aa:	44 8d       	ldd	r20, Z+28	; 0x1c
     2ac:	25 2f       	mov	r18, r21
     2ae:	30 e0       	ldi	r19, 0x00	; 0
     2b0:	84 2f       	mov	r24, r20
     2b2:	90 e0       	ldi	r25, 0x00	; 0
  }
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
     2b4:	82 1b       	sub	r24, r18
     2b6:	93 0b       	sbc	r25, r19
     2b8:	54 17       	cp	r21, r20
     2ba:	10 f0       	brcs	.+4      	; 0x2c0 <_ZN14HardwareSerial17availableForWriteEv+0x1a>
     2bc:	cf 96       	adiw	r24, 0x3f	; 63
     2be:	08 95       	ret
  return tail - head - 1;
     2c0:	01 97       	sbiw	r24, 0x01	; 1
}
     2c2:	08 95       	ret

000002c4 <_ZN14HardwareSerial4readEv>:
    return _rx_buffer[_rx_buffer_tail];
  }
}

int HardwareSerial::read(void)
{
     2c4:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
     2c6:	91 8d       	ldd	r25, Z+25	; 0x19
     2c8:	82 8d       	ldd	r24, Z+26	; 0x1a
     2ca:	98 17       	cp	r25, r24
     2cc:	61 f0       	breq	.+24     	; 0x2e6 <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
     2ce:	82 8d       	ldd	r24, Z+26	; 0x1a
     2d0:	df 01       	movw	r26, r30
     2d2:	a8 0f       	add	r26, r24
     2d4:	b1 1d       	adc	r27, r1
     2d6:	5d 96       	adiw	r26, 0x1d	; 29
     2d8:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
     2da:	92 8d       	ldd	r25, Z+26	; 0x1a
     2dc:	9f 5f       	subi	r25, 0xFF	; 255
     2de:	9f 73       	andi	r25, 0x3F	; 63
     2e0:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
     2e2:	90 e0       	ldi	r25, 0x00	; 0
     2e4:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     2e6:	8f ef       	ldi	r24, 0xFF	; 255
     2e8:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
     2ea:	08 95       	ret

000002ec <_ZN14HardwareSerial4peekEv>:
{
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
}

int HardwareSerial::peek(void)
{
     2ec:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
     2ee:	91 8d       	ldd	r25, Z+25	; 0x19
     2f0:	82 8d       	ldd	r24, Z+26	; 0x1a
     2f2:	98 17       	cp	r25, r24
     2f4:	31 f0       	breq	.+12     	; 0x302 <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
     2f6:	82 8d       	ldd	r24, Z+26	; 0x1a
     2f8:	e8 0f       	add	r30, r24
     2fa:	f1 1d       	adc	r31, r1
     2fc:	85 8d       	ldd	r24, Z+29	; 0x1d
     2fe:	90 e0       	ldi	r25, 0x00	; 0
     300:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     302:	8f ef       	ldi	r24, 0xFF	; 255
     304:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
     306:	08 95       	ret

00000308 <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
     308:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
     30a:	91 8d       	ldd	r25, Z+25	; 0x19
     30c:	22 8d       	ldd	r18, Z+26	; 0x1a
     30e:	89 2f       	mov	r24, r25
     310:	90 e0       	ldi	r25, 0x00	; 0
     312:	80 5c       	subi	r24, 0xC0	; 192
     314:	9f 4f       	sbci	r25, 0xFF	; 255
     316:	82 1b       	sub	r24, r18
     318:	91 09       	sbc	r25, r1
}
     31a:	8f 73       	andi	r24, 0x3F	; 63
     31c:	99 27       	eor	r25, r25
     31e:	08 95       	ret

00000320 <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
     320:	87 ef       	ldi	r24, 0xF7	; 247
     322:	92 e0       	ldi	r25, 0x02	; 2
     324:	f1 df       	rcall	.-30     	; 0x308 <_ZN14HardwareSerial9availableEv>
     326:	21 e0       	ldi	r18, 0x01	; 1
     328:	89 2b       	or	r24, r25
     32a:	09 f4       	brne	.+2      	; 0x32e <_Z17Serial0_availablev+0xe>
     32c:	20 e0       	ldi	r18, 0x00	; 0
}
     32e:	82 2f       	mov	r24, r18
     330:	08 95       	ret

00000332 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
#endif

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
     332:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
     334:	84 8d       	ldd	r24, Z+28	; 0x1c
     336:	df 01       	movw	r26, r30
     338:	a8 0f       	add	r26, r24
     33a:	b1 1d       	adc	r27, r1
     33c:	a3 5a       	subi	r26, 0xA3	; 163
     33e:	bf 4f       	sbci	r27, 0xFF	; 255
     340:	2c 91       	ld	r18, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
     342:	84 8d       	ldd	r24, Z+28	; 0x1c
     344:	90 e0       	ldi	r25, 0x00	; 0
     346:	01 96       	adiw	r24, 0x01	; 1
     348:	8f 73       	andi	r24, 0x3F	; 63
     34a:	99 27       	eor	r25, r25
     34c:	84 8f       	std	Z+28, r24	; 0x1c

  *_udr = c;
     34e:	a6 89       	ldd	r26, Z+22	; 0x16
     350:	b7 89       	ldd	r27, Z+23	; 0x17
     352:	2c 93       	st	X, r18
  // location". This makes sure flush() won't return until the bytes
  // actually got written. Other r/w bits are preserved, and zeroes
  // written to the rest.

#ifdef MPCM0
  *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << MPCM0))) | (1 << TXC0);
     354:	a0 89       	ldd	r26, Z+16	; 0x10
     356:	b1 89       	ldd	r27, Z+17	; 0x11
     358:	8c 91       	ld	r24, X
     35a:	83 70       	andi	r24, 0x03	; 3
     35c:	80 64       	ori	r24, 0x40	; 64
     35e:	8c 93       	st	X, r24
#else
  *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << TXC0)));
#endif

  if (_tx_buffer_head == _tx_buffer_tail) {
     360:	93 8d       	ldd	r25, Z+27	; 0x1b
     362:	84 8d       	ldd	r24, Z+28	; 0x1c
     364:	98 13       	cpse	r25, r24
     366:	06 c0       	rjmp	.+12     	; 0x374 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x42>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
     368:	02 88       	ldd	r0, Z+18	; 0x12
     36a:	f3 89       	ldd	r31, Z+19	; 0x13
     36c:	e0 2d       	mov	r30, r0
     36e:	80 81       	ld	r24, Z
     370:	8f 7d       	andi	r24, 0xDF	; 223
     372:	80 83       	st	Z, r24
     374:	08 95       	ret

00000376 <_ZN14HardwareSerial5writeEh>:
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}

size_t HardwareSerial::write(uint8_t c)
{
     376:	ef 92       	push	r14
     378:	ff 92       	push	r15
     37a:	0f 93       	push	r16
     37c:	1f 93       	push	r17
     37e:	cf 93       	push	r28
     380:	df 93       	push	r29
     382:	ec 01       	movw	r28, r24
  _written = true;
     384:	81 e0       	ldi	r24, 0x01	; 1
     386:	88 8f       	std	Y+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
     388:	9b 8d       	ldd	r25, Y+27	; 0x1b
     38a:	8c 8d       	ldd	r24, Y+28	; 0x1c
     38c:	98 13       	cpse	r25, r24
     38e:	05 c0       	rjmp	.+10     	; 0x39a <_ZN14HardwareSerial5writeEh+0x24>
     390:	e8 89       	ldd	r30, Y+16	; 0x10
     392:	f9 89       	ldd	r31, Y+17	; 0x11
     394:	80 81       	ld	r24, Z
     396:	85 fd       	sbrc	r24, 5
     398:	25 c0       	rjmp	.+74     	; 0x3e4 <_ZN14HardwareSerial5writeEh+0x6e>
     39a:	f6 2e       	mov	r15, r22
      *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << TXC0)));
#endif
    }
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
     39c:	0b 8d       	ldd	r16, Y+27	; 0x1b
     39e:	10 e0       	ldi	r17, 0x00	; 0
     3a0:	0f 5f       	subi	r16, 0xFF	; 255
     3a2:	1f 4f       	sbci	r17, 0xFF	; 255
     3a4:	0f 73       	andi	r16, 0x3F	; 63
     3a6:	11 27       	eor	r17, r17
     3a8:	e0 2e       	mov	r14, r16
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
     3aa:	8c 8d       	ldd	r24, Y+28	; 0x1c
     3ac:	e8 12       	cpse	r14, r24
     3ae:	0b c0       	rjmp	.+22     	; 0x3c6 <_ZN14HardwareSerial5writeEh+0x50>
    if (bit_is_clear(SREG, SREG_I)) {
     3b0:	0f b6       	in	r0, 0x3f	; 63
     3b2:	07 fc       	sbrc	r0, 7
     3b4:	fa cf       	rjmp	.-12     	; 0x3aa <_ZN14HardwareSerial5writeEh+0x34>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
     3b6:	e8 89       	ldd	r30, Y+16	; 0x10
     3b8:	f9 89       	ldd	r31, Y+17	; 0x11
     3ba:	80 81       	ld	r24, Z
     3bc:	85 ff       	sbrs	r24, 5
     3be:	f5 cf       	rjmp	.-22     	; 0x3aa <_ZN14HardwareSerial5writeEh+0x34>
	_tx_udr_empty_irq();
     3c0:	ce 01       	movw	r24, r28
     3c2:	b7 df       	rcall	.-146    	; 0x332 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
     3c4:	f2 cf       	rjmp	.-28     	; 0x3aa <_ZN14HardwareSerial5writeEh+0x34>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
     3c6:	8b 8d       	ldd	r24, Y+27	; 0x1b
     3c8:	fe 01       	movw	r30, r28
     3ca:	e8 0f       	add	r30, r24
     3cc:	f1 1d       	adc	r31, r1
     3ce:	e3 5a       	subi	r30, 0xA3	; 163
     3d0:	ff 4f       	sbci	r31, 0xFF	; 255
     3d2:	f0 82       	st	Z, r15

  // make atomic to prevent execution of ISR between setting the
  // head pointer and setting the interrupt flag resulting in buffer
  // retransmission
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     3d4:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3d6:	f8 94       	cli
    _tx_buffer_head = i;
     3d8:	0b 8f       	std	Y+27, r16	; 0x1b
    sbi(*_ucsrb, UDRIE0);
     3da:	ea 89       	ldd	r30, Y+18	; 0x12
     3dc:	fb 89       	ldd	r31, Y+19	; 0x13
     3de:	80 81       	ld	r24, Z
     3e0:	80 62       	ori	r24, 0x20	; 32
     3e2:	0a c0       	rjmp	.+20     	; 0x3f8 <_ZN14HardwareSerial5writeEh+0x82>
    // So writing UDR must happen first.
    // Writing UDR and clearing TC must be done atomically, otherwise
    // interrupts might delay the TXC clear so the byte written to UDR
    // is transmitted (setting TXC) before clearing TXC. Then TXC will
    // be cleared when no bytes are left, causing flush() to hang
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     3e4:	9f b7       	in	r25, 0x3f	; 63
     3e6:	f8 94       	cli
      *_udr = c;
     3e8:	ee 89       	ldd	r30, Y+22	; 0x16
     3ea:	ff 89       	ldd	r31, Y+23	; 0x17
     3ec:	60 83       	st	Z, r22
#ifdef MPCM0
      *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << MPCM0))) | (1 << TXC0);
     3ee:	e8 89       	ldd	r30, Y+16	; 0x10
     3f0:	f9 89       	ldd	r31, Y+17	; 0x11
     3f2:	80 81       	ld	r24, Z
     3f4:	83 70       	andi	r24, 0x03	; 3
     3f6:	80 64       	ori	r24, 0x40	; 64
     3f8:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3fa:	9f bf       	out	0x3f, r25	; 63
    _tx_buffer_head = i;
    sbi(*_ucsrb, UDRIE0);
  }
  
  return 1;
}
     3fc:	81 e0       	ldi	r24, 0x01	; 1
     3fe:	90 e0       	ldi	r25, 0x00	; 0
     400:	df 91       	pop	r29
     402:	cf 91       	pop	r28
     404:	1f 91       	pop	r17
     406:	0f 91       	pop	r16
     408:	ff 90       	pop	r15
     40a:	ef 90       	pop	r14
     40c:	08 95       	ret

0000040e <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
     40e:	cf 93       	push	r28
     410:	df 93       	push	r29
     412:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
     414:	88 8d       	ldd	r24, Y+24	; 0x18
     416:	88 23       	and	r24, r24
     418:	c1 f0       	breq	.+48     	; 0x44a <_ZN14HardwareSerial5flushEv+0x3c>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
     41a:	ea 89       	ldd	r30, Y+18	; 0x12
     41c:	fb 89       	ldd	r31, Y+19	; 0x13
     41e:	80 81       	ld	r24, Z
     420:	85 fd       	sbrc	r24, 5
     422:	05 c0       	rjmp	.+10     	; 0x42e <_ZN14HardwareSerial5flushEv+0x20>
     424:	a8 89       	ldd	r26, Y+16	; 0x10
     426:	b9 89       	ldd	r27, Y+17	; 0x11
     428:	8c 91       	ld	r24, X
     42a:	86 fd       	sbrc	r24, 6
     42c:	0e c0       	rjmp	.+28     	; 0x44a <_ZN14HardwareSerial5flushEv+0x3c>
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
     42e:	0f b6       	in	r0, 0x3f	; 63
     430:	07 fc       	sbrc	r0, 7
     432:	f5 cf       	rjmp	.-22     	; 0x41e <_ZN14HardwareSerial5flushEv+0x10>
     434:	80 81       	ld	r24, Z
     436:	85 ff       	sbrs	r24, 5
     438:	f2 cf       	rjmp	.-28     	; 0x41e <_ZN14HardwareSerial5flushEv+0x10>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
     43a:	a8 89       	ldd	r26, Y+16	; 0x10
     43c:	b9 89       	ldd	r27, Y+17	; 0x11
     43e:	8c 91       	ld	r24, X
     440:	85 ff       	sbrs	r24, 5
	  _tx_udr_empty_irq();
     442:	ed cf       	rjmp	.-38     	; 0x41e <_ZN14HardwareSerial5flushEv+0x10>
     444:	ce 01       	movw	r24, r28
     446:	75 df       	rcall	.-278    	; 0x332 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
     448:	e8 cf       	rjmp	.-48     	; 0x41a <_ZN14HardwareSerial5flushEv+0xc>
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
     44a:	df 91       	pop	r29
     44c:	cf 91       	pop	r28
     44e:	08 95       	ret

00000450 <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
     450:	80 e0       	ldi	r24, 0x00	; 0
     452:	90 e0       	ldi	r25, 0x00	; 0
     454:	89 2b       	or	r24, r25
     456:	19 f0       	breq	.+6      	; 0x45e <_Z14serialEventRunv+0xe>
     458:	63 df       	rcall	.-314    	; 0x320 <_Z17Serial0_availablev>
     45a:	81 11       	cpse	r24, r1
     45c:	25 c0       	rjmp	.+74     	; 0x4a8 <_Z14serialEventRunv+0x58>
#endif
#if defined(HAVE_HWSERIAL1)
  if (Serial1_available && serialEvent1 && Serial1_available()) serialEvent1();
     45e:	80 e0       	ldi	r24, 0x00	; 0
     460:	90 e0       	ldi	r25, 0x00	; 0
     462:	89 2b       	or	r24, r25
     464:	41 f0       	breq	.+16     	; 0x476 <_Z14serialEventRunv+0x26>
     466:	80 e0       	ldi	r24, 0x00	; 0
     468:	90 e0       	ldi	r25, 0x00	; 0
     46a:	89 2b       	or	r24, r25
     46c:	21 f0       	breq	.+8      	; 0x476 <_Z14serialEventRunv+0x26>
     46e:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     472:	81 11       	cpse	r24, r1
     474:	1c c0       	rjmp	.+56     	; 0x4ae <_Z14serialEventRunv+0x5e>
#endif
#if defined(HAVE_HWSERIAL2)
  if (Serial2_available && serialEvent2 && Serial2_available()) serialEvent2();
     476:	80 e0       	ldi	r24, 0x00	; 0
     478:	90 e0       	ldi	r25, 0x00	; 0
     47a:	89 2b       	or	r24, r25
     47c:	41 f0       	breq	.+16     	; 0x48e <_Z14serialEventRunv+0x3e>
     47e:	80 e0       	ldi	r24, 0x00	; 0
     480:	90 e0       	ldi	r25, 0x00	; 0
     482:	89 2b       	or	r24, r25
     484:	21 f0       	breq	.+8      	; 0x48e <_Z14serialEventRunv+0x3e>
     486:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     48a:	81 11       	cpse	r24, r1
     48c:	13 c0       	rjmp	.+38     	; 0x4b4 <_Z14serialEventRunv+0x64>
#endif
#if defined(HAVE_HWSERIAL3)
  if (Serial3_available && serialEvent3 && Serial3_available()) serialEvent3();
     48e:	80 e0       	ldi	r24, 0x00	; 0
     490:	90 e0       	ldi	r25, 0x00	; 0
     492:	89 2b       	or	r24, r25
     494:	a1 f0       	breq	.+40     	; 0x4be <_Z14serialEventRunv+0x6e>
     496:	80 e0       	ldi	r24, 0x00	; 0
     498:	90 e0       	ldi	r25, 0x00	; 0
     49a:	89 2b       	or	r24, r25
     49c:	81 f0       	breq	.+32     	; 0x4be <_Z14serialEventRunv+0x6e>
     49e:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     4a2:	81 11       	cpse	r24, r1
     4a4:	0a c0       	rjmp	.+20     	; 0x4ba <_Z14serialEventRunv+0x6a>
     4a6:	08 95       	ret
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
     4a8:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     4ac:	d8 cf       	rjmp	.-80     	; 0x45e <_Z14serialEventRunv+0xe>
#endif
#if defined(HAVE_HWSERIAL1)
  if (Serial1_available && serialEvent1 && Serial1_available()) serialEvent1();
     4ae:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     4b2:	e1 cf       	rjmp	.-62     	; 0x476 <_Z14serialEventRunv+0x26>
#endif
#if defined(HAVE_HWSERIAL2)
  if (Serial2_available && serialEvent2 && Serial2_available()) serialEvent2();
     4b4:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     4b8:	ea cf       	rjmp	.-44     	; 0x48e <_Z14serialEventRunv+0x3e>
#endif
#if defined(HAVE_HWSERIAL3)
  if (Serial3_available && serialEvent3 && Serial3_available()) serialEvent3();
     4ba:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
     4be:	08 95       	ret

000004c0 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
     4c0:	36 2f       	mov	r19, r22
	uint8_t timer = digitalPinToTimer(pin);
     4c2:	90 e0       	ldi	r25, 0x00	; 0
     4c4:	fc 01       	movw	r30, r24
     4c6:	ea 50       	subi	r30, 0x0A	; 10
     4c8:	fe 4f       	sbci	r31, 0xFE	; 254
     4ca:	44 91       	lpm	r20, Z
	uint8_t bit = digitalPinToBitMask(pin);
     4cc:	fc 01       	movw	r30, r24
     4ce:	e0 55       	subi	r30, 0x50	; 80
     4d0:	fe 4f       	sbci	r31, 0xFE	; 254
     4d2:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
     4d4:	fc 01       	movw	r30, r24
     4d6:	e6 59       	subi	r30, 0x96	; 150
     4d8:	fe 4f       	sbci	r31, 0xFE	; 254
     4da:	94 91       	lpm	r25, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
     4dc:	99 23       	and	r25, r25
     4de:	09 f4       	brne	.+2      	; 0x4e2 <digitalWrite+0x22>
     4e0:	6c c0       	rjmp	.+216    	; 0x5ba <digitalWrite+0xfa>

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
     4e2:	44 23       	and	r20, r20
     4e4:	09 f4       	brne	.+2      	; 0x4e8 <digitalWrite+0x28>
     4e6:	55 c0       	rjmp	.+170    	; 0x592 <digitalWrite+0xd2>
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
     4e8:	50 e0       	ldi	r21, 0x00	; 0
     4ea:	fa 01       	movw	r30, r20
     4ec:	31 97       	sbiw	r30, 0x01	; 1
     4ee:	e2 31       	cpi	r30, 0x12	; 18
     4f0:	f1 05       	cpc	r31, r1
     4f2:	08 f0       	brcs	.+2      	; 0x4f6 <digitalWrite+0x36>
     4f4:	4e c0       	rjmp	.+156    	; 0x592 <digitalWrite+0xd2>
     4f6:	88 27       	eor	r24, r24
     4f8:	ee 58       	subi	r30, 0x8E	; 142
     4fa:	ff 4f       	sbci	r31, 0xFF	; 255
     4fc:	8f 4f       	sbci	r24, 0xFF	; 255
     4fe:	0c 94 ee 0f 	jmp	0x1fdc	; 0x1fdc <__tablejump2__>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
     502:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
     506:	8f 77       	andi	r24, 0x7F	; 127
     508:	07 c0       	rjmp	.+14     	; 0x518 <digitalWrite+0x58>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
     50a:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
     50e:	8f 7d       	andi	r24, 0xDF	; 223
     510:	03 c0       	rjmp	.+6      	; 0x518 <digitalWrite+0x58>
		#endif
		#if defined(TCCR1A) && defined(COM1C1)
		case TIMER1C:   cbi(TCCR1A, COM1C1);    break;
     512:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
     516:	87 7f       	andi	r24, 0xF7	; 247
     518:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
     51c:	3a c0       	rjmp	.+116    	; 0x592 <digitalWrite+0xd2>
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
     51e:	84 b5       	in	r24, 0x24	; 36
     520:	8f 77       	andi	r24, 0x7F	; 127
     522:	02 c0       	rjmp	.+4      	; 0x528 <digitalWrite+0x68>
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
     524:	84 b5       	in	r24, 0x24	; 36
     526:	8f 7d       	andi	r24, 0xDF	; 223
     528:	84 bd       	out	0x24, r24	; 36
     52a:	33 c0       	rjmp	.+102    	; 0x592 <digitalWrite+0xd2>
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
     52c:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
     530:	8f 77       	andi	r24, 0x7F	; 127
     532:	03 c0       	rjmp	.+6      	; 0x53a <digitalWrite+0x7a>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
     534:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
     538:	8f 7d       	andi	r24, 0xDF	; 223
     53a:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
     53e:	29 c0       	rjmp	.+82     	; 0x592 <digitalWrite+0xd2>
		#endif
		
		#if defined(TCCR3A) && defined(COM3A1)
		case  TIMER3A:  cbi(TCCR3A, COM3A1);    break;
     540:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
     544:	8f 77       	andi	r24, 0x7F	; 127
     546:	07 c0       	rjmp	.+14     	; 0x556 <digitalWrite+0x96>
		#endif
		#if defined(TCCR3A) && defined(COM3B1)
		case  TIMER3B:  cbi(TCCR3A, COM3B1);    break;
     548:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
     54c:	8f 7d       	andi	r24, 0xDF	; 223
     54e:	03 c0       	rjmp	.+6      	; 0x556 <digitalWrite+0x96>
		#endif
		#if defined(TCCR3A) && defined(COM3C1)
		case  TIMER3C:  cbi(TCCR3A, COM3C1);    break;
     550:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
     554:	87 7f       	andi	r24, 0xF7	; 247
     556:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
     55a:	1b c0       	rjmp	.+54     	; 0x592 <digitalWrite+0xd2>
		#endif

		#if defined(TCCR4A) && defined(COM4A1)
		case  TIMER4A:  cbi(TCCR4A, COM4A1);    break;
     55c:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
     560:	8f 77       	andi	r24, 0x7F	; 127
     562:	07 c0       	rjmp	.+14     	; 0x572 <digitalWrite+0xb2>
		#endif					
		#if defined(TCCR4A) && defined(COM4B1)
		case  TIMER4B:  cbi(TCCR4A, COM4B1);    break;
     564:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
     568:	8f 7d       	andi	r24, 0xDF	; 223
     56a:	03 c0       	rjmp	.+6      	; 0x572 <digitalWrite+0xb2>
		#endif
		#if defined(TCCR4A) && defined(COM4C1)
		case  TIMER4C:  cbi(TCCR4A, COM4C1);    break;
     56c:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
     570:	87 7f       	andi	r24, 0xF7	; 247
     572:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
     576:	0d c0       	rjmp	.+26     	; 0x592 <digitalWrite+0xd2>
		#if defined(TCCR4C) && defined(COM4D1)
		case TIMER4D:	cbi(TCCR4C, COM4D1);	break;
		#endif			
			
		#if defined(TCCR5A)
		case  TIMER5A:  cbi(TCCR5A, COM5A1);    break;
     578:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
     57c:	8f 77       	andi	r24, 0x7F	; 127
     57e:	07 c0       	rjmp	.+14     	; 0x58e <digitalWrite+0xce>
		case  TIMER5B:  cbi(TCCR5A, COM5B1);    break;
     580:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
     584:	8f 7d       	andi	r24, 0xDF	; 223
     586:	03 c0       	rjmp	.+6      	; 0x58e <digitalWrite+0xce>
		case  TIMER5C:  cbi(TCCR5A, COM5C1);    break;
     588:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
     58c:	87 7f       	andi	r24, 0xF7	; 247
     58e:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	out = portOutputRegister(port);
     592:	e9 2f       	mov	r30, r25
     594:	f0 e0       	ldi	r31, 0x00	; 0
     596:	ee 0f       	add	r30, r30
     598:	ff 1f       	adc	r31, r31
     59a:	e0 5b       	subi	r30, 0xB0	; 176
     59c:	fe 4f       	sbci	r31, 0xFE	; 254
     59e:	a5 91       	lpm	r26, Z+
     5a0:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
     5a2:	9f b7       	in	r25, 0x3f	; 63
	cli();
     5a4:	f8 94       	cli

	if (val == LOW) {
     5a6:	31 11       	cpse	r19, r1
     5a8:	04 c0       	rjmp	.+8      	; 0x5b2 <digitalWrite+0xf2>
		*out &= ~bit;
     5aa:	8c 91       	ld	r24, X
     5ac:	20 95       	com	r18
     5ae:	28 23       	and	r18, r24
     5b0:	02 c0       	rjmp	.+4      	; 0x5b6 <digitalWrite+0xf6>
	} else {
		*out |= bit;
     5b2:	ec 91       	ld	r30, X
     5b4:	2e 2b       	or	r18, r30
     5b6:	2c 93       	st	X, r18
	}

	SREG = oldSREG;
     5b8:	9f bf       	out	0x3f, r25	; 63
     5ba:	08 95       	ret

000005bc <micros>:
	return m;
}

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
     5bc:	3f b7       	in	r19, 0x3f	; 63
	
	cli();
     5be:	f8 94       	cli
	m = timer0_overflow_count;
     5c0:	80 91 74 02 	lds	r24, 0x0274	; 0x800274 <timer0_overflow_count>
     5c4:	90 91 75 02 	lds	r25, 0x0275	; 0x800275 <timer0_overflow_count+0x1>
     5c8:	a0 91 76 02 	lds	r26, 0x0276	; 0x800276 <timer0_overflow_count+0x2>
     5cc:	b0 91 77 02 	lds	r27, 0x0277	; 0x800277 <timer0_overflow_count+0x3>
#if defined(TCNT0)
	t = TCNT0;
     5d0:	26 b5       	in	r18, 0x26	; 38
#else
	#error TIMER 0 not defined
#endif

#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
     5d2:	a8 9b       	sbis	0x15, 0	; 21
     5d4:	05 c0       	rjmp	.+10     	; 0x5e0 <micros+0x24>
     5d6:	2f 3f       	cpi	r18, 0xFF	; 255
     5d8:	19 f0       	breq	.+6      	; 0x5e0 <micros+0x24>
		m++;
     5da:	01 96       	adiw	r24, 0x01	; 1
     5dc:	a1 1d       	adc	r26, r1
     5de:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
     5e0:	3f bf       	out	0x3f, r19	; 63
	
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
     5e2:	ba 2f       	mov	r27, r26
     5e4:	a9 2f       	mov	r26, r25
     5e6:	98 2f       	mov	r25, r24
     5e8:	88 27       	eor	r24, r24
     5ea:	82 0f       	add	r24, r18
     5ec:	91 1d       	adc	r25, r1
     5ee:	a1 1d       	adc	r26, r1
     5f0:	b1 1d       	adc	r27, r1
     5f2:	bc 01       	movw	r22, r24
     5f4:	cd 01       	movw	r24, r26
     5f6:	42 e0       	ldi	r20, 0x02	; 2
     5f8:	66 0f       	add	r22, r22
     5fa:	77 1f       	adc	r23, r23
     5fc:	88 1f       	adc	r24, r24
     5fe:	99 1f       	adc	r25, r25
     600:	4a 95       	dec	r20
     602:	d1 f7       	brne	.-12     	; 0x5f8 <micros+0x3c>
}
     604:	08 95       	ret

00000606 <_ZN5Servo5writeEi>:
    finISR(timer);
  }
}

void Servo::write(int value)
{
     606:	cf 92       	push	r12
     608:	df 92       	push	r13
     60a:	ef 92       	push	r14
     60c:	ff 92       	push	r15
     60e:	cf 93       	push	r28
     610:	df 93       	push	r29
     612:	ec 01       	movw	r28, r24
  if(value < MIN_PULSE_WIDTH)
     614:	60 32       	cpi	r22, 0x20	; 32
     616:	82 e0       	ldi	r24, 0x02	; 2
     618:	78 07       	cpc	r23, r24
     61a:	0c f0       	brlt	.+2      	; 0x61e <_ZN5Servo5writeEi+0x18>
     61c:	3d c0       	rjmp	.+122    	; 0x698 <_ZN5Servo5writeEi+0x92>
  {  // treat values less than 544 as angles in degrees (valid values in microseconds are handled as microseconds)
    if(value < 0) value = 0;
     61e:	77 fd       	sbrc	r23, 7
     620:	06 c0       	rjmp	.+12     	; 0x62e <_ZN5Servo5writeEi+0x28>
    if(value > 180) value = 180;
     622:	65 3b       	cpi	r22, 0xB5	; 181
     624:	71 05       	cpc	r23, r1
     626:	2c f0       	brlt	.+10     	; 0x632 <_ZN5Servo5writeEi+0x2c>
     628:	64 eb       	ldi	r22, 0xB4	; 180
     62a:	70 e0       	ldi	r23, 0x00	; 0
     62c:	02 c0       	rjmp	.+4      	; 0x632 <_ZN5Servo5writeEi+0x2c>

void Servo::write(int value)
{
  if(value < MIN_PULSE_WIDTH)
  {  // treat values less than 544 as angles in degrees (valid values in microseconds are handled as microseconds)
    if(value < 0) value = 0;
     62e:	60 e0       	ldi	r22, 0x00	; 0
     630:	70 e0       	ldi	r23, 0x00	; 0
    if(value > 180) value = 180;
    value = map(value, 0, 180, SERVO_MIN(),  SERVO_MAX());
     632:	89 81       	ldd	r24, Y+1	; 0x01
     634:	28 e8       	ldi	r18, 0x88	; 136
     636:	30 e0       	ldi	r19, 0x00	; 0
     638:	69 01       	movw	r12, r18
     63a:	c8 1a       	sub	r12, r24
     63c:	d1 08       	sbc	r13, r1
     63e:	87 fd       	sbrc	r24, 7
     640:	d3 94       	inc	r13
     642:	cc 0c       	add	r12, r12
     644:	dd 1c       	adc	r13, r13
     646:	cc 0c       	add	r12, r12
     648:	dd 1c       	adc	r13, r13
     64a:	0d 2c       	mov	r0, r13
     64c:	00 0c       	add	r0, r0
     64e:	ee 08       	sbc	r14, r14
     650:	ff 08       	sbc	r15, r15
  return random(diff) + howsmall;
}

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
     652:	8a 81       	ldd	r24, Y+2	; 0x02
     654:	28 e5       	ldi	r18, 0x58	; 88
     656:	32 e0       	ldi	r19, 0x02	; 2
     658:	28 1b       	sub	r18, r24
     65a:	31 09       	sbc	r19, r1
     65c:	87 fd       	sbrc	r24, 7
     65e:	33 95       	inc	r19
     660:	22 0f       	add	r18, r18
     662:	33 1f       	adc	r19, r19
     664:	22 0f       	add	r18, r18
     666:	33 1f       	adc	r19, r19
     668:	c9 01       	movw	r24, r18
     66a:	33 0f       	add	r19, r19
     66c:	aa 0b       	sbc	r26, r26
     66e:	bb 0b       	sbc	r27, r27
     670:	9c 01       	movw	r18, r24
     672:	ad 01       	movw	r20, r26
     674:	2c 19       	sub	r18, r12
     676:	3d 09       	sbc	r19, r13
     678:	4e 09       	sbc	r20, r14
     67a:	5f 09       	sbc	r21, r15
     67c:	db 01       	movw	r26, r22
     67e:	0e 94 d8 0c 	call	0x19b0	; 0x19b0 <__mulshisi3>
     682:	24 eb       	ldi	r18, 0xB4	; 180
     684:	30 e0       	ldi	r19, 0x00	; 0
     686:	40 e0       	ldi	r20, 0x00	; 0
     688:	50 e0       	ldi	r21, 0x00	; 0
     68a:	0e 94 b2 0c 	call	0x1964	; 0x1964 <__divmodsi4>
     68e:	c2 0e       	add	r12, r18
     690:	d3 1e       	adc	r13, r19
     692:	e4 1e       	adc	r14, r20
     694:	f5 1e       	adc	r15, r21
     696:	b6 01       	movw	r22, r12
}

void Servo::writeMicroseconds(int value)
{
  // calculate and store the values for the given channel
  byte channel = this->servoIndex;
     698:	38 81       	ld	r19, Y
  if( (channel < MAX_SERVOS) )   // ensure channel is valid
     69a:	30 33       	cpi	r19, 0x30	; 48
     69c:	80 f5       	brcc	.+96     	; 0x6fe <_ZN5Servo5writeEi+0xf8>
  {
    if( value < SERVO_MIN() )          // ensure pulse width is valid
     69e:	29 81       	ldd	r18, Y+1	; 0x01
     6a0:	88 e8       	ldi	r24, 0x88	; 136
     6a2:	90 e0       	ldi	r25, 0x00	; 0
     6a4:	82 1b       	sub	r24, r18
     6a6:	91 09       	sbc	r25, r1
     6a8:	27 fd       	sbrc	r18, 7
     6aa:	93 95       	inc	r25
     6ac:	88 0f       	add	r24, r24
     6ae:	99 1f       	adc	r25, r25
     6b0:	88 0f       	add	r24, r24
     6b2:	99 1f       	adc	r25, r25
     6b4:	68 17       	cp	r22, r24
     6b6:	79 07       	cpc	r23, r25
     6b8:	84 f0       	brlt	.+32     	; 0x6da <_ZN5Servo5writeEi+0xd4>
      value = SERVO_MIN();
    else if( value > SERVO_MAX() )
     6ba:	8a 81       	ldd	r24, Y+2	; 0x02
     6bc:	48 e5       	ldi	r20, 0x58	; 88
     6be:	52 e0       	ldi	r21, 0x02	; 2
     6c0:	48 1b       	sub	r20, r24
     6c2:	51 09       	sbc	r21, r1
     6c4:	87 fd       	sbrc	r24, 7
     6c6:	53 95       	inc	r21
     6c8:	44 0f       	add	r20, r20
     6ca:	55 1f       	adc	r21, r21
     6cc:	44 0f       	add	r20, r20
     6ce:	55 1f       	adc	r21, r21
     6d0:	cb 01       	movw	r24, r22
     6d2:	46 17       	cp	r20, r22
     6d4:	57 07       	cpc	r21, r23
     6d6:	0c f4       	brge	.+2      	; 0x6da <_ZN5Servo5writeEi+0xd4>
     6d8:	ca 01       	movw	r24, r20
      value = SERVO_MAX();

    value = value - TRIM_DURATION;
    value = usToTicks(value);  // convert to ticks after compensating for interrupt overhead - 12 Aug 2009
     6da:	02 97       	sbiw	r24, 0x02	; 2
     6dc:	88 0f       	add	r24, r24
     6de:	99 1f       	adc	r25, r25

    uint8_t oldSREG = SREG;
     6e0:	4f b7       	in	r20, 0x3f	; 63
    cli();
     6e2:	f8 94       	cli
    servos[channel].ticks = value;
     6e4:	23 2f       	mov	r18, r19
     6e6:	30 e0       	ldi	r19, 0x00	; 0
     6e8:	f9 01       	movw	r30, r18
     6ea:	ee 0f       	add	r30, r30
     6ec:	ff 1f       	adc	r31, r31
     6ee:	2e 0f       	add	r18, r30
     6f0:	3f 1f       	adc	r19, r31
     6f2:	f9 01       	movw	r30, r18
     6f4:	e0 56       	subi	r30, 0x60	; 96
     6f6:	fc 4f       	sbci	r31, 0xFC	; 252
     6f8:	92 83       	std	Z+2, r25	; 0x02
     6fa:	81 83       	std	Z+1, r24	; 0x01
    SREG = oldSREG;
     6fc:	4f bf       	out	0x3f, r20	; 63
    if(value < 0) value = 0;
    if(value > 180) value = 180;
    value = map(value, 0, 180, SERVO_MIN(),  SERVO_MAX());
  }
  this->writeMicroseconds(value);
}
     6fe:	df 91       	pop	r29
     700:	cf 91       	pop	r28
     702:	ff 90       	pop	r15
     704:	ef 90       	pop	r14
     706:	df 90       	pop	r13
     708:	cf 90       	pop	r12
     70a:	08 95       	ret

0000070c <_ZN5Servo6attachEi>:
  else
    this->servoIndex = INVALID_SERVO ;  // too many servos
}

uint8_t Servo::attach(int pin)
{
     70c:	cf 93       	push	r28
     70e:	df 93       	push	r29
     710:	dc 01       	movw	r26, r24
  return this->attach(pin, MIN_PULSE_WIDTH, MAX_PULSE_WIDTH);
}

uint8_t Servo::attach(int pin, int min, int max)
{
  if(this->servoIndex < MAX_SERVOS ) {
     712:	8c 91       	ld	r24, X
     714:	80 33       	cpi	r24, 0x30	; 48
     716:	08 f0       	brcs	.+2      	; 0x71a <_ZN5Servo6attachEi+0xe>
     718:	6d c0       	rjmp	.+218    	; 0x7f4 <_ZN5Servo6attachEi+0xe8>
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
	uint8_t bit = digitalPinToBitMask(pin);
     71a:	cb 01       	movw	r24, r22
     71c:	99 27       	eor	r25, r25
     71e:	fc 01       	movw	r30, r24
     720:	e0 55       	subi	r30, 0x50	; 80
     722:	fe 4f       	sbci	r31, 0xFE	; 254
     724:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
     726:	fc 01       	movw	r30, r24
     728:	e6 59       	subi	r30, 0x96	; 150
     72a:	fe 4f       	sbci	r31, 0xFE	; 254
     72c:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
     72e:	88 23       	and	r24, r24
     730:	99 f0       	breq	.+38     	; 0x758 <_ZN5Servo6attachEi+0x4c>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
     732:	90 e0       	ldi	r25, 0x00	; 0
     734:	88 0f       	add	r24, r24
     736:	99 1f       	adc	r25, r25
     738:	fc 01       	movw	r30, r24
     73a:	ea 5c       	subi	r30, 0xCA	; 202
     73c:	fe 4f       	sbci	r31, 0xFE	; 254
     73e:	c5 91       	lpm	r28, Z+
     740:	d4 91       	lpm	r29, Z
	out = portOutputRegister(port);
     742:	fc 01       	movw	r30, r24
     744:	e0 5b       	subi	r30, 0xB0	; 176
     746:	fe 4f       	sbci	r31, 0xFE	; 254
     748:	85 91       	lpm	r24, Z+
     74a:	94 91       	lpm	r25, Z
                cli();
		*reg &= ~bit;
		*out |= bit;
		SREG = oldSREG;
	} else {
		uint8_t oldSREG = SREG;
     74c:	8f b7       	in	r24, 0x3f	; 63
                cli();
     74e:	f8 94       	cli
		*reg |= bit;
     750:	e8 81       	ld	r30, Y
     752:	e2 2b       	or	r30, r18
     754:	e8 83       	st	Y, r30
		SREG = oldSREG;
     756:	8f bf       	out	0x3f, r24	; 63
    pinMode( pin, OUTPUT) ;                                   // set servo pin to output
    servos[this->servoIndex].Pin.nbr = pin;
     758:	8c 91       	ld	r24, X
     75a:	e8 2f       	mov	r30, r24
     75c:	f0 e0       	ldi	r31, 0x00	; 0
     75e:	9f 01       	movw	r18, r30
     760:	22 0f       	add	r18, r18
     762:	33 1f       	adc	r19, r19
     764:	e2 0f       	add	r30, r18
     766:	f3 1f       	adc	r31, r19
     768:	e0 56       	subi	r30, 0x60	; 96
     76a:	fc 4f       	sbci	r31, 0xFC	; 252
     76c:	6f 73       	andi	r22, 0x3F	; 63
     76e:	90 81       	ld	r25, Z
     770:	90 7c       	andi	r25, 0xC0	; 192
     772:	69 2b       	or	r22, r25
     774:	60 83       	st	Z, r22
    // todo min/max check: abs(min - MIN_PULSE_WIDTH) /4 < 128
    this->min  = (MIN_PULSE_WIDTH - min)/4; //resolution of min/max is 4 uS
     776:	11 96       	adiw	r26, 0x01	; 1
     778:	1c 92       	st	X, r1
     77a:	11 97       	sbiw	r26, 0x01	; 1
    this->max  = (MAX_PULSE_WIDTH - max)/4;
     77c:	12 96       	adiw	r26, 0x02	; 2
     77e:	1c 92       	st	X, r1
     780:	12 97       	sbiw	r26, 0x02	; 2
    // initialize the timer if it has not already been initialized
    timer16_Sequence_t timer = SERVO_INDEX_TO_TIMER(servoIndex);
     782:	6c e0       	ldi	r22, 0x0C	; 12
     784:	0e 94 e2 0f 	call	0x1fc4	; 0x1fc4 <__udivmodqi4>

static boolean isTimerActive(timer16_Sequence_t timer)
{
  // returns true if any servo is active on this timer
  for(uint8_t channel=0; channel < SERVOS_PER_TIMER; channel++) {
    if(SERVO(timer,channel).Pin.isActive == true)
     788:	9c e0       	ldi	r25, 0x0C	; 12
     78a:	89 9f       	mul	r24, r25
     78c:	b0 01       	movw	r22, r0
     78e:	11 24       	eor	r1, r1
     790:	40 e0       	ldi	r20, 0x00	; 0
     792:	50 e0       	ldi	r21, 0x00	; 0
     794:	9b 01       	movw	r18, r22
     796:	24 0f       	add	r18, r20
     798:	35 1f       	adc	r19, r21
     79a:	f9 01       	movw	r30, r18
     79c:	ee 0f       	add	r30, r30
     79e:	ff 1f       	adc	r31, r31
     7a0:	2e 0f       	add	r18, r30
     7a2:	3f 1f       	adc	r19, r31
     7a4:	f9 01       	movw	r30, r18
     7a6:	e0 56       	subi	r30, 0x60	; 96
     7a8:	fc 4f       	sbci	r31, 0xFC	; 252
     7aa:	90 81       	ld	r25, Z
     7ac:	96 fd       	sbrc	r25, 6
     7ae:	16 c0       	rjmp	.+44     	; 0x7dc <_ZN5Servo6attachEi+0xd0>
     7b0:	4f 5f       	subi	r20, 0xFF	; 255
     7b2:	5f 4f       	sbci	r21, 0xFF	; 255
}

static boolean isTimerActive(timer16_Sequence_t timer)
{
  // returns true if any servo is active on this timer
  for(uint8_t channel=0; channel < SERVOS_PER_TIMER; channel++) {
     7b4:	4c 30       	cpi	r20, 0x0C	; 12
     7b6:	51 05       	cpc	r21, r1
     7b8:	69 f7       	brne	.-38     	; 0x794 <_ZN5Servo6attachEi+0x88>


static void initISR(timer16_Sequence_t timer)
{
#if defined (_useTimer1)
  if(timer == _timer1) {
     7ba:	81 30       	cpi	r24, 0x01	; 1
     7bc:	f9 f4       	brne	.+62     	; 0x7fc <_ZN5Servo6attachEi+0xf0>
    TCCR1A = 0;             // normal counting mode
     7be:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
    TCCR1B = _BV(CS11);     // set prescaler of 8
     7c2:	82 e0       	ldi	r24, 0x02	; 2
     7c4:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
    TCNT1 = 0;              // clear the timer count
     7c8:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     7cc:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
#if defined(__AVR_ATmega8__)|| defined(__AVR_ATmega128__)
    TIFR |= _BV(OCF1A);      // clear any pending interrupts;
    TIMSK |=  _BV(OCIE1A) ;  // enable the output compare interrupt
#else
    // here if not ATmega8 or ATmega128
    TIFR1 |= _BV(OCF1A);     // clear any pending interrupts;
     7d0:	b1 9a       	sbi	0x16, 1	; 22
    TIMSK1 |=  _BV(OCIE1A) ; // enable the output compare interrupt
     7d2:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x70006f>
     7d6:	82 60       	ori	r24, 0x02	; 2
     7d8:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x70006f>
    this->max  = (MAX_PULSE_WIDTH - max)/4;
    // initialize the timer if it has not already been initialized
    timer16_Sequence_t timer = SERVO_INDEX_TO_TIMER(servoIndex);
    if(isTimerActive(timer) == false)
      initISR(timer);
    servos[this->servoIndex].Pin.isActive = true;  // this must be set after the check for isTimerActive
     7dc:	ec 91       	ld	r30, X
     7de:	f0 e0       	ldi	r31, 0x00	; 0
     7e0:	cf 01       	movw	r24, r30
     7e2:	88 0f       	add	r24, r24
     7e4:	99 1f       	adc	r25, r25
     7e6:	e8 0f       	add	r30, r24
     7e8:	f9 1f       	adc	r31, r25
     7ea:	e0 56       	subi	r30, 0x60	; 96
     7ec:	fc 4f       	sbci	r31, 0xFC	; 252
     7ee:	80 81       	ld	r24, Z
     7f0:	80 64       	ori	r24, 0x40	; 64
     7f2:	80 83       	st	Z, r24
    this->servoIndex = INVALID_SERVO ;  // too many servos
}

uint8_t Servo::attach(int pin)
{
  return this->attach(pin, MIN_PULSE_WIDTH, MAX_PULSE_WIDTH);
     7f4:	8c 91       	ld	r24, X
}
     7f6:	df 91       	pop	r29
     7f8:	cf 91       	pop	r28
     7fa:	08 95       	ret
#endif
  }
#endif

#if defined (_useTimer3)
  if(timer == _timer3) {
     7fc:	82 30       	cpi	r24, 0x02	; 2
     7fe:	61 f4       	brne	.+24     	; 0x818 <_ZN5Servo6attachEi+0x10c>
    TCCR3A = 0;             // normal counting mode
     800:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
    TCCR3B = _BV(CS31);     // set prescaler of 8
     804:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
    TCNT3 = 0;              // clear the timer count
     808:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     80c:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
#if defined(__AVR_ATmega128__)
    TIFR |= _BV(OCF3A);     // clear any pending interrupts;
	ETIMSK |= _BV(OCIE3A);  // enable the output compare interrupt
#else
    TIFR3 = _BV(OCF3A);     // clear any pending interrupts;
     810:	88 bb       	out	0x18, r24	; 24
    TIMSK3 =  _BV(OCIE3A) ; // enable the output compare interrupt
     812:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     816:	e2 cf       	rjmp	.-60     	; 0x7dc <_ZN5Servo6attachEi+0xd0>
#endif
  }
#endif

#if defined (_useTimer4)
  if(timer == _timer4) {
     818:	83 30       	cpi	r24, 0x03	; 3
     81a:	69 f4       	brne	.+26     	; 0x836 <_ZN5Servo6attachEi+0x12a>
    TCCR4A = 0;             // normal counting mode
     81c:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
    TCCR4B = _BV(CS41);     // set prescaler of 8
     820:	82 e0       	ldi	r24, 0x02	; 2
     822:	80 93 a1 00 	sts	0x00A1, r24	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
    TCNT4 = 0;              // clear the timer count
     826:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7000a5>
     82a:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7000a4>
    TIFR4 = _BV(OCF4A);     // clear any pending interrupts;
     82e:	89 bb       	out	0x19, r24	; 25
    TIMSK4 =  _BV(OCIE4A) ; // enable the output compare interrupt
     830:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     834:	d3 cf       	rjmp	.-90     	; 0x7dc <_ZN5Servo6attachEi+0xd0>
  }
#endif

#if defined (_useTimer5)
  if(timer == _timer5) {
     836:	81 11       	cpse	r24, r1
     838:	d1 cf       	rjmp	.-94     	; 0x7dc <_ZN5Servo6attachEi+0xd0>
    TCCR5A = 0;             // normal counting mode
     83a:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
    TCCR5B = _BV(CS51);     // set prescaler of 8
     83e:	82 e0       	ldi	r24, 0x02	; 2
     840:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <__TEXT_REGION_LENGTH__+0x700121>
    TCNT5 = 0;              // clear the timer count
     844:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <__TEXT_REGION_LENGTH__+0x700125>
     848:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <__TEXT_REGION_LENGTH__+0x700124>
    TIFR5 = _BV(OCF5A);     // clear any pending interrupts;
     84c:	8a bb       	out	0x1a, r24	; 26
    TIMSK5 =  _BV(OCIE5A) ; // enable the output compare interrupt
     84e:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     852:	c4 cf       	rjmp	.-120    	; 0x7dc <_ZN5Servo6attachEi+0xd0>

00000854 <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_>:
#define SERVO_MAX() (MAX_PULSE_WIDTH - this->max * 4)  // maximum value in uS for this servo

/************ static functions common to all instances ***********************/

static inline void handle_interrupts(timer16_Sequence_t timer, volatile uint16_t *TCNTn, volatile uint16_t* OCRnA)
{
     854:	cf 92       	push	r12
     856:	df 92       	push	r13
     858:	ef 92       	push	r14
     85a:	ff 92       	push	r15
     85c:	0f 93       	push	r16
     85e:	1f 93       	push	r17
     860:	cf 93       	push	r28
     862:	df 93       	push	r29
     864:	6c 01       	movw	r12, r24
     866:	8b 01       	movw	r16, r22
     868:	7a 01       	movw	r14, r20
  if( Channel[timer] < 0 )
     86a:	ec 01       	movw	r28, r24
     86c:	c1 59       	subi	r28, 0x91	; 145
     86e:	dd 4f       	sbci	r29, 0xFD	; 253
     870:	88 81       	ld	r24, Y
     872:	87 ff       	sbrs	r24, 7
     874:	04 c0       	rjmp	.+8      	; 0x87e <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_+0x2a>
    *TCNTn = 0; // channel set to -1 indicated that refresh interval completed so reset the timer
     876:	fb 01       	movw	r30, r22
     878:	11 82       	std	Z+1, r1	; 0x01
     87a:	10 82       	st	Z, r1
     87c:	24 c0       	rjmp	.+72     	; 0x8c6 <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_+0x72>
  else{
    if( SERVO_INDEX(timer,Channel[timer]) < ServoCount && SERVO(timer,Channel[timer]).Pin.isActive == true )
     87e:	2c e0       	ldi	r18, 0x0C	; 12
     880:	2c 9d       	mul	r18, r12
     882:	c0 01       	movw	r24, r0
     884:	2d 9d       	mul	r18, r13
     886:	90 0d       	add	r25, r0
     888:	11 24       	eor	r1, r1
     88a:	28 81       	ld	r18, Y
     88c:	ac 01       	movw	r20, r24
     88e:	42 0f       	add	r20, r18
     890:	51 1d       	adc	r21, r1
     892:	27 fd       	sbrc	r18, 7
     894:	5a 95       	dec	r21
     896:	20 91 30 04 	lds	r18, 0x0430	; 0x800430 <ServoCount>
     89a:	30 e0       	ldi	r19, 0x00	; 0
     89c:	42 17       	cp	r20, r18
     89e:	53 07       	cpc	r21, r19
     8a0:	94 f4       	brge	.+36     	; 0x8c6 <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_+0x72>
     8a2:	28 81       	ld	r18, Y
     8a4:	ac 01       	movw	r20, r24
     8a6:	42 0f       	add	r20, r18
     8a8:	51 1d       	adc	r21, r1
     8aa:	27 fd       	sbrc	r18, 7
     8ac:	5a 95       	dec	r21
     8ae:	9a 01       	movw	r18, r20
     8b0:	fa 01       	movw	r30, r20
     8b2:	ee 0f       	add	r30, r30
     8b4:	ff 1f       	adc	r31, r31
     8b6:	2e 0f       	add	r18, r30
     8b8:	3f 1f       	adc	r19, r31
     8ba:	f9 01       	movw	r30, r18
     8bc:	e0 56       	subi	r30, 0x60	; 96
     8be:	fc 4f       	sbci	r31, 0xFC	; 252
     8c0:	20 81       	ld	r18, Z
     8c2:	26 fd       	sbrc	r18, 6
     8c4:	19 c0       	rjmp	.+50     	; 0x8f8 <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_+0xa4>
      digitalWrite( SERVO(timer,Channel[timer]).Pin.nbr,LOW); // pulse this channel low if activated
  }

  Channel[timer]++;    // increment to the next channel
     8c6:	88 81       	ld	r24, Y
     8c8:	8f 5f       	subi	r24, 0xFF	; 255
     8ca:	88 83       	st	Y, r24
  if( SERVO_INDEX(timer,Channel[timer]) < ServoCount && Channel[timer] < SERVOS_PER_TIMER) {
     8cc:	2c e0       	ldi	r18, 0x0C	; 12
     8ce:	2c 9d       	mul	r18, r12
     8d0:	c0 01       	movw	r24, r0
     8d2:	2d 9d       	mul	r18, r13
     8d4:	90 0d       	add	r25, r0
     8d6:	11 24       	eor	r1, r1
     8d8:	28 81       	ld	r18, Y
     8da:	ac 01       	movw	r20, r24
     8dc:	42 0f       	add	r20, r18
     8de:	51 1d       	adc	r21, r1
     8e0:	27 fd       	sbrc	r18, 7
     8e2:	5a 95       	dec	r21
     8e4:	20 91 30 04 	lds	r18, 0x0430	; 0x800430 <ServoCount>
     8e8:	30 e0       	ldi	r19, 0x00	; 0
     8ea:	42 17       	cp	r20, r18
     8ec:	53 07       	cpc	r21, r19
     8ee:	b4 f4       	brge	.+44     	; 0x91c <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_+0xc8>
     8f0:	28 81       	ld	r18, Y
     8f2:	2c 30       	cpi	r18, 0x0C	; 12
     8f4:	3c f1       	brlt	.+78     	; 0x944 <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_+0xf0>
     8f6:	12 c0       	rjmp	.+36     	; 0x91c <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_+0xc8>
{
  if( Channel[timer] < 0 )
    *TCNTn = 0; // channel set to -1 indicated that refresh interval completed so reset the timer
  else{
    if( SERVO_INDEX(timer,Channel[timer]) < ServoCount && SERVO(timer,Channel[timer]).Pin.isActive == true )
      digitalWrite( SERVO(timer,Channel[timer]).Pin.nbr,LOW); // pulse this channel low if activated
     8f8:	28 81       	ld	r18, Y
     8fa:	82 0f       	add	r24, r18
     8fc:	91 1d       	adc	r25, r1
     8fe:	27 fd       	sbrc	r18, 7
     900:	9a 95       	dec	r25
     902:	fc 01       	movw	r30, r24
     904:	ee 0f       	add	r30, r30
     906:	ff 1f       	adc	r31, r31
     908:	8e 0f       	add	r24, r30
     90a:	9f 1f       	adc	r25, r31
     90c:	fc 01       	movw	r30, r24
     90e:	e0 56       	subi	r30, 0x60	; 96
     910:	fc 4f       	sbci	r31, 0xFC	; 252
     912:	80 81       	ld	r24, Z
     914:	60 e0       	ldi	r22, 0x00	; 0
     916:	8f 73       	andi	r24, 0x3F	; 63
     918:	d3 dd       	rcall	.-1114   	; 0x4c0 <digitalWrite>
     91a:	d5 cf       	rjmp	.-86     	; 0x8c6 <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_+0x72>
    if(SERVO(timer,Channel[timer]).Pin.isActive == true)     // check if activated
      digitalWrite( SERVO(timer,Channel[timer]).Pin.nbr,HIGH); // its an active channel so pulse it high
  }
  else {
    // finished all channels so wait for the refresh period to expire before starting over
    if( ((unsigned)*TCNTn) + 4 < usToTicks(REFRESH_INTERVAL) )  // allow a few ticks to ensure the next OCR1A not missed
     91c:	f8 01       	movw	r30, r16
     91e:	80 81       	ld	r24, Z
     920:	91 81       	ldd	r25, Z+1	; 0x01
     922:	04 96       	adiw	r24, 0x04	; 4
     924:	80 34       	cpi	r24, 0x40	; 64
     926:	9c 49       	sbci	r25, 0x9C	; 156
     928:	18 f4       	brcc	.+6      	; 0x930 <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_+0xdc>
      *OCRnA = (unsigned int)usToTicks(REFRESH_INTERVAL);
     92a:	80 e4       	ldi	r24, 0x40	; 64
     92c:	9c e9       	ldi	r25, 0x9C	; 156
     92e:	04 c0       	rjmp	.+8      	; 0x938 <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_+0xe4>
    else
      *OCRnA = *TCNTn + 4;  // at least REFRESH_INTERVAL has elapsed
     930:	f8 01       	movw	r30, r16
     932:	80 81       	ld	r24, Z
     934:	91 81       	ldd	r25, Z+1	; 0x01
     936:	04 96       	adiw	r24, 0x04	; 4
     938:	f7 01       	movw	r30, r14
     93a:	91 83       	std	Z+1, r25	; 0x01
     93c:	80 83       	st	Z, r24
    Channel[timer] = -1; // this will get incremented at the end of the refresh period to start again at the first channel
     93e:	8f ef       	ldi	r24, 0xFF	; 255
     940:	88 83       	st	Y, r24
     942:	44 c0       	rjmp	.+136    	; 0x9cc <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_+0x178>
      digitalWrite( SERVO(timer,Channel[timer]).Pin.nbr,LOW); // pulse this channel low if activated
  }

  Channel[timer]++;    // increment to the next channel
  if( SERVO_INDEX(timer,Channel[timer]) < ServoCount && Channel[timer] < SERVOS_PER_TIMER) {
    *OCRnA = *TCNTn + SERVO(timer,Channel[timer]).ticks;
     944:	f8 01       	movw	r30, r16
     946:	40 81       	ld	r20, Z
     948:	51 81       	ldd	r21, Z+1	; 0x01
     94a:	28 81       	ld	r18, Y
     94c:	bc 01       	movw	r22, r24
     94e:	62 0f       	add	r22, r18
     950:	71 1d       	adc	r23, r1
     952:	27 fd       	sbrc	r18, 7
     954:	7a 95       	dec	r23
     956:	9b 01       	movw	r18, r22
     958:	fb 01       	movw	r30, r22
     95a:	ee 0f       	add	r30, r30
     95c:	ff 1f       	adc	r31, r31
     95e:	2e 0f       	add	r18, r30
     960:	3f 1f       	adc	r19, r31
     962:	f9 01       	movw	r30, r18
     964:	e0 56       	subi	r30, 0x60	; 96
     966:	fc 4f       	sbci	r31, 0xFC	; 252
     968:	21 81       	ldd	r18, Z+1	; 0x01
     96a:	32 81       	ldd	r19, Z+2	; 0x02
     96c:	24 0f       	add	r18, r20
     96e:	35 1f       	adc	r19, r21
     970:	f7 01       	movw	r30, r14
     972:	31 83       	std	Z+1, r19	; 0x01
     974:	20 83       	st	Z, r18
    if(SERVO(timer,Channel[timer]).Pin.isActive == true)     // check if activated
     976:	28 81       	ld	r18, Y
     978:	ac 01       	movw	r20, r24
     97a:	42 0f       	add	r20, r18
     97c:	51 1d       	adc	r21, r1
     97e:	27 fd       	sbrc	r18, 7
     980:	5a 95       	dec	r21
     982:	9a 01       	movw	r18, r20
     984:	fa 01       	movw	r30, r20
     986:	ee 0f       	add	r30, r30
     988:	ff 1f       	adc	r31, r31
     98a:	2e 0f       	add	r18, r30
     98c:	3f 1f       	adc	r19, r31
     98e:	f9 01       	movw	r30, r18
     990:	e0 56       	subi	r30, 0x60	; 96
     992:	fc 4f       	sbci	r31, 0xFC	; 252
     994:	20 81       	ld	r18, Z
     996:	26 ff       	sbrs	r18, 6
     998:	19 c0       	rjmp	.+50     	; 0x9cc <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_+0x178>
      digitalWrite( SERVO(timer,Channel[timer]).Pin.nbr,HIGH); // its an active channel so pulse it high
     99a:	28 81       	ld	r18, Y
     99c:	82 0f       	add	r24, r18
     99e:	91 1d       	adc	r25, r1
     9a0:	27 fd       	sbrc	r18, 7
     9a2:	9a 95       	dec	r25
     9a4:	fc 01       	movw	r30, r24
     9a6:	ee 0f       	add	r30, r30
     9a8:	ff 1f       	adc	r31, r31
     9aa:	8e 0f       	add	r24, r30
     9ac:	9f 1f       	adc	r25, r31
     9ae:	fc 01       	movw	r30, r24
     9b0:	e0 56       	subi	r30, 0x60	; 96
     9b2:	fc 4f       	sbci	r31, 0xFC	; 252
     9b4:	80 81       	ld	r24, Z
     9b6:	61 e0       	ldi	r22, 0x01	; 1
     9b8:	8f 73       	andi	r24, 0x3F	; 63
      *OCRnA = (unsigned int)usToTicks(REFRESH_INTERVAL);
    else
      *OCRnA = *TCNTn + 4;  // at least REFRESH_INTERVAL has elapsed
    Channel[timer] = -1; // this will get incremented at the end of the refresh period to start again at the first channel
  }
}
     9ba:	df 91       	pop	r29
     9bc:	cf 91       	pop	r28
     9be:	1f 91       	pop	r17
     9c0:	0f 91       	pop	r16
     9c2:	ff 90       	pop	r15
     9c4:	ef 90       	pop	r14
     9c6:	df 90       	pop	r13

  Channel[timer]++;    // increment to the next channel
  if( SERVO_INDEX(timer,Channel[timer]) < ServoCount && Channel[timer] < SERVOS_PER_TIMER) {
    *OCRnA = *TCNTn + SERVO(timer,Channel[timer]).ticks;
    if(SERVO(timer,Channel[timer]).Pin.isActive == true)     // check if activated
      digitalWrite( SERVO(timer,Channel[timer]).Pin.nbr,HIGH); // its an active channel so pulse it high
     9c8:	cf 90       	pop	r12
     9ca:	7a cd       	rjmp	.-1292   	; 0x4c0 <digitalWrite>
      *OCRnA = (unsigned int)usToTicks(REFRESH_INTERVAL);
    else
      *OCRnA = *TCNTn + 4;  // at least REFRESH_INTERVAL has elapsed
    Channel[timer] = -1; // this will get incremented at the end of the refresh period to start again at the first channel
  }
}
     9cc:	df 91       	pop	r29
     9ce:	cf 91       	pop	r28
     9d0:	1f 91       	pop	r17
     9d2:	0f 91       	pop	r16
     9d4:	ff 90       	pop	r15
     9d6:	ef 90       	pop	r14
     9d8:	df 90       	pop	r13
     9da:	cf 90       	pop	r12
     9dc:	08 95       	ret

000009de <twi_stop>:
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     9de:	85 ed       	ldi	r24, 0xD5	; 213
     9e0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     9e4:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     9e8:	84 fd       	sbrc	r24, 4
     9ea:	fc cf       	rjmp	.-8      	; 0x9e4 <twi_stop+0x6>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     9ec:	10 92 d2 02 	sts	0x02D2, r1	; 0x8002d2 <twi_state.lto_priv.50>
     9f0:	08 95       	ret

000009f2 <twi_transmit>:
uint8_t twi_transmit(const uint8_t* data, uint8_t length)
{
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < (twi_txBufferLength+length)){
     9f2:	40 91 4c 02 	lds	r20, 0x024C	; 0x80024c <twi_txBufferLength>
     9f6:	26 2f       	mov	r18, r22
     9f8:	30 e0       	ldi	r19, 0x00	; 0
     9fa:	24 0f       	add	r18, r20
     9fc:	31 1d       	adc	r19, r1
     9fe:	21 32       	cpi	r18, 0x21	; 33
     a00:	31 05       	cpc	r19, r1
     a02:	dc f4       	brge	.+54     	; 0xa3a <twi_transmit+0x48>
    return 1;
  }
  
  // ensure we are currently a slave transmitter
  if(TWI_STX != twi_state){
     a04:	20 91 d2 02 	lds	r18, 0x02D2	; 0x8002d2 <twi_state.lto_priv.50>
     a08:	24 30       	cpi	r18, 0x04	; 4
     a0a:	c9 f4       	brne	.+50     	; 0xa3e <twi_transmit+0x4c>
     a0c:	fc 01       	movw	r30, r24
     a0e:	80 e0       	ldi	r24, 0x00	; 0
     a10:	90 e0       	ldi	r25, 0x00	; 0
    return 2;
  }
  
  // set length and copy data into tx buffer
  for(i = 0; i < length; ++i){
     a12:	86 17       	cp	r24, r22
     a14:	58 f4       	brcc	.+22     	; 0xa2c <twi_transmit+0x3a>
    twi_txBuffer[twi_txBufferLength+i] = data[i];
     a16:	30 91 4c 02 	lds	r19, 0x024C	; 0x80024c <twi_txBufferLength>
     a1a:	21 91       	ld	r18, Z+
     a1c:	dc 01       	movw	r26, r24
     a1e:	a4 5d       	subi	r26, 0xD4	; 212
     a20:	bd 4f       	sbci	r27, 0xFD	; 253
     a22:	a3 0f       	add	r26, r19
     a24:	b1 1d       	adc	r27, r1
     a26:	2c 93       	st	X, r18
     a28:	01 96       	adiw	r24, 0x01	; 1
     a2a:	f3 cf       	rjmp	.-26     	; 0xa12 <twi_transmit+0x20>
  }
  twi_txBufferLength += length;
     a2c:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <twi_txBufferLength>
     a30:	68 0f       	add	r22, r24
     a32:	60 93 4c 02 	sts	0x024C, r22	; 0x80024c <twi_txBufferLength>
     a36:	80 e0       	ldi	r24, 0x00	; 0
     a38:	08 95       	ret
{
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < (twi_txBufferLength+length)){
    return 1;
     a3a:	81 e0       	ldi	r24, 0x01	; 1
     a3c:	08 95       	ret
  }
  
  // ensure we are currently a slave transmitter
  if(TWI_STX != twi_state){
    return 2;
     a3e:	82 e0       	ldi	r24, 0x02	; 2
    twi_txBuffer[twi_txBufferLength+i] = data[i];
  }
  twi_txBufferLength += length;
  
  return 0;
}
     a40:	08 95       	ret

00000a42 <_ZN7TwoWire5flushEv>:

  return value;
}

void TwoWire::flush(void)
{
     a42:	08 95       	ret

00000a44 <_ZN7TwoWire4peekEv>:
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
  int value = -1;
  
  if(rxBufferIndex < rxBufferLength){
     a44:	e0 91 87 02 	lds	r30, 0x0287	; 0x800287 <_ZN7TwoWire13rxBufferIndexE>
     a48:	80 91 86 02 	lds	r24, 0x0286	; 0x800286 <_ZN7TwoWire14rxBufferLengthE>
     a4c:	e8 17       	cp	r30, r24
     a4e:	30 f4       	brcc	.+12     	; 0xa5c <_ZN7TwoWire4peekEv+0x18>
    value = rxBuffer[rxBufferIndex];
     a50:	f0 e0       	ldi	r31, 0x00	; 0
     a52:	e4 57       	subi	r30, 0x74	; 116
     a54:	fd 4f       	sbci	r31, 0xFD	; 253
     a56:	80 81       	ld	r24, Z
     a58:	90 e0       	ldi	r25, 0x00	; 0
     a5a:	08 95       	ret
// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
  int value = -1;
     a5c:	8f ef       	ldi	r24, 0xFF	; 255
     a5e:	9f ef       	ldi	r25, 0xFF	; 255
  if(rxBufferIndex < rxBufferLength){
    value = rxBuffer[rxBufferIndex];
  }

  return value;
}
     a60:	08 95       	ret

00000a62 <_ZN7TwoWire4readEv>:
int TwoWire::read(void)
{
  int value = -1;
  
  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
     a62:	90 91 87 02 	lds	r25, 0x0287	; 0x800287 <_ZN7TwoWire13rxBufferIndexE>
     a66:	80 91 86 02 	lds	r24, 0x0286	; 0x800286 <_ZN7TwoWire14rxBufferLengthE>
     a6a:	98 17       	cp	r25, r24
     a6c:	50 f4       	brcc	.+20     	; 0xa82 <_ZN7TwoWire4readEv+0x20>
    value = rxBuffer[rxBufferIndex];
     a6e:	e9 2f       	mov	r30, r25
     a70:	f0 e0       	ldi	r31, 0x00	; 0
     a72:	e4 57       	subi	r30, 0x74	; 116
     a74:	fd 4f       	sbci	r31, 0xFD	; 253
     a76:	20 81       	ld	r18, Z
     a78:	30 e0       	ldi	r19, 0x00	; 0
    ++rxBufferIndex;
     a7a:	9f 5f       	subi	r25, 0xFF	; 255
     a7c:	90 93 87 02 	sts	0x0287, r25	; 0x800287 <_ZN7TwoWire13rxBufferIndexE>
     a80:	02 c0       	rjmp	.+4      	; 0xa86 <_ZN7TwoWire4readEv+0x24>
// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
  int value = -1;
     a82:	2f ef       	ldi	r18, 0xFF	; 255
     a84:	3f ef       	ldi	r19, 0xFF	; 255
    value = rxBuffer[rxBufferIndex];
    ++rxBufferIndex;
  }

  return value;
}
     a86:	c9 01       	movw	r24, r18
     a88:	08 95       	ret

00000a8a <_ZN7TwoWire9availableEv>:
// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
  return rxBufferLength - rxBufferIndex;
     a8a:	80 91 86 02 	lds	r24, 0x0286	; 0x800286 <_ZN7TwoWire14rxBufferLengthE>
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	20 91 87 02 	lds	r18, 0x0287	; 0x800287 <_ZN7TwoWire13rxBufferIndexE>
}
     a94:	82 1b       	sub	r24, r18
     a96:	91 09       	sbc	r25, r1
     a98:	08 95       	ret

00000a9a <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
     a9a:	cf 92       	push	r12
     a9c:	df 92       	push	r13
     a9e:	ef 92       	push	r14
     aa0:	ff 92       	push	r15
     aa2:	0f 93       	push	r16
     aa4:	1f 93       	push	r17
     aa6:	cf 93       	push	r28
     aa8:	df 93       	push	r29
     aaa:	7c 01       	movw	r14, r24
     aac:	cb 01       	movw	r24, r22
     aae:	8a 01       	movw	r16, r20
  if(transmitting){
     ab0:	20 91 d3 02 	lds	r18, 0x02D3	; 0x8002d3 <_ZN7TwoWire12transmittingE>
     ab4:	22 23       	and	r18, r18
     ab6:	89 f0       	breq	.+34     	; 0xada <_ZN7TwoWire5writeEPKhj+0x40>
     ab8:	eb 01       	movw	r28, r22
     aba:	6b 01       	movw	r12, r22
     abc:	c4 0e       	add	r12, r20
     abe:	d5 1e       	adc	r13, r21
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
     ac0:	cc 15       	cp	r28, r12
     ac2:	dd 05       	cpc	r29, r13
     ac4:	61 f0       	breq	.+24     	; 0xade <_ZN7TwoWire5writeEPKhj+0x44>
      write(data[i]);
     ac6:	69 91       	ld	r22, Y+
     ac8:	d7 01       	movw	r26, r14
     aca:	ed 91       	ld	r30, X+
     acc:	fc 91       	ld	r31, X
     ace:	01 90       	ld	r0, Z+
     ad0:	f0 81       	ld	r31, Z
     ad2:	e0 2d       	mov	r30, r0
     ad4:	c7 01       	movw	r24, r14
     ad6:	19 95       	eicall
    }
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(data, quantity);
     ad8:	f3 cf       	rjmp	.-26     	; 0xac0 <_ZN7TwoWire5writeEPKhj+0x26>
     ada:	64 2f       	mov	r22, r20
     adc:	8a df       	rcall	.-236    	; 0x9f2 <twi_transmit>
  }
  return quantity;
}
     ade:	c8 01       	movw	r24, r16
     ae0:	df 91       	pop	r29
     ae2:	cf 91       	pop	r28
     ae4:	1f 91       	pop	r17
     ae6:	0f 91       	pop	r16
     ae8:	ff 90       	pop	r15
     aea:	ef 90       	pop	r14
     aec:	df 90       	pop	r13
     aee:	cf 90       	pop	r12
     af0:	08 95       	ret

00000af2 <_ZN7TwoWire5writeEh>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
     af2:	cf 93       	push	r28
     af4:	df 93       	push	r29
     af6:	1f 92       	push	r1
     af8:	cd b7       	in	r28, 0x3d	; 61
     afa:	de b7       	in	r29, 0x3e	; 62
     afc:	69 83       	std	Y+1, r22	; 0x01
  if(transmitting){
     afe:	20 91 d3 02 	lds	r18, 0x02D3	; 0x8002d3 <_ZN7TwoWire12transmittingE>
     b02:	22 23       	and	r18, r18
     b04:	d1 f0       	breq	.+52     	; 0xb3a <_ZN7TwoWire5writeEh+0x48>
  // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
     b06:	20 91 f6 02 	lds	r18, 0x02F6	; 0x8002f6 <_ZN7TwoWire14txBufferLengthE>
     b0a:	20 32       	cpi	r18, 0x20	; 32
     b0c:	40 f0       	brcs	.+16     	; 0xb1e <_ZN7TwoWire5writeEh+0x2c>
  private:
    int write_error;
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
     b0e:	21 e0       	ldi	r18, 0x01	; 1
     b10:	30 e0       	ldi	r19, 0x00	; 0
     b12:	fc 01       	movw	r30, r24
     b14:	33 83       	std	Z+3, r19	; 0x03
     b16:	22 83       	std	Z+2, r18	; 0x02
      setWriteError();
      return 0;
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	90 e0       	ldi	r25, 0x00	; 0
     b1c:	14 c0       	rjmp	.+40     	; 0xb46 <_ZN7TwoWire5writeEh+0x54>
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
     b1e:	80 91 d4 02 	lds	r24, 0x02D4	; 0x8002d4 <_ZN7TwoWire13txBufferIndexE>
     b22:	e8 2f       	mov	r30, r24
     b24:	f0 e0       	ldi	r31, 0x00	; 0
     b26:	eb 52       	subi	r30, 0x2B	; 43
     b28:	fd 4f       	sbci	r31, 0xFD	; 253
     b2a:	99 81       	ldd	r25, Y+1	; 0x01
     b2c:	90 83       	st	Z, r25
    ++txBufferIndex;
     b2e:	8f 5f       	subi	r24, 0xFF	; 255
     b30:	80 93 d4 02 	sts	0x02D4, r24	; 0x8002d4 <_ZN7TwoWire13txBufferIndexE>
    // update amount in buffer   
    txBufferLength = txBufferIndex;
     b34:	80 93 f6 02 	sts	0x02F6, r24	; 0x8002f6 <_ZN7TwoWire14txBufferLengthE>
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(&data, 1);
     b38:	04 c0       	rjmp	.+8      	; 0xb42 <_ZN7TwoWire5writeEh+0x50>
     b3a:	61 e0       	ldi	r22, 0x01	; 1
     b3c:	ce 01       	movw	r24, r28
     b3e:	01 96       	adiw	r24, 0x01	; 1
     b40:	58 df       	rcall	.-336    	; 0x9f2 <twi_transmit>
  }
  return 1;
     b42:	81 e0       	ldi	r24, 0x01	; 1
     b44:	90 e0       	ldi	r25, 0x00	; 0
}
     b46:	0f 90       	pop	r0
     b48:	df 91       	pop	r29
     b4a:	cf 91       	pop	r28
     b4c:	08 95       	ret

00000b4e <_ZN5Print5flushEv>:
    size_t println(unsigned long, int = DEC);
    size_t println(double, int = 2);
    size_t println(const Printable&);
    size_t println(void);

    virtual void flush() { /* Empty implementation for backward compatibility */ }
     b4e:	08 95       	ret

00000b50 <_ZN5Print17availableForWriteEv>:
      return write((const uint8_t *)buffer, size);
    }

    // default to zero, meaning "a single write may block"
    // should be overriden by subclasses with buffering
    virtual int availableForWrite() { return 0; }
     b50:	80 e0       	ldi	r24, 0x00	; 0
     b52:	90 e0       	ldi	r25, 0x00	; 0
     b54:	08 95       	ret

00000b56 <_ZN6I2Cdev9writeBitsEhhhhh>:
 * @param bitStart First bit position to write (0-7)
 * @param length Number of bits to write (not more than 8)
 * @param data Right-aligned value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data) {
     b56:	df 92       	push	r13
     b58:	ef 92       	push	r14
     b5a:	ff 92       	push	r15
     b5c:	0f 93       	push	r16
     b5e:	1f 93       	push	r17
     b60:	cf 93       	push	r28
     b62:	df 93       	push	r29
     b64:	1f 92       	push	r1
     b66:	1f 92       	push	r1
     b68:	cd b7       	in	r28, 0x3d	; 61
     b6a:	de b7       	in	r29, 0x3e	; 62
     b6c:	18 2f       	mov	r17, r24
     b6e:	f6 2e       	mov	r15, r22
     b70:	e4 2e       	mov	r14, r20
 * @param data Container for byte value read from device
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev::readTimeout)
 * @return Status of read operation (true = success)
 */
int8_t I2Cdev::readByte(uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint16_t timeout) {
    return readBytes(devAddr, regAddr, 1, data, timeout);
     b72:	d2 2e       	mov	r13, r18
     b74:	28 ee       	ldi	r18, 0xE8	; 232
     b76:	33 e0       	ldi	r19, 0x03	; 3
     b78:	ae 01       	movw	r20, r28
     b7a:	4e 5f       	subi	r20, 0xFE	; 254
     b7c:	5f 4f       	sbci	r21, 0xFF	; 255
     b7e:	a8 d3       	rcall	.+1872   	; 0x12d0 <_ZN6I2Cdev9readBytesEhhhPhj.constprop.30>
    // 00011100 mask byte
    // 10101111 original value (sample)
    // 10100011 original & ~mask
    // 10101011 masked | value
    uint8_t b;
    if (readByte(devAddr, regAddr, &b) != 0) {
     b80:	88 23       	and	r24, r24
     b82:	39 f1       	breq	.+78     	; 0xbd2 <_ZN6I2Cdev9writeBitsEhhhhh+0x7c>
        uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
     b84:	4e 2d       	mov	r20, r14
     b86:	50 e0       	ldi	r21, 0x00	; 0
     b88:	4d 19       	sub	r20, r13
     b8a:	51 09       	sbc	r21, r1
     b8c:	4f 5f       	subi	r20, 0xFF	; 255
     b8e:	5f 4f       	sbci	r21, 0xFF	; 255
     b90:	81 e0       	ldi	r24, 0x01	; 1
     b92:	90 e0       	ldi	r25, 0x00	; 0
     b94:	02 c0       	rjmp	.+4      	; 0xb9a <_ZN6I2Cdev9writeBitsEhhhhh+0x44>
     b96:	88 0f       	add	r24, r24
     b98:	99 1f       	adc	r25, r25
     b9a:	da 94       	dec	r13
     b9c:	e2 f7       	brpl	.-8      	; 0xb96 <_ZN6I2Cdev9writeBitsEhhhhh+0x40>
     b9e:	01 97       	sbiw	r24, 0x01	; 1
     ba0:	04 2e       	mov	r0, r20
     ba2:	01 c0       	rjmp	.+2      	; 0xba6 <_ZN6I2Cdev9writeBitsEhhhhh+0x50>
     ba4:	88 0f       	add	r24, r24
     ba6:	0a 94       	dec	r0
     ba8:	ea f7       	brpl	.-6      	; 0xba4 <_ZN6I2Cdev9writeBitsEhhhhh+0x4e>
        data <<= (bitStart - length + 1); // shift data into correct position
     baa:	20 2f       	mov	r18, r16
     bac:	01 c0       	rjmp	.+2      	; 0xbb0 <_ZN6I2Cdev9writeBitsEhhhhh+0x5a>
     bae:	22 0f       	add	r18, r18
     bb0:	4a 95       	dec	r20
     bb2:	ea f7       	brpl	.-6      	; 0xbae <_ZN6I2Cdev9writeBitsEhhhhh+0x58>
        data &= mask; // zero all non-important bits in data
        b &= ~(mask); // zero all important bits in existing byte
        b |= data; // combine data with existing byte
     bb4:	08 2f       	mov	r16, r24
     bb6:	00 95       	com	r16
     bb8:	9a 81       	ldd	r25, Y+2	; 0x02
     bba:	09 23       	and	r16, r25
     bbc:	82 23       	and	r24, r18
     bbe:	80 2b       	or	r24, r16
     bc0:	8a 83       	std	Y+2, r24	; 0x02
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data) {
    return writeBytes(devAddr, regAddr, 1, &data);
     bc2:	89 83       	std	Y+1, r24	; 0x01
     bc4:	ae 01       	movw	r20, r28
     bc6:	4f 5f       	subi	r20, 0xFF	; 255
     bc8:	5f 4f       	sbci	r21, 0xFF	; 255
     bca:	6f 2d       	mov	r22, r15
     bcc:	81 2f       	mov	r24, r17
     bce:	22 d3       	rcall	.+1604   	; 0x1214 <_ZN6I2Cdev10writeBytesEhhhPh.constprop.36>
     bd0:	01 c0       	rjmp	.+2      	; 0xbd4 <_ZN6I2Cdev9writeBitsEhhhhh+0x7e>
        data &= mask; // zero all non-important bits in data
        b &= ~(mask); // zero all important bits in existing byte
        b |= data; // combine data with existing byte
        return writeByte(devAddr, regAddr, b);
    } else {
        return false;
     bd2:	80 e0       	ldi	r24, 0x00	; 0
    }
}
     bd4:	0f 90       	pop	r0
     bd6:	0f 90       	pop	r0
     bd8:	df 91       	pop	r29
     bda:	cf 91       	pop	r28
     bdc:	1f 91       	pop	r17
     bde:	0f 91       	pop	r16
     be0:	ff 90       	pop	r15
     be2:	ef 90       	pop	r14
     be4:	df 90       	pop	r13
     be6:	08 95       	ret

00000be8 <__cxa_pure_virtual>:
extern "C" void __cxa_deleted_virtual(void) __attribute__ ((__noreturn__));

void __cxa_pure_virtual(void) {
  // We might want to write some diagnostics to uart in this case
  //std::terminate();
  abort();
     be8:	0e 94 f6 0f 	call	0x1fec	; 0x1fec <abort>

00000bec <__vector_26>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
     bec:	1f 92       	push	r1
     bee:	0f 92       	push	r0
     bf0:	0f b6       	in	r0, 0x3f	; 63
     bf2:	0f 92       	push	r0
     bf4:	11 24       	eor	r1, r1
     bf6:	0b b6       	in	r0, 0x3b	; 59
     bf8:	0f 92       	push	r0
     bfa:	2f 93       	push	r18
     bfc:	3f 93       	push	r19
     bfe:	4f 93       	push	r20
     c00:	5f 93       	push	r21
     c02:	6f 93       	push	r22
     c04:	7f 93       	push	r23
     c06:	8f 93       	push	r24
     c08:	9f 93       	push	r25
     c0a:	af 93       	push	r26
     c0c:	bf 93       	push	r27
     c0e:	ef 93       	push	r30
  Serial._tx_udr_empty_irq();
     c10:	ff 93       	push	r31
     c12:	87 ef       	ldi	r24, 0xF7	; 247
     c14:	92 e0       	ldi	r25, 0x02	; 2
     c16:	8d db       	rcall	.-2278   	; 0x332 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
     c18:	ff 91       	pop	r31
     c1a:	ef 91       	pop	r30
     c1c:	bf 91       	pop	r27
     c1e:	af 91       	pop	r26
     c20:	9f 91       	pop	r25
     c22:	8f 91       	pop	r24
     c24:	7f 91       	pop	r23
     c26:	6f 91       	pop	r22
     c28:	5f 91       	pop	r21
     c2a:	4f 91       	pop	r20
     c2c:	3f 91       	pop	r19
     c2e:	2f 91       	pop	r18
     c30:	0f 90       	pop	r0
     c32:	0b be       	out	0x3b, r0	; 59
     c34:	0f 90       	pop	r0
     c36:	0f be       	out	0x3f, r0	; 63
     c38:	0f 90       	pop	r0
     c3a:	1f 90       	pop	r1
     c3c:	18 95       	reti

00000c3e <__vector_25>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
     c3e:	1f 92       	push	r1
     c40:	0f 92       	push	r0
     c42:	0f b6       	in	r0, 0x3f	; 63
     c44:	0f 92       	push	r0
     c46:	11 24       	eor	r1, r1
     c48:	0b b6       	in	r0, 0x3b	; 59
     c4a:	0f 92       	push	r0
     c4c:	2f 93       	push	r18
     c4e:	8f 93       	push	r24
     c50:	9f 93       	push	r25
     c52:	ef 93       	push	r30
     c54:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
     c56:	e0 91 07 03 	lds	r30, 0x0307	; 0x800307 <Serial+0x10>
     c5a:	f0 91 08 03 	lds	r31, 0x0308	; 0x800308 <Serial+0x11>
     c5e:	80 81       	ld	r24, Z
     c60:	e0 91 0d 03 	lds	r30, 0x030D	; 0x80030d <Serial+0x16>
     c64:	f0 91 0e 03 	lds	r31, 0x030E	; 0x80030e <Serial+0x17>
     c68:	82 fd       	sbrc	r24, 2
     c6a:	12 c0       	rjmp	.+36     	; 0xc90 <__vector_25+0x52>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
     c6c:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
     c6e:	80 91 10 03 	lds	r24, 0x0310	; 0x800310 <Serial+0x19>
     c72:	8f 5f       	subi	r24, 0xFF	; 255
     c74:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
     c76:	20 91 11 03 	lds	r18, 0x0311	; 0x800311 <Serial+0x1a>
     c7a:	82 17       	cp	r24, r18
     c7c:	51 f0       	breq	.+20     	; 0xc92 <__vector_25+0x54>
      _rx_buffer[_rx_buffer_head] = c;
     c7e:	e0 91 10 03 	lds	r30, 0x0310	; 0x800310 <Serial+0x19>
     c82:	f0 e0       	ldi	r31, 0x00	; 0
     c84:	e9 50       	subi	r30, 0x09	; 9
     c86:	fd 4f       	sbci	r31, 0xFD	; 253
     c88:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
     c8a:	80 93 10 03 	sts	0x0310, r24	; 0x800310 <Serial+0x19>
     c8e:	01 c0       	rjmp	.+2      	; 0xc92 <__vector_25+0x54>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
     c90:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
     c92:	ff 91       	pop	r31
     c94:	ef 91       	pop	r30
     c96:	9f 91       	pop	r25
     c98:	8f 91       	pop	r24
     c9a:	2f 91       	pop	r18
     c9c:	0f 90       	pop	r0
     c9e:	0b be       	out	0x3b, r0	; 59
     ca0:	0f 90       	pop	r0
     ca2:	0f be       	out	0x3f, r0	; 63
     ca4:	0f 90       	pop	r0
     ca6:	1f 90       	pop	r1
     ca8:	18 95       	reti

00000caa <__vector_23>:
#if defined(TIM0_OVF_vect)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
     caa:	1f 92       	push	r1
     cac:	0f 92       	push	r0
     cae:	0f b6       	in	r0, 0x3f	; 63
     cb0:	0f 92       	push	r0
     cb2:	11 24       	eor	r1, r1
     cb4:	2f 93       	push	r18
     cb6:	3f 93       	push	r19
     cb8:	8f 93       	push	r24
     cba:	9f 93       	push	r25
     cbc:	af 93       	push	r26
     cbe:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
     cc0:	80 91 88 02 	lds	r24, 0x0288	; 0x800288 <timer0_millis>
     cc4:	90 91 89 02 	lds	r25, 0x0289	; 0x800289 <timer0_millis+0x1>
     cc8:	a0 91 8a 02 	lds	r26, 0x028A	; 0x80028a <timer0_millis+0x2>
     ccc:	b0 91 8b 02 	lds	r27, 0x028B	; 0x80028b <timer0_millis+0x3>
	unsigned char f = timer0_fract;
     cd0:	30 91 73 02 	lds	r19, 0x0273	; 0x800273 <timer0_fract>

	m += MILLIS_INC;
	f += FRACT_INC;
     cd4:	23 e0       	ldi	r18, 0x03	; 3
     cd6:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
     cd8:	2d 37       	cpi	r18, 0x7D	; 125
     cda:	20 f4       	brcc	.+8      	; 0xce4 <__vector_23+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
     cdc:	01 96       	adiw	r24, 0x01	; 1
     cde:	a1 1d       	adc	r26, r1
     ce0:	b1 1d       	adc	r27, r1
     ce2:	05 c0       	rjmp	.+10     	; 0xcee <__vector_23+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
     ce4:	26 e8       	ldi	r18, 0x86	; 134
     ce6:	23 0f       	add	r18, r19
		m += 1;
     ce8:	02 96       	adiw	r24, 0x02	; 2
     cea:	a1 1d       	adc	r26, r1
     cec:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
     cee:	20 93 73 02 	sts	0x0273, r18	; 0x800273 <timer0_fract>
	timer0_millis = m;
     cf2:	80 93 88 02 	sts	0x0288, r24	; 0x800288 <timer0_millis>
     cf6:	90 93 89 02 	sts	0x0289, r25	; 0x800289 <timer0_millis+0x1>
     cfa:	a0 93 8a 02 	sts	0x028A, r26	; 0x80028a <timer0_millis+0x2>
     cfe:	b0 93 8b 02 	sts	0x028B, r27	; 0x80028b <timer0_millis+0x3>
	timer0_overflow_count++;
     d02:	80 91 74 02 	lds	r24, 0x0274	; 0x800274 <timer0_overflow_count>
     d06:	90 91 75 02 	lds	r25, 0x0275	; 0x800275 <timer0_overflow_count+0x1>
     d0a:	a0 91 76 02 	lds	r26, 0x0276	; 0x800276 <timer0_overflow_count+0x2>
     d0e:	b0 91 77 02 	lds	r27, 0x0277	; 0x800277 <timer0_overflow_count+0x3>
     d12:	01 96       	adiw	r24, 0x01	; 1
     d14:	a1 1d       	adc	r26, r1
     d16:	b1 1d       	adc	r27, r1
     d18:	80 93 74 02 	sts	0x0274, r24	; 0x800274 <timer0_overflow_count>
     d1c:	90 93 75 02 	sts	0x0275, r25	; 0x800275 <timer0_overflow_count+0x1>
     d20:	a0 93 76 02 	sts	0x0276, r26	; 0x800276 <timer0_overflow_count+0x2>
     d24:	b0 93 77 02 	sts	0x0277, r27	; 0x800277 <timer0_overflow_count+0x3>
}
     d28:	bf 91       	pop	r27
     d2a:	af 91       	pop	r26
     d2c:	9f 91       	pop	r25
     d2e:	8f 91       	pop	r24
     d30:	3f 91       	pop	r19
     d32:	2f 91       	pop	r18
     d34:	0f 90       	pop	r0
     d36:	0f be       	out	0x3f, r0	; 63
     d38:	0f 90       	pop	r0
     d3a:	1f 90       	pop	r1
     d3c:	18 95       	reti

00000d3e <__vector_47>:
}
#endif

#if defined(_useTimer5)
SIGNAL (TIMER5_COMPA_vect)
{
     d3e:	1f 92       	push	r1
     d40:	0f 92       	push	r0
     d42:	0f b6       	in	r0, 0x3f	; 63
     d44:	0f 92       	push	r0
     d46:	11 24       	eor	r1, r1
     d48:	0b b6       	in	r0, 0x3b	; 59
     d4a:	0f 92       	push	r0
     d4c:	2f 93       	push	r18
     d4e:	3f 93       	push	r19
     d50:	4f 93       	push	r20
     d52:	5f 93       	push	r21
     d54:	6f 93       	push	r22
     d56:	7f 93       	push	r23
     d58:	8f 93       	push	r24
     d5a:	9f 93       	push	r25
     d5c:	af 93       	push	r26
     d5e:	bf 93       	push	r27
     d60:	ef 93       	push	r30
  handle_interrupts(_timer5, &TCNT5, &OCR5A);
     d62:	ff 93       	push	r31
     d64:	48 e2       	ldi	r20, 0x28	; 40
     d66:	51 e0       	ldi	r21, 0x01	; 1
     d68:	64 e2       	ldi	r22, 0x24	; 36
     d6a:	71 e0       	ldi	r23, 0x01	; 1
     d6c:	80 e0       	ldi	r24, 0x00	; 0
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	71 dd       	rcall	.-1310   	; 0x854 <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_>
}
     d72:	ff 91       	pop	r31
     d74:	ef 91       	pop	r30
     d76:	bf 91       	pop	r27
     d78:	af 91       	pop	r26
     d7a:	9f 91       	pop	r25
     d7c:	8f 91       	pop	r24
     d7e:	7f 91       	pop	r23
     d80:	6f 91       	pop	r22
     d82:	5f 91       	pop	r21
     d84:	4f 91       	pop	r20
     d86:	3f 91       	pop	r19
     d88:	2f 91       	pop	r18
     d8a:	0f 90       	pop	r0
     d8c:	0b be       	out	0x3b, r0	; 59
     d8e:	0f 90       	pop	r0
     d90:	0f be       	out	0x3f, r0	; 63
     d92:	0f 90       	pop	r0
     d94:	1f 90       	pop	r1
     d96:	18 95       	reti

00000d98 <__vector_42>:
}
#endif

#if defined(_useTimer4)
SIGNAL (TIMER4_COMPA_vect)
{
     d98:	1f 92       	push	r1
     d9a:	0f 92       	push	r0
     d9c:	0f b6       	in	r0, 0x3f	; 63
     d9e:	0f 92       	push	r0
     da0:	11 24       	eor	r1, r1
     da2:	0b b6       	in	r0, 0x3b	; 59
     da4:	0f 92       	push	r0
     da6:	2f 93       	push	r18
     da8:	3f 93       	push	r19
     daa:	4f 93       	push	r20
     dac:	5f 93       	push	r21
     dae:	6f 93       	push	r22
     db0:	7f 93       	push	r23
     db2:	8f 93       	push	r24
     db4:	9f 93       	push	r25
     db6:	af 93       	push	r26
     db8:	bf 93       	push	r27
     dba:	ef 93       	push	r30
  handle_interrupts(_timer4, &TCNT4, &OCR4A);
     dbc:	ff 93       	push	r31
     dbe:	48 ea       	ldi	r20, 0xA8	; 168
     dc0:	50 e0       	ldi	r21, 0x00	; 0
     dc2:	64 ea       	ldi	r22, 0xA4	; 164
     dc4:	70 e0       	ldi	r23, 0x00	; 0
     dc6:	83 e0       	ldi	r24, 0x03	; 3
     dc8:	90 e0       	ldi	r25, 0x00	; 0
     dca:	44 dd       	rcall	.-1400   	; 0x854 <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_>
}
     dcc:	ff 91       	pop	r31
     dce:	ef 91       	pop	r30
     dd0:	bf 91       	pop	r27
     dd2:	af 91       	pop	r26
     dd4:	9f 91       	pop	r25
     dd6:	8f 91       	pop	r24
     dd8:	7f 91       	pop	r23
     dda:	6f 91       	pop	r22
     ddc:	5f 91       	pop	r21
     dde:	4f 91       	pop	r20
     de0:	3f 91       	pop	r19
     de2:	2f 91       	pop	r18
     de4:	0f 90       	pop	r0
     de6:	0b be       	out	0x3b, r0	; 59
     de8:	0f 90       	pop	r0
     dea:	0f be       	out	0x3f, r0	; 63
     dec:	0f 90       	pop	r0
     dee:	1f 90       	pop	r1
     df0:	18 95       	reti

00000df2 <__vector_32>:
}
#endif

#if defined(_useTimer3)
SIGNAL (TIMER3_COMPA_vect)
{
     df2:	1f 92       	push	r1
     df4:	0f 92       	push	r0
     df6:	0f b6       	in	r0, 0x3f	; 63
     df8:	0f 92       	push	r0
     dfa:	11 24       	eor	r1, r1
     dfc:	0b b6       	in	r0, 0x3b	; 59
     dfe:	0f 92       	push	r0
     e00:	2f 93       	push	r18
     e02:	3f 93       	push	r19
     e04:	4f 93       	push	r20
     e06:	5f 93       	push	r21
     e08:	6f 93       	push	r22
     e0a:	7f 93       	push	r23
     e0c:	8f 93       	push	r24
     e0e:	9f 93       	push	r25
     e10:	af 93       	push	r26
     e12:	bf 93       	push	r27
     e14:	ef 93       	push	r30
  handle_interrupts(_timer3, &TCNT3, &OCR3A);
     e16:	ff 93       	push	r31
     e18:	48 e9       	ldi	r20, 0x98	; 152
     e1a:	50 e0       	ldi	r21, 0x00	; 0
     e1c:	64 e9       	ldi	r22, 0x94	; 148
     e1e:	70 e0       	ldi	r23, 0x00	; 0
     e20:	82 e0       	ldi	r24, 0x02	; 2
     e22:	90 e0       	ldi	r25, 0x00	; 0
     e24:	17 dd       	rcall	.-1490   	; 0x854 <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_>
}
     e26:	ff 91       	pop	r31
     e28:	ef 91       	pop	r30
     e2a:	bf 91       	pop	r27
     e2c:	af 91       	pop	r26
     e2e:	9f 91       	pop	r25
     e30:	8f 91       	pop	r24
     e32:	7f 91       	pop	r23
     e34:	6f 91       	pop	r22
     e36:	5f 91       	pop	r21
     e38:	4f 91       	pop	r20
     e3a:	3f 91       	pop	r19
     e3c:	2f 91       	pop	r18
     e3e:	0f 90       	pop	r0
     e40:	0b be       	out	0x3b, r0	; 59
     e42:	0f 90       	pop	r0
     e44:	0f be       	out	0x3f, r0	; 63
     e46:	0f 90       	pop	r0
     e48:	1f 90       	pop	r1
     e4a:	18 95       	reti

00000e4c <__vector_17>:

#ifndef WIRING // Wiring pre-defines signal handlers so don't define any if compiling for the Wiring platform
// Interrupt handlers for Arduino
#if defined(_useTimer1)
SIGNAL (TIMER1_COMPA_vect)
{
     e4c:	1f 92       	push	r1
     e4e:	0f 92       	push	r0
     e50:	0f b6       	in	r0, 0x3f	; 63
     e52:	0f 92       	push	r0
     e54:	11 24       	eor	r1, r1
     e56:	0b b6       	in	r0, 0x3b	; 59
     e58:	0f 92       	push	r0
     e5a:	2f 93       	push	r18
     e5c:	3f 93       	push	r19
     e5e:	4f 93       	push	r20
     e60:	5f 93       	push	r21
     e62:	6f 93       	push	r22
     e64:	7f 93       	push	r23
     e66:	8f 93       	push	r24
     e68:	9f 93       	push	r25
     e6a:	af 93       	push	r26
     e6c:	bf 93       	push	r27
     e6e:	ef 93       	push	r30
  handle_interrupts(_timer1, &TCNT1, &OCR1A);
     e70:	ff 93       	push	r31
     e72:	48 e8       	ldi	r20, 0x88	; 136
     e74:	50 e0       	ldi	r21, 0x00	; 0
     e76:	64 e8       	ldi	r22, 0x84	; 132
     e78:	70 e0       	ldi	r23, 0x00	; 0
     e7a:	81 e0       	ldi	r24, 0x01	; 1
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	ea dc       	rcall	.-1580   	; 0x854 <_ZL17handle_interrupts18timer16_Sequence_tPVjS1_>
}
     e80:	ff 91       	pop	r31
     e82:	ef 91       	pop	r30
     e84:	bf 91       	pop	r27
     e86:	af 91       	pop	r26
     e88:	9f 91       	pop	r25
     e8a:	8f 91       	pop	r24
     e8c:	7f 91       	pop	r23
     e8e:	6f 91       	pop	r22
     e90:	5f 91       	pop	r21
     e92:	4f 91       	pop	r20
     e94:	3f 91       	pop	r19
     e96:	2f 91       	pop	r18
     e98:	0f 90       	pop	r0
     e9a:	0b be       	out	0x3b, r0	; 59
     e9c:	0f 90       	pop	r0
     e9e:	0f be       	out	0x3f, r0	; 63
     ea0:	0f 90       	pop	r0
     ea2:	1f 90       	pop	r1
     ea4:	18 95       	reti

00000ea6 <__vector_39>:
  // update twi state
  twi_state = TWI_READY;
}

ISR(TWI_vect)
{
     ea6:	1f 92       	push	r1
     ea8:	0f 92       	push	r0
     eaa:	0f b6       	in	r0, 0x3f	; 63
     eac:	0f 92       	push	r0
     eae:	11 24       	eor	r1, r1
     eb0:	0b b6       	in	r0, 0x3b	; 59
     eb2:	0f 92       	push	r0
     eb4:	2f 93       	push	r18
     eb6:	3f 93       	push	r19
     eb8:	4f 93       	push	r20
     eba:	5f 93       	push	r21
     ebc:	6f 93       	push	r22
     ebe:	7f 93       	push	r23
     ec0:	8f 93       	push	r24
     ec2:	9f 93       	push	r25
     ec4:	af 93       	push	r26
     ec6:	bf 93       	push	r27
     ec8:	ef 93       	push	r30
     eca:	ff 93       	push	r31
  switch(TW_STATUS){
     ecc:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     ed0:	88 7f       	andi	r24, 0xF8	; 248
     ed2:	80 36       	cpi	r24, 0x60	; 96
     ed4:	09 f4       	brne	.+2      	; 0xed8 <__vector_39+0x32>
     ed6:	9c c0       	rjmp	.+312    	; 0x1010 <__vector_39+0x16a>
     ed8:	68 f5       	brcc	.+90     	; 0xf34 <__vector_39+0x8e>
     eda:	88 32       	cpi	r24, 0x28	; 40
     edc:	09 f4       	brne	.+2      	; 0xee0 <__vector_39+0x3a>
     ede:	5b c0       	rjmp	.+182    	; 0xf96 <__vector_39+0xf0>
     ee0:	90 f4       	brcc	.+36     	; 0xf06 <__vector_39+0x60>
     ee2:	80 31       	cpi	r24, 0x10	; 16
     ee4:	09 f4       	brne	.+2      	; 0xee8 <__vector_39+0x42>
     ee6:	54 c0       	rjmp	.+168    	; 0xf90 <__vector_39+0xea>
     ee8:	38 f4       	brcc	.+14     	; 0xef8 <__vector_39+0x52>
     eea:	88 23       	and	r24, r24
     eec:	09 f4       	brne	.+2      	; 0xef0 <__vector_39+0x4a>
     eee:	f6 c0       	rjmp	.+492    	; 0x10dc <__vector_39+0x236>
     ef0:	88 30       	cpi	r24, 0x08	; 8
     ef2:	09 f4       	brne	.+2      	; 0xef6 <__vector_39+0x50>
     ef4:	4d c0       	rjmp	.+154    	; 0xf90 <__vector_39+0xea>
     ef6:	f5 c0       	rjmp	.+490    	; 0x10e2 <__vector_39+0x23c>
     ef8:	88 31       	cpi	r24, 0x18	; 24
     efa:	09 f4       	brne	.+2      	; 0xefe <__vector_39+0x58>
     efc:	4c c0       	rjmp	.+152    	; 0xf96 <__vector_39+0xf0>
     efe:	80 32       	cpi	r24, 0x20	; 32
     f00:	09 f4       	brne	.+2      	; 0xf04 <__vector_39+0x5e>
     f02:	5d c0       	rjmp	.+186    	; 0xfbe <__vector_39+0x118>
     f04:	ee c0       	rjmp	.+476    	; 0x10e2 <__vector_39+0x23c>
     f06:	80 34       	cpi	r24, 0x40	; 64
     f08:	09 f4       	brne	.+2      	; 0xf0c <__vector_39+0x66>
     f0a:	68 c0       	rjmp	.+208    	; 0xfdc <__vector_39+0x136>
     f0c:	48 f4       	brcc	.+18     	; 0xf20 <__vector_39+0x7a>
     f0e:	80 33       	cpi	r24, 0x30	; 48
     f10:	09 f4       	brne	.+2      	; 0xf14 <__vector_39+0x6e>
     f12:	55 c0       	rjmp	.+170    	; 0xfbe <__vector_39+0x118>
     f14:	88 33       	cpi	r24, 0x38	; 56
     f16:	09 f0       	breq	.+2      	; 0xf1a <__vector_39+0x74>
     f18:	e4 c0       	rjmp	.+456    	; 0x10e2 <__vector_39+0x23c>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
      twi_stop();
      break;
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
     f1a:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <twi_error.lto_priv.58>
     f1e:	d8 c0       	rjmp	.+432    	; 0x10d0 <__vector_39+0x22a>
  twi_state = TWI_READY;
}

ISR(TWI_vect)
{
  switch(TW_STATUS){
     f20:	80 35       	cpi	r24, 0x50	; 80
     f22:	09 f4       	brne	.+2      	; 0xf26 <__vector_39+0x80>
     f24:	4f c0       	rjmp	.+158    	; 0xfc4 <__vector_39+0x11e>
     f26:	88 35       	cpi	r24, 0x58	; 88
     f28:	09 f4       	brne	.+2      	; 0xf2c <__vector_39+0x86>
     f2a:	5d c0       	rjmp	.+186    	; 0xfe6 <__vector_39+0x140>
     f2c:	88 34       	cpi	r24, 0x48	; 72
     f2e:	09 f0       	breq	.+2      	; 0xf32 <__vector_39+0x8c>
     f30:	d8 c0       	rjmp	.+432    	; 0x10e2 <__vector_39+0x23c>
     f32:	d6 c0       	rjmp	.+428    	; 0x10e0 <__vector_39+0x23a>
     f34:	88 39       	cpi	r24, 0x98	; 152
     f36:	09 f4       	brne	.+2      	; 0xf3a <__vector_39+0x94>
     f38:	c7 c0       	rjmp	.+398    	; 0x10c8 <__vector_39+0x222>
     f3a:	a8 f4       	brcc	.+42     	; 0xf66 <__vector_39+0xc0>
     f3c:	88 37       	cpi	r24, 0x78	; 120
     f3e:	09 f4       	brne	.+2      	; 0xf42 <__vector_39+0x9c>
     f40:	67 c0       	rjmp	.+206    	; 0x1010 <__vector_39+0x16a>
     f42:	38 f4       	brcc	.+14     	; 0xf52 <__vector_39+0xac>
     f44:	88 36       	cpi	r24, 0x68	; 104
     f46:	09 f4       	brne	.+2      	; 0xf4a <__vector_39+0xa4>
     f48:	63 c0       	rjmp	.+198    	; 0x1010 <__vector_39+0x16a>
     f4a:	80 37       	cpi	r24, 0x70	; 112
     f4c:	09 f4       	brne	.+2      	; 0xf50 <__vector_39+0xaa>
     f4e:	60 c0       	rjmp	.+192    	; 0x1010 <__vector_39+0x16a>
     f50:	c8 c0       	rjmp	.+400    	; 0x10e2 <__vector_39+0x23c>
     f52:	88 38       	cpi	r24, 0x88	; 136
     f54:	09 f4       	brne	.+2      	; 0xf58 <__vector_39+0xb2>
     f56:	b8 c0       	rjmp	.+368    	; 0x10c8 <__vector_39+0x222>
     f58:	80 39       	cpi	r24, 0x90	; 144
     f5a:	09 f4       	brne	.+2      	; 0xf5e <__vector_39+0xb8>
     f5c:	5f c0       	rjmp	.+190    	; 0x101c <__vector_39+0x176>
     f5e:	80 38       	cpi	r24, 0x80	; 128
     f60:	09 f0       	breq	.+2      	; 0xf64 <__vector_39+0xbe>
     f62:	bf c0       	rjmp	.+382    	; 0x10e2 <__vector_39+0x23c>
     f64:	5b c0       	rjmp	.+182    	; 0x101c <__vector_39+0x176>
     f66:	80 3b       	cpi	r24, 0xB0	; 176
     f68:	09 f4       	brne	.+2      	; 0xf6c <__vector_39+0xc6>
     f6a:	86 c0       	rjmp	.+268    	; 0x1078 <__vector_39+0x1d2>
     f6c:	38 f4       	brcc	.+14     	; 0xf7c <__vector_39+0xd6>
     f6e:	80 3a       	cpi	r24, 0xA0	; 160
     f70:	09 f4       	brne	.+2      	; 0xf74 <__vector_39+0xce>
     f72:	66 c0       	rjmp	.+204    	; 0x1040 <__vector_39+0x19a>
     f74:	88 3a       	cpi	r24, 0xA8	; 168
     f76:	09 f4       	brne	.+2      	; 0xf7a <__vector_39+0xd4>
     f78:	7f c0       	rjmp	.+254    	; 0x1078 <__vector_39+0x1d2>
     f7a:	b3 c0       	rjmp	.+358    	; 0x10e2 <__vector_39+0x23c>
     f7c:	80 3c       	cpi	r24, 0xC0	; 192
     f7e:	09 f4       	brne	.+2      	; 0xf82 <__vector_39+0xdc>
     f80:	a7 c0       	rjmp	.+334    	; 0x10d0 <__vector_39+0x22a>
     f82:	88 3c       	cpi	r24, 0xC8	; 200
     f84:	09 f4       	brne	.+2      	; 0xf88 <__vector_39+0xe2>
     f86:	a4 c0       	rjmp	.+328    	; 0x10d0 <__vector_39+0x22a>
     f88:	88 3b       	cpi	r24, 0xB8	; 184
     f8a:	09 f4       	brne	.+2      	; 0xf8e <__vector_39+0xe8>
     f8c:	8a c0       	rjmp	.+276    	; 0x10a2 <__vector_39+0x1fc>
     f8e:	a9 c0       	rjmp	.+338    	; 0x10e2 <__vector_39+0x23c>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
     f90:	80 91 ad 02 	lds	r24, 0x02AD	; 0x8002ad <twi_slarw.lto_priv.54>
     f94:	10 c0       	rjmp	.+32     	; 0xfb6 <__vector_39+0x110>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
     f96:	90 91 cf 02 	lds	r25, 0x02CF	; 0x8002cf <twi_masterBufferIndex.lto_priv.55>
     f9a:	80 91 ce 02 	lds	r24, 0x02CE	; 0x8002ce <twi_masterBufferLength.lto_priv.56>
     f9e:	98 17       	cp	r25, r24
     fa0:	70 f5       	brcc	.+92     	; 0xffe <__vector_39+0x158>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
     fa2:	e0 91 cf 02 	lds	r30, 0x02CF	; 0x8002cf <twi_masterBufferIndex.lto_priv.55>
     fa6:	81 e0       	ldi	r24, 0x01	; 1
     fa8:	8e 0f       	add	r24, r30
     faa:	80 93 cf 02 	sts	0x02CF, r24	; 0x8002cf <twi_masterBufferIndex.lto_priv.55>
     fae:	f0 e0       	ldi	r31, 0x00	; 0
     fb0:	e2 55       	subi	r30, 0x52	; 82
     fb2:	fd 4f       	sbci	r31, 0xFD	; 253
     fb4:	80 81       	ld	r24, Z
     fb6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     fba:	85 ec       	ldi	r24, 0xC5	; 197
     fbc:	86 c0       	rjmp	.+268    	; 0x10ca <__vector_39+0x224>
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
      twi_stop();
      break;
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
     fbe:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <twi_error.lto_priv.58>
     fc2:	8e c0       	rjmp	.+284    	; 0x10e0 <__vector_39+0x23a>
      break;

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     fc4:	e0 91 cf 02 	lds	r30, 0x02CF	; 0x8002cf <twi_masterBufferIndex.lto_priv.55>
     fc8:	81 e0       	ldi	r24, 0x01	; 1
     fca:	8e 0f       	add	r24, r30
     fcc:	80 93 cf 02 	sts	0x02CF, r24	; 0x8002cf <twi_masterBufferIndex.lto_priv.55>
     fd0:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     fd4:	f0 e0       	ldi	r31, 0x00	; 0
     fd6:	e2 55       	subi	r30, 0x52	; 82
     fd8:	fd 4f       	sbci	r31, 0xFD	; 253
     fda:	80 83       	st	Z, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
     fdc:	90 91 cf 02 	lds	r25, 0x02CF	; 0x8002cf <twi_masterBufferIndex.lto_priv.55>
     fe0:	80 91 ce 02 	lds	r24, 0x02CE	; 0x8002ce <twi_masterBufferLength.lto_priv.56>
     fe4:	6e c0       	rjmp	.+220    	; 0x10c2 <__vector_39+0x21c>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     fe6:	e0 91 cf 02 	lds	r30, 0x02CF	; 0x8002cf <twi_masterBufferIndex.lto_priv.55>
     fea:	81 e0       	ldi	r24, 0x01	; 1
     fec:	8e 0f       	add	r24, r30
     fee:	80 93 cf 02 	sts	0x02CF, r24	; 0x8002cf <twi_masterBufferIndex.lto_priv.55>
     ff2:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     ff6:	f0 e0       	ldi	r31, 0x00	; 0
     ff8:	e2 55       	subi	r30, 0x52	; 82
     ffa:	fd 4f       	sbci	r31, 0xFD	; 253
     ffc:	80 83       	st	Z, r24
	if (twi_sendStop)
     ffe:	80 91 d1 02 	lds	r24, 0x02D1	; 0x8002d1 <twi_sendStop.lto_priv.51>
    1002:	81 11       	cpse	r24, r1
    1004:	6d c0       	rjmp	.+218    	; 0x10e0 <__vector_39+0x23a>
          twi_stop();
	else {
	  twi_inRepStart = true;	// we're gonna send the START
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <twi_inRepStart.lto_priv.52>
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
    100c:	84 ea       	ldi	r24, 0xA4	; 164
    100e:	61 c0       	rjmp	.+194    	; 0x10d2 <__vector_39+0x22c>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
    1010:	83 e0       	ldi	r24, 0x03	; 3
    1012:	80 93 d2 02 	sts	0x02D2, r24	; 0x8002d2 <twi_state.lto_priv.50>
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
    1016:	10 92 6e 02 	sts	0x026E, r1	; 0x80026e <twi_rxBufferIndex>
    101a:	cf cf       	rjmp	.-98     	; 0xfba <__vector_39+0x114>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    101c:	80 91 6e 02 	lds	r24, 0x026E	; 0x80026e <twi_rxBufferIndex>
    1020:	80 32       	cpi	r24, 0x20	; 32
    1022:	08 f0       	brcs	.+2      	; 0x1026 <__vector_39+0x180>
    1024:	51 c0       	rjmp	.+162    	; 0x10c8 <__vector_39+0x222>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
    1026:	e0 91 6e 02 	lds	r30, 0x026E	; 0x80026e <twi_rxBufferIndex>
    102a:	81 e0       	ldi	r24, 0x01	; 1
    102c:	8e 0f       	add	r24, r30
    102e:	80 93 6e 02 	sts	0x026E, r24	; 0x80026e <twi_rxBufferIndex>
    1032:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	e2 5b       	subi	r30, 0xB2	; 178
    103a:	fd 4f       	sbci	r31, 0xFD	; 253
    103c:	80 83       	st	Z, r24
    103e:	bd cf       	rjmp	.-134    	; 0xfba <__vector_39+0x114>
 * Output   none
 */
void twi_releaseBus(void)
{
  // release bus
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT);
    1040:	85 ec       	ldi	r24, 0xC5	; 197
    1042:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>

  // update twi state
  twi_state = TWI_READY;
    1046:	10 92 d2 02 	sts	0x02D2, r1	; 0x8002d2 <twi_state.lto_priv.50>
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // ack future responses and leave slave receiver state
      twi_releaseBus();
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    104a:	80 91 6e 02 	lds	r24, 0x026E	; 0x80026e <twi_rxBufferIndex>
    104e:	80 32       	cpi	r24, 0x20	; 32
    1050:	30 f4       	brcc	.+12     	; 0x105e <__vector_39+0x1b8>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
    1052:	e0 91 6e 02 	lds	r30, 0x026E	; 0x80026e <twi_rxBufferIndex>
    1056:	f0 e0       	ldi	r31, 0x00	; 0
    1058:	e2 5b       	subi	r30, 0xB2	; 178
    105a:	fd 4f       	sbci	r31, 0xFD	; 253
    105c:	10 82       	st	Z, r1
      }
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
    105e:	60 91 6e 02 	lds	r22, 0x026E	; 0x80026e <twi_rxBufferIndex>
    1062:	70 e0       	ldi	r23, 0x00	; 0
    1064:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <twi_onSlaveReceive>
    1068:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <twi_onSlaveReceive+0x1>
    106c:	8e e4       	ldi	r24, 0x4E	; 78
    106e:	92 e0       	ldi	r25, 0x02	; 2
    1070:	19 95       	eicall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
    1072:	10 92 6e 02 	sts	0x026E, r1	; 0x80026e <twi_rxBufferIndex>
    1076:	35 c0       	rjmp	.+106    	; 0x10e2 <__vector_39+0x23c>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
    1078:	84 e0       	ldi	r24, 0x04	; 4
    107a:	80 93 d2 02 	sts	0x02D2, r24	; 0x8002d2 <twi_state.lto_priv.50>
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
    107e:	10 92 4d 02 	sts	0x024D, r1	; 0x80024d <twi_txBufferIndex>
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
    1082:	10 92 4c 02 	sts	0x024C, r1	; 0x80024c <twi_txBufferLength>
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
    1086:	e0 91 7a 02 	lds	r30, 0x027A	; 0x80027a <twi_onSlaveTransmit>
    108a:	f0 91 7b 02 	lds	r31, 0x027B	; 0x80027b <twi_onSlaveTransmit+0x1>
    108e:	19 95       	eicall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
    1090:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <twi_txBufferLength>
    1094:	81 11       	cpse	r24, r1
    1096:	05 c0       	rjmp	.+10     	; 0x10a2 <__vector_39+0x1fc>
        twi_txBufferLength = 1;
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	80 93 4c 02 	sts	0x024C, r24	; 0x80024c <twi_txBufferLength>
        twi_txBuffer[0] = 0x00;
    109e:	10 92 2c 02 	sts	0x022C, r1	; 0x80022c <__data_end>
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
    10a2:	e0 91 4d 02 	lds	r30, 0x024D	; 0x80024d <twi_txBufferIndex>
    10a6:	81 e0       	ldi	r24, 0x01	; 1
    10a8:	8e 0f       	add	r24, r30
    10aa:	80 93 4d 02 	sts	0x024D, r24	; 0x80024d <twi_txBufferIndex>
    10ae:	f0 e0       	ldi	r31, 0x00	; 0
    10b0:	e4 5d       	subi	r30, 0xD4	; 212
    10b2:	fd 4f       	sbci	r31, 0xFD	; 253
    10b4:	80 81       	ld	r24, Z
    10b6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
    10ba:	90 91 4d 02 	lds	r25, 0x024D	; 0x80024d <twi_txBufferIndex>
    10be:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <twi_txBufferLength>
    10c2:	98 17       	cp	r25, r24
    10c4:	08 f4       	brcc	.+2      	; 0x10c8 <__vector_39+0x222>
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    10c6:	79 cf       	rjmp	.-270    	; 0xfba <__vector_39+0x114>
    10c8:	85 e8       	ldi	r24, 0x85	; 133
    10ca:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    10ce:	09 c0       	rjmp	.+18     	; 0x10e2 <__vector_39+0x23c>
    10d0:	85 ec       	ldi	r24, 0xC5	; 197
    10d2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    case TW_ST_DATA_NACK: // received nack, we are done 
    case TW_ST_LAST_DATA: // received ack, but we are done already!
      // ack future responses
      twi_reply(1);
      // leave slave receiver state
      twi_state = TWI_READY;
    10d6:	10 92 d2 02 	sts	0x02D2, r1	; 0x8002d2 <twi_state.lto_priv.50>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
    10da:	03 c0       	rjmp	.+6      	; 0x10e2 <__vector_39+0x23c>
    10dc:	10 92 d0 02 	sts	0x02D0, r1	; 0x8002d0 <twi_error.lto_priv.58>
      twi_stop();
    10e0:	7e dc       	rcall	.-1796   	; 0x9de <twi_stop>
      break;
  }
}
    10e2:	ff 91       	pop	r31
    10e4:	ef 91       	pop	r30
    10e6:	bf 91       	pop	r27
    10e8:	af 91       	pop	r26
    10ea:	9f 91       	pop	r25
    10ec:	8f 91       	pop	r24
    10ee:	7f 91       	pop	r23
    10f0:	6f 91       	pop	r22
    10f2:	5f 91       	pop	r21
    10f4:	4f 91       	pop	r20
    10f6:	3f 91       	pop	r19
    10f8:	2f 91       	pop	r18
    10fa:	0f 90       	pop	r0
    10fc:	0b be       	out	0x3b, r0	; 59
    10fe:	0f 90       	pop	r0
    1100:	0f be       	out	0x3f, r0	; 63
    1102:	0f 90       	pop	r0
    1104:	1f 90       	pop	r1
    1106:	18 95       	reti

00001108 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
    1108:	cf 92       	push	r12
    110a:	df 92       	push	r13
    110c:	ef 92       	push	r14
    110e:	ff 92       	push	r15
    1110:	0f 93       	push	r16
    1112:	1f 93       	push	r17
    1114:	cf 93       	push	r28
    1116:	df 93       	push	r29
    1118:	6c 01       	movw	r12, r24
    111a:	7a 01       	movw	r14, r20
    111c:	8b 01       	movw	r16, r22
  size_t n = 0;
    111e:	c0 e0       	ldi	r28, 0x00	; 0
    1120:	d0 e0       	ldi	r29, 0x00	; 0
  while (size--) {
    1122:	ce 15       	cp	r28, r14
    1124:	df 05       	cpc	r29, r15
    1126:	81 f0       	breq	.+32     	; 0x1148 <_ZN5Print5writeEPKhj+0x40>
    if (write(*buffer++)) n++;
    1128:	d8 01       	movw	r26, r16
    112a:	6d 91       	ld	r22, X+
    112c:	8d 01       	movw	r16, r26
    112e:	d6 01       	movw	r26, r12
    1130:	ed 91       	ld	r30, X+
    1132:	fc 91       	ld	r31, X
    1134:	01 90       	ld	r0, Z+
    1136:	f0 81       	ld	r31, Z
    1138:	e0 2d       	mov	r30, r0
    113a:	c6 01       	movw	r24, r12
    113c:	19 95       	eicall
    113e:	89 2b       	or	r24, r25
    1140:	11 f0       	breq	.+4      	; 0x1146 <_ZN5Print5writeEPKhj+0x3e>
    1142:	21 96       	adiw	r28, 0x01	; 1
    1144:	ee cf       	rjmp	.-36     	; 0x1122 <_ZN5Print5writeEPKhj+0x1a>
    1146:	7e 01       	movw	r14, r28
    else break;
  }
  return n;
}
    1148:	c7 01       	movw	r24, r14
    114a:	df 91       	pop	r29
    114c:	cf 91       	pop	r28
    114e:	1f 91       	pop	r17
    1150:	0f 91       	pop	r16
    1152:	ff 90       	pop	r15
    1154:	ef 90       	pop	r14
    1156:	df 90       	pop	r13
    1158:	cf 90       	pop	r12
    115a:	08 95       	ret

0000115c <_ZN7TwoWire15endTransmissionEh.constprop.39>:
//	the bus tenure has been properly ended with a STOP. It
//	is very possible to leave the bus in a hung state if
//	no call to endTransmission(true) is made. Some I2C
//	devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
    115c:	28 2f       	mov	r18, r24
{
  // transmit buffer (blocking)
  uint8_t ret = twi_writeTo(txAddress, txBuffer, txBufferLength, 1, sendStop);
    115e:	30 91 f6 02 	lds	r19, 0x02F6	; 0x8002f6 <_ZN7TwoWire14txBufferLengthE>
uint8_t twi_writeTo(uint8_t address, uint8_t* data, uint8_t length, uint8_t wait, uint8_t sendStop)
{
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    1162:	31 32       	cpi	r19, 0x21	; 33
    1164:	08 f0       	brcs	.+2      	; 0x1168 <_ZN7TwoWire15endTransmissionEh.constprop.39+0xc>
    1166:	4a c0       	rjmp	.+148    	; 0x11fc <_ZN7TwoWire15endTransmissionEh.constprop.39+0xa0>
    return 1;
  }

  // wait until twi is ready, become master transmitter
  while(TWI_READY != twi_state){
    1168:	80 91 d2 02 	lds	r24, 0x02D2	; 0x8002d2 <twi_state.lto_priv.50>
    116c:	81 11       	cpse	r24, r1
    116e:	fc cf       	rjmp	.-8      	; 0x1168 <_ZN7TwoWire15endTransmissionEh.constprop.39+0xc>
    1170:	90 91 f5 02 	lds	r25, 0x02F5	; 0x8002f5 <_ZN7TwoWire9txAddressE>
    continue;
  }
  twi_state = TWI_MTX;
    1174:	42 e0       	ldi	r20, 0x02	; 2
    1176:	40 93 d2 02 	sts	0x02D2, r20	; 0x8002d2 <twi_state.lto_priv.50>
  twi_sendStop = sendStop;
    117a:	20 93 d1 02 	sts	0x02D1, r18	; 0x8002d1 <twi_sendStop.lto_priv.51>
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    117e:	2f ef       	ldi	r18, 0xFF	; 255
    1180:	20 93 d0 02 	sts	0x02D0, r18	; 0x8002d0 <twi_error.lto_priv.58>

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    1184:	10 92 cf 02 	sts	0x02CF, r1	; 0x8002cf <twi_masterBufferIndex.lto_priv.55>
  twi_masterBufferLength = length;
    1188:	30 93 ce 02 	sts	0x02CE, r19	; 0x8002ce <twi_masterBufferLength.lto_priv.56>
    118c:	e5 ed       	ldi	r30, 0xD5	; 213
    118e:	f2 e0       	ldi	r31, 0x02	; 2
    1190:	ae ea       	ldi	r26, 0xAE	; 174
    1192:	b2 e0       	ldi	r27, 0x02	; 2
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    1194:	20 e0       	ldi	r18, 0x00	; 0
    1196:	32 17       	cp	r19, r18
    1198:	21 f0       	breq	.+8      	; 0x11a2 <_ZN7TwoWire15endTransmissionEh.constprop.39+0x46>
    twi_masterBuffer[i] = data[i];
    119a:	41 91       	ld	r20, Z+
    119c:	4d 93       	st	X+, r20
  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
  twi_masterBufferLength = length;
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    119e:	2f 5f       	subi	r18, 0xFF	; 255
    11a0:	fa cf       	rjmp	.-12     	; 0x1196 <_ZN7TwoWire15endTransmissionEh.constprop.39+0x3a>
    twi_masterBuffer[i] = data[i];
  }
  
  // build sla+w, slave device address + w bit
  twi_slarw = TW_WRITE;
    11a2:	10 92 ad 02 	sts	0x02AD, r1	; 0x8002ad <twi_slarw.lto_priv.54>
  twi_slarw |= address << 1;
    11a6:	20 91 ad 02 	lds	r18, 0x02AD	; 0x8002ad <twi_slarw.lto_priv.54>
    11aa:	99 0f       	add	r25, r25
    11ac:	92 2b       	or	r25, r18
    11ae:	90 93 ad 02 	sts	0x02AD, r25	; 0x8002ad <twi_slarw.lto_priv.54>
  
  // if we're in a repeated start, then we've already sent the START
  // in the ISR. Don't do it again.
  //
  if (true == twi_inRepStart) {
    11b2:	90 91 ac 02 	lds	r25, 0x02AC	; 0x8002ac <twi_inRepStart.lto_priv.52>
    11b6:	91 30       	cpi	r25, 0x01	; 1
    11b8:	61 f4       	brne	.+24     	; 0x11d2 <_ZN7TwoWire15endTransmissionEh.constprop.39+0x76>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    11ba:	10 92 ac 02 	sts	0x02AC, r1	; 0x8002ac <twi_inRepStart.lto_priv.52>
    do {
      TWDR = twi_slarw;				
    11be:	90 91 ad 02 	lds	r25, 0x02AD	; 0x8002ad <twi_slarw.lto_priv.54>
    11c2:	90 93 bb 00 	sts	0x00BB, r25	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    } while(TWCR & _BV(TWWC));
    11c6:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    11ca:	93 fd       	sbrc	r25, 3
    11cc:	f8 cf       	rjmp	.-16     	; 0x11be <_ZN7TwoWire15endTransmissionEh.constprop.39+0x62>
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    11ce:	95 ec       	ldi	r25, 0xC5	; 197
    11d0:	01 c0       	rjmp	.+2      	; 0x11d4 <_ZN7TwoWire15endTransmissionEh.constprop.39+0x78>
  }
  else
    // send start condition
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE) | _BV(TWSTA);	// enable INTs
    11d2:	95 ee       	ldi	r25, 0xE5	; 229
    11d4:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>

  // wait for write operation to complete
  while(wait && (TWI_MTX == twi_state)){
    11d8:	90 91 d2 02 	lds	r25, 0x02D2	; 0x8002d2 <twi_state.lto_priv.50>
    11dc:	92 30       	cpi	r25, 0x02	; 2
    11de:	e1 f3       	breq	.-8      	; 0x11d8 <_ZN7TwoWire15endTransmissionEh.constprop.39+0x7c>
    continue;
  }
  
  if (twi_error == 0xFF)
    11e0:	90 91 d0 02 	lds	r25, 0x02D0	; 0x8002d0 <twi_error.lto_priv.58>
    11e4:	9f 3f       	cpi	r25, 0xFF	; 255
    11e6:	79 f0       	breq	.+30     	; 0x1206 <_ZN7TwoWire15endTransmissionEh.constprop.39+0xaa>
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
    11e8:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <twi_error.lto_priv.58>
    11ec:	80 32       	cpi	r24, 0x20	; 32
    11ee:	41 f0       	breq	.+16     	; 0x1200 <_ZN7TwoWire15endTransmissionEh.constprop.39+0xa4>
    return 2;	// error: address send, nack received
  else if (twi_error == TW_MT_DATA_NACK)
    11f0:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <twi_error.lto_priv.58>
    11f4:	80 33       	cpi	r24, 0x30	; 48
    11f6:	31 f0       	breq	.+12     	; 0x1204 <_ZN7TwoWire15endTransmissionEh.constprop.39+0xa8>
    return 3;	// error: data send, nack received
  else
    return 4;	// other twi error
    11f8:	84 e0       	ldi	r24, 0x04	; 4
    11fa:	05 c0       	rjmp	.+10     	; 0x1206 <_ZN7TwoWire15endTransmissionEh.constprop.39+0xaa>
{
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    return 1;
    11fc:	81 e0       	ldi	r24, 0x01	; 1
    11fe:	03 c0       	rjmp	.+6      	; 0x1206 <_ZN7TwoWire15endTransmissionEh.constprop.39+0xaa>
  }
  
  if (twi_error == 0xFF)
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
    return 2;	// error: address send, nack received
    1200:	82 e0       	ldi	r24, 0x02	; 2
    1202:	01 c0       	rjmp	.+2      	; 0x1206 <_ZN7TwoWire15endTransmissionEh.constprop.39+0xaa>
  else if (twi_error == TW_MT_DATA_NACK)
    return 3;	// error: data send, nack received
    1204:	83 e0       	ldi	r24, 0x03	; 3
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    1206:	10 92 d4 02 	sts	0x02D4, r1	; 0x8002d4 <_ZN7TwoWire13txBufferIndexE>
  txBufferLength = 0;
    120a:	10 92 f6 02 	sts	0x02F6, r1	; 0x8002f6 <_ZN7TwoWire14txBufferLengthE>
  // indicate that we are done transmitting
  transmitting = 0;
    120e:	10 92 d3 02 	sts	0x02D3, r1	; 0x8002d3 <_ZN7TwoWire12transmittingE>
  return ret;
}
    1212:	08 95       	ret

00001214 <_ZN6I2Cdev10writeBytesEhhhPh.constprop.36>:
 * @param regAddr First register address to write to
 * @param length Number of bytes to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data) {
    1214:	cf 93       	push	r28
    1216:	df 93       	push	r29
    1218:	ea 01       	movw	r28, r20
}

void TwoWire::beginTransmission(uint8_t address)
{
  // indicate that we are transmitting
  transmitting = 1;
    121a:	91 e0       	ldi	r25, 0x01	; 1
    121c:	90 93 d3 02 	sts	0x02D3, r25	; 0x8002d3 <_ZN7TwoWire12transmittingE>
  // set address of targeted slave
  txAddress = address;
    1220:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <_ZN7TwoWire9txAddressE>
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    1224:	10 92 d4 02 	sts	0x02D4, r1	; 0x8002d4 <_ZN7TwoWire13txBufferIndexE>
  txBufferLength = 0;
    1228:	10 92 f6 02 	sts	0x02F6, r1	; 0x8002f6 <_ZN7TwoWire14txBufferLengthE>
        Wire.send((uint8_t) regAddr); // send address
    #elif ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100) \
            || (I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_SBWIRE && ARDUINO >= 100) \
            || I2CDEV_IMPLEMENTATION == I2CDEV_TEENSY_3X_WIRE)
        Wire.beginTransmission(devAddr);
        Wire.write((uint8_t) regAddr); // send address
    122c:	84 e9       	ldi	r24, 0x94	; 148
    122e:	93 e0       	ldi	r25, 0x03	; 3
    1230:	60 dc       	rcall	.-1856   	; 0xaf2 <_ZN7TwoWire5writeEh>
        #if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
            Wire.send((uint8_t) data[i]);
        #elif ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100) \
                || (I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_SBWIRE && ARDUINO >= 100) \
                || I2CDEV_IMPLEMENTATION == I2CDEV_TEENSY_3X_WIRE)
            Wire.write((uint8_t) data[i]);
    1232:	68 81       	ld	r22, Y
    1234:	84 e9       	ldi	r24, 0x94	; 148
    1236:	93 e0       	ldi	r25, 0x03	; 3
    1238:	5c dc       	rcall	.-1864   	; 0xaf2 <_ZN7TwoWire5writeEh>
//	This provides backwards compatibility with the original
//	definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
  return endTransmission(true);
    123a:	81 e0       	ldi	r24, 0x01	; 1
    123c:	8f df       	rcall	.-226    	; 0x115c <_ZN7TwoWire15endTransmissionEh.constprop.39>
    123e:	91 e0       	ldi	r25, 0x01	; 1
        //status = Fastwire::endTransmission();
    #endif
    #ifdef I2CDEV_SERIAL_DEBUG
        Serial.println(". Done.");
    #endif
    return status == 0;
    1240:	81 11       	cpse	r24, r1
    1242:	90 e0       	ldi	r25, 0x00	; 0
    1244:	89 2f       	mov	r24, r25
}
    1246:	df 91       	pop	r29
    1248:	cf 91       	pop	r28
    124a:	08 95       	ret

0000124c <twi_readFrom.part.0.constprop.35>:
    124c:	90 91 d2 02 	lds	r25, 0x02D2	; 0x8002d2 <twi_state.lto_priv.50>
  if(TWI_BUFFER_LENGTH < length){
    return 0;
  }

  // wait until twi is ready, become master receiver
  while(TWI_READY != twi_state){
    1250:	91 11       	cpse	r25, r1
    1252:	fc cf       	rjmp	.-8      	; 0x124c <twi_readFrom.part.0.constprop.35>
    1254:	91 e0       	ldi	r25, 0x01	; 1
    continue;
  }
  twi_state = TWI_MRX;
    1256:	90 93 d2 02 	sts	0x02D2, r25	; 0x8002d2 <twi_state.lto_priv.50>
    125a:	40 93 d1 02 	sts	0x02D1, r20	; 0x8002d1 <twi_sendStop.lto_priv.51>
  twi_sendStop = sendStop;
    125e:	2f ef       	ldi	r18, 0xFF	; 255
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    1260:	20 93 d0 02 	sts	0x02D0, r18	; 0x8002d0 <twi_error.lto_priv.58>
    1264:	10 92 cf 02 	sts	0x02CF, r1	; 0x8002cf <twi_masterBufferIndex.lto_priv.55>

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    1268:	26 0f       	add	r18, r22
  twi_masterBufferLength = length-1;  // This is not intuitive, read on...
    126a:	20 93 ce 02 	sts	0x02CE, r18	; 0x8002ce <twi_masterBufferLength.lto_priv.56>
    126e:	90 93 ad 02 	sts	0x02AD, r25	; 0x8002ad <twi_slarw.lto_priv.54>
  // Therefor we must actually set NACK when the _next_ to last byte is
  // received, causing that NACK to be sent in response to receiving the last
  // expected byte of data.

  // build sla+w, slave device address + w bit
  twi_slarw = TW_READ;
    1272:	90 91 ad 02 	lds	r25, 0x02AD	; 0x8002ad <twi_slarw.lto_priv.54>
  twi_slarw |= address << 1;
    1276:	88 0f       	add	r24, r24
    1278:	89 2b       	or	r24, r25
    127a:	80 93 ad 02 	sts	0x02AD, r24	; 0x8002ad <twi_slarw.lto_priv.54>
    127e:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <twi_inRepStart.lto_priv.52>

  if (true == twi_inRepStart) {
    1282:	81 30       	cpi	r24, 0x01	; 1
    1284:	61 f4       	brne	.+24     	; 0x129e <twi_readFrom.part.0.constprop.35+0x52>
    1286:	10 92 ac 02 	sts	0x02AC, r1	; 0x8002ac <twi_inRepStart.lto_priv.52>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent ourselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    128a:	80 91 ad 02 	lds	r24, 0x02AD	; 0x8002ad <twi_slarw.lto_priv.54>
    do {
      TWDR = twi_slarw;
    128e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    1292:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    } while(TWCR & _BV(TWWC));
    1296:	83 fd       	sbrc	r24, 3
    1298:	f8 cf       	rjmp	.-16     	; 0x128a <twi_readFrom.part.0.constprop.35+0x3e>
    129a:	85 ec       	ldi	r24, 0xC5	; 197
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    129c:	01 c0       	rjmp	.+2      	; 0x12a0 <twi_readFrom.part.0.constprop.35+0x54>
    129e:	85 ee       	ldi	r24, 0xE5	; 229
  }
  else
    // send start condition
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTA);
    12a0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    12a4:	80 91 d2 02 	lds	r24, 0x02D2	; 0x8002d2 <twi_state.lto_priv.50>

  // wait for read operation to complete
  while(TWI_MRX == twi_state){
    12a8:	81 30       	cpi	r24, 0x01	; 1
    12aa:	e1 f3       	breq	.-8      	; 0x12a4 <twi_readFrom.part.0.constprop.35+0x58>
    12ac:	80 91 cf 02 	lds	r24, 0x02CF	; 0x8002cf <twi_masterBufferIndex.lto_priv.55>
    continue;
  }

  if (twi_masterBufferIndex < length)
    12b0:	86 17       	cp	r24, r22
    12b2:	10 f4       	brcc	.+4      	; 0x12b8 <twi_readFrom.part.0.constprop.35+0x6c>
    12b4:	60 91 cf 02 	lds	r22, 0x02CF	; 0x8002cf <twi_masterBufferIndex.lto_priv.55>
    length = twi_masterBufferIndex;
    12b8:	ae ea       	ldi	r26, 0xAE	; 174
    12ba:	b2 e0       	ldi	r27, 0x02	; 2
    12bc:	ec e8       	ldi	r30, 0x8C	; 140
    12be:	f2 e0       	ldi	r31, 0x02	; 2
    12c0:	80 e0       	ldi	r24, 0x00	; 0

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    12c2:	86 17       	cp	r24, r22
    12c4:	21 f0       	breq	.+8      	; 0x12ce <twi_readFrom.part.0.constprop.35+0x82>
    12c6:	9d 91       	ld	r25, X+
    data[i] = twi_masterBuffer[i];
    12c8:	91 93       	st	Z+, r25
    12ca:	8f 5f       	subi	r24, 0xFF	; 255

  if (twi_masterBufferIndex < length)
    length = twi_masterBufferIndex;

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    12cc:	fa cf       	rjmp	.-12     	; 0x12c2 <twi_readFrom.part.0.constprop.35+0x76>
    12ce:	08 95       	ret

000012d0 <_ZN6I2Cdev9readBytesEhhhPhj.constprop.30>:
    data[i] = twi_masterBuffer[i];
  }
	
  return length;
}
    12d0:	4f 92       	push	r4
 * @param length Number of bytes to read
 * @param data Buffer to store read data in
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev::readTimeout)
 * @return Number of bytes read (-1 indicates failure)
 */
int8_t I2Cdev::readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data, uint16_t timeout) {
    12d2:	5f 92       	push	r5
    12d4:	6f 92       	push	r6
    12d6:	7f 92       	push	r7
    12d8:	8f 92       	push	r8
    12da:	9f 92       	push	r9
    12dc:	af 92       	push	r10
    12de:	bf 92       	push	r11
    12e0:	df 92       	push	r13
    12e2:	ef 92       	push	r14
    12e4:	ff 92       	push	r15
    12e6:	0f 93       	push	r16
    12e8:	1f 93       	push	r17
    12ea:	cf 93       	push	r28
    12ec:	df 93       	push	r29
    12ee:	18 2f       	mov	r17, r24
    12f0:	7a 01       	movw	r14, r20
    12f2:	e9 01       	movw	r28, r18
    12f4:	8f b7       	in	r24, 0x3f	; 63

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    12f6:	f8 94       	cli

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    12f8:	40 90 88 02 	lds	r4, 0x0288	; 0x800288 <timer0_millis>
	m = timer0_millis;
    12fc:	50 90 89 02 	lds	r5, 0x0289	; 0x800289 <timer0_millis+0x1>
    1300:	60 90 8a 02 	lds	r6, 0x028A	; 0x80028a <timer0_millis+0x2>
    1304:	70 90 8b 02 	lds	r7, 0x028B	; 0x80028b <timer0_millis+0x3>
    1308:	8f bf       	out	0x3f, r24	; 63
	SREG = oldSREG;
    130a:	01 e0       	ldi	r16, 0x01	; 1
}

void TwoWire::beginTransmission(uint8_t address)
{
  // indicate that we are transmitting
  transmitting = 1;
    130c:	00 93 d3 02 	sts	0x02D3, r16	; 0x8002d3 <_ZN7TwoWire12transmittingE>
    1310:	10 93 f5 02 	sts	0x02F5, r17	; 0x8002f5 <_ZN7TwoWire9txAddressE>
  // set address of targeted slave
  txAddress = address;
    1314:	10 92 d4 02 	sts	0x02D4, r1	; 0x8002d4 <_ZN7TwoWire13txBufferIndexE>
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    1318:	10 92 f6 02 	sts	0x02F6, r1	; 0x8002f6 <_ZN7TwoWire14txBufferLengthE>
            // I2C/TWI subsystem uses internal buffer that breaks with large data requests
            // so if user requests more than BUFFER_LENGTH bytes, we have to do it in
            // smaller chunks instead of all at once
            for (uint8_t k = 0; k < length; k += min((int)length, BUFFER_LENGTH)) {
                Wire.beginTransmission(devAddr);
                Wire.write(regAddr);
    131c:	84 e9       	ldi	r24, 0x94	; 148
    131e:	93 e0       	ldi	r25, 0x03	; 3
    1320:	e8 db       	rcall	.-2096   	; 0xaf2 <_ZN7TwoWire5writeEh>
//	This provides backwards compatibility with the original
//	definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
  return endTransmission(true);
    1322:	81 e0       	ldi	r24, 0x01	; 1
    1324:	1b df       	rcall	.-458    	; 0x115c <_ZN7TwoWire15endTransmissionEh.constprop.39>
    1326:	00 93 d3 02 	sts	0x02D3, r16	; 0x8002d3 <_ZN7TwoWire12transmittingE>
}

void TwoWire::beginTransmission(uint8_t address)
{
  // indicate that we are transmitting
  transmitting = 1;
    132a:	10 92 d4 02 	sts	0x02D4, r1	; 0x8002d4 <_ZN7TwoWire13txBufferIndexE>
  // set address of targeted slave
  txAddress = address;
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    132e:	10 92 f6 02 	sts	0x02F6, r1	; 0x8002f6 <_ZN7TwoWire14txBufferLengthE>
  txBufferLength = 0;
    1332:	41 e0       	ldi	r20, 0x01	; 1
    1334:	61 e0       	ldi	r22, 0x01	; 1
    1336:	81 2f       	mov	r24, r17
    1338:	89 df       	rcall	.-238    	; 0x124c <twi_readFrom.part.0.constprop.35>
    133a:	10 92 87 02 	sts	0x0287, r1	; 0x800287 <_ZN7TwoWire13rxBufferIndexE>
    quantity = BUFFER_LENGTH;
  }
  // perform blocking read into buffer
  uint8_t read = twi_readFrom(address, rxBuffer, quantity, sendStop);
  // set rx buffer iterator vars
  rxBufferIndex = 0;
    133e:	80 93 86 02 	sts	0x0286, r24	; 0x800286 <_ZN7TwoWire14rxBufferLengthE>
  rxBufferLength = read;
    1342:	d1 2c       	mov	r13, r1
    1344:	4e 01       	movw	r8, r28
                Wire.endTransmission();
                Wire.beginTransmission(devAddr);
                Wire.requestFrom(devAddr, (uint8_t)min(length - k, BUFFER_LENGTH));
        
                for (; Wire.available() && (timeout == 0 || millis() - t1 < timeout); count++) {
    1346:	a1 2c       	mov	r10, r1
    1348:	b1 2c       	mov	r11, r1
    134a:	90 91 86 02 	lds	r25, 0x0286	; 0x800286 <_ZN7TwoWire14rxBufferLengthE>
    134e:	80 91 87 02 	lds	r24, 0x0287	; 0x800287 <_ZN7TwoWire13rxBufferIndexE>
    1352:	98 17       	cp	r25, r24
    1354:	09 f4       	brne	.+2      	; 0x1358 <_ZN6I2Cdev9readBytesEhhhPhj.constprop.30+0x88>
    1356:	3e c0       	rjmp	.+124    	; 0x13d4 <_ZN6I2Cdev9readBytesEhhhPhj.constprop.30+0x104>
    1358:	20 97       	sbiw	r28, 0x00	; 0
    135a:	81 f1       	breq	.+96     	; 0x13bc <_ZN6I2Cdev9readBytesEhhhPhj.constprop.30+0xec>
    135c:	2f b7       	in	r18, 0x3f	; 63
}

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    135e:	f8 94       	cli

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    1360:	80 91 88 02 	lds	r24, 0x0288	; 0x800288 <timer0_millis>
	m = timer0_millis;
    1364:	90 91 89 02 	lds	r25, 0x0289	; 0x800289 <timer0_millis+0x1>
    1368:	a0 91 8a 02 	lds	r26, 0x028A	; 0x80028a <timer0_millis+0x2>
    136c:	b0 91 8b 02 	lds	r27, 0x028B	; 0x80028b <timer0_millis+0x3>
    1370:	2f bf       	out	0x3f, r18	; 63
	SREG = oldSREG;
    1372:	84 19       	sub	r24, r4
    1374:	95 09       	sbc	r25, r5
    1376:	a6 09       	sbc	r26, r6
    1378:	b7 09       	sbc	r27, r7
    137a:	88 15       	cp	r24, r8
    137c:	99 05       	cpc	r25, r9
    137e:	aa 05       	cpc	r26, r10
    1380:	bb 05       	cpc	r27, r11
    1382:	e0 f0       	brcs	.+56     	; 0x13bc <_ZN6I2Cdev9readBytesEhhhPhj.constprop.30+0xec>
    1384:	2f b7       	in	r18, 0x3f	; 63
}

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    1386:	f8 94       	cli

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    1388:	80 91 88 02 	lds	r24, 0x0288	; 0x800288 <timer0_millis>
	m = timer0_millis;
    138c:	90 91 89 02 	lds	r25, 0x0289	; 0x800289 <timer0_millis+0x1>
    1390:	a0 91 8a 02 	lds	r26, 0x028A	; 0x80028a <timer0_millis+0x2>
    1394:	b0 91 8b 02 	lds	r27, 0x028B	; 0x80028b <timer0_millis+0x3>
    1398:	2f bf       	out	0x3f, r18	; 63
	SREG = oldSREG;
    139a:	84 19       	sub	r24, r4
        }

    #endif

    // check for timeout
    if (timeout > 0 && millis() - t1 >= timeout && count < length) count = -1; // timeout
    139c:	95 09       	sbc	r25, r5
    139e:	a6 09       	sbc	r26, r6
    13a0:	b7 09       	sbc	r27, r7
    13a2:	ae 01       	movw	r20, r28
    13a4:	60 e0       	ldi	r22, 0x00	; 0
    13a6:	70 e0       	ldi	r23, 0x00	; 0
    13a8:	84 17       	cp	r24, r20
    13aa:	95 07       	cpc	r25, r21
    13ac:	a6 07       	cpc	r26, r22
    13ae:	b7 07       	cpc	r27, r23
    13b0:	98 f0       	brcs	.+38     	; 0x13d8 <_ZN6I2Cdev9readBytesEhhhPhj.constprop.30+0x108>
    13b2:	1d 14       	cp	r1, r13
    13b4:	8c f0       	brlt	.+34     	; 0x13d8 <_ZN6I2Cdev9readBytesEhhhPhj.constprop.30+0x108>
    13b6:	dd 24       	eor	r13, r13
    13b8:	da 94       	dec	r13
    13ba:	0e c0       	rjmp	.+28     	; 0x13d8 <_ZN6I2Cdev9readBytesEhhhPhj.constprop.30+0x108>
    13bc:	87 01       	movw	r16, r14
                Wire.endTransmission();
                Wire.beginTransmission(devAddr);
                Wire.requestFrom(devAddr, (uint8_t)min(length - k, BUFFER_LENGTH));
        
                for (; Wire.available() && (timeout == 0 || millis() - t1 < timeout); count++) {
                    data[count] = Wire.read();
    13be:	0d 0d       	add	r16, r13
    13c0:	11 1d       	adc	r17, r1
    13c2:	d7 fc       	sbrc	r13, 7
    13c4:	1a 95       	dec	r17
    13c6:	84 e9       	ldi	r24, 0x94	; 148
    13c8:	93 e0       	ldi	r25, 0x03	; 3
    13ca:	4b db       	rcall	.-2410   	; 0xa62 <_ZN7TwoWire4readEv>
    13cc:	f8 01       	movw	r30, r16
    13ce:	80 83       	st	Z, r24
    13d0:	d3 94       	inc	r13
    13d2:	bb cf       	rjmp	.-138    	; 0x134a <_ZN6I2Cdev9readBytesEhhhPhj.constprop.30+0x7a>
    13d4:	20 97       	sbiw	r28, 0x00	; 0
        }

    #endif

    // check for timeout
    if (timeout > 0 && millis() - t1 >= timeout && count < length) count = -1; // timeout
    13d6:	b1 f6       	brne	.-84     	; 0x1384 <_ZN6I2Cdev9readBytesEhhhPhj.constprop.30+0xb4>
    13d8:	8d 2d       	mov	r24, r13
        Serial.print(count, DEC);
        Serial.println(" read).");
    #endif

    return count;
}
    13da:	df 91       	pop	r29
    13dc:	cf 91       	pop	r28
    13de:	1f 91       	pop	r17
    13e0:	0f 91       	pop	r16
    13e2:	ff 90       	pop	r15
    13e4:	ef 90       	pop	r14
    13e6:	df 90       	pop	r13
    13e8:	bf 90       	pop	r11
    13ea:	af 90       	pop	r10
    13ec:	9f 90       	pop	r9
    13ee:	8f 90       	pop	r8
    13f0:	7f 90       	pop	r7
    13f2:	6f 90       	pop	r6
    13f4:	5f 90       	pop	r5
    13f6:	4f 90       	pop	r4
    13f8:	08 95       	ret

000013fa <_ZN5Print5writeEPKc.constprop.14>:
    13fa:	00 97       	sbiw	r24, 0x00	; 0
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
    13fc:	61 f0       	breq	.+24     	; 0x1416 <_ZN5Print5writeEPKc.constprop.14+0x1c>
    13fe:	fc 01       	movw	r30, r24
      return write((const uint8_t *)str, strlen(str));
    1400:	01 90       	ld	r0, Z+
    1402:	00 20       	and	r0, r0
    1404:	e9 f7       	brne	.-6      	; 0x1400 <_ZN5Print5writeEPKc.constprop.14+0x6>
    1406:	31 97       	sbiw	r30, 0x01	; 1
    1408:	af 01       	movw	r20, r30
    140a:	48 1b       	sub	r20, r24
    140c:	59 0b       	sbc	r21, r25
    140e:	bc 01       	movw	r22, r24
    1410:	87 ef       	ldi	r24, 0xF7	; 247
    1412:	92 e0       	ldi	r25, 0x02	; 2
    1414:	79 ce       	rjmp	.-782    	; 0x1108 <_ZN5Print5writeEPKhj>
    1416:	80 e0       	ldi	r24, 0x00	; 0
    }
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	08 95       	ret

0000141c <main>:
    141c:	cf 93       	push	r28

void setupUSB() __attribute__((weak));
void setupUSB() { }

int main(void)
{
    141e:	df 93       	push	r29
    1420:	cd b7       	in	r28, 0x3d	; 61
    1422:	de b7       	in	r29, 0x3e	; 62
    1424:	a6 97       	sbiw	r28, 0x26	; 38
    1426:	0f b6       	in	r0, 0x3f	; 63
    1428:	f8 94       	cli
    142a:	de bf       	out	0x3e, r29	; 62
    142c:	0f be       	out	0x3f, r0	; 63
    142e:	cd bf       	out	0x3d, r28	; 61

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    1430:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    1432:	84 b5       	in	r24, 0x24	; 36
    1434:	82 60       	ori	r24, 0x02	; 2
    1436:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    1438:	84 b5       	in	r24, 0x24	; 36
    143a:	81 60       	ori	r24, 0x01	; 1
    143c:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    143e:	85 b5       	in	r24, 0x25	; 37
    1440:	82 60       	ori	r24, 0x02	; 2
    1442:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    1444:	85 b5       	in	r24, 0x25	; 37
    1446:	81 60       	ori	r24, 0x01	; 1
    1448:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    144a:	80 91 6e 00 	lds	r24, 0x006E	; 0x80006e <__TEXT_REGION_LENGTH__+0x70006e>
    144e:	81 60       	ori	r24, 0x01	; 1
    1450:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x70006e>
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    1454:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    1458:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
    145c:	82 60       	ori	r24, 0x02	; 2
    145e:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    1462:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
    1466:	81 60       	ori	r24, 0x01	; 1
    1468:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    146c:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
    1470:	81 60       	ori	r24, 0x01	; 1
    1472:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    1476:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>
    147a:	84 60       	ori	r24, 0x04	; 4
    147c:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    1480:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
    1484:	81 60       	ori	r24, 0x01	; 1
    1486:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
    148a:	80 91 91 00 	lds	r24, 0x0091	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
    148e:	82 60       	ori	r24, 0x02	; 2
    1490:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	sbi(TCCR3B, CS30);
    1494:	80 91 91 00 	lds	r24, 0x0091	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
    1498:	81 60       	ori	r24, 0x01	; 1
    149a:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    149e:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
    14a2:	81 60       	ori	r24, 0x01	; 1
    14a4:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	sbi(TCCR4D, WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	sbi(TCCR4A, PWM4A);		// enable PWM mode for comparator OCR4A
	sbi(TCCR4C, PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
    14a8:	80 91 a1 00 	lds	r24, 0x00A1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
    14ac:	82 60       	ori	r24, 0x02	; 2
    14ae:	80 93 a1 00 	sts	0x00A1, r24	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	sbi(TCCR4B, CS40);
    14b2:	80 91 a1 00 	lds	r24, 0x00A1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
    14b6:	81 60       	ori	r24, 0x01	; 1
    14b8:	80 93 a1 00 	sts	0x00A1, r24	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    14bc:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
    14c0:	81 60       	ori	r24, 0x01	; 1
    14c2:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
#endif
#endif /* end timer4 block for ATMEGA1280/2560 and similar */	

#if defined(TCCR5B) && defined(CS51) && defined(WGM50)
	sbi(TCCR5B, CS51);		// set timer 5 prescale factor to 64
    14c6:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <__TEXT_REGION_LENGTH__+0x700121>
    14ca:	82 60       	ori	r24, 0x02	; 2
    14cc:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <__TEXT_REGION_LENGTH__+0x700121>
	sbi(TCCR5B, CS50);
    14d0:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <__TEXT_REGION_LENGTH__+0x700121>
    14d4:	81 60       	ori	r24, 0x01	; 1
    14d6:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <__TEXT_REGION_LENGTH__+0x700121>
	sbi(TCCR5A, WGM50);		// put timer 5 in 8-bit phase correct pwm mode
    14da:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
    14de:	81 60       	ori	r24, 0x01	; 1
    14e0:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
    14e4:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x70007a>
    14e8:	84 60       	ori	r24, 0x04	; 4
    14ea:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x70007a>
		sbi(ADCSRA, ADPS1);
    14ee:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x70007a>
    14f2:	82 60       	ori	r24, 0x02	; 2
    14f4:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x70007a>
		sbi(ADCSRA, ADPS0);
    14f8:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x70007a>
    14fc:	81 60       	ori	r24, 0x01	; 1
    14fe:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x70007a>
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    1502:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x70007a>
    1506:	80 68       	ori	r24, 0x80	; 128
    1508:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x70007a>
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    150c:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>

void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
    1510:	e0 91 07 03 	lds	r30, 0x0307	; 0x800307 <Serial+0x10>
    1514:	f0 91 08 03 	lds	r31, 0x0308	; 0x800308 <Serial+0x11>
    1518:	82 e0       	ldi	r24, 0x02	; 2
    151a:	80 83       	st	Z, r24
    *_ucsra = 0;
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
    151c:	e0 91 03 03 	lds	r30, 0x0303	; 0x800303 <Serial+0xc>
    1520:	f0 91 04 03 	lds	r31, 0x0304	; 0x800304 <Serial+0xd>
    1524:	10 82       	st	Z, r1
  *_ubrrl = baud_setting;
    1526:	e0 91 05 03 	lds	r30, 0x0305	; 0x800305 <Serial+0xe>
    152a:	f0 91 06 03 	lds	r31, 0x0306	; 0x800306 <Serial+0xf>
    152e:	80 e1       	ldi	r24, 0x10	; 16
    1530:	80 83       	st	Z, r24

  _written = false;
    1532:	10 92 0f 03 	sts	0x030F, r1	; 0x80030f <Serial+0x18>

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
    1536:	e0 91 0b 03 	lds	r30, 0x030B	; 0x80030b <Serial+0x14>
    153a:	f0 91 0c 03 	lds	r31, 0x030C	; 0x80030c <Serial+0x15>
    153e:	86 e0       	ldi	r24, 0x06	; 6
    1540:	80 83       	st	Z, r24
  
  sbi(*_ucsrb, RXEN0);
    1542:	e0 91 09 03 	lds	r30, 0x0309	; 0x800309 <Serial+0x12>
    1546:	f0 91 0a 03 	lds	r31, 0x030A	; 0x80030a <Serial+0x13>
    154a:	80 81       	ld	r24, Z
    154c:	80 61       	ori	r24, 0x10	; 16
    154e:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
    1550:	e0 91 09 03 	lds	r30, 0x0309	; 0x800309 <Serial+0x12>
    1554:	f0 91 0a 03 	lds	r31, 0x030A	; 0x80030a <Serial+0x13>
    1558:	80 81       	ld	r24, Z
    155a:	88 60       	ori	r24, 0x08	; 8
    155c:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
    155e:	e0 91 09 03 	lds	r30, 0x0309	; 0x800309 <Serial+0x12>
    1562:	f0 91 0a 03 	lds	r31, 0x030A	; 0x80030a <Serial+0x13>
    1566:	80 81       	ld	r24, Z
    1568:	80 68       	ori	r24, 0x80	; 128
    156a:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
    156c:	e0 91 09 03 	lds	r30, 0x0309	; 0x800309 <Serial+0x12>
    1570:	f0 91 0a 03 	lds	r31, 0x030A	; 0x80030a <Serial+0x13>
    1574:	80 81       	ld	r24, Z
    1576:	8f 7d       	andi	r24, 0xDF	; 223
    1578:	80 83       	st	Z, r24

void setup() {
#ifdef OUTPUT_USE_SERIAL  
    Serial.begin(115200);
#endif

    157a:	6b e0       	ldi	r22, 0x0B	; 11
    157c:	70 e0       	ldi	r23, 0x00	; 0
    157e:	84 e3       	ldi	r24, 0x34	; 52
    1580:	94 e0       	ldi	r25, 0x04	; 4
    1582:	c4 d8       	rcall	.-3704   	; 0x70c <_ZN5Servo6attachEi>
    pServo.attach(11);
    1584:	60 e5       	ldi	r22, 0x50	; 80
    1586:	70 e0       	ldi	r23, 0x00	; 0
    1588:	84 e3       	ldi	r24, 0x34	; 52
    158a:	94 e0       	ldi	r25, 0x04	; 4
    158c:	3c d8       	rcall	.-3976   	; 0x606 <_ZN5Servo5writeEi>
    pServo.write(P_SERVO_ZERO);
    158e:	6c e0       	ldi	r22, 0x0C	; 12
    1590:	70 e0       	ldi	r23, 0x00	; 0
    1592:	81 e3       	ldi	r24, 0x31	; 49
    1594:	94 e0       	ldi	r25, 0x04	; 4
    1596:	ba d8       	rcall	.-3724   	; 0x70c <_ZN5Servo6attachEi>
    rServo.attach(12);
    1598:	6a e5       	ldi	r22, 0x5A	; 90
    159a:	70 e0       	ldi	r23, 0x00	; 0
    159c:	81 e3       	ldi	r24, 0x31	; 49
    159e:	94 e0       	ldi	r25, 0x04	; 4
    15a0:	32 d8       	rcall	.-3996   	; 0x606 <_ZN5Servo5writeEi>

// Public Methods //////////////////////////////////////////////////////////////

void TwoWire::begin(void)
{
  rxBufferIndex = 0;
    15a2:	10 92 87 02 	sts	0x0287, r1	; 0x800287 <_ZN7TwoWire13rxBufferIndexE>
  rxBufferLength = 0;
    15a6:	10 92 86 02 	sts	0x0286, r1	; 0x800286 <_ZN7TwoWire14rxBufferLengthE>

  txBufferIndex = 0;
    15aa:	10 92 d4 02 	sts	0x02D4, r1	; 0x8002d4 <_ZN7TwoWire13txBufferIndexE>
  txBufferLength = 0;
    15ae:	10 92 f6 02 	sts	0x02F6, r1	; 0x8002f6 <_ZN7TwoWire14txBufferLengthE>
 * Output   none
 */
void twi_init(void)
{
  // initialize state
  twi_state = TWI_READY;
    15b2:	10 92 d2 02 	sts	0x02D2, r1	; 0x8002d2 <twi_state.lto_priv.50>
  twi_sendStop = true;		// default value
    15b6:	81 e0       	ldi	r24, 0x01	; 1
    15b8:	80 93 d1 02 	sts	0x02D1, r24	; 0x8002d1 <twi_sendStop.lto_priv.51>
  twi_inRepStart = false;
    15bc:	10 92 ac 02 	sts	0x02AC, r1	; 0x8002ac <twi_inRepStart.lto_priv.52>
  
  // activate internal pullups for twi.
  digitalWrite(SDA, 1);
    15c0:	61 e0       	ldi	r22, 0x01	; 1
    15c2:	84 e1       	ldi	r24, 0x14	; 20
    15c4:	0e 94 60 02 	call	0x4c0	; 0x4c0 <digitalWrite>
  digitalWrite(SCL, 1);
    15c8:	61 e0       	ldi	r22, 0x01	; 1
    15ca:	85 e1       	ldi	r24, 0x15	; 21
    15cc:	0e 94 60 02 	call	0x4c0	; 0x4c0 <digitalWrite>

  // initialize twi prescaler and bit rate
  cbi(TWSR, TWPS0);
    15d0:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
    15d4:	8e 7f       	andi	r24, 0xFE	; 254
    15d6:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
  cbi(TWSR, TWPS1);
    15da:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
    15de:	8d 7f       	andi	r24, 0xFD	; 253
    15e0:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
  TWBR = ((F_CPU / TWI_FREQ) - 16) / 2;
    15e4:	88 e4       	ldi	r24, 0x48	; 72
    15e6:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
  SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR))
  note: TWBR should be 10 or higher for master mode
  It is 72 for a 16mhz Wiring board with 100kHz TWI */

  // enable twi module, acks, and twi interrupt
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA);
    15ea:	85 e4       	ldi	r24, 0x45	; 69
    15ec:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
 * Input    function: callback function to use
 * Output   none
 */
void twi_attachSlaveTxEvent( void (*function)(void) )
{
  twi_onSlaveTransmit = function;
    15f0:	81 e5       	ldi	r24, 0x51	; 81
    15f2:	91 e0       	ldi	r25, 0x01	; 1
    15f4:	90 93 7b 02 	sts	0x027B, r25	; 0x80027b <twi_onSlaveTransmit+0x1>
    15f8:	80 93 7a 02 	sts	0x027A, r24	; 0x80027a <twi_onSlaveTransmit>
 * Input    function: callback function to use
 * Output   none
 */
void twi_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
  twi_onSlaveReceive = function;
    15fc:	82 e5       	ldi	r24, 0x52	; 82
    15fe:	91 e0       	ldi	r25, 0x01	; 1
    1600:	90 93 79 02 	sts	0x0279, r25	; 0x800279 <twi_onSlaveReceive+0x1>
    1604:	80 93 78 02 	sts	0x0278, r24	; 0x800278 <twi_onSlaveReceive>
 * Input    Clock Frequency
 * Output   none
 */
void twi_setFrequency(uint32_t frequency)
{
  TWBR = ((F_CPU / frequency) - 16) / 2;
    1608:	8c e0       	ldi	r24, 0x0C	; 12
    160a:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_CLKSEL_BIT
 * @see MPU6050_PWR1_CLKSEL_LENGTH
 */
void MPU6050::setClockSource(uint8_t source) {
    I2Cdev::writeBits(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
    160e:	01 e0       	ldi	r16, 0x01	; 1
    1610:	23 e0       	ldi	r18, 0x03	; 3
    1612:	42 e0       	ldi	r20, 0x02	; 2
    1614:	6b e6       	ldi	r22, 0x6B	; 107
    1616:	80 91 37 04 	lds	r24, 0x0437	; 0x800437 <accelgyro>
    161a:	9d da       	rcall	.-2758   	; 0xb56 <_ZN6I2Cdev9writeBitsEhhhhh>
 * @see MPU6050_RA_GYRO_CONFIG
 * @see MPU6050_GCONFIG_FS_SEL_BIT
 * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 */
void MPU6050::setFullScaleGyroRange(uint8_t range) {
    I2Cdev::writeBits(devAddr, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
    161c:	00 e0       	ldi	r16, 0x00	; 0
    161e:	22 e0       	ldi	r18, 0x02	; 2
    1620:	44 e0       	ldi	r20, 0x04	; 4
    1622:	6b e1       	ldi	r22, 0x1B	; 27
    1624:	80 91 37 04 	lds	r24, 0x0437	; 0x800437 <accelgyro>
    1628:	96 da       	rcall	.-2772   	; 0xb56 <_ZN6I2Cdev9writeBitsEhhhhh>
/** Set full-scale accelerometer range.
 * @param range New full-scale accelerometer range setting
 * @see getFullScaleAccelRange()
 */
void MPU6050::setFullScaleAccelRange(uint8_t range) {
    I2Cdev::writeBits(devAddr, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
    162a:	22 e0       	ldi	r18, 0x02	; 2
    162c:	44 e0       	ldi	r20, 0x04	; 4
    162e:	6c e1       	ldi	r22, 0x1C	; 28
    1630:	80 91 37 04 	lds	r24, 0x0437	; 0x800437 <accelgyro>
    1634:	90 da       	rcall	.-2784   	; 0xb56 <_ZN6I2Cdev9writeBitsEhhhhh>
 * @see getSleepEnabled()
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_SLEEP_BIT
 */
void MPU6050::setSleepEnabled(bool enabled) {
    I2Cdev::writeBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, enabled);
    1636:	10 91 37 04 	lds	r17, 0x0437	; 0x800437 <accelgyro>
 * @param data Container for byte value read from device
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev::readTimeout)
 * @return Status of read operation (true = success)
 */
int8_t I2Cdev::readByte(uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint16_t timeout) {
    return readBytes(devAddr, regAddr, 1, data, timeout);
    163a:	28 ee       	ldi	r18, 0xE8	; 232
    163c:	33 e0       	ldi	r19, 0x03	; 3
    163e:	ae 01       	movw	r20, r28
    1640:	4f 5f       	subi	r20, 0xFF	; 255
    1642:	5f 4f       	sbci	r21, 0xFF	; 255
    1644:	6b e6       	ldi	r22, 0x6B	; 107
    1646:	81 2f       	mov	r24, r17
    1648:	43 de       	rcall	.-890    	; 0x12d0 <_ZN6I2Cdev9readBytesEhhhPhj.constprop.30>
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t data) {
    uint8_t b;
    readByte(devAddr, regAddr, &b);
    b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
    164a:	89 81       	ldd	r24, Y+1	; 0x01
    164c:	8f 7b       	andi	r24, 0xBF	; 191
    164e:	89 83       	std	Y+1, r24	; 0x01
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data) {
    return writeBytes(devAddr, regAddr, 1, &data);
    1650:	8a a3       	std	Y+34, r24	; 0x22
    1652:	ae 01       	movw	r20, r28
    1654:	4e 5d       	subi	r20, 0xDE	; 222
    1656:	5f 4f       	sbci	r21, 0xFF	; 255
    1658:	6b e6       	ldi	r22, 0x6B	; 107
    165a:	81 2f       	mov	r24, r17
/** Set full-scale accelerometer range.
 * @param range New full-scale accelerometer range setting
 * @see getFullScaleAccelRange()
 */
void MPU6050::setFullScaleAccelRange(uint8_t range) {
    I2Cdev::writeBits(devAddr, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
    165c:	db dd       	rcall	.-1098   	; 0x1214 <_ZN6I2Cdev10writeBytesEhhhPh.constprop.36>
    165e:	22 e0       	ldi	r18, 0x02	; 2
    1660:	44 e0       	ldi	r20, 0x04	; 4
    1662:	6c e1       	ldi	r22, 0x1C	; 28
    1664:	80 91 37 04 	lds	r24, 0x0437	; 0x800437 <accelgyro>
 * @see MPU6050_RA_CONFIG
 * @see MPU6050_CFG_DLPF_CFG_BIT
 * @see MPU6050_CFG_DLPF_CFG_LENGTH
 */
void MPU6050::setDLPFMode(uint8_t mode) {
    I2Cdev::writeBits(devAddr, MPU6050_RA_CONFIG, MPU6050_CFG_DLPF_CFG_BIT, MPU6050_CFG_DLPF_CFG_LENGTH, mode);
    1668:	76 da       	rcall	.-2836   	; 0xb56 <_ZN6I2Cdev9writeBitsEhhhhh>
    166a:	03 e0       	ldi	r16, 0x03	; 3
    166c:	23 e0       	ldi	r18, 0x03	; 3
    166e:	42 e0       	ldi	r20, 0x02	; 2
    1670:	6a e1       	ldi	r22, 0x1A	; 26
    1672:	80 91 37 04 	lds	r24, 0x0437	; 0x800437 <accelgyro>
    1676:	6f da       	rcall	.-2850   	; 0xb56 <_ZN6I2Cdev9writeBitsEhhhhh>
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
}

void delay(unsigned long ms)
{
	uint32_t start = micros();
    1678:	0e 94 de 02 	call	0x5bc	; 0x5bc <micros>
    167c:	4b 01       	movw	r8, r22
    167e:	5c 01       	movw	r10, r24
    1680:	28 e2       	ldi	r18, 0x28	; 40
    1682:	c2 2e       	mov	r12, r18
    1684:	d1 2c       	mov	r13, r1
    1686:	e1 2c       	mov	r14, r1
    1688:	f1 2c       	mov	r15, r1

	while (ms > 0) {
		yield();
		while ( ms > 0 && (micros() - start) >= 1000) {
    168a:	0e 94 de 02 	call	0x5bc	; 0x5bc <micros>
    168e:	dc 01       	movw	r26, r24
    1690:	cb 01       	movw	r24, r22
    1692:	88 19       	sub	r24, r8
    1694:	99 09       	sbc	r25, r9
    1696:	aa 09       	sbc	r26, r10
    1698:	bb 09       	sbc	r27, r11
    169a:	88 3e       	cpi	r24, 0xE8	; 232
    169c:	93 40       	sbci	r25, 0x03	; 3
    169e:	a1 05       	cpc	r26, r1
    16a0:	b1 05       	cpc	r27, r1
    16a2:	98 f3       	brcs	.-26     	; 0x168a <main+0x26e>
			ms--;
    16a4:	21 e0       	ldi	r18, 0x01	; 1
    16a6:	c2 1a       	sub	r12, r18
    16a8:	d1 08       	sbc	r13, r1
    16aa:	e1 08       	sbc	r14, r1
    16ac:	f1 08       	sbc	r15, r1
			start += 1000;
    16ae:	88 ee       	ldi	r24, 0xE8	; 232
    16b0:	88 0e       	add	r8, r24
    16b2:	83 e0       	ldi	r24, 0x03	; 3
    16b4:	98 1e       	adc	r9, r24
    16b6:	a1 1c       	adc	r10, r1
    16b8:	b1 1c       	adc	r11, r1
{
	uint32_t start = micros();

	while (ms > 0) {
		yield();
		while ( ms > 0 && (micros() - start) >= 1000) {
    16ba:	c1 14       	cp	r12, r1
    16bc:	d1 04       	cpc	r13, r1
    16be:	e1 04       	cpc	r14, r1
    16c0:	f1 04       	cpc	r15, r1
    16c2:	19 f7       	brne	.-58     	; 0x168a <main+0x26e>

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    char c = n % base;
    16c4:	9a e0       	ldi	r25, 0x0A	; 10
    16c6:	49 2e       	mov	r4, r25
    16c8:	51 2c       	mov	r5, r1
    16ca:	61 2c       	mov	r6, r1
    16cc:	71 2c       	mov	r7, r1
    return atan2(y, x) * 57.29577795f;
}

void loop() {
    // read raw accel/gyro measurements from device
#ifdef DEBUG_LOOP_TIME    
    16ce:	0e 94 de 02 	call	0x5bc	; 0x5bc <micros>
    16d2:	60 93 82 02 	sts	0x0282, r22	; 0x800282 <startTime>
    16d6:	70 93 83 02 	sts	0x0283, r23	; 0x800283 <startTime+0x1>
    16da:	80 93 84 02 	sts	0x0284, r24	; 0x800284 <startTime+0x2>
    16de:	90 93 85 02 	sts	0x0285, r25	; 0x800285 <startTime+0x3>
}

void TwoWire::beginTransmission(uint8_t address)
{
  // indicate that we are transmitting
  transmitting = 1;
    16e2:	f1 e0       	ldi	r31, 0x01	; 1
    16e4:	f0 93 d3 02 	sts	0x02D3, r31	; 0x8002d3 <_ZN7TwoWire12transmittingE>
  // set address of targeted slave
  txAddress = address;
    16e8:	88 e6       	ldi	r24, 0x68	; 104
    16ea:	c8 2e       	mov	r12, r24
    16ec:	c0 92 f5 02 	sts	0x02F5, r12	; 0x8002f5 <_ZN7TwoWire9txAddressE>
  // reset tx buffer iterator vars
  txBufferIndex = 0;
  txBufferLength = 0;
    16f0:	10 92 d4 02 	sts	0x02D4, r1	; 0x8002d4 <_ZN7TwoWire13txBufferIndexE>
    void onRequest( void (*)(void) );

    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
    16f4:	10 92 f6 02 	sts	0x02F6, r1	; 0x8002f6 <_ZN7TwoWire14txBufferLengthE>
    16f8:	6b e3       	ldi	r22, 0x3B	; 59
    16fa:	84 e9       	ldi	r24, 0x94	; 148



    // Get accelerometer data - 296us in fast i2C mode
    Wire.beginTransmission(MPU_ADDR);
    Wire.write(0x3B);
    16fc:	93 e0       	ldi	r25, 0x03	; 3
    16fe:	f9 d9       	rcall	.-3086   	; 0xaf2 <_ZN7TwoWire5writeEh>
    1700:	80 e0       	ldi	r24, 0x00	; 0
    1702:	2c dd       	rcall	.-1448   	; 0x115c <_ZN7TwoWire15endTransmissionEh.constprop.39>
    1704:	41 e0       	ldi	r20, 0x01	; 1
    1706:	66 e0       	ldi	r22, 0x06	; 6
    quantity = BUFFER_LENGTH;
  }
  // perform blocking read into buffer
  uint8_t read = twi_readFrom(address, rxBuffer, quantity, sendStop);
  // set rx buffer iterator vars
  rxBufferIndex = 0;
    1708:	88 e6       	ldi	r24, 0x68	; 104
    170a:	a0 dd       	rcall	.-1216   	; 0x124c <twi_readFrom.part.0.constprop.35>
  rxBufferLength = read;
    170c:	10 92 87 02 	sts	0x0287, r1	; 0x800287 <_ZN7TwoWire13rxBufferIndexE>
    Wire.endTransmission(false);
    Wire.requestFrom(MPU_ADDR, 6, true);
    1710:	80 93 86 02 	sts	0x0286, r24	; 0x800286 <_ZN7TwoWire14rxBufferLengthE>
    1714:	84 e9       	ldi	r24, 0x94	; 148
    1716:	93 e0       	ldi	r25, 0x03	; 3
    1718:	a4 d9       	rcall	.-3256   	; 0xa62 <_ZN7TwoWire4readEv>
    171a:	18 2f       	mov	r17, r24
    171c:	84 e9       	ldi	r24, 0x94	; 148
    171e:	93 e0       	ldi	r25, 0x03	; 3
    1720:	a0 d9       	rcall	.-3264   	; 0xa62 <_ZN7TwoWire4readEv>
    1722:	1c a3       	std	Y+36, r17	; 0x24
    1724:	1b a2       	std	Y+35, r1	; 0x23
    1726:	0b a1       	ldd	r16, Y+35	; 0x23
    1728:	1c a1       	ldd	r17, Y+36	; 0x24
    172a:	08 2b       	or	r16, r24
    172c:	19 2b       	or	r17, r25
    172e:	10 93 81 02 	sts	0x0281, r17	; 0x800281 <ax+0x1>
    ax = (Wire.read() << 8 | Wire.read());
    1732:	00 93 80 02 	sts	0x0280, r16	; 0x800280 <ax>
    1736:	84 e9       	ldi	r24, 0x94	; 148
    1738:	93 e0       	ldi	r25, 0x03	; 3
    173a:	93 d9       	rcall	.-3290   	; 0xa62 <_ZN7TwoWire4readEv>
    173c:	f8 2e       	mov	r15, r24
    173e:	84 e9       	ldi	r24, 0x94	; 148
    1740:	93 e0       	ldi	r25, 0x03	; 3
    1742:	8f d9       	rcall	.-3298   	; 0xa62 <_ZN7TwoWire4readEv>
    1744:	fe a2       	std	Y+38, r15	; 0x26
    1746:	1d a2       	std	Y+37, r1	; 0x25
    1748:	ed a0       	ldd	r14, Y+37	; 0x25
    174a:	fe a0       	ldd	r15, Y+38	; 0x26
    174c:	e8 2a       	or	r14, r24
    174e:	f9 2a       	or	r15, r25
    1750:	f0 92 7f 02 	sts	0x027F, r15	; 0x80027f <ay+0x1>
    ay = (Wire.read() << 8 | Wire.read());
    1754:	e0 92 7e 02 	sts	0x027E, r14	; 0x80027e <ay>
    1758:	84 e9       	ldi	r24, 0x94	; 148
    175a:	93 e0       	ldi	r25, 0x03	; 3
    175c:	82 d9       	rcall	.-3324   	; 0xa62 <_ZN7TwoWire4readEv>
    175e:	d8 2e       	mov	r13, r24
    1760:	84 e9       	ldi	r24, 0x94	; 148
    1762:	93 e0       	ldi	r25, 0x03	; 3
    accelgyro.setDLPFMode(3);

    delay(40); // time delay for DLPF initial values
}

inline float atand(int y, int x) {
    1764:	7e d9       	rcall	.-3332   	; 0xa62 <_ZN7TwoWire4readEv>
    1766:	3d 2c       	mov	r3, r13
    1768:	21 2c       	mov	r2, r1
    176a:	82 29       	or	r24, r2
    176c:	93 29       	or	r25, r3
    176e:	bc 01       	movw	r22, r24
    1770:	99 0f       	add	r25, r25
    1772:	88 0b       	sbc	r24, r24
    1774:	99 0b       	sbc	r25, r25
    1776:	4e d2       	rcall	.+1180   	; 0x1c14 <__floatsisf>
    1778:	4b 01       	movw	r8, r22
    177a:	5c 01       	movw	r10, r24
    177c:	b7 01       	movw	r22, r14
    177e:	ff 0c       	add	r15, r15
    1780:	88 0b       	sbc	r24, r24
    1782:	99 0b       	sbc	r25, r25
    1784:	47 d2       	rcall	.+1166   	; 0x1c14 <__floatsisf>
    Serial.print("a/g:\t");
    Serial.print(ax); Serial.print("\t");
    Serial.print(ay); Serial.print("\t");
    Serial.println(az);
#endif       

    1786:	a5 01       	movw	r20, r10
    1788:	94 01       	movw	r18, r8
    178a:	58 d1       	rcall	.+688    	; 0x1a3c <atan2>
    178c:	20 ee       	ldi	r18, 0xE0	; 224
    178e:	3e e2       	ldi	r19, 0x2E	; 46
    1790:	45 e6       	ldi	r20, 0x65	; 101
    1792:	52 e4       	ldi	r21, 0x42	; 66
    1794:	4a d3       	rcall	.+1684   	; 0x1e2a <__mulsf3>
    accelgyro.setDLPFMode(3);

    delay(40); // time delay for DLPF initial values
}

inline float atand(int y, int x) {
    1796:	90 58       	subi	r25, 0x80	; 128
    1798:	78 d2       	rcall	.+1264   	; 0x1c8a <floor>
    179a:	6b 01       	movw	r12, r22
    179c:	7c 01       	movw	r14, r24
    179e:	b8 01       	movw	r22, r16
    17a0:	11 0f       	add	r17, r17
    17a2:	88 0b       	sbc	r24, r24
    17a4:	99 0b       	sbc	r25, r25
    17a6:	36 d2       	rcall	.+1132   	; 0x1c14 <__floatsisf>
    Serial.print(ax); Serial.print("\t");
    Serial.print(ay); Serial.print("\t");
    Serial.println(az);
#endif       

    pitchAngle = floor(-atand(ay, az)); // 192us     
    17a8:	a5 01       	movw	r20, r10
    17aa:	94 01       	movw	r18, r8
    17ac:	47 d1       	rcall	.+654    	; 0x1a3c <atan2>
    17ae:	20 ee       	ldi	r18, 0xE0	; 224
    17b0:	3e e2       	ldi	r19, 0x2E	; 46
    17b2:	45 e6       	ldi	r20, 0x65	; 101
    17b4:	52 e4       	ldi	r21, 0x42	; 66
    17b6:	39 d3       	rcall	.+1650   	; 0x1e2a <__mulsf3>
    17b8:	90 58       	subi	r25, 0x80	; 128
    17ba:	67 d2       	rcall	.+1230   	; 0x1c8a <floor>
    17bc:	f8 d1       	rcall	.+1008   	; 0x1bae <__fixsfsi>
    17be:	4b 01       	movw	r8, r22
    17c0:	5c 01       	movw	r10, r24
    17c2:	70 93 7d 02 	sts	0x027D, r23	; 0x80027d <rollAngle+0x1>
    17c6:	60 93 7c 02 	sts	0x027C, r22	; 0x80027c <rollAngle>
    rollAngle = floor(-atand(ax, az));
    17ca:	c7 01       	movw	r24, r14
    17cc:	b6 01       	movw	r22, r12
    17ce:	ef d1       	rcall	.+990    	; 0x1bae <__fixsfsi>
    17d0:	60 5b       	subi	r22, 0xB0	; 176
    17d2:	7f 4f       	sbci	r23, 0xFF	; 255
    17d4:	84 e3       	ldi	r24, 0x34	; 52
    17d6:	94 e0       	ldi	r25, 0x04	; 4
    17d8:	0e 94 03 03 	call	0x606	; 0x606 <_ZN5Servo5writeEi>
    pServo.write(P_SERVO_ZERO + pitchAngle); // 34us    
    17dc:	b4 01       	movw	r22, r8
    17de:	66 5a       	subi	r22, 0xA6	; 166
    17e0:	7f 4f       	sbci	r23, 0xFF	; 255
    17e2:	81 e3       	ldi	r24, 0x31	; 49
    17e4:	94 e0       	ldi	r25, 0x04	; 4
    17e6:	0e 94 03 03 	call	0x606	; 0x606 <_ZN5Servo5writeEi>
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
  return write(str);
    17ea:	84 e2       	ldi	r24, 0x24	; 36
    17ec:	92 e0       	ldi	r25, 0x02	; 2
    17ee:	05 de       	rcall	.-1014   	; 0x13fa <_ZN5Print5writeEPKc.constprop.14>

#ifdef OUTPUT_PITCH_ANGLE
    Serial.print("p:"); Serial.println(pitchAngle);
#endif 

#ifdef DEBUG_LOOP_TIME       
    17f0:	0e 94 de 02 	call	0x5bc	; 0x5bc <micros>
    17f4:	00 91 82 02 	lds	r16, 0x0282	; 0x800282 <startTime>
    17f8:	10 91 83 02 	lds	r17, 0x0283	; 0x800283 <startTime+0x1>
    17fc:	20 91 84 02 	lds	r18, 0x0284	; 0x800284 <startTime+0x2>
    1800:	30 91 85 02 	lds	r19, 0x0285	; 0x800285 <startTime+0x3>
    1804:	6b 01       	movw	r12, r22
    1806:	7c 01       	movw	r14, r24
    1808:	c0 1a       	sub	r12, r16
    180a:	d1 0a       	sbc	r13, r17
    180c:	e2 0a       	sbc	r14, r18
    180e:	f3 0a       	sbc	r15, r19
size_t Print::printNumber(unsigned long n, uint8_t base)
{
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
    1810:	a7 01       	movw	r20, r14
    1812:	96 01       	movw	r18, r12
    1814:	19 a2       	std	Y+33, r1	; 0x21
    1816:	8e 01       	movw	r16, r28
  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    char c = n % base;
    n /= base;
    1818:	0f 5d       	subi	r16, 0xDF	; 223
    181a:	1f 4f       	sbci	r17, 0xFF	; 255
    181c:	ca 01       	movw	r24, r20
    181e:	b9 01       	movw	r22, r18
    1820:	a3 01       	movw	r20, r6
    1822:	92 01       	movw	r18, r4

    *--str = c < 10 ? c + '0' : c + 'A' - 10;
    1824:	cb d0       	rcall	.+406    	; 0x19bc <__udivmodsi4>
    1826:	60 5d       	subi	r22, 0xD0	; 208
    1828:	f8 01       	movw	r30, r16
    182a:	62 93       	st	-Z, r22
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    182c:	8f 01       	movw	r16, r30
    182e:	21 15       	cp	r18, r1
    1830:	31 05       	cpc	r19, r1
    1832:	41 05       	cpc	r20, r1
    1834:	51 05       	cpc	r21, r1
    n /= base;

    *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
    1836:	91 f7       	brne	.-28     	; 0x181c <main+0x400>
    1838:	cf 01       	movw	r24, r30
    183a:	df dd       	rcall	.-1090   	; 0x13fa <_ZN5Print5writeEPKc.constprop.14>
  return x.printTo(*this);
}

size_t Print::println(void)
{
  return write("\r\n");
    183c:	88 e2       	ldi	r24, 0x28	; 40
    183e:	92 e0       	ldi	r25, 0x02	; 2
    1840:	dc dd       	rcall	.-1096   	; 0x13fa <_ZN5Print5writeEPKc.constprop.14>
    1842:	0e 94 28 02 	call	0x450	; 0x450 <_Z14serialEventRunv>
	
	setup();
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    1846:	43 cf       	rjmp	.-378    	; 0x16ce <main+0x2b2>

00001848 <_GLOBAL__I_65535_0_slc_vs.cpp.o.2489>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    1848:	10 92 fa 02 	sts	0x02FA, r1	; 0x8002fa <Serial+0x3>
    184c:	10 92 f9 02 	sts	0x02F9, r1	; 0x8002f9 <Serial+0x2>
  public:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream() {_timeout=1000;}
    1850:	88 ee       	ldi	r24, 0xE8	; 232
    1852:	93 e0       	ldi	r25, 0x03	; 3
    1854:	a0 e0       	ldi	r26, 0x00	; 0
    1856:	b0 e0       	ldi	r27, 0x00	; 0
    1858:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <Serial+0x4>
    185c:	90 93 fc 02 	sts	0x02FC, r25	; 0x8002fc <Serial+0x5>
    1860:	a0 93 fd 02 	sts	0x02FD, r26	; 0x8002fd <Serial+0x6>
    1864:	b0 93 fe 02 	sts	0x02FE, r27	; 0x8002fe <Serial+0x7>
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
    1868:	24 e0       	ldi	r18, 0x04	; 4
    186a:	32 e0       	ldi	r19, 0x02	; 2
    186c:	30 93 f8 02 	sts	0x02F8, r19	; 0x8002f8 <Serial+0x1>
    1870:	20 93 f7 02 	sts	0x02F7, r18	; 0x8002f7 <Serial>
    1874:	25 ec       	ldi	r18, 0xC5	; 197
    1876:	30 e0       	ldi	r19, 0x00	; 0
    1878:	30 93 04 03 	sts	0x0304, r19	; 0x800304 <Serial+0xd>
    187c:	20 93 03 03 	sts	0x0303, r18	; 0x800303 <Serial+0xc>
    1880:	24 ec       	ldi	r18, 0xC4	; 196
    1882:	30 e0       	ldi	r19, 0x00	; 0
    1884:	30 93 06 03 	sts	0x0306, r19	; 0x800306 <Serial+0xf>
    1888:	20 93 05 03 	sts	0x0305, r18	; 0x800305 <Serial+0xe>
    188c:	20 ec       	ldi	r18, 0xC0	; 192
    188e:	30 e0       	ldi	r19, 0x00	; 0
    1890:	30 93 08 03 	sts	0x0308, r19	; 0x800308 <Serial+0x11>
    1894:	20 93 07 03 	sts	0x0307, r18	; 0x800307 <Serial+0x10>
    1898:	21 ec       	ldi	r18, 0xC1	; 193
    189a:	30 e0       	ldi	r19, 0x00	; 0
    189c:	30 93 0a 03 	sts	0x030A, r19	; 0x80030a <Serial+0x13>
    18a0:	20 93 09 03 	sts	0x0309, r18	; 0x800309 <Serial+0x12>
    18a4:	22 ec       	ldi	r18, 0xC2	; 194
    18a6:	30 e0       	ldi	r19, 0x00	; 0
    18a8:	30 93 0c 03 	sts	0x030C, r19	; 0x80030c <Serial+0x15>
    18ac:	20 93 0b 03 	sts	0x030B, r18	; 0x80030b <Serial+0x14>
    18b0:	26 ec       	ldi	r18, 0xC6	; 198
    18b2:	30 e0       	ldi	r19, 0x00	; 0
    18b4:	30 93 0e 03 	sts	0x030E, r19	; 0x80030e <Serial+0x17>
    18b8:	20 93 0d 03 	sts	0x030D, r18	; 0x80030d <Serial+0x16>
    18bc:	10 92 10 03 	sts	0x0310, r1	; 0x800310 <Serial+0x19>
    18c0:	10 92 11 03 	sts	0x0311, r1	; 0x800311 <Serial+0x1a>
    18c4:	10 92 12 03 	sts	0x0312, r1	; 0x800312 <Serial+0x1b>
    18c8:	10 92 13 03 	sts	0x0313, r1	; 0x800313 <Serial+0x1c>
    18cc:	10 92 97 03 	sts	0x0397, r1	; 0x800397 <Wire+0x3>
    18d0:	10 92 96 03 	sts	0x0396, r1	; 0x800396 <Wire+0x2>
    18d4:	80 93 98 03 	sts	0x0398, r24	; 0x800398 <Wire+0x4>
    18d8:	90 93 99 03 	sts	0x0399, r25	; 0x800399 <Wire+0x5>
    18dc:	a0 93 9a 03 	sts	0x039A, r26	; 0x80039a <Wire+0x6>
    18e0:	b0 93 9b 03 	sts	0x039B, r27	; 0x80039b <Wire+0x7>
void (*TwoWire::user_onRequest)(void);
void (*TwoWire::user_onReceive)(int);

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire()
    18e4:	86 e1       	ldi	r24, 0x16	; 22
    18e6:	92 e0       	ldi	r25, 0x02	; 2
    18e8:	90 93 95 03 	sts	0x0395, r25	; 0x800395 <Wire+0x1>
    18ec:	80 93 94 03 	sts	0x0394, r24	; 0x800394 <Wire>

/** Default constructor, uses default I2C address.
 * @see MPU6050_DEFAULT_ADDRESS
 */
MPU6050::MPU6050() {
    devAddr = MPU6050_DEFAULT_ADDRESS;
    18f0:	88 e6       	ldi	r24, 0x68	; 104
    18f2:	80 93 37 04 	sts	0x0437, r24	; 0x800437 <accelgyro>

/****************** end of static functions ******************************/

Servo::Servo()
{
  if( ServoCount < MAX_SERVOS) {
    18f6:	80 91 30 04 	lds	r24, 0x0430	; 0x800430 <ServoCount>
    18fa:	80 33       	cpi	r24, 0x30	; 48
    18fc:	a0 f4       	brcc	.+40     	; 0x1926 <_GLOBAL__I_65535_0_slc_vs.cpp.o.2489+0xde>
    this->servoIndex = ServoCount++;                    // assign a servo index to this instance
    18fe:	91 e0       	ldi	r25, 0x01	; 1
    1900:	98 0f       	add	r25, r24
    1902:	90 93 30 04 	sts	0x0430, r25	; 0x800430 <ServoCount>
    1906:	80 93 34 04 	sts	0x0434, r24	; 0x800434 <pServo>
	servos[this->servoIndex].ticks = usToTicks(DEFAULT_PULSE_WIDTH);   // store default values  - 12 Aug 2009
    190a:	90 e0       	ldi	r25, 0x00	; 0
    190c:	fc 01       	movw	r30, r24
    190e:	ee 0f       	add	r30, r30
    1910:	ff 1f       	adc	r31, r31
    1912:	8e 0f       	add	r24, r30
    1914:	9f 1f       	adc	r25, r31
    1916:	fc 01       	movw	r30, r24
    1918:	e0 56       	subi	r30, 0x60	; 96
    191a:	fc 4f       	sbci	r31, 0xFC	; 252
    191c:	88 eb       	ldi	r24, 0xB8	; 184
    191e:	9b e0       	ldi	r25, 0x0B	; 11
    1920:	92 83       	std	Z+2, r25	; 0x02
    1922:	81 83       	std	Z+1, r24	; 0x01
    1924:	03 c0       	rjmp	.+6      	; 0x192c <_GLOBAL__I_65535_0_slc_vs.cpp.o.2489+0xe4>
  }
  else
    this->servoIndex = INVALID_SERVO ;  // too many servos
    1926:	8f ef       	ldi	r24, 0xFF	; 255
    1928:	80 93 34 04 	sts	0x0434, r24	; 0x800434 <pServo>

/****************** end of static functions ******************************/

Servo::Servo()
{
  if( ServoCount < MAX_SERVOS) {
    192c:	80 91 30 04 	lds	r24, 0x0430	; 0x800430 <ServoCount>
    1930:	80 33       	cpi	r24, 0x30	; 48
    1932:	a0 f4       	brcc	.+40     	; 0x195c <_GLOBAL__I_65535_0_slc_vs.cpp.o.2489+0x114>
    this->servoIndex = ServoCount++;                    // assign a servo index to this instance
    1934:	91 e0       	ldi	r25, 0x01	; 1
    1936:	98 0f       	add	r25, r24
    1938:	90 93 30 04 	sts	0x0430, r25	; 0x800430 <ServoCount>
    193c:	80 93 31 04 	sts	0x0431, r24	; 0x800431 <rServo>
	servos[this->servoIndex].ticks = usToTicks(DEFAULT_PULSE_WIDTH);   // store default values  - 12 Aug 2009
    1940:	90 e0       	ldi	r25, 0x00	; 0
    1942:	fc 01       	movw	r30, r24
    1944:	ee 0f       	add	r30, r30
    1946:	ff 1f       	adc	r31, r31
    1948:	8e 0f       	add	r24, r30
    194a:	9f 1f       	adc	r25, r31
    194c:	fc 01       	movw	r30, r24
    194e:	e0 56       	subi	r30, 0x60	; 96
    1950:	fc 4f       	sbci	r31, 0xFC	; 252
    1952:	88 eb       	ldi	r24, 0xB8	; 184
    1954:	9b e0       	ldi	r25, 0x0B	; 11
    1956:	92 83       	std	Z+2, r25	; 0x02
    1958:	81 83       	std	Z+1, r24	; 0x01
    195a:	08 95       	ret
  }
  else
    this->servoIndex = INVALID_SERVO ;  // too many servos
    195c:	8f ef       	ldi	r24, 0xFF	; 255
    195e:	80 93 31 04 	sts	0x0431, r24	; 0x800431 <rServo>
    1962:	08 95       	ret

00001964 <__divmodsi4>:
    1964:	05 2e       	mov	r0, r21
    1966:	97 fb       	bst	r25, 7
    1968:	16 f4       	brtc	.+4      	; 0x196e <__divmodsi4+0xa>
    196a:	00 94       	com	r0
    196c:	0f d0       	rcall	.+30     	; 0x198c <__negsi2>
    196e:	57 fd       	sbrc	r21, 7
    1970:	05 d0       	rcall	.+10     	; 0x197c <__divmodsi4_neg2>
    1972:	24 d0       	rcall	.+72     	; 0x19bc <__udivmodsi4>
    1974:	07 fc       	sbrc	r0, 7
    1976:	02 d0       	rcall	.+4      	; 0x197c <__divmodsi4_neg2>
    1978:	46 f4       	brtc	.+16     	; 0x198a <__divmodsi4_exit>
    197a:	08 c0       	rjmp	.+16     	; 0x198c <__negsi2>

0000197c <__divmodsi4_neg2>:
    197c:	50 95       	com	r21
    197e:	40 95       	com	r20
    1980:	30 95       	com	r19
    1982:	21 95       	neg	r18
    1984:	3f 4f       	sbci	r19, 0xFF	; 255
    1986:	4f 4f       	sbci	r20, 0xFF	; 255
    1988:	5f 4f       	sbci	r21, 0xFF	; 255

0000198a <__divmodsi4_exit>:
    198a:	08 95       	ret

0000198c <__negsi2>:
    198c:	90 95       	com	r25
    198e:	80 95       	com	r24
    1990:	70 95       	com	r23
    1992:	61 95       	neg	r22
    1994:	7f 4f       	sbci	r23, 0xFF	; 255
    1996:	8f 4f       	sbci	r24, 0xFF	; 255
    1998:	9f 4f       	sbci	r25, 0xFF	; 255
    199a:	08 95       	ret

0000199c <__muluhisi3>:
    199c:	31 d0       	rcall	.+98     	; 0x1a00 <__umulhisi3>
    199e:	a5 9f       	mul	r26, r21
    19a0:	90 0d       	add	r25, r0
    19a2:	b4 9f       	mul	r27, r20
    19a4:	90 0d       	add	r25, r0
    19a6:	a4 9f       	mul	r26, r20
    19a8:	80 0d       	add	r24, r0
    19aa:	91 1d       	adc	r25, r1
    19ac:	11 24       	eor	r1, r1
    19ae:	08 95       	ret

000019b0 <__mulshisi3>:
    19b0:	b7 ff       	sbrs	r27, 7
    19b2:	f4 cf       	rjmp	.-24     	; 0x199c <__muluhisi3>

000019b4 <__mulohisi3>:
    19b4:	f3 df       	rcall	.-26     	; 0x199c <__muluhisi3>
    19b6:	82 1b       	sub	r24, r18
    19b8:	93 0b       	sbc	r25, r19
    19ba:	08 95       	ret

000019bc <__udivmodsi4>:
    19bc:	a1 e2       	ldi	r26, 0x21	; 33
    19be:	1a 2e       	mov	r1, r26
    19c0:	aa 1b       	sub	r26, r26
    19c2:	bb 1b       	sub	r27, r27
    19c4:	fd 01       	movw	r30, r26
    19c6:	0d c0       	rjmp	.+26     	; 0x19e2 <__udivmodsi4_ep>

000019c8 <__udivmodsi4_loop>:
    19c8:	aa 1f       	adc	r26, r26
    19ca:	bb 1f       	adc	r27, r27
    19cc:	ee 1f       	adc	r30, r30
    19ce:	ff 1f       	adc	r31, r31
    19d0:	a2 17       	cp	r26, r18
    19d2:	b3 07       	cpc	r27, r19
    19d4:	e4 07       	cpc	r30, r20
    19d6:	f5 07       	cpc	r31, r21
    19d8:	20 f0       	brcs	.+8      	; 0x19e2 <__udivmodsi4_ep>
    19da:	a2 1b       	sub	r26, r18
    19dc:	b3 0b       	sbc	r27, r19
    19de:	e4 0b       	sbc	r30, r20
    19e0:	f5 0b       	sbc	r31, r21

000019e2 <__udivmodsi4_ep>:
    19e2:	66 1f       	adc	r22, r22
    19e4:	77 1f       	adc	r23, r23
    19e6:	88 1f       	adc	r24, r24
    19e8:	99 1f       	adc	r25, r25
    19ea:	1a 94       	dec	r1
    19ec:	69 f7       	brne	.-38     	; 0x19c8 <__udivmodsi4_loop>
    19ee:	60 95       	com	r22
    19f0:	70 95       	com	r23
    19f2:	80 95       	com	r24
    19f4:	90 95       	com	r25
    19f6:	9b 01       	movw	r18, r22
    19f8:	ac 01       	movw	r20, r24
    19fa:	bd 01       	movw	r22, r26
    19fc:	cf 01       	movw	r24, r30
    19fe:	08 95       	ret

00001a00 <__umulhisi3>:
    1a00:	a2 9f       	mul	r26, r18
    1a02:	b0 01       	movw	r22, r0
    1a04:	b3 9f       	mul	r27, r19
    1a06:	c0 01       	movw	r24, r0
    1a08:	a3 9f       	mul	r26, r19
    1a0a:	70 0d       	add	r23, r0
    1a0c:	81 1d       	adc	r24, r1
    1a0e:	11 24       	eor	r1, r1
    1a10:	91 1d       	adc	r25, r1
    1a12:	b2 9f       	mul	r27, r18
    1a14:	70 0d       	add	r23, r0
    1a16:	81 1d       	adc	r24, r1
    1a18:	11 24       	eor	r1, r1
    1a1a:	91 1d       	adc	r25, r1
    1a1c:	08 95       	ret
    1a1e:	9f d1       	rcall	.+830    	; 0x1d5e <__fp_pscA>
    1a20:	58 f0       	brcs	.+22     	; 0x1a38 <__umulhisi3+0x38>
    1a22:	80 e8       	ldi	r24, 0x80	; 128
    1a24:	91 e0       	ldi	r25, 0x01	; 1
    1a26:	09 f4       	brne	.+2      	; 0x1a2a <__umulhisi3+0x2a>
    1a28:	9e ef       	ldi	r25, 0xFE	; 254
    1a2a:	a0 d1       	rcall	.+832    	; 0x1d6c <__fp_pscB>
    1a2c:	28 f0       	brcs	.+10     	; 0x1a38 <__umulhisi3+0x38>
    1a2e:	40 e8       	ldi	r20, 0x80	; 128
    1a30:	51 e0       	ldi	r21, 0x01	; 1
    1a32:	59 f4       	brne	.+22     	; 0x1a4a <atan2+0xe>
    1a34:	5e ef       	ldi	r21, 0xFE	; 254
    1a36:	09 c0       	rjmp	.+18     	; 0x1a4a <atan2+0xe>
    1a38:	6a c1       	rjmp	.+724    	; 0x1d0e <__fp_nan>
    1a3a:	e9 c1       	rjmp	.+978    	; 0x1e0e <__fp_zero>

00001a3c <atan2>:
    1a3c:	e9 2f       	mov	r30, r25
    1a3e:	e0 78       	andi	r30, 0x80	; 128
    1a40:	ad d1       	rcall	.+858    	; 0x1d9c <__fp_split3>
    1a42:	68 f3       	brcs	.-38     	; 0x1a1e <__umulhisi3+0x1e>
    1a44:	09 2e       	mov	r0, r25
    1a46:	05 2a       	or	r0, r21
    1a48:	c1 f3       	breq	.-16     	; 0x1a3a <__umulhisi3+0x3a>
    1a4a:	26 17       	cp	r18, r22
    1a4c:	37 07       	cpc	r19, r23
    1a4e:	48 07       	cpc	r20, r24
    1a50:	59 07       	cpc	r21, r25
    1a52:	38 f0       	brcs	.+14     	; 0x1a62 <atan2+0x26>
    1a54:	0e 2e       	mov	r0, r30
    1a56:	07 f8       	bld	r0, 7
    1a58:	e0 25       	eor	r30, r0
    1a5a:	69 f0       	breq	.+26     	; 0x1a76 <atan2+0x3a>
    1a5c:	e0 25       	eor	r30, r0
    1a5e:	e0 64       	ori	r30, 0x40	; 64
    1a60:	0a c0       	rjmp	.+20     	; 0x1a76 <atan2+0x3a>
    1a62:	ef 63       	ori	r30, 0x3F	; 63
    1a64:	07 f8       	bld	r0, 7
    1a66:	00 94       	com	r0
    1a68:	07 fa       	bst	r0, 7
    1a6a:	db 01       	movw	r26, r22
    1a6c:	b9 01       	movw	r22, r18
    1a6e:	9d 01       	movw	r18, r26
    1a70:	dc 01       	movw	r26, r24
    1a72:	ca 01       	movw	r24, r20
    1a74:	ad 01       	movw	r20, r26
    1a76:	ef 93       	push	r30
    1a78:	41 d0       	rcall	.+130    	; 0x1afc <__divsf3_pse>
    1a7a:	7f d1       	rcall	.+766    	; 0x1d7a <__fp_round>
    1a7c:	0a d0       	rcall	.+20     	; 0x1a92 <atan>
    1a7e:	5f 91       	pop	r21
    1a80:	55 23       	and	r21, r21
    1a82:	31 f0       	breq	.+12     	; 0x1a90 <atan2+0x54>
    1a84:	2b ed       	ldi	r18, 0xDB	; 219
    1a86:	3f e0       	ldi	r19, 0x0F	; 15
    1a88:	49 e4       	ldi	r20, 0x49	; 73
    1a8a:	50 fd       	sbrc	r21, 0
    1a8c:	49 ec       	ldi	r20, 0xC9	; 201
    1a8e:	34 c2       	rjmp	.+1128   	; 0x1ef8 <__addsf3>
    1a90:	08 95       	ret

00001a92 <atan>:
    1a92:	df 93       	push	r29
    1a94:	dd 27       	eor	r29, r29
    1a96:	b9 2f       	mov	r27, r25
    1a98:	bf 77       	andi	r27, 0x7F	; 127
    1a9a:	40 e8       	ldi	r20, 0x80	; 128
    1a9c:	5f e3       	ldi	r21, 0x3F	; 63
    1a9e:	16 16       	cp	r1, r22
    1aa0:	17 06       	cpc	r1, r23
    1aa2:	48 07       	cpc	r20, r24
    1aa4:	5b 07       	cpc	r21, r27
    1aa6:	10 f4       	brcc	.+4      	; 0x1aac <atan+0x1a>
    1aa8:	d9 2f       	mov	r29, r25
    1aaa:	b8 d1       	rcall	.+880    	; 0x1e1c <inverse>
    1aac:	9f 93       	push	r25
    1aae:	8f 93       	push	r24
    1ab0:	7f 93       	push	r23
    1ab2:	6f 93       	push	r22
    1ab4:	1d d2       	rcall	.+1082   	; 0x1ef0 <square>
    1ab6:	e8 e0       	ldi	r30, 0x08	; 8
    1ab8:	f1 e0       	ldi	r31, 0x01	; 1
    1aba:	2c d1       	rcall	.+600    	; 0x1d14 <__fp_powser>
    1abc:	5e d1       	rcall	.+700    	; 0x1d7a <__fp_round>
    1abe:	2f 91       	pop	r18
    1ac0:	3f 91       	pop	r19
    1ac2:	4f 91       	pop	r20
    1ac4:	5f 91       	pop	r21
    1ac6:	bd d1       	rcall	.+890    	; 0x1e42 <__mulsf3x>
    1ac8:	dd 23       	and	r29, r29
    1aca:	49 f0       	breq	.+18     	; 0x1ade <atan+0x4c>
    1acc:	90 58       	subi	r25, 0x80	; 128
    1ace:	a2 ea       	ldi	r26, 0xA2	; 162
    1ad0:	2a ed       	ldi	r18, 0xDA	; 218
    1ad2:	3f e0       	ldi	r19, 0x0F	; 15
    1ad4:	49 ec       	ldi	r20, 0xC9	; 201
    1ad6:	5f e3       	ldi	r21, 0x3F	; 63
    1ad8:	d0 78       	andi	r29, 0x80	; 128
    1ada:	5d 27       	eor	r21, r29
    1adc:	1e d2       	rcall	.+1084   	; 0x1f1a <__addsf3x>
    1ade:	df 91       	pop	r29
    1ae0:	4c c1       	rjmp	.+664    	; 0x1d7a <__fp_round>
    1ae2:	44 d1       	rcall	.+648    	; 0x1d6c <__fp_pscB>
    1ae4:	40 f0       	brcs	.+16     	; 0x1af6 <atan+0x64>
    1ae6:	3b d1       	rcall	.+630    	; 0x1d5e <__fp_pscA>
    1ae8:	30 f0       	brcs	.+12     	; 0x1af6 <atan+0x64>
    1aea:	21 f4       	brne	.+8      	; 0x1af4 <atan+0x62>
    1aec:	5f 3f       	cpi	r21, 0xFF	; 255
    1aee:	19 f0       	breq	.+6      	; 0x1af6 <atan+0x64>
    1af0:	df c0       	rjmp	.+446    	; 0x1cb0 <__fp_inf>
    1af2:	51 11       	cpse	r21, r1
    1af4:	8d c1       	rjmp	.+794    	; 0x1e10 <__fp_szero>
    1af6:	0b c1       	rjmp	.+534    	; 0x1d0e <__fp_nan>

00001af8 <__divsf3x>:
    1af8:	51 d1       	rcall	.+674    	; 0x1d9c <__fp_split3>
    1afa:	98 f3       	brcs	.-26     	; 0x1ae2 <atan+0x50>

00001afc <__divsf3_pse>:
    1afc:	99 23       	and	r25, r25
    1afe:	c9 f3       	breq	.-14     	; 0x1af2 <atan+0x60>
    1b00:	55 23       	and	r21, r21
    1b02:	b1 f3       	breq	.-20     	; 0x1af0 <atan+0x5e>
    1b04:	95 1b       	sub	r25, r21
    1b06:	55 0b       	sbc	r21, r21
    1b08:	bb 27       	eor	r27, r27
    1b0a:	aa 27       	eor	r26, r26
    1b0c:	62 17       	cp	r22, r18
    1b0e:	73 07       	cpc	r23, r19
    1b10:	84 07       	cpc	r24, r20
    1b12:	38 f0       	brcs	.+14     	; 0x1b22 <__divsf3_pse+0x26>
    1b14:	9f 5f       	subi	r25, 0xFF	; 255
    1b16:	5f 4f       	sbci	r21, 0xFF	; 255
    1b18:	22 0f       	add	r18, r18
    1b1a:	33 1f       	adc	r19, r19
    1b1c:	44 1f       	adc	r20, r20
    1b1e:	aa 1f       	adc	r26, r26
    1b20:	a9 f3       	breq	.-22     	; 0x1b0c <__divsf3_pse+0x10>
    1b22:	33 d0       	rcall	.+102    	; 0x1b8a <__divsf3_pse+0x8e>
    1b24:	0e 2e       	mov	r0, r30
    1b26:	3a f0       	brmi	.+14     	; 0x1b36 <__divsf3_pse+0x3a>
    1b28:	e0 e8       	ldi	r30, 0x80	; 128
    1b2a:	30 d0       	rcall	.+96     	; 0x1b8c <__divsf3_pse+0x90>
    1b2c:	91 50       	subi	r25, 0x01	; 1
    1b2e:	50 40       	sbci	r21, 0x00	; 0
    1b30:	e6 95       	lsr	r30
    1b32:	00 1c       	adc	r0, r0
    1b34:	ca f7       	brpl	.-14     	; 0x1b28 <__divsf3_pse+0x2c>
    1b36:	29 d0       	rcall	.+82     	; 0x1b8a <__divsf3_pse+0x8e>
    1b38:	fe 2f       	mov	r31, r30
    1b3a:	27 d0       	rcall	.+78     	; 0x1b8a <__divsf3_pse+0x8e>
    1b3c:	66 0f       	add	r22, r22
    1b3e:	77 1f       	adc	r23, r23
    1b40:	88 1f       	adc	r24, r24
    1b42:	bb 1f       	adc	r27, r27
    1b44:	26 17       	cp	r18, r22
    1b46:	37 07       	cpc	r19, r23
    1b48:	48 07       	cpc	r20, r24
    1b4a:	ab 07       	cpc	r26, r27
    1b4c:	b0 e8       	ldi	r27, 0x80	; 128
    1b4e:	09 f0       	breq	.+2      	; 0x1b52 <__divsf3_pse+0x56>
    1b50:	bb 0b       	sbc	r27, r27
    1b52:	80 2d       	mov	r24, r0
    1b54:	bf 01       	movw	r22, r30
    1b56:	ff 27       	eor	r31, r31
    1b58:	93 58       	subi	r25, 0x83	; 131
    1b5a:	5f 4f       	sbci	r21, 0xFF	; 255
    1b5c:	2a f0       	brmi	.+10     	; 0x1b68 <__divsf3_pse+0x6c>
    1b5e:	9e 3f       	cpi	r25, 0xFE	; 254
    1b60:	51 05       	cpc	r21, r1
    1b62:	68 f0       	brcs	.+26     	; 0x1b7e <__divsf3_pse+0x82>
    1b64:	a5 c0       	rjmp	.+330    	; 0x1cb0 <__fp_inf>
    1b66:	54 c1       	rjmp	.+680    	; 0x1e10 <__fp_szero>
    1b68:	5f 3f       	cpi	r21, 0xFF	; 255
    1b6a:	ec f3       	brlt	.-6      	; 0x1b66 <__divsf3_pse+0x6a>
    1b6c:	98 3e       	cpi	r25, 0xE8	; 232
    1b6e:	dc f3       	brlt	.-10     	; 0x1b66 <__divsf3_pse+0x6a>
    1b70:	86 95       	lsr	r24
    1b72:	77 95       	ror	r23
    1b74:	67 95       	ror	r22
    1b76:	b7 95       	ror	r27
    1b78:	f7 95       	ror	r31
    1b7a:	9f 5f       	subi	r25, 0xFF	; 255
    1b7c:	c9 f7       	brne	.-14     	; 0x1b70 <__divsf3_pse+0x74>
    1b7e:	88 0f       	add	r24, r24
    1b80:	91 1d       	adc	r25, r1
    1b82:	96 95       	lsr	r25
    1b84:	87 95       	ror	r24
    1b86:	97 f9       	bld	r25, 7
    1b88:	08 95       	ret
    1b8a:	e1 e0       	ldi	r30, 0x01	; 1
    1b8c:	66 0f       	add	r22, r22
    1b8e:	77 1f       	adc	r23, r23
    1b90:	88 1f       	adc	r24, r24
    1b92:	bb 1f       	adc	r27, r27
    1b94:	62 17       	cp	r22, r18
    1b96:	73 07       	cpc	r23, r19
    1b98:	84 07       	cpc	r24, r20
    1b9a:	ba 07       	cpc	r27, r26
    1b9c:	20 f0       	brcs	.+8      	; 0x1ba6 <__divsf3_pse+0xaa>
    1b9e:	62 1b       	sub	r22, r18
    1ba0:	73 0b       	sbc	r23, r19
    1ba2:	84 0b       	sbc	r24, r20
    1ba4:	ba 0b       	sbc	r27, r26
    1ba6:	ee 1f       	adc	r30, r30
    1ba8:	88 f7       	brcc	.-30     	; 0x1b8c <__divsf3_pse+0x90>
    1baa:	e0 95       	com	r30
    1bac:	08 95       	ret

00001bae <__fixsfsi>:
    1bae:	04 d0       	rcall	.+8      	; 0x1bb8 <__fixunssfsi>
    1bb0:	68 94       	set
    1bb2:	b1 11       	cpse	r27, r1
    1bb4:	2d c1       	rjmp	.+602    	; 0x1e10 <__fp_szero>
    1bb6:	08 95       	ret

00001bb8 <__fixunssfsi>:
    1bb8:	f9 d0       	rcall	.+498    	; 0x1dac <__fp_splitA>
    1bba:	88 f0       	brcs	.+34     	; 0x1bde <__fixunssfsi+0x26>
    1bbc:	9f 57       	subi	r25, 0x7F	; 127
    1bbe:	90 f0       	brcs	.+36     	; 0x1be4 <__fixunssfsi+0x2c>
    1bc0:	b9 2f       	mov	r27, r25
    1bc2:	99 27       	eor	r25, r25
    1bc4:	b7 51       	subi	r27, 0x17	; 23
    1bc6:	a0 f0       	brcs	.+40     	; 0x1bf0 <__fixunssfsi+0x38>
    1bc8:	d1 f0       	breq	.+52     	; 0x1bfe <__fixunssfsi+0x46>
    1bca:	66 0f       	add	r22, r22
    1bcc:	77 1f       	adc	r23, r23
    1bce:	88 1f       	adc	r24, r24
    1bd0:	99 1f       	adc	r25, r25
    1bd2:	1a f0       	brmi	.+6      	; 0x1bda <__fixunssfsi+0x22>
    1bd4:	ba 95       	dec	r27
    1bd6:	c9 f7       	brne	.-14     	; 0x1bca <__fixunssfsi+0x12>
    1bd8:	12 c0       	rjmp	.+36     	; 0x1bfe <__fixunssfsi+0x46>
    1bda:	b1 30       	cpi	r27, 0x01	; 1
    1bdc:	81 f0       	breq	.+32     	; 0x1bfe <__fixunssfsi+0x46>
    1bde:	17 d1       	rcall	.+558    	; 0x1e0e <__fp_zero>
    1be0:	b1 e0       	ldi	r27, 0x01	; 1
    1be2:	08 95       	ret
    1be4:	14 c1       	rjmp	.+552    	; 0x1e0e <__fp_zero>
    1be6:	67 2f       	mov	r22, r23
    1be8:	78 2f       	mov	r23, r24
    1bea:	88 27       	eor	r24, r24
    1bec:	b8 5f       	subi	r27, 0xF8	; 248
    1bee:	39 f0       	breq	.+14     	; 0x1bfe <__fixunssfsi+0x46>
    1bf0:	b9 3f       	cpi	r27, 0xF9	; 249
    1bf2:	cc f3       	brlt	.-14     	; 0x1be6 <__fixunssfsi+0x2e>
    1bf4:	86 95       	lsr	r24
    1bf6:	77 95       	ror	r23
    1bf8:	67 95       	ror	r22
    1bfa:	b3 95       	inc	r27
    1bfc:	d9 f7       	brne	.-10     	; 0x1bf4 <__fixunssfsi+0x3c>
    1bfe:	3e f4       	brtc	.+14     	; 0x1c0e <__fixunssfsi+0x56>
    1c00:	90 95       	com	r25
    1c02:	80 95       	com	r24
    1c04:	70 95       	com	r23
    1c06:	61 95       	neg	r22
    1c08:	7f 4f       	sbci	r23, 0xFF	; 255
    1c0a:	8f 4f       	sbci	r24, 0xFF	; 255
    1c0c:	9f 4f       	sbci	r25, 0xFF	; 255
    1c0e:	08 95       	ret

00001c10 <__floatunsisf>:
    1c10:	e8 94       	clt
    1c12:	09 c0       	rjmp	.+18     	; 0x1c26 <__floatsisf+0x12>

00001c14 <__floatsisf>:
    1c14:	97 fb       	bst	r25, 7
    1c16:	3e f4       	brtc	.+14     	; 0x1c26 <__floatsisf+0x12>
    1c18:	90 95       	com	r25
    1c1a:	80 95       	com	r24
    1c1c:	70 95       	com	r23
    1c1e:	61 95       	neg	r22
    1c20:	7f 4f       	sbci	r23, 0xFF	; 255
    1c22:	8f 4f       	sbci	r24, 0xFF	; 255
    1c24:	9f 4f       	sbci	r25, 0xFF	; 255
    1c26:	99 23       	and	r25, r25
    1c28:	a9 f0       	breq	.+42     	; 0x1c54 <__floatsisf+0x40>
    1c2a:	f9 2f       	mov	r31, r25
    1c2c:	96 e9       	ldi	r25, 0x96	; 150
    1c2e:	bb 27       	eor	r27, r27
    1c30:	93 95       	inc	r25
    1c32:	f6 95       	lsr	r31
    1c34:	87 95       	ror	r24
    1c36:	77 95       	ror	r23
    1c38:	67 95       	ror	r22
    1c3a:	b7 95       	ror	r27
    1c3c:	f1 11       	cpse	r31, r1
    1c3e:	f8 cf       	rjmp	.-16     	; 0x1c30 <__floatsisf+0x1c>
    1c40:	fa f4       	brpl	.+62     	; 0x1c80 <__floatsisf+0x6c>
    1c42:	bb 0f       	add	r27, r27
    1c44:	11 f4       	brne	.+4      	; 0x1c4a <__floatsisf+0x36>
    1c46:	60 ff       	sbrs	r22, 0
    1c48:	1b c0       	rjmp	.+54     	; 0x1c80 <__floatsisf+0x6c>
    1c4a:	6f 5f       	subi	r22, 0xFF	; 255
    1c4c:	7f 4f       	sbci	r23, 0xFF	; 255
    1c4e:	8f 4f       	sbci	r24, 0xFF	; 255
    1c50:	9f 4f       	sbci	r25, 0xFF	; 255
    1c52:	16 c0       	rjmp	.+44     	; 0x1c80 <__floatsisf+0x6c>
    1c54:	88 23       	and	r24, r24
    1c56:	11 f0       	breq	.+4      	; 0x1c5c <__floatsisf+0x48>
    1c58:	96 e9       	ldi	r25, 0x96	; 150
    1c5a:	11 c0       	rjmp	.+34     	; 0x1c7e <__floatsisf+0x6a>
    1c5c:	77 23       	and	r23, r23
    1c5e:	21 f0       	breq	.+8      	; 0x1c68 <__floatsisf+0x54>
    1c60:	9e e8       	ldi	r25, 0x8E	; 142
    1c62:	87 2f       	mov	r24, r23
    1c64:	76 2f       	mov	r23, r22
    1c66:	05 c0       	rjmp	.+10     	; 0x1c72 <__floatsisf+0x5e>
    1c68:	66 23       	and	r22, r22
    1c6a:	71 f0       	breq	.+28     	; 0x1c88 <__floatsisf+0x74>
    1c6c:	96 e8       	ldi	r25, 0x86	; 134
    1c6e:	86 2f       	mov	r24, r22
    1c70:	70 e0       	ldi	r23, 0x00	; 0
    1c72:	60 e0       	ldi	r22, 0x00	; 0
    1c74:	2a f0       	brmi	.+10     	; 0x1c80 <__floatsisf+0x6c>
    1c76:	9a 95       	dec	r25
    1c78:	66 0f       	add	r22, r22
    1c7a:	77 1f       	adc	r23, r23
    1c7c:	88 1f       	adc	r24, r24
    1c7e:	da f7       	brpl	.-10     	; 0x1c76 <__floatsisf+0x62>
    1c80:	88 0f       	add	r24, r24
    1c82:	96 95       	lsr	r25
    1c84:	87 95       	ror	r24
    1c86:	97 f9       	bld	r25, 7
    1c88:	08 95       	ret

00001c8a <floor>:
    1c8a:	aa d0       	rcall	.+340    	; 0x1de0 <__fp_trunc>
    1c8c:	80 f0       	brcs	.+32     	; 0x1cae <floor+0x24>
    1c8e:	9f 37       	cpi	r25, 0x7F	; 127
    1c90:	40 f4       	brcc	.+16     	; 0x1ca2 <floor+0x18>
    1c92:	91 11       	cpse	r25, r1
    1c94:	0e f0       	brts	.+2      	; 0x1c98 <floor+0xe>
    1c96:	bc c0       	rjmp	.+376    	; 0x1e10 <__fp_szero>
    1c98:	60 e0       	ldi	r22, 0x00	; 0
    1c9a:	70 e0       	ldi	r23, 0x00	; 0
    1c9c:	80 e8       	ldi	r24, 0x80	; 128
    1c9e:	9f eb       	ldi	r25, 0xBF	; 191
    1ca0:	08 95       	ret
    1ca2:	26 f4       	brtc	.+8      	; 0x1cac <floor+0x22>
    1ca4:	1b 16       	cp	r1, r27
    1ca6:	61 1d       	adc	r22, r1
    1ca8:	71 1d       	adc	r23, r1
    1caa:	81 1d       	adc	r24, r1
    1cac:	07 c0       	rjmp	.+14     	; 0x1cbc <__fp_mintl>
    1cae:	21 c0       	rjmp	.+66     	; 0x1cf2 <__fp_mpack>

00001cb0 <__fp_inf>:
    1cb0:	97 f9       	bld	r25, 7
    1cb2:	9f 67       	ori	r25, 0x7F	; 127
    1cb4:	80 e8       	ldi	r24, 0x80	; 128
    1cb6:	70 e0       	ldi	r23, 0x00	; 0
    1cb8:	60 e0       	ldi	r22, 0x00	; 0
    1cba:	08 95       	ret

00001cbc <__fp_mintl>:
    1cbc:	88 23       	and	r24, r24
    1cbe:	71 f4       	brne	.+28     	; 0x1cdc <__fp_mintl+0x20>
    1cc0:	77 23       	and	r23, r23
    1cc2:	21 f0       	breq	.+8      	; 0x1ccc <__fp_mintl+0x10>
    1cc4:	98 50       	subi	r25, 0x08	; 8
    1cc6:	87 2b       	or	r24, r23
    1cc8:	76 2f       	mov	r23, r22
    1cca:	07 c0       	rjmp	.+14     	; 0x1cda <__fp_mintl+0x1e>
    1ccc:	66 23       	and	r22, r22
    1cce:	11 f4       	brne	.+4      	; 0x1cd4 <__fp_mintl+0x18>
    1cd0:	99 27       	eor	r25, r25
    1cd2:	0d c0       	rjmp	.+26     	; 0x1cee <__fp_mintl+0x32>
    1cd4:	90 51       	subi	r25, 0x10	; 16
    1cd6:	86 2b       	or	r24, r22
    1cd8:	70 e0       	ldi	r23, 0x00	; 0
    1cda:	60 e0       	ldi	r22, 0x00	; 0
    1cdc:	2a f0       	brmi	.+10     	; 0x1ce8 <__fp_mintl+0x2c>
    1cde:	9a 95       	dec	r25
    1ce0:	66 0f       	add	r22, r22
    1ce2:	77 1f       	adc	r23, r23
    1ce4:	88 1f       	adc	r24, r24
    1ce6:	da f7       	brpl	.-10     	; 0x1cde <__fp_mintl+0x22>
    1ce8:	88 0f       	add	r24, r24
    1cea:	96 95       	lsr	r25
    1cec:	87 95       	ror	r24
    1cee:	97 f9       	bld	r25, 7
    1cf0:	08 95       	ret

00001cf2 <__fp_mpack>:
    1cf2:	9f 3f       	cpi	r25, 0xFF	; 255
    1cf4:	31 f0       	breq	.+12     	; 0x1d02 <__fp_mpack_finite+0xc>

00001cf6 <__fp_mpack_finite>:
    1cf6:	91 50       	subi	r25, 0x01	; 1
    1cf8:	20 f4       	brcc	.+8      	; 0x1d02 <__fp_mpack_finite+0xc>
    1cfa:	87 95       	ror	r24
    1cfc:	77 95       	ror	r23
    1cfe:	67 95       	ror	r22
    1d00:	b7 95       	ror	r27
    1d02:	88 0f       	add	r24, r24
    1d04:	91 1d       	adc	r25, r1
    1d06:	96 95       	lsr	r25
    1d08:	87 95       	ror	r24
    1d0a:	97 f9       	bld	r25, 7
    1d0c:	08 95       	ret

00001d0e <__fp_nan>:
    1d0e:	9f ef       	ldi	r25, 0xFF	; 255
    1d10:	80 ec       	ldi	r24, 0xC0	; 192
    1d12:	08 95       	ret

00001d14 <__fp_powser>:
    1d14:	df 93       	push	r29
    1d16:	cf 93       	push	r28
    1d18:	1f 93       	push	r17
    1d1a:	0f 93       	push	r16
    1d1c:	ff 92       	push	r15
    1d1e:	ef 92       	push	r14
    1d20:	df 92       	push	r13
    1d22:	7b 01       	movw	r14, r22
    1d24:	8c 01       	movw	r16, r24
    1d26:	68 94       	set
    1d28:	05 c0       	rjmp	.+10     	; 0x1d34 <__fp_powser+0x20>
    1d2a:	da 2e       	mov	r13, r26
    1d2c:	ef 01       	movw	r28, r30
    1d2e:	89 d0       	rcall	.+274    	; 0x1e42 <__mulsf3x>
    1d30:	fe 01       	movw	r30, r28
    1d32:	e8 94       	clt
    1d34:	a5 91       	lpm	r26, Z+
    1d36:	25 91       	lpm	r18, Z+
    1d38:	35 91       	lpm	r19, Z+
    1d3a:	45 91       	lpm	r20, Z+
    1d3c:	55 91       	lpm	r21, Z+
    1d3e:	ae f3       	brts	.-22     	; 0x1d2a <__fp_powser+0x16>
    1d40:	ef 01       	movw	r28, r30
    1d42:	eb d0       	rcall	.+470    	; 0x1f1a <__addsf3x>
    1d44:	fe 01       	movw	r30, r28
    1d46:	97 01       	movw	r18, r14
    1d48:	a8 01       	movw	r20, r16
    1d4a:	da 94       	dec	r13
    1d4c:	79 f7       	brne	.-34     	; 0x1d2c <__fp_powser+0x18>
    1d4e:	df 90       	pop	r13
    1d50:	ef 90       	pop	r14
    1d52:	ff 90       	pop	r15
    1d54:	0f 91       	pop	r16
    1d56:	1f 91       	pop	r17
    1d58:	cf 91       	pop	r28
    1d5a:	df 91       	pop	r29
    1d5c:	08 95       	ret

00001d5e <__fp_pscA>:
    1d5e:	00 24       	eor	r0, r0
    1d60:	0a 94       	dec	r0
    1d62:	16 16       	cp	r1, r22
    1d64:	17 06       	cpc	r1, r23
    1d66:	18 06       	cpc	r1, r24
    1d68:	09 06       	cpc	r0, r25
    1d6a:	08 95       	ret

00001d6c <__fp_pscB>:
    1d6c:	00 24       	eor	r0, r0
    1d6e:	0a 94       	dec	r0
    1d70:	12 16       	cp	r1, r18
    1d72:	13 06       	cpc	r1, r19
    1d74:	14 06       	cpc	r1, r20
    1d76:	05 06       	cpc	r0, r21
    1d78:	08 95       	ret

00001d7a <__fp_round>:
    1d7a:	09 2e       	mov	r0, r25
    1d7c:	03 94       	inc	r0
    1d7e:	00 0c       	add	r0, r0
    1d80:	11 f4       	brne	.+4      	; 0x1d86 <__fp_round+0xc>
    1d82:	88 23       	and	r24, r24
    1d84:	52 f0       	brmi	.+20     	; 0x1d9a <__fp_round+0x20>
    1d86:	bb 0f       	add	r27, r27
    1d88:	40 f4       	brcc	.+16     	; 0x1d9a <__fp_round+0x20>
    1d8a:	bf 2b       	or	r27, r31
    1d8c:	11 f4       	brne	.+4      	; 0x1d92 <__fp_round+0x18>
    1d8e:	60 ff       	sbrs	r22, 0
    1d90:	04 c0       	rjmp	.+8      	; 0x1d9a <__fp_round+0x20>
    1d92:	6f 5f       	subi	r22, 0xFF	; 255
    1d94:	7f 4f       	sbci	r23, 0xFF	; 255
    1d96:	8f 4f       	sbci	r24, 0xFF	; 255
    1d98:	9f 4f       	sbci	r25, 0xFF	; 255
    1d9a:	08 95       	ret

00001d9c <__fp_split3>:
    1d9c:	57 fd       	sbrc	r21, 7
    1d9e:	90 58       	subi	r25, 0x80	; 128
    1da0:	44 0f       	add	r20, r20
    1da2:	55 1f       	adc	r21, r21
    1da4:	59 f0       	breq	.+22     	; 0x1dbc <__fp_splitA+0x10>
    1da6:	5f 3f       	cpi	r21, 0xFF	; 255
    1da8:	71 f0       	breq	.+28     	; 0x1dc6 <__fp_splitA+0x1a>
    1daa:	47 95       	ror	r20

00001dac <__fp_splitA>:
    1dac:	88 0f       	add	r24, r24
    1dae:	97 fb       	bst	r25, 7
    1db0:	99 1f       	adc	r25, r25
    1db2:	61 f0       	breq	.+24     	; 0x1dcc <__fp_splitA+0x20>
    1db4:	9f 3f       	cpi	r25, 0xFF	; 255
    1db6:	79 f0       	breq	.+30     	; 0x1dd6 <__fp_splitA+0x2a>
    1db8:	87 95       	ror	r24
    1dba:	08 95       	ret
    1dbc:	12 16       	cp	r1, r18
    1dbe:	13 06       	cpc	r1, r19
    1dc0:	14 06       	cpc	r1, r20
    1dc2:	55 1f       	adc	r21, r21
    1dc4:	f2 cf       	rjmp	.-28     	; 0x1daa <__fp_split3+0xe>
    1dc6:	46 95       	lsr	r20
    1dc8:	f1 df       	rcall	.-30     	; 0x1dac <__fp_splitA>
    1dca:	08 c0       	rjmp	.+16     	; 0x1ddc <__fp_splitA+0x30>
    1dcc:	16 16       	cp	r1, r22
    1dce:	17 06       	cpc	r1, r23
    1dd0:	18 06       	cpc	r1, r24
    1dd2:	99 1f       	adc	r25, r25
    1dd4:	f1 cf       	rjmp	.-30     	; 0x1db8 <__fp_splitA+0xc>
    1dd6:	86 95       	lsr	r24
    1dd8:	71 05       	cpc	r23, r1
    1dda:	61 05       	cpc	r22, r1
    1ddc:	08 94       	sec
    1dde:	08 95       	ret

00001de0 <__fp_trunc>:
    1de0:	e5 df       	rcall	.-54     	; 0x1dac <__fp_splitA>
    1de2:	a0 f0       	brcs	.+40     	; 0x1e0c <__fp_trunc+0x2c>
    1de4:	be e7       	ldi	r27, 0x7E	; 126
    1de6:	b9 17       	cp	r27, r25
    1de8:	88 f4       	brcc	.+34     	; 0x1e0c <__fp_trunc+0x2c>
    1dea:	bb 27       	eor	r27, r27
    1dec:	9f 38       	cpi	r25, 0x8F	; 143
    1dee:	60 f4       	brcc	.+24     	; 0x1e08 <__fp_trunc+0x28>
    1df0:	16 16       	cp	r1, r22
    1df2:	b1 1d       	adc	r27, r1
    1df4:	67 2f       	mov	r22, r23
    1df6:	78 2f       	mov	r23, r24
    1df8:	88 27       	eor	r24, r24
    1dfa:	98 5f       	subi	r25, 0xF8	; 248
    1dfc:	f7 cf       	rjmp	.-18     	; 0x1dec <__fp_trunc+0xc>
    1dfe:	86 95       	lsr	r24
    1e00:	77 95       	ror	r23
    1e02:	67 95       	ror	r22
    1e04:	b1 1d       	adc	r27, r1
    1e06:	93 95       	inc	r25
    1e08:	96 39       	cpi	r25, 0x96	; 150
    1e0a:	c8 f3       	brcs	.-14     	; 0x1dfe <__fp_trunc+0x1e>
    1e0c:	08 95       	ret

00001e0e <__fp_zero>:
    1e0e:	e8 94       	clt

00001e10 <__fp_szero>:
    1e10:	bb 27       	eor	r27, r27
    1e12:	66 27       	eor	r22, r22
    1e14:	77 27       	eor	r23, r23
    1e16:	cb 01       	movw	r24, r22
    1e18:	97 f9       	bld	r25, 7
    1e1a:	08 95       	ret

00001e1c <inverse>:
    1e1c:	9b 01       	movw	r18, r22
    1e1e:	ac 01       	movw	r20, r24
    1e20:	60 e0       	ldi	r22, 0x00	; 0
    1e22:	70 e0       	ldi	r23, 0x00	; 0
    1e24:	80 e8       	ldi	r24, 0x80	; 128
    1e26:	9f e3       	ldi	r25, 0x3F	; 63
    1e28:	cb c0       	rjmp	.+406    	; 0x1fc0 <__divsf3>

00001e2a <__mulsf3>:
    1e2a:	0b d0       	rcall	.+22     	; 0x1e42 <__mulsf3x>
    1e2c:	a6 cf       	rjmp	.-180    	; 0x1d7a <__fp_round>
    1e2e:	97 df       	rcall	.-210    	; 0x1d5e <__fp_pscA>
    1e30:	28 f0       	brcs	.+10     	; 0x1e3c <__mulsf3+0x12>
    1e32:	9c df       	rcall	.-200    	; 0x1d6c <__fp_pscB>
    1e34:	18 f0       	brcs	.+6      	; 0x1e3c <__mulsf3+0x12>
    1e36:	95 23       	and	r25, r21
    1e38:	09 f0       	breq	.+2      	; 0x1e3c <__mulsf3+0x12>
    1e3a:	3a cf       	rjmp	.-396    	; 0x1cb0 <__fp_inf>
    1e3c:	68 cf       	rjmp	.-304    	; 0x1d0e <__fp_nan>
    1e3e:	11 24       	eor	r1, r1
    1e40:	e7 cf       	rjmp	.-50     	; 0x1e10 <__fp_szero>

00001e42 <__mulsf3x>:
    1e42:	ac df       	rcall	.-168    	; 0x1d9c <__fp_split3>
    1e44:	a0 f3       	brcs	.-24     	; 0x1e2e <__mulsf3+0x4>

00001e46 <__mulsf3_pse>:
    1e46:	95 9f       	mul	r25, r21
    1e48:	d1 f3       	breq	.-12     	; 0x1e3e <__mulsf3+0x14>
    1e4a:	95 0f       	add	r25, r21
    1e4c:	50 e0       	ldi	r21, 0x00	; 0
    1e4e:	55 1f       	adc	r21, r21
    1e50:	62 9f       	mul	r22, r18
    1e52:	f0 01       	movw	r30, r0
    1e54:	72 9f       	mul	r23, r18
    1e56:	bb 27       	eor	r27, r27
    1e58:	f0 0d       	add	r31, r0
    1e5a:	b1 1d       	adc	r27, r1
    1e5c:	63 9f       	mul	r22, r19
    1e5e:	aa 27       	eor	r26, r26
    1e60:	f0 0d       	add	r31, r0
    1e62:	b1 1d       	adc	r27, r1
    1e64:	aa 1f       	adc	r26, r26
    1e66:	64 9f       	mul	r22, r20
    1e68:	66 27       	eor	r22, r22
    1e6a:	b0 0d       	add	r27, r0
    1e6c:	a1 1d       	adc	r26, r1
    1e6e:	66 1f       	adc	r22, r22
    1e70:	82 9f       	mul	r24, r18
    1e72:	22 27       	eor	r18, r18
    1e74:	b0 0d       	add	r27, r0
    1e76:	a1 1d       	adc	r26, r1
    1e78:	62 1f       	adc	r22, r18
    1e7a:	73 9f       	mul	r23, r19
    1e7c:	b0 0d       	add	r27, r0
    1e7e:	a1 1d       	adc	r26, r1
    1e80:	62 1f       	adc	r22, r18
    1e82:	83 9f       	mul	r24, r19
    1e84:	a0 0d       	add	r26, r0
    1e86:	61 1d       	adc	r22, r1
    1e88:	22 1f       	adc	r18, r18
    1e8a:	74 9f       	mul	r23, r20
    1e8c:	33 27       	eor	r19, r19
    1e8e:	a0 0d       	add	r26, r0
    1e90:	61 1d       	adc	r22, r1
    1e92:	23 1f       	adc	r18, r19
    1e94:	84 9f       	mul	r24, r20
    1e96:	60 0d       	add	r22, r0
    1e98:	21 1d       	adc	r18, r1
    1e9a:	82 2f       	mov	r24, r18
    1e9c:	76 2f       	mov	r23, r22
    1e9e:	6a 2f       	mov	r22, r26
    1ea0:	11 24       	eor	r1, r1
    1ea2:	9f 57       	subi	r25, 0x7F	; 127
    1ea4:	50 40       	sbci	r21, 0x00	; 0
    1ea6:	8a f0       	brmi	.+34     	; 0x1eca <__mulsf3_pse+0x84>
    1ea8:	e1 f0       	breq	.+56     	; 0x1ee2 <__mulsf3_pse+0x9c>
    1eaa:	88 23       	and	r24, r24
    1eac:	4a f0       	brmi	.+18     	; 0x1ec0 <__mulsf3_pse+0x7a>
    1eae:	ee 0f       	add	r30, r30
    1eb0:	ff 1f       	adc	r31, r31
    1eb2:	bb 1f       	adc	r27, r27
    1eb4:	66 1f       	adc	r22, r22
    1eb6:	77 1f       	adc	r23, r23
    1eb8:	88 1f       	adc	r24, r24
    1eba:	91 50       	subi	r25, 0x01	; 1
    1ebc:	50 40       	sbci	r21, 0x00	; 0
    1ebe:	a9 f7       	brne	.-22     	; 0x1eaa <__mulsf3_pse+0x64>
    1ec0:	9e 3f       	cpi	r25, 0xFE	; 254
    1ec2:	51 05       	cpc	r21, r1
    1ec4:	70 f0       	brcs	.+28     	; 0x1ee2 <__mulsf3_pse+0x9c>
    1ec6:	f4 ce       	rjmp	.-536    	; 0x1cb0 <__fp_inf>
    1ec8:	a3 cf       	rjmp	.-186    	; 0x1e10 <__fp_szero>
    1eca:	5f 3f       	cpi	r21, 0xFF	; 255
    1ecc:	ec f3       	brlt	.-6      	; 0x1ec8 <__mulsf3_pse+0x82>
    1ece:	98 3e       	cpi	r25, 0xE8	; 232
    1ed0:	dc f3       	brlt	.-10     	; 0x1ec8 <__mulsf3_pse+0x82>
    1ed2:	86 95       	lsr	r24
    1ed4:	77 95       	ror	r23
    1ed6:	67 95       	ror	r22
    1ed8:	b7 95       	ror	r27
    1eda:	f7 95       	ror	r31
    1edc:	e7 95       	ror	r30
    1ede:	9f 5f       	subi	r25, 0xFF	; 255
    1ee0:	c1 f7       	brne	.-16     	; 0x1ed2 <__mulsf3_pse+0x8c>
    1ee2:	fe 2b       	or	r31, r30
    1ee4:	88 0f       	add	r24, r24
    1ee6:	91 1d       	adc	r25, r1
    1ee8:	96 95       	lsr	r25
    1eea:	87 95       	ror	r24
    1eec:	97 f9       	bld	r25, 7
    1eee:	08 95       	ret

00001ef0 <square>:
    1ef0:	9b 01       	movw	r18, r22
    1ef2:	ac 01       	movw	r20, r24
    1ef4:	9a cf       	rjmp	.-204    	; 0x1e2a <__mulsf3>

00001ef6 <__subsf3>:
    1ef6:	50 58       	subi	r21, 0x80	; 128

00001ef8 <__addsf3>:
    1ef8:	bb 27       	eor	r27, r27
    1efa:	aa 27       	eor	r26, r26
    1efc:	0e d0       	rcall	.+28     	; 0x1f1a <__addsf3x>
    1efe:	3d cf       	rjmp	.-390    	; 0x1d7a <__fp_round>
    1f00:	2e df       	rcall	.-420    	; 0x1d5e <__fp_pscA>
    1f02:	30 f0       	brcs	.+12     	; 0x1f10 <__addsf3+0x18>
    1f04:	33 df       	rcall	.-410    	; 0x1d6c <__fp_pscB>
    1f06:	20 f0       	brcs	.+8      	; 0x1f10 <__addsf3+0x18>
    1f08:	31 f4       	brne	.+12     	; 0x1f16 <__addsf3+0x1e>
    1f0a:	9f 3f       	cpi	r25, 0xFF	; 255
    1f0c:	11 f4       	brne	.+4      	; 0x1f12 <__addsf3+0x1a>
    1f0e:	1e f4       	brtc	.+6      	; 0x1f16 <__addsf3+0x1e>
    1f10:	fe ce       	rjmp	.-516    	; 0x1d0e <__fp_nan>
    1f12:	0e f4       	brtc	.+2      	; 0x1f16 <__addsf3+0x1e>
    1f14:	e0 95       	com	r30
    1f16:	e7 fb       	bst	r30, 7
    1f18:	cb ce       	rjmp	.-618    	; 0x1cb0 <__fp_inf>

00001f1a <__addsf3x>:
    1f1a:	e9 2f       	mov	r30, r25
    1f1c:	3f df       	rcall	.-386    	; 0x1d9c <__fp_split3>
    1f1e:	80 f3       	brcs	.-32     	; 0x1f00 <__addsf3+0x8>
    1f20:	ba 17       	cp	r27, r26
    1f22:	62 07       	cpc	r22, r18
    1f24:	73 07       	cpc	r23, r19
    1f26:	84 07       	cpc	r24, r20
    1f28:	95 07       	cpc	r25, r21
    1f2a:	18 f0       	brcs	.+6      	; 0x1f32 <__addsf3x+0x18>
    1f2c:	71 f4       	brne	.+28     	; 0x1f4a <__addsf3x+0x30>
    1f2e:	9e f5       	brtc	.+102    	; 0x1f96 <__addsf3x+0x7c>
    1f30:	6e cf       	rjmp	.-292    	; 0x1e0e <__fp_zero>
    1f32:	0e f4       	brtc	.+2      	; 0x1f36 <__addsf3x+0x1c>
    1f34:	e0 95       	com	r30
    1f36:	0b 2e       	mov	r0, r27
    1f38:	ba 2f       	mov	r27, r26
    1f3a:	a0 2d       	mov	r26, r0
    1f3c:	0b 01       	movw	r0, r22
    1f3e:	b9 01       	movw	r22, r18
    1f40:	90 01       	movw	r18, r0
    1f42:	0c 01       	movw	r0, r24
    1f44:	ca 01       	movw	r24, r20
    1f46:	a0 01       	movw	r20, r0
    1f48:	11 24       	eor	r1, r1
    1f4a:	ff 27       	eor	r31, r31
    1f4c:	59 1b       	sub	r21, r25
    1f4e:	99 f0       	breq	.+38     	; 0x1f76 <__addsf3x+0x5c>
    1f50:	59 3f       	cpi	r21, 0xF9	; 249
    1f52:	50 f4       	brcc	.+20     	; 0x1f68 <__addsf3x+0x4e>
    1f54:	50 3e       	cpi	r21, 0xE0	; 224
    1f56:	68 f1       	brcs	.+90     	; 0x1fb2 <__addsf3x+0x98>
    1f58:	1a 16       	cp	r1, r26
    1f5a:	f0 40       	sbci	r31, 0x00	; 0
    1f5c:	a2 2f       	mov	r26, r18
    1f5e:	23 2f       	mov	r18, r19
    1f60:	34 2f       	mov	r19, r20
    1f62:	44 27       	eor	r20, r20
    1f64:	58 5f       	subi	r21, 0xF8	; 248
    1f66:	f3 cf       	rjmp	.-26     	; 0x1f4e <__addsf3x+0x34>
    1f68:	46 95       	lsr	r20
    1f6a:	37 95       	ror	r19
    1f6c:	27 95       	ror	r18
    1f6e:	a7 95       	ror	r26
    1f70:	f0 40       	sbci	r31, 0x00	; 0
    1f72:	53 95       	inc	r21
    1f74:	c9 f7       	brne	.-14     	; 0x1f68 <__addsf3x+0x4e>
    1f76:	7e f4       	brtc	.+30     	; 0x1f96 <__addsf3x+0x7c>
    1f78:	1f 16       	cp	r1, r31
    1f7a:	ba 0b       	sbc	r27, r26
    1f7c:	62 0b       	sbc	r22, r18
    1f7e:	73 0b       	sbc	r23, r19
    1f80:	84 0b       	sbc	r24, r20
    1f82:	ba f0       	brmi	.+46     	; 0x1fb2 <__addsf3x+0x98>
    1f84:	91 50       	subi	r25, 0x01	; 1
    1f86:	a1 f0       	breq	.+40     	; 0x1fb0 <__addsf3x+0x96>
    1f88:	ff 0f       	add	r31, r31
    1f8a:	bb 1f       	adc	r27, r27
    1f8c:	66 1f       	adc	r22, r22
    1f8e:	77 1f       	adc	r23, r23
    1f90:	88 1f       	adc	r24, r24
    1f92:	c2 f7       	brpl	.-16     	; 0x1f84 <__addsf3x+0x6a>
    1f94:	0e c0       	rjmp	.+28     	; 0x1fb2 <__addsf3x+0x98>
    1f96:	ba 0f       	add	r27, r26
    1f98:	62 1f       	adc	r22, r18
    1f9a:	73 1f       	adc	r23, r19
    1f9c:	84 1f       	adc	r24, r20
    1f9e:	48 f4       	brcc	.+18     	; 0x1fb2 <__addsf3x+0x98>
    1fa0:	87 95       	ror	r24
    1fa2:	77 95       	ror	r23
    1fa4:	67 95       	ror	r22
    1fa6:	b7 95       	ror	r27
    1fa8:	f7 95       	ror	r31
    1faa:	9e 3f       	cpi	r25, 0xFE	; 254
    1fac:	08 f0       	brcs	.+2      	; 0x1fb0 <__addsf3x+0x96>
    1fae:	b3 cf       	rjmp	.-154    	; 0x1f16 <__addsf3+0x1e>
    1fb0:	93 95       	inc	r25
    1fb2:	88 0f       	add	r24, r24
    1fb4:	08 f0       	brcs	.+2      	; 0x1fb8 <__addsf3x+0x9e>
    1fb6:	99 27       	eor	r25, r25
    1fb8:	ee 0f       	add	r30, r30
    1fba:	97 95       	ror	r25
    1fbc:	87 95       	ror	r24
    1fbe:	08 95       	ret

00001fc0 <__divsf3>:
    1fc0:	9b dd       	rcall	.-1226   	; 0x1af8 <__divsf3x>
    1fc2:	db ce       	rjmp	.-586    	; 0x1d7a <__fp_round>

00001fc4 <__udivmodqi4>:
    1fc4:	99 1b       	sub	r25, r25
    1fc6:	79 e0       	ldi	r23, 0x09	; 9
    1fc8:	04 c0       	rjmp	.+8      	; 0x1fd2 <__udivmodqi4_ep>

00001fca <__udivmodqi4_loop>:
    1fca:	99 1f       	adc	r25, r25
    1fcc:	96 17       	cp	r25, r22
    1fce:	08 f0       	brcs	.+2      	; 0x1fd2 <__udivmodqi4_ep>
    1fd0:	96 1b       	sub	r25, r22

00001fd2 <__udivmodqi4_ep>:
    1fd2:	88 1f       	adc	r24, r24
    1fd4:	7a 95       	dec	r23
    1fd6:	c9 f7       	brne	.-14     	; 0x1fca <__udivmodqi4_loop>
    1fd8:	80 95       	com	r24
    1fda:	08 95       	ret

00001fdc <__tablejump2__>:
    1fdc:	ee 0f       	add	r30, r30
    1fde:	ff 1f       	adc	r31, r31
    1fe0:	88 1f       	adc	r24, r24
    1fe2:	8b bf       	out	0x3b, r24	; 59
    1fe4:	07 90       	elpm	r0, Z+
    1fe6:	f6 91       	elpm	r31, Z
    1fe8:	e0 2d       	mov	r30, r0
    1fea:	19 94       	eijmp

00001fec <abort>:
    1fec:	81 e0       	ldi	r24, 0x01	; 1
    1fee:	90 e0       	ldi	r25, 0x00	; 0
    1ff0:	f8 94       	cli
    1ff2:	00 c0       	rjmp	.+0      	; 0x1ff4 <_exit>

00001ff4 <_exit>:
    1ff4:	f8 94       	cli

00001ff6 <__stop_program>:
    1ff6:	ff cf       	rjmp	.-2      	; 0x1ff6 <__stop_program>
