
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/DigitalLab6/lab9/pa.fromHdl.tcl
# create_project -name lab9 -dir "D:/DigitalLab6/lab9/planAhead_run_5" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "finalCircuit.ucf" [current_fileset -constrset]
Adding file 'D:/DigitalLab6/lab9/finalCircuit.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {to_1_2_10_100_1000Hz.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rreal_selector.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {NewBcdTo7Seg.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {my_XOR_8.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ModeSelector.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {finalCircuit.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top finalCircuit $srcset
# add_files [list {finalCircuit.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/DigitalLab6/lab9/finalCircuit.vf" into library work
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/DigitalLab6/lab9/finalCircuit.ucf]
Finished Parsing UCF File [D:/DigitalLab6/lab9/finalCircuit.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 72f13cdb
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 582.031 ; gain = 131.211
update_compile_order -fileset sim_1
startgroup
set_property package_pin P112 [get_ports {AIn[7]}]
endgroup
startgroup
set_property package_pin P111 [get_ports {AIn[6]}]
endgroup
startgroup
set_property package_pin P105 [get_ports {AIn[5]}]
endgroup
startgroup
set_property package_pin P104 [get_ports {AIn[4]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {AIn[3]}]
endgroup
startgroup
set_property package_pin P101 [get_ports {AIn[2]}]
endgroup
startgroup
set_property package_pin P100 [get_ports {AIn[1]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {AIn[0]}]
endgroup
startgroup
set_property package_pin P100 [get_ports {AIn[1]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {AIn[0]}]
endgroup
startgroup
set_property package_pin P66 [get_ports {BIn[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P62 [get_ports {BIn[1]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {BIn[2]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {BIn[3]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {BIn[4]}]
endgroup
set_property package_pin "" [get_ports [list  {BIn[6]}]]
startgroup
set_property package_pin P57 [get_ports {BIn[5]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {BIn[6]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {BIn[7]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {BIn[6]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {BIn[7]}]
endgroup
startgroup
set_property package_pin P41 [get_ports A7]
endgroup
startgroup
set_property package_pin P40 [get_ports B7]
endgroup
startgroup
set_property package_pin P35 [get_ports C7]
endgroup
startgroup
set_property package_pin P34 [get_ports D7]
endgroup
startgroup
set_property package_pin P32 [get_ports E7]
endgroup
startgroup
set_property package_pin P29 [get_ports F7]
endgroup
startgroup
set_property package_pin P27 [get_ports G7]
endgroup
startgroup
set_property package_pin P123 [get_ports OSC123]
endgroup
startgroup
set_property package_pin P44 [get_ports COM_0]
endgroup
startgroup
set_property package_pin P43 [get_ports COM_1]
endgroup
startgroup
set_property package_pin P30 [get_ports COM_3]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 04 16:24:45 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
