{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556943543619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556943543625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 23:19:03 2019 " "Processing started: Fri May 03 23:19:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556943543625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943543625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off apple_2e -c apple_2e " "Command: quartus_map --read_settings_files=on --write_settings_files=off apple_2e -c apple_2e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943543625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556943544915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556943544915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/pls.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/pls.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls " "Found entity 1: pls" {  } { { "pls/synthesis/pls.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/pls.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pls/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pls/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_irq_mapper " "Found entity 1: pls_irq_mapper" {  } { { "pls/synthesis/submodules/pls_irq_mapper.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0 " "Found entity 1: pls_mm_interconnect_0" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pls_mm_interconnect_0_avalon_st_adapter" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pls_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "pls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "pls/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "pls/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "pls/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_rsp_mux_001 " "Found entity 1: pls_mm_interconnect_0_rsp_mux_001" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pls/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pls/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553092 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pls/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_rsp_mux " "Found entity 1: pls_mm_interconnect_0_rsp_mux" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_rsp_demux_001 " "Found entity 1: pls_mm_interconnect_0_rsp_demux_001" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_rsp_demux " "Found entity 1: pls_mm_interconnect_0_rsp_demux" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_cmd_mux_001 " "Found entity 1: pls_mm_interconnect_0_cmd_mux_001" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_cmd_mux " "Found entity 1: pls_mm_interconnect_0_cmd_mux" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_cmd_demux_001 " "Found entity 1: pls_mm_interconnect_0_cmd_demux_001" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_cmd_demux " "Found entity 1: pls_mm_interconnect_0_cmd_demux" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pls_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at pls_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556943553137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pls_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at pls_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556943553137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_router_003_default_decode " "Found entity 1: pls_mm_interconnect_0_router_003_default_decode" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553139 ""} { "Info" "ISGN_ENTITY_NAME" "2 pls_mm_interconnect_0_router_003 " "Found entity 2: pls_mm_interconnect_0_router_003" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pls_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pls_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556943553143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pls_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pls_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556943553144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_router_002_default_decode " "Found entity 1: pls_mm_interconnect_0_router_002_default_decode" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553146 ""} { "Info" "ISGN_ENTITY_NAME" "2 pls_mm_interconnect_0_router_002 " "Found entity 2: pls_mm_interconnect_0_router_002" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pls_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pls_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556943553150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pls_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pls_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556943553151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_router_001_default_decode " "Found entity 1: pls_mm_interconnect_0_router_001_default_decode" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553153 ""} { "Info" "ISGN_ENTITY_NAME" "2 pls_mm_interconnect_0_router_001 " "Found entity 2: pls_mm_interconnect_0_router_001" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pls_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pls_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556943553157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pls_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pls_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556943553158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pls/synthesis/submodules/pls_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pls_mm_interconnect_0_router_default_decode " "Found entity 1: pls_mm_interconnect_0_router_default_decode" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553161 ""} { "Info" "ISGN_ENTITY_NAME" "2 pls_mm_interconnect_0_router " "Found entity 2: pls_mm_interconnect_0_router" {  } { { "pls/synthesis/submodules/pls_mm_interconnect_0_router.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pls/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pls/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pls/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pls/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pls/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pls/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_sysid_qsys_0 " "Found entity 1: pls_sysid_qsys_0" {  } { { "pls/synthesis/submodules/pls_sysid_qsys_0.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file pls/synthesis/submodules/pls_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_sdram_pll_dffpipe_l2c " "Found entity 1: pls_sdram_pll_dffpipe_l2c" {  } { { "pls/synthesis/submodules/pls_sdram_pll.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553217 ""} { "Info" "ISGN_ENTITY_NAME" "2 pls_sdram_pll_stdsync_sv6 " "Found entity 2: pls_sdram_pll_stdsync_sv6" {  } { { "pls/synthesis/submodules/pls_sdram_pll.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553217 ""} { "Info" "ISGN_ENTITY_NAME" "3 pls_sdram_pll_altpll_lqa2 " "Found entity 3: pls_sdram_pll_altpll_lqa2" {  } { { "pls/synthesis/submodules/pls_sdram_pll.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553217 ""} { "Info" "ISGN_ENTITY_NAME" "4 pls_sdram_pll " "Found entity 4: pls_sdram_pll" {  } { { "pls/synthesis/submodules/pls_sdram_pll.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file pls/synthesis/submodules/pls_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_sdram_input_efifo_module " "Found entity 1: pls_sdram_input_efifo_module" {  } { { "pls/synthesis/submodules/pls_sdram.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553226 ""} { "Info" "ISGN_ENTITY_NAME" "2 pls_sdram " "Found entity 2: pls_sdram" {  } { { "pls/synthesis/submodules/pls_sdram.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_otg_hpi_data " "Found entity 1: pls_otg_hpi_data" {  } { { "pls/synthesis/submodules/pls_otg_hpi_data.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_otg_hpi_cs " "Found entity 1: pls_otg_hpi_cs" {  } { { "pls/synthesis/submodules/pls_otg_hpi_cs.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_otg_hpi_address " "Found entity 1: pls_otg_hpi_address" {  } { { "pls/synthesis/submodules/pls_otg_hpi_address.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_onchip_memory2_0 " "Found entity 1: pls_onchip_memory2_0" {  } { { "pls/synthesis/submodules/pls_onchip_memory2_0.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_nios2_gen2_0 " "Found entity 1: pls_nios2_gen2_0" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: pls_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "2 pls_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: pls_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "3 pls_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: pls_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "4 pls_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: pls_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "5 pls_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: pls_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "6 pls_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: pls_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "7 pls_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: pls_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "8 pls_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: pls_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "9 pls_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: pls_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "10 pls_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: pls_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "11 pls_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: pls_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "12 pls_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: pls_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "13 pls_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: pls_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "14 pls_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: pls_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "15 pls_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: pls_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "16 pls_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: pls_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "17 pls_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: pls_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "18 pls_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: pls_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "19 pls_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: pls_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "20 pls_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: pls_nios2_gen2_0_cpu_nios2_oci" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""} { "Info" "ISGN_ENTITY_NAME" "21 pls_nios2_gen2_0_cpu " "Found entity 21: pls_nios2_gen2_0_cpu" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: pls_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: pls_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: pls_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_nios2_gen2_0_cpu_test_bench " "Found entity 1: pls_nios2_gen2_0_cpu_test_bench" {  } { { "pls/synthesis/submodules/pls_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file pls/synthesis/submodules/pls_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_keycode " "Found entity 1: pls_keycode" {  } { { "pls/synthesis/submodules/pls_keycode.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls/synthesis/submodules/pls_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file pls/synthesis/submodules/pls_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls_jtag_uart_0_sim_scfifo_w " "Found entity 1: pls_jtag_uart_0_sim_scfifo_w" {  } { { "pls/synthesis/submodules/pls_jtag_uart_0.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553360 ""} { "Info" "ISGN_ENTITY_NAME" "2 pls_jtag_uart_0_scfifo_w " "Found entity 2: pls_jtag_uart_0_scfifo_w" {  } { { "pls/synthesis/submodules/pls_jtag_uart_0.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553360 ""} { "Info" "ISGN_ENTITY_NAME" "3 pls_jtag_uart_0_sim_scfifo_r " "Found entity 3: pls_jtag_uart_0_sim_scfifo_r" {  } { { "pls/synthesis/submodules/pls_jtag_uart_0.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553360 ""} { "Info" "ISGN_ENTITY_NAME" "4 pls_jtag_uart_0_scfifo_r " "Found entity 4: pls_jtag_uart_0_scfifo_r" {  } { { "pls/synthesis/submodules/pls_jtag_uart_0.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553360 ""} { "Info" "ISGN_ENTITY_NAME" "5 pls_jtag_uart_0 " "Found entity 5: pls_jtag_uart_0" {  } { { "pls/synthesis/submodules/pls_jtag_uart_0.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 0 0 " "Found 0 design units, including 0 entities, in source file hpi_io_intf.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk28mpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk28mpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk28mpll-SYN " "Found design unit 1: clk28mpll-SYN" {  } { { "CLK28MPLL.vhd" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/CLK28MPLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553768 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK28MPLL " "Found entity 1: CLK28MPLL" {  } { { "CLK28MPLL.vhd" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/CLK28MPLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "page2 PAGE2 video_gen_and_clock_toplevel.sv(3) " "Verilog HDL Declaration information at video_gen_and_clock_toplevel.sv(3): object \"page2\" differs only in case from object \"PAGE2\" in the same scope" {  } { { "video_gen_and_clock_toplevel.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_gen_and_clock_toplevel.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556943553772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_gen_and_clock_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_gen_and_clock_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_gen_and_clock_toplevel " "Found entity 1: video_gen_and_clock_toplevel" {  } { { "video_gen_and_clock_toplevel.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_gen_and_clock_toplevel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_generator_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_generator_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_generator_testbench " "Found entity 1: video_generator_testbench" {  } { { "video_generator_testbench.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator_testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_ls194.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg_ls194.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_ls194 " "Found entity 1: shift_reg_ls194" {  } { { "shift_reg_ls194.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/shift_reg_ls194.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/flip_flop.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_decoder.sv 0 0 " "Found 0 design units, including 0 entities, in source file color_decoder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file apple2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apple2_rom " "Found entity 1: apple2_rom" {  } { { "apple2_rom.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple2_rom.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock14mhz_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock14mhz_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock14Mhz_pll " "Found entity 1: clock14Mhz_pll" {  } { { "clock14Mhz_pll.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/clock14Mhz_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553827 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_generator.sv(128) " "Verilog HDL information at clock_generator.sv(128): always construct contains both blocking and non-blocking assignments" {  } { { "clock_generator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/clock_generator.sv" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556943553831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/clock_generator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file clock_testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple_2e.sv 1 1 " "Found 1 design units, including 1 entities, in source file apple_2e.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apple_2e " "Found entity 1: apple_2e" {  } { { "apple_2e.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu65xx-fast " "Found design unit 1: cpu65xx-fast" {  } { { "cpu65xx.vhd" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/cpu65xx.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553856 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu65xx " "Found entity 1: cpu65xx" {  } { { "cpu65xx.vhd" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/cpu65xx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HIRES hires video_generator.sv(8) " "Verilog HDL Declaration information at video_generator.sv(8): object \"HIRES\" differs only in case from object \"hires\" in the same scope" {  } { { "video_generator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556943553870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_generator " "Found entity 1: video_generator" {  } { { "video_generator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/single_port_ram.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple_2e_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file apple_2e_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apple_2e_testbench " "Found entity 1: apple_2e_testbench" {  } { { "apple_2e_testbench.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553895 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556943553899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple2_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file apple2_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apple2_toplevel " "Found entity 1: apple2_toplevel" {  } { { "apple2_toplevel.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple2_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file character_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 character_rom " "Found entity 1: character_rom" {  } { { "character_rom.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/character_rom.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-rtl " "Found design unit 1: vga_controller-rtl" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/vga_controller.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553930 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/vga_controller.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/keyboard.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "15hz_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file 15hz_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_15Hz " "Found entity 1: divider_15Hz" {  } { { "15hz_divider.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/15hz_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_controller-rtl " "Found design unit 1: spi_controller-rtl" {  } { { "spi_controller.vhd" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/spi_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553955 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "spi_controller.vhd" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/spi_controller.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553955 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "disk.sv(146) " "Verilog HDL information at disk.sv(146): always construct contains both blocking and non-blocking assignments" {  } { { "disk.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/disk.sv" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556943553960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disk.sv 1 1 " "Found 1 design units, including 1 entities, in source file disk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disk_ii " "Found entity 1: disk_ii" {  } { { "disk.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/disk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "dual_port_ram.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/dual_port_ram.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disk_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file disk_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disk_rom " "Found entity 1: disk_rom" {  } { { "disk_rom.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/disk_rom.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943553984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943553984 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pls_sdram.v(318) " "Verilog HDL or VHDL warning at pls_sdram.v(318): conditional expression evaluates to a constant" {  } { { "pls/synthesis/submodules/pls_sdram.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1556943554065 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pls_sdram.v(328) " "Verilog HDL or VHDL warning at pls_sdram.v(328): conditional expression evaluates to a constant" {  } { { "pls/synthesis/submodules/pls_sdram.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1556943554065 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pls_sdram.v(338) " "Verilog HDL or VHDL warning at pls_sdram.v(338): conditional expression evaluates to a constant" {  } { { "pls/synthesis/submodules/pls_sdram.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1556943554065 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pls_sdram.v(682) " "Verilog HDL or VHDL warning at pls_sdram.v(682): conditional expression evaluates to a constant" {  } { { "pls/synthesis/submodules/pls_sdram.v" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1556943554066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "apple_2e " "Elaborating entity \"apple_2e\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556943554455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:c_g0 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:c_g0\"" {  } { { "apple_2e.sv" "c_g0" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556943554464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_generator video_generator:vid_gen " "Elaborating entity \"video_generator\" for hierarchy \"video_generator:vid_gen\"" {  } { { "apple_2e.sv" "vid_gen" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556943554475 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYNC video_generator.sv(11) " "Verilog HDL or VHDL warning at video_generator.sv(11): object \"SYNC\" assigned a value but never read" {  } { { "video_generator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556943554476 "|apple_2e|video_generator:vid_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color_burst video_generator.sv(12) " "Verilog HDL or VHDL warning at video_generator.sv(12): object \"color_burst\" assigned a value but never read" {  } { { "video_generator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556943554477 "|apple_2e|video_generator:vid_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_a9_n video_generator.sv(17) " "Verilog HDL or VHDL warning at video_generator.sv(17): object \"q_a9_n\" assigned a value but never read" {  } { { "video_generator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556943554477 "|apple_2e|video_generator:vid_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATA_WIDTH video_generator.sv(32) " "Verilog HDL or VHDL warning at video_generator.sv(32): object \"DATA_WIDTH\" assigned a value but never read" {  } { { "video_generator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556943554477 "|apple_2e|video_generator:vid_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inv_clock_7Mhz video_generator.sv(43) " "Verilog HDL or VHDL warning at video_generator.sv(43): object \"inv_clock_7Mhz\" assigned a value but never read" {  } { { "video_generator.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556943554477 "|apple_2e|video_generator:vid_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_rom video_generator:vid_gen\|character_rom:char_rom0 " "Elaborating entity \"character_rom\" for hierarchy \"video_generator:vid_gen\|character_rom:char_rom0\"" {  } { { "video_generator.sv" "char_rom0" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556943554484 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 character_rom.sv(13) " "Net \"rom.data_a\" at character_rom.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "character_rom.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/character_rom.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556943554485 "|apple_2e|video_generator:vid_gen|character_rom:char_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 character_rom.sv(13) " "Net \"rom.waddr_a\" at character_rom.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "character_rom.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/character_rom.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556943554485 "|apple_2e|video_generator:vid_gen|character_rom:char_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 character_rom.sv(13) " "Net \"rom.we_a\" at character_rom.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "character_rom.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/character_rom.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556943554485 "|apple_2e|video_generator:vid_gen|character_rom:char_rom0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop video_generator:vid_gen\|flip_flop:b5 " "Elaborating entity \"flip_flop\" for hierarchy \"video_generator:vid_gen\|flip_flop:b5\"" {  } { { "video_generator.sv" "b5" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556943554500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_ls194 video_generator:vid_gen\|shift_reg_ls194:a10 " "Elaborating entity \"shift_reg_ls194\" for hierarchy \"video_generator:vid_gen\|shift_reg_ls194:a10\"" {  } { { "video_generator.sv" "a10" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556943554521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu65xx cpu65xx:cpu " "Elaborating entity \"cpu65xx\" for hierarchy \"cpu65xx:cpu\"" {  } { { "apple_2e.sv" "cpu" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556943554545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:ram " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:ram\"" {  } { { "apple_2e.sv" "ram" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556943554557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple2_rom apple2_rom:main_rom " "Elaborating entity \"apple2_rom\" for hierarchy \"apple2_rom:main_rom\"" {  } { { "apple_2e.sv" "main_rom" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556943554567 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12288 0 16383 apple2_rom.sv(25) " "Verilog HDL warning at apple2_rom.sv(25): number of words (12288) in memory file does not match the number of elements in the address range \[0:16383\]" {  } { { "apple2_rom.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple2_rom.sv" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1556943554568 "|apple_2e|apple2_rom:main_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 apple2_rom.sv(13) " "Net \"rom.data_a\" at apple2_rom.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "apple2_rom.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple2_rom.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556943554568 "|apple_2e|apple2_rom:main_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 apple2_rom.sv(13) " "Net \"rom.waddr_a\" at apple2_rom.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "apple2_rom.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple2_rom.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556943554568 "|apple_2e|apple2_rom:main_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 apple2_rom.sv(13) " "Net \"rom.we_a\" at apple2_rom.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "apple2_rom.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple2_rom.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556943554568 "|apple_2e|apple2_rom:main_rom"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "apple2_rom:main_rom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"apple2_rom:main_rom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif " "Parameter INIT_FILE set to db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "single_port_ram:ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"single_port_ram:ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_generator:vid_gen\|character_rom:char_rom0\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_generator:vid_gen\|character_rom:char_rom0\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/apple_2e.ram0_character_rom_364cdc5c.hdl.mif " "Parameter INIT_FILE set to db/apple_2e.ram0_character_rom_364cdc5c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556943555925 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556943555925 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556943555925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "apple2_rom:main_rom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"apple2_rom:main_rom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556943556059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "apple2_rom:main_rom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"apple2_rom:main_rom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556059 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556943556059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hg71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hg71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hg71 " "Found entity 1: altsyncram_hg71" {  } { { "db/altsyncram_hg71.tdf" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/db/altsyncram_hg71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943556131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943556131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943556199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943556199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943556261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943556261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "single_port_ram:ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"single_port_ram:ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556943556289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "single_port_ram:ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"single_port_ram:ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556289 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556943556289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi41 " "Found entity 1: altsyncram_qi41" {  } { { "db/altsyncram_qi41.tdf" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/db/altsyncram_qi41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943556366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943556366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943556427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943556427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943556490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943556490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943556554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943556554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_generator:vid_gen\|character_rom:char_rom0\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"video_generator:vid_gen\|character_rom:char_rom0\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556943556581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_generator:vid_gen\|character_rom:char_rom0\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"video_generator:vid_gen\|character_rom:char_rom0\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/apple_2e.ram0_character_rom_364cdc5c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/apple_2e.ram0_character_rom_364cdc5c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556943556581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556943556581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0k71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0k71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0k71 " "Found entity 1: altsyncram_0k71" {  } { { "db/altsyncram_0k71.tdf" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/db/altsyncram_0k71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556943556652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943556652 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556943556994 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "io_select\[0\] GND " "Pin \"io_select\[0\]\" is stuck at GND" {  } { { "apple_2e.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556943557538 "|apple_2e|io_select[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556943557538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556943557643 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556943559200 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_handshake_clock_crosser 23 " "Ignored 23 assignments for entity \"altera_avalon_st_handshake_clock_crosser\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls 19 " "Ignored 19 assignments for entity \"pls\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_irq_mapper 14 " "Ignored 14 assignments for entity \"pls_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_jtag_uart_0 24 " "Ignored 24 assignments for entity \"pls_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_keycode 22 " "Ignored 22 assignments for entity \"pls_keycode\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"pls_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"pls_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"pls_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"pls_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"pls_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"pls_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"pls_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"pls_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"pls_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"pls_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"pls_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"pls_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"pls_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"pls_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"pls_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"pls_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"pls_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"pls_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_otg_hpi_address 22 " "Ignored 22 assignments for entity \"pls_otg_hpi_address\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_otg_hpi_cs 22 " "Ignored 22 assignments for entity \"pls_otg_hpi_cs\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_otg_hpi_data 25 " "Ignored 25 assignments for entity \"pls_otg_hpi_data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_sdram 34 " "Ignored 34 assignments for entity \"pls_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_sdram_pll 78 " "Ignored 78 assignments for entity \"pls_sdram_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pls_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"pls_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556943559233 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/output_files/apple_2e.map.smsg " "Generated suppressed messages file C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/output_files/apple_2e.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943559320 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556943561010 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556943561010 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_50Mhz " "No output dependent on input pin \"Clock_50Mhz\"" {  } { { "apple_2e.sv" "" { Text "C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556943561135 "|apple_2e|Clock_50Mhz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556943561135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1178 " "Implemented 1178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556943561135 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556943561135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1001 " "Implemented 1001 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556943561135 ""} { "Info" "ICUT_CUT_TM_RAMS" "85 " "Implemented 85 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556943561135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556943561135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556943561176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 23:19:21 2019 " "Processing ended: Fri May 03 23:19:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556943561176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556943561176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556943561176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556943561176 ""}
