<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="MapVerilogSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="MapVHDLSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="IBIS">
        <Message>
            <ID>1191031</ID>
            <Severity>Info</Severity>
        </Message>
    </Task>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35921504</ID>
            <Severity>Info</Severity>
            <Dynamic></Dynamic>
            <Dynamic>C:/Users/luisj/Documents/GitHub/escom/fdd/impl1</Dynamic>
        </Message>
        <Message>
            <ID>35921012</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/luisj/documents/github/escom/fdd/segments1.vhd(3): </Dynamic>
            <Dynamic>compuertas</Dynamic>
            <Navigation>c:/users/luisj/documents/github/escom/fdd/segments1.vhd</Navigation>
            <Navigation>3</Navigation>
        </Message>
        <Message>
            <ID>35921010</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/luisj/documents/github/escom/fdd/segments1.vhd(18): </Dynamic>
            <Dynamic>cmp</Dynamic>
            <Navigation>c:/users/luisj/documents/github/escom/fdd/segments1.vhd</Navigation>
            <Navigation>18</Navigation>
        </Message>
        <Message>
            <ID>35921205</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/luisj/documents/github/escom/fdd/segments1.vhd(17): </Dynamic>
            <Dynamic>Compuertas</Dynamic>
            <Dynamic>Cmp</Dynamic>
            <Navigation>c:/users/luisj/documents/github/escom/fdd/segments1.vhd</Navigation>
            <Navigation>17</Navigation>
        </Message>
        <Message>
            <ID>35001611</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>GND_net</Dynamic>
            <Navigation>GND_net</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061038</ID>
            <Severity>Warning</Severity>
            <Dynamic>a</Dynamic>
            <Dynamic>5</Dynamic>
        </Message>
    </Task>
    <Task name="TimingSimFileVHD">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="TimingSimFileVlg">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>