<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Bubble Level: nucleo-l432kc_9dof-imu-click/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Bubble Level
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c60c5f541fe417ea2feca524824005cb.html">nucleo-l432kc_9dof-imu-click</a></li><li class="navelem"><a class="el" href="dir_8aad35ad6a86ea5d2cedeeb68f7ab0df.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7551bf463e4b8a55ccd9bef7d42eaba4.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_103a8646be577e5a368e38cdf8be8449.html">Device</a></li><li class="navelem"><a class="el" href="dir_c9ef107897fc56458620d2b8114a3a75.html">ST</a></li><li class="navelem"><a class="el" href="dir_d8e060e11eabfd45bf941353af09c523.html">STM32L4xx</a></li><li class="navelem"><a class="el" href="dir_8398c383bc1c2ed0f0dab51572492f37.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32l432xx.h</div></div>
</div><!--header-->
<div class="contents">
<a href="nucleo-l432kc__9dof-imu-click_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#ifndef __STM32L432xx_H</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define __STM32L432xx_H</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">   47</a></span><span class="preprocessor">#define __CM4_REV                 0x0001U  </span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   48</a></span><span class="preprocessor">#define __MPU_PRESENT             1U       </span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   49</a></span><span class="preprocessor">#define __NVIC_PRIO_BITS          4U       </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   50</a></span><span class="preprocessor">#define __Vendor_SysTickConfig    0U       </span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">   51</a></span><span class="preprocessor">#define __FPU_PRESENT             1U       </span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   65</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>{</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   68</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   69</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   70</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   71</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   72</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   73</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   74</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   75</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   76</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/******  STM32 specific Interrupt Numbers **********************************************************************/</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   78</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b">   79</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b">PVD_PVM_IRQn</a>                = 1,      </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">   80</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a>             = 2,      </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">   81</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   82</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">   83</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">   84</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">   85</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">   86</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">   87</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">   88</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">   89</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 11,     </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">   90</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>          = 12,     </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">   91</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>          = 13,     </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">   92</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>          = 14,     </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">   93</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>          = 15,     </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">   94</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>          = 16,     </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">   95</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a>          = 17,     </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">   96</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                   = 18,     </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">   97</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">   98</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">   99</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">  100</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">  101</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">  102</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a>         = 24,     </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">  103</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a>          = 25,     </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">  104</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a>           = 26,     </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  105</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  106</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  107</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  108</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  109</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  110</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  111</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  112</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  113</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">  114</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">  115</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">  116</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">  117</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a>          = 56,     </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">  118</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a>          = 57,     </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">  119</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a>          = 58,     </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">  120</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a>          = 59,     </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">  121</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a>          = 60,     </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616">  122</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616">COMP_IRQn</a>                   = 64,     </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">  123</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a>                 = 65,     </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b">  124</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b">LPTIM2_IRQn</a>                 = 66,     </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">  125</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a>                    = 67,     </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92">  126</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92">DMA2_Channel6_IRQn</a>          = 68,     </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7">  127</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7">DMA2_Channel7_IRQn</a>          = 69,     </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a">  128</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a">LPUART1_IRQn</a>                = 70,     </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e">  129</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e">QUADSPI_IRQn</a>                = 71,     </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">  130</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">  131</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">  132</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">SAI1_IRQn</a>                   = 74,     </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a931b31bb58497694297ce1ce49f9d3c4">  133</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a931b31bb58497694297ce1ce49f9d3c4">SWPMI1_IRQn</a>                 = 76,     </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">  134</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a>                    = 77,     </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">  135</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a>                    = 80,     </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">  136</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695">CRS_IRQn</a>                    = 82      </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695">  138</a></span>} <a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#include &quot;core_cm4.h&quot;</span>             <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#include &quot;<a class="code" href="nucleo-l432kc__wifi_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2system__stm32l4xx_8h.html">system_stm32l4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>{</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;          </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;          </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;         </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2;        </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1;        </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2;        </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>       uint32_t RESERVED1;    </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR1;          </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR2;          </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR3;          </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>       uint32_t RESERVED2;    </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1;         </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2;         </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3;         </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR4;         </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;           </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>       uint32_t RESERVED3;    </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>       uint32_t RESERVED4;    </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR;         </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>       uint32_t RESERVED5[4]; </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR1;         </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR2;         </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR3;         </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR4;         </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>       uint32_t RESERVED6[4]; </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1;         </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2;         </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3;         </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4;         </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>       uint32_t RESERVED7[4]; </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWD2CR;       </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWD3CR;       </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>       uint32_t RESERVED8;    </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>       uint32_t RESERVED9;    </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIFSEL;       </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALFACT;      </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>} <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>{</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  uint32_t      RESERVED1;    </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  uint32_t      RESERVED2;    </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;          </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  uint32_t      RESERVED3;    </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>} <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>{</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIR;  </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDTR; </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDLR; </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDHR; </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>} <a class="code hl_struct" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>{</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIR;  </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDTR; </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDLR; </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDHR; </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>} <a class="code hl_struct" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>{</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR1; </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR2; </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>} <a class="code hl_struct" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>{</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              MCR;                 </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              MSR;                 </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              TSR;                 </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              RF0R;                </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              RF1R;                </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              IER;                 </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              ESR;                 </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              BTR;                 </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  uint32_t                   RESERVED0[88];       </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <a class="code hl_struct" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>      sTxMailBox[3];       </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <a class="code hl_struct" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>    sFIFOMailBox[2];     </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  uint32_t                   RESERVED1[12];       </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FMR;                 </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FM1R;                </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  uint32_t                   RESERVED2;           </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FS1R;                </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  uint32_t                   RESERVED3;           </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FFA1R;               </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  uint32_t                   RESERVED4;           </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FA1R;                </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  uint32_t                   RESERVED5[8];        </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <a class="code hl_struct" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[28]; </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>} <a class="code hl_struct" href="struct_c_a_n___type_def.html">CAN_TypeDef</a>;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>{</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;         </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>} <a class="code hl_struct" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>{</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;         </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>} <a class="code hl_struct" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>{</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;          </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IDR;         </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  uint8_t       RESERVED0;   </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  uint16_t      RESERVED1;   </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  uint32_t      RESERVED2;   </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INIT;        </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POL;         </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>} <a class="code hl_struct" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>{</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;            </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;          </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;           </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;           </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>} <a class="code hl_struct" href="struct_c_r_s___type_def.html">CRS_TypeDef</a>;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>{</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR;     </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1;     </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1;     </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1;      </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2;     </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2;     </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2;      </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD;     </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD;     </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD;      </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1;        </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2;        </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;          </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;         </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR;         </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHSR1;       </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHSR2;       </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHHR;        </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHRR;        </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>} <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>{</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE;      </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1FZR1;    </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1FZR2;    </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2FZ;      </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>} <a class="code hl_struct" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>{</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;         </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNDTR;       </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPAR;        </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMAR;        </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>} <a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>{</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;         </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR;        </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>} <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>{</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSELR;       </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>} <a class="code hl_struct" href="struct_d_m_a___request___type_def.html">DMA_Request_TypeDef</a>;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaf53859993dea7b09562fa361eda2e078">  380</a></span><span class="preprocessor">#define DMA_request_TypeDef  DMA_Request_TypeDef</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>{</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR1;        </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR1;        </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR1;       </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR1;       </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER1;      </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR1;         </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  uint32_t      RESERVED1;   </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  uint32_t      RESERVED2;   </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR2;        </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR2;        </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR2;       </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR2;       </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER2;      </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR2;         </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>} <a class="code hl_struct" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>{</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSSA;        </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSL;         </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NVDSSA;      </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NVDSL;       </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VDSSA ;      </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VDSL ;       </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  uint32_t      RESERVED1;   </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  uint32_t      RESERVED2;   </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR ;         </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>} <a class="code hl_struct" href="struct_f_i_r_e_w_a_l_l___type_def.html">FIREWALL_TypeDef</a>;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>{</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;              </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDKEYR;           </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR;             </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR;          </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;               </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;               </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR;             </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED1;        </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTR;             </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCROP1SR;         </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCROP1ER;         </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRP1AR;           </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRP1BR;           </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>} <a class="code hl_struct" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>{</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODER;       </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTYPER;      </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSPEEDR;     </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUPDR;       </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR;         </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODR;         </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BSRR;        </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;        </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];      </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;         </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>} <a class="code hl_struct" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>{</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;         </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;         </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1;        </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2;        </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMINGR;     </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMEOUTR;    </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;         </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;         </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PECR;        </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR;        </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR;        </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>} <a class="code hl_struct" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>{</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR;          </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;          </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR;         </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;          </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WINR;        </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>} <a class="code hl_struct" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>{</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;         </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;         </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;         </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;        </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMP;         </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;         </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;         </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;          </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>} <a class="code hl_struct" href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a>;</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>{</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;         </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTR;         </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPOTR;       </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>} <a class="code hl_struct" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a>;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>{</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;         </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>} <a class="code hl_struct" href="struct_o_p_a_m_p___common___type_def.html">OPAMP_Common_TypeDef</a>;</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>{</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;   </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;   </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3;   </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR4;   </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR1;   </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;   </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR;   </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  uint32_t RESERVED;   </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRA; </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRA; </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRB; </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRB; </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRC; </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRC; </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRD; </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRD; </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRE; </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRE; </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  uint32_t RESERVED1;  </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  uint32_t RESERVED2;  </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  uint32_t RESERVED3;  </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  uint32_t RESERVED4;  </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRH; </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRH; </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>} <a class="code hl_struct" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>{</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR;         </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;          </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR;         </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLR;         </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;         </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR;          </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ABR;         </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;          </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSMKR;       </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSMAR;       </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIR;         </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPTR;        </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>} <a class="code hl_struct" href="struct_q_u_a_d_s_p_i___type_def.html">QUADSPI_TypeDef</a>;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>{</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSCR;       </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;        </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLCFGR;     </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLSAI1CFGR; </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  uint32_t      RESERVED;    </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIER;        </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIFR;        </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR;        </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  uint32_t      RESERVED0;   </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1RSTR;    </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2RSTR;    </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3RSTR;    </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  uint32_t      RESERVED1;   </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR1;   </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR2;   </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR;    </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>  uint32_t      RESERVED2;   </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1ENR;     </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2ENR;     </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3ENR;     </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  uint32_t      RESERVED3;   </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR1;    </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR2;    </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR;     </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  uint32_t      RESERVED4;   </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1SMENR;   </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2SMENR;   </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3SMENR;   </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  uint32_t      RESERVED5;   </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1SMENR1;  </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1SMENR2;  </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2SMENR;   </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  uint32_t      RESERVED6;   </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCIPR;       </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  uint32_t      RESERVED7;   </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR;        </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;         </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRRCR;       </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>} <a class="code hl_struct" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>{</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR;          </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;          </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;         </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER;        </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR;        </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>       uint32_t reserved;    </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR;      </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBR;      </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR;         </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR;         </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR;      </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR;        </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR;        </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR;       </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR;        </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAMPCR;      </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR;    </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBSSR;    </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;          </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R;       </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R;       </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R;       </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R;       </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R;       </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP5R;       </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP6R;       </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP7R;       </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP8R;       </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP9R;       </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP10R;      </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP11R;      </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP12R;      </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP13R;      </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP14R;      </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP15R;      </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP16R;      </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP17R;      </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP18R;      </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP19R;      </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP20R;      </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP21R;      </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP22R;      </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP23R;      </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP24R;      </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP25R;      </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP26R;      </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP27R;      </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP28R;      </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP29R;      </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP30R;      </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP31R;      </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>} <a class="code hl_struct" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>{</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GCR;         </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>} <a class="code hl_struct" href="struct_s_a_i___type_def.html">SAI_TypeDef</a>;</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>{</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;         </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;         </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FRCR;        </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLOTR;       </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;         </div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;          </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLRFR;       </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;          </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>} <a class="code hl_struct" href="struct_s_a_i___block___type_def.html">SAI_Block_TypeDef</a>;</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>{</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;         </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;         </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;          </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;          </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCPR;       </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXCRCR;      </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXCRCR;      </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>} <a class="code hl_struct" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>{</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;         </div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>    uint32_t  RESERVED1;     </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;         </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;         </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;         </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RFL;         </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDR;         </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDR;         </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;          </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>} <a class="code hl_struct" href="struct_s_w_p_m_i___type_def.html">SWPMI_TypeDef</a>;</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>{</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MEMRMP;      </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR1;       </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];   </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCSR;        </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2;       </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWPR;        </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SKR;         </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>} <a class="code hl_struct" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>{</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;         </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;         </div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMCR;        </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER;        </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;          </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EGR;         </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1;       </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR2;       </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCER;        </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;         </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSC;         </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;         </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;         </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1;        </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2;        </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR3;        </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR4;        </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTR;        </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR;         </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAR;        </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR1;         </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR3;       </div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR5;        </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR6;        </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR2;         </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR3;         </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>} <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span> </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>{</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;            </div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;           </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;           </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;           </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOHCR;         </div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  uint32_t      RESERVED1;     </div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOASCR;        </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  uint32_t      RESERVED2;     </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOSCR;         </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  uint32_t      RESERVED3;     </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOCCR;         </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  uint32_t      RESERVED4;     </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOGCSR;        </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOGXCR[7];     </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>} <a class="code hl_struct" href="struct_t_s_c___type_def.html">TSC_TypeDef</a>;</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span> </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>{</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;         </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;         </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3;         </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;         </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GTPR;        </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>  uint16_t  RESERVED2;       </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTOR;        </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RQR;         </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  uint16_t  RESERVED3;       </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;         </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;         </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RDR;         </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  uint16_t  RESERVED4;       </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TDR;         </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  uint16_t  RESERVED5;       </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>} <a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span> </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>{</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP0R;            </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED0;       </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP1R;            </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED1;       </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP2R;            </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED2;       </div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP3R;            </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED3;       </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP4R;            </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED4;       </div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP5R;            </div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED5;       </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP6R;            </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED6;       </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP7R;            </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED7[17];   </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CNTR;            </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED8;       </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ISTR;            </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED9;       </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FNR;             </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDA;       </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DADDR;           </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDB;       </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BTABLE;          </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDC;       </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t LPMCSR;          </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDD;       </div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BCDR;            </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDE;       </div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>} <a class="code hl_struct" href="struct_u_s_b___type_def.html">USB_TypeDef</a>;</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span> </div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>{</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR;         </div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;          </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>} <a class="code hl_struct" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>{</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;  </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;  </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  <a class="code hl_define" href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;  </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>} <a class="code hl_struct" href="struct_r_n_g___type_def.html">RNG_TypeDef</a>;</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span> </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  914</a></span><span class="preprocessor">#define FLASH_BASE            (0x08000000UL) </span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8be554f354e5aa65370f6db63d4f3ee4">  915</a></span><span class="preprocessor">#define FLASH_END             (0x0803FFFFUL) </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">  916</a></span><span class="preprocessor">#define FLASH_BANK1_END       (0x0803FFFFUL) </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">  917</a></span><span class="preprocessor">#define SRAM1_BASE            (0x20000000UL) </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gadbb42a3d0a8a90a79d2146e4014241b1">  918</a></span><span class="preprocessor">#define SRAM2_BASE            (0x10000000UL) </span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  919</a></span><span class="preprocessor">#define PERIPH_BASE           (0x40000000UL) </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4c3147bf44b5434facb53bb9aa88ca31">  920</a></span><span class="preprocessor">#define QSPI_BASE             (0x90000000UL) </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3b6b7d9c67dec50557fd634505198e9d">  922</a></span><span class="preprocessor">#define QSPI_R_BASE           (0xA0001000UL) </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">  923</a></span><span class="preprocessor">#define SRAM1_BB_BASE         (0x22000000UL) </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">  924</a></span><span class="preprocessor">#define PERIPH_BB_BASE        (0x42000000UL) </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  927</a></span><span class="preprocessor">#define SRAM_BASE             SRAM1_BASE</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">  928</a></span><span class="preprocessor">#define SRAM_BB_BASE          SRAM1_BB_BASE</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5739aeef90bd57ec2e7ddf66b479139b">  930</a></span><span class="preprocessor">#define SRAM1_SIZE_MAX        (0x0000C000UL) </span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad89e757d25db6160b1aedeb58fcdac09">  931</a></span><span class="preprocessor">#define SRAM2_SIZE            (0x00004000UL) </span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga2329f89a17061e62bf5d160cc0962e5c">  933</a></span><span class="preprocessor">#define FLASH_SIZE_DATA_REGISTER ((uint32_t)0x1FFF75E0)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">#define FLASH_SIZE               (((((*((uint32_t *)FLASH_SIZE_DATA_REGISTER)) &amp; (0x0000FFFFU)) == 0x0000FFFFU)) ? (0x100U &lt;&lt; 10U) : \</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">                                  (((*((uint32_t *)FLASH_SIZE_DATA_REGISTER)) &amp; (0x0000FFFFU)) &lt;&lt; 10U))</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">  939</a></span><span class="preprocessor">#define APB1PERIPH_BASE        PERIPH_BASE</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">  940</a></span><span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000UL)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">  941</a></span><span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000UL)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x08000000UL)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">  946</a></span><span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">  947</a></span><span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000UL)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">  948</a></span><span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400UL)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">  949</a></span><span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800UL)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">  950</a></span><span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00UL)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">  951</a></span><span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">  952</a></span><span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00UL)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">  953</a></span><span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400UL)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">  954</a></span><span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400UL)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">  955</a></span><span class="preprocessor">#define I2C3_BASE             (APB1PERIPH_BASE + 0x5C00UL)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga53cd25310ec0663a7395042bd860fedc">  956</a></span><span class="preprocessor">#define CRS_BASE              (APB1PERIPH_BASE + 0x6000UL)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">  957</a></span><span class="preprocessor">#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400UL)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">  958</a></span><span class="preprocessor">#define USB_BASE              (APB1PERIPH_BASE + 0x6800UL)  </span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf992dfdd5707568c5cb5506e2347e808">  959</a></span><span class="preprocessor">#define USB_PMAADDR           (APB1PERIPH_BASE + 0x6C00UL)  </span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">  960</a></span><span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000UL)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">  961</a></span><span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400UL)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3383b83a296ce0a5386a0d94195e8a99">  962</a></span><span class="preprocessor">#define DAC1_BASE             (APB1PERIPH_BASE + 0x7400UL)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">  963</a></span><span class="preprocessor">#define OPAMP_BASE            (APB1PERIPH_BASE + 0x7800UL)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5eb46aa20e371ed2e07b16a6b12c163d">  964</a></span><span class="preprocessor">#define OPAMP1_BASE           (APB1PERIPH_BASE + 0x7800UL)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga012ceb003fbb615eedb39a8d7f31c9c6">  965</a></span><span class="preprocessor">#define LPTIM1_BASE           (APB1PERIPH_BASE + 0x7C00UL)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga42584c807077cea9525819eaf29c7e34">  966</a></span><span class="preprocessor">#define LPUART1_BASE          (APB1PERIPH_BASE + 0x8000UL)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga21f79975bb4c5edda5a1f1311b8e658c">  967</a></span><span class="preprocessor">#define SWPMI1_BASE           (APB1PERIPH_BASE + 0x8800UL)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#define LPTIM2_BASE           (APB1PERIPH_BASE + 0x9400UL)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">  972</a></span><span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac21d535b541bcfb0c778a9584ebb132e">  973</a></span><span class="preprocessor">#define COMP1_BASE            (APB2PERIPH_BASE + 0x0200UL)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacb8799f3d5301795f51e3b87d345cd50">  974</a></span><span class="preprocessor">#define COMP2_BASE            (APB2PERIPH_BASE + 0x0204UL)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">  975</a></span><span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400UL)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga73cfb3af559849de4e1d7756dea474a0">  976</a></span><span class="preprocessor">#define FIREWALL_BASE         (APB2PERIPH_BASE + 0x1C00UL)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">  977</a></span><span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x2C00UL)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">  978</a></span><span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">  979</a></span><span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x3800UL)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7ab42ce1846930569d742d339b554078">  980</a></span><span class="preprocessor">#define TIM15_BASE            (APB2PERIPH_BASE + 0x4000UL)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">  981</a></span><span class="preprocessor">#define TIM16_BASE            (APB2PERIPH_BASE + 0x4400UL)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga24c1053b754946b512f9c31123e09d21">  982</a></span><span class="preprocessor">#define SAI1_BASE             (APB2PERIPH_BASE + 0x5400UL)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga31f72e5e5d7aea23bc8a5191bc32e900">  983</a></span><span class="preprocessor">#define SAI1_Block_A_BASE     (SAI1_BASE + 0x0004UL)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">#define SAI1_Block_B_BASE     (SAI1_BASE + 0x0024UL)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">  987</a></span><span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">  988</a></span><span class="preprocessor">#define DMA2_BASE             (AHB1PERIPH_BASE + 0x0400UL)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">  989</a></span><span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x1000UL)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  990</a></span><span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x2000UL)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">  991</a></span><span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">  992</a></span><span class="preprocessor">#define TSC_BASE              (AHB1PERIPH_BASE + 0x4000UL)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span> </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">  995</a></span><span class="preprocessor">#define DMA1_Channel1_BASE    (DMA1_BASE + 0x0008UL)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">  996</a></span><span class="preprocessor">#define DMA1_Channel2_BASE    (DMA1_BASE + 0x001CUL)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">  997</a></span><span class="preprocessor">#define DMA1_Channel3_BASE    (DMA1_BASE + 0x0030UL)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">  998</a></span><span class="preprocessor">#define DMA1_Channel4_BASE    (DMA1_BASE + 0x0044UL)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">  999</a></span><span class="preprocessor">#define DMA1_Channel5_BASE    (DMA1_BASE + 0x0058UL)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d"> 1000</a></span><span class="preprocessor">#define DMA1_Channel6_BASE    (DMA1_BASE + 0x006CUL)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c"> 1001</a></span><span class="preprocessor">#define DMA1_Channel7_BASE    (DMA1_BASE + 0x0080UL)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0adeabd8f0e3c66b76f66bafe9a5f51f"> 1002</a></span><span class="preprocessor">#define DMA1_CSELR_BASE       (DMA1_BASE + 0x00A8UL)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span> </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b"> 1005</a></span><span class="preprocessor">#define DMA2_Channel1_BASE    (DMA2_BASE + 0x0008UL)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c"> 1006</a></span><span class="preprocessor">#define DMA2_Channel2_BASE    (DMA2_BASE + 0x001CUL)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c"> 1007</a></span><span class="preprocessor">#define DMA2_Channel3_BASE    (DMA2_BASE + 0x0030UL)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee"> 1008</a></span><span class="preprocessor">#define DMA2_Channel4_BASE    (DMA2_BASE + 0x0044UL)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1"> 1009</a></span><span class="preprocessor">#define DMA2_Channel5_BASE    (DMA2_BASE + 0x0058UL)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gae8888e635a33f196f414145b0e2b858d"> 1010</a></span><span class="preprocessor">#define DMA2_Channel6_BASE    (DMA2_BASE + 0x006CUL)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1e48711c9b40cf50ac47b1e17c787807"> 1011</a></span><span class="preprocessor">#define DMA2_Channel7_BASE    (DMA2_BASE + 0x0080UL)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#define DMA2_CSELR_BASE       (DMA2_BASE + 0x00A8UL)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa"> 1016</a></span><span class="preprocessor">#define GPIOA_BASE            (AHB2PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68"> 1017</a></span><span class="preprocessor">#define GPIOB_BASE            (AHB2PERIPH_BASE + 0x0400UL)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f"> 1018</a></span><span class="preprocessor">#define GPIOC_BASE            (AHB2PERIPH_BASE + 0x0800UL)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608"> 1019</a></span><span class="preprocessor">#define GPIOH_BASE            (AHB2PERIPH_BASE + 0x1C00UL)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span> </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91"> 1022</a></span><span class="preprocessor">#define ADC1_BASE             (AHB2PERIPH_BASE + 0x08040000UL)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1ef44c8e4398bd3b3fbb0c981657f3d0"> 1023</a></span><span class="preprocessor">#define ADC1_COMMON_BASE      (AHB2PERIPH_BASE + 0x08040300UL)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span> </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c"> 1026</a></span><span class="preprocessor">#define RNG_BASE              (AHB2PERIPH_BASE + 0x08060800UL)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span> </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment">/* Debug MCU registers base address */</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef"> 1031</a></span><span class="preprocessor">#define DBGMCU_BASE           (0xE0042000UL)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096"> 1034</a></span><span class="preprocessor">#define PACKAGE_BASE          (0x1FFF7500UL)        </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67"> 1035</a></span><span class="preprocessor">#define UID_BASE              (0x1FFF7590UL)        </span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78"> 1036</a></span><span class="preprocessor">#define FLASHSIZE_BASE        (0x1FFF75E0UL)        </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b"> 1044</a></span><span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314"> 1045</a></span><span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394"> 1046</a></span><span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304"> 1047</a></span><span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1"> 1048</a></span><span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7"> 1049</a></span><span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc"> 1050</a></span><span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930"> 1051</a></span><span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc"> 1052</a></span><span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda"> 1053</a></span><span class="preprocessor">#define I2C3                ((I2C_TypeDef *) I2C3_BASE)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328"> 1054</a></span><span class="preprocessor">#define CRS                 ((CRS_TypeDef *) CRS_BASE)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga427a40e102258055c72607bf7b604549"> 1055</a></span><span class="preprocessor">#define CAN                 ((CAN_TypeDef *) CAN1_BASE)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4964ecb6a5c689aaf8ee2832b8093aac"> 1056</a></span><span class="preprocessor">#define CAN1                ((CAN_TypeDef *) CAN1_BASE)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b"> 1057</a></span><span class="preprocessor">#define USB                 ((USB_TypeDef *) USB_BASE)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e"> 1058</a></span><span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e"> 1059</a></span><span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC1_BASE)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaffb5ff8779fa698f3c7165a617d56e4f"> 1060</a></span><span class="preprocessor">#define DAC1                ((DAC_TypeDef *) DAC1_BASE)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6"> 1061</a></span><span class="preprocessor">#define OPAMP               ((OPAMP_TypeDef *) OPAMP_BASE)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488"> 1062</a></span><span class="preprocessor">#define OPAMP1              ((OPAMP_TypeDef *) OPAMP1_BASE)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga29370a9a40d5ad6ad8a52d2ce3681480"> 1063</a></span><span class="preprocessor">#define OPAMP1_COMMON       ((OPAMP_Common_TypeDef *) OPAMP1_BASE)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga02dc619f9b5ac74c5b90f1d17560d16a"> 1064</a></span><span class="preprocessor">#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9"> 1065</a></span><span class="preprocessor">#define LPUART1             ((USART_TypeDef *) LPUART1_BASE)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2f7bf9a824e59b6c4b2fa18266c13e7c"> 1066</a></span><span class="preprocessor">#define SWPMI1              ((SWPMI_TypeDef *) SWPMI1_BASE)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga43f2e57fca0162644dc98f485da13ce6"> 1067</a></span><span class="preprocessor">#define LPTIM2              ((LPTIM_TypeDef *) LPTIM2_BASE)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8"> 1069</a></span><span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b"> 1070</a></span><span class="preprocessor">#define COMP1               ((COMP_TypeDef *) COMP1_BASE)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b"> 1071</a></span><span class="preprocessor">#define COMP2               ((COMP_TypeDef *) COMP2_BASE)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7c0dbc759386dc94597d1ab7b798e75f"> 1072</a></span><span class="preprocessor">#define COMP12_COMMON       ((COMP_Common_TypeDef *) COMP2_BASE)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac"> 1073</a></span><span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2bcd2e998365ba34c48cb21bd92373e6"> 1074</a></span><span class="preprocessor">#define FIREWALL            ((FIREWALL_TypeDef *) FIREWALL_BASE)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb"> 1075</a></span><span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f"> 1076</a></span><span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da"> 1077</a></span><span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga87e4b442041d1c03a6af113fbe04a182"> 1078</a></span><span class="preprocessor">#define TIM15               ((TIM_TypeDef *) TIM15_BASE)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d"> 1079</a></span><span class="preprocessor">#define TIM16               ((TIM_TypeDef *) TIM16_BASE)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa878b214698fcf74a3268d07562abbb2"> 1080</a></span><span class="preprocessor">#define SAI1                ((SAI_TypeDef *) SAI1_BASE)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa29e42155e075c03d156d759b4e69c5c"> 1081</a></span><span class="preprocessor">#define SAI1_Block_A        ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaaa4ab9bf6de588a9309acd4bf007c4e0"> 1082</a></span><span class="preprocessor">#define SAI1_Block_B        ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9"> 1083</a></span><span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d"> 1084</a></span><span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4"> 1085</a></span><span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b"> 1086</a></span><span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1"> 1087</a></span><span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga42ba4ed22c45ffcf7f1c3ede1c761894"> 1088</a></span><span class="preprocessor">#define TSC                 ((TSC_TypeDef *) TSC_BASE)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span> </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7"> 1090</a></span><span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd"> 1091</a></span><span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08"> 1092</a></span><span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285"> 1093</a></span><span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a"> 1094</a></span><span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2"> 1095</a></span><span class="preprocessor">#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f"> 1096</a></span><span class="preprocessor">#define RNG                 ((RNG_TypeDef *) RNG_BASE)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a"> 1099</a></span><span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949"> 1100</a></span><span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0"> 1101</a></span><span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a"> 1102</a></span><span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff"> 1103</a></span><span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8"> 1104</a></span><span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3"> 1105</a></span><span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa9aec23907042cb42f768c85709509b4"> 1106</a></span><span class="preprocessor">#define DMA1_CSELR          ((DMA_Request_TypeDef *) DMA1_CSELR_BASE)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span> </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad86c75e1ff89e03e15570f47962865c8"> 1109</a></span><span class="preprocessor">#define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga316024020799373b9d8e35c316c74f24"> 1110</a></span><span class="preprocessor">#define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga6dca52a79587e0ca9a5d669048b4c7eb"> 1111</a></span><span class="preprocessor">#define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga612b396657695191ad740b0b59bc9f12"> 1112</a></span><span class="preprocessor">#define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga521c13b7d0f82a6897d47995da392750"> 1113</a></span><span class="preprocessor">#define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga74a1cc88faa12064831fb58fe3fd4fd3"> 1114</a></span><span class="preprocessor">#define DMA2_Channel6       ((DMA_Channel_TypeDef *) DMA2_Channel6_BASE)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gafe0f69ba23ce944272e7197490479ddb"> 1115</a></span><span class="preprocessor">#define DMA2_Channel7       ((DMA_Channel_TypeDef *) DMA2_Channel7_BASE)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gadf99f57b49d94e655c4ec26f649f853e"> 1116</a></span><span class="preprocessor">#define DMA2_CSELR          ((DMA_Request_TypeDef *) DMA2_CSELR_BASE)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span> </div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span> </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span> </div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac7fb6e7a090282458855473a93385f66"> 1120</a></span><span class="preprocessor">#define QUADSPI             ((QUADSPI_TypeDef *) QSPI_R_BASE)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span> </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4"> 1122</a></span><span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7"> 1135</a></span><span class="preprocessor">#define LSI_STARTUP_TIME 130U </span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">/*                        Analog to Digital Converter                         */</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment">/*</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32L4 serie)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment"> */</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment">/* Note: No specific macro feature on this device */</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">/********************  Bit definition for ADC_ISR register  *******************/</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19c4fef6f7378b0add98d47391bb9cd"> 1161</a></span><span class="preprocessor">#define ADC_ISR_ADRDY_Pos              (0U)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd"> 1162</a></span><span class="preprocessor">#define ADC_ISR_ADRDY_Msk              (0x1UL &lt;&lt; ADC_ISR_ADRDY_Pos)            </span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8"> 1163</a></span><span class="preprocessor">#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       </span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6d6d7f86820ba6a5601ce928859372"> 1164</a></span><span class="preprocessor">#define ADC_ISR_EOSMP_Pos              (1U)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b"> 1165</a></span><span class="preprocessor">#define ADC_ISR_EOSMP_Msk              (0x1UL &lt;&lt; ADC_ISR_EOSMP_Pos)            </span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11"> 1166</a></span><span class="preprocessor">#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0383b50a0b7c34b07143b4babf541f4a"> 1167</a></span><span class="preprocessor">#define ADC_ISR_EOC_Pos                (2U)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a"> 1168</a></span><span class="preprocessor">#define ADC_ISR_EOC_Msk                (0x1UL &lt;&lt; ADC_ISR_EOC_Pos)              </span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550"> 1169</a></span><span class="preprocessor">#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         </span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2abd0a8f62130cb6ad98665158cfd5c"> 1170</a></span><span class="preprocessor">#define ADC_ISR_EOS_Pos                (3U)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9"> 1171</a></span><span class="preprocessor">#define ADC_ISR_EOS_Msk                (0x1UL &lt;&lt; ADC_ISR_EOS_Pos)              </span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50"> 1172</a></span><span class="preprocessor">#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         </span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdbc3d6b8db4b5680d83ad61b6484d4"> 1173</a></span><span class="preprocessor">#define ADC_ISR_OVR_Pos                (4U)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081"> 1174</a></span><span class="preprocessor">#define ADC_ISR_OVR_Msk                (0x1UL &lt;&lt; ADC_ISR_OVR_Pos)              </span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61"> 1175</a></span><span class="preprocessor">#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         </span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a7cbfbcab9ec9ba48a08858253d3c58"> 1176</a></span><span class="preprocessor">#define ADC_ISR_JEOC_Pos               (5U)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494345d2e70ffc08c3a44d9df419d54f"> 1177</a></span><span class="preprocessor">#define ADC_ISR_JEOC_Msk               (0x1UL &lt;&lt; ADC_ISR_JEOC_Pos)             </span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga399f91d7a99478c39f3b1af135aa2d74"> 1178</a></span><span class="preprocessor">#define ADC_ISR_JEOC                   ADC_ISR_JEOC_Msk                        </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c141366f5eb12af614b1b918705d780"> 1179</a></span><span class="preprocessor">#define ADC_ISR_JEOS_Pos               (6U)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f3bc591a821e3910266054a4839eb5"> 1180</a></span><span class="preprocessor">#define ADC_ISR_JEOS_Msk               (0x1UL &lt;&lt; ADC_ISR_JEOS_Pos)             </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada657b2ea5dcfce0c60ea6c9a0018da4"> 1181</a></span><span class="preprocessor">#define ADC_ISR_JEOS                   ADC_ISR_JEOS_Msk                        </span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ec99e5d3bc6d63237978753b8f4e5fb"> 1182</a></span><span class="preprocessor">#define ADC_ISR_AWD1_Pos               (7U)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18"> 1183</a></span><span class="preprocessor">#define ADC_ISR_AWD1_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD1_Pos)             </span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239"> 1184</a></span><span class="preprocessor">#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        </span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a97bdc9663ce09aec4255a0b195293d"> 1185</a></span><span class="preprocessor">#define ADC_ISR_AWD2_Pos               (8U)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f"> 1186</a></span><span class="preprocessor">#define ADC_ISR_AWD2_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD2_Pos)             </span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914b7e03179cd60a8f24b3779b6bb696"> 1187</a></span><span class="preprocessor">#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        </span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6800606914bab819905dd54bb7132928"> 1188</a></span><span class="preprocessor">#define ADC_ISR_AWD3_Pos               (9U)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5"> 1189</a></span><span class="preprocessor">#define ADC_ISR_AWD3_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD3_Pos)             </span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f"> 1190</a></span><span class="preprocessor">#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        </span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f17107de302b254c57a424811229387"> 1191</a></span><span class="preprocessor">#define ADC_ISR_JQOVF_Pos              (10U)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2666319ac1137734a439fa19679cf13"> 1192</a></span><span class="preprocessor">#define ADC_ISR_JQOVF_Msk              (0x1UL &lt;&lt; ADC_ISR_JQOVF_Pos)            </span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d6a4052be04c997a1cab7082f27f6fc"> 1193</a></span><span class="preprocessor">#define ADC_ISR_JQOVF                  ADC_ISR_JQOVF_Msk                       </span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment">/********************  Bit definition for ADC_IER register  *******************/</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeccda127223b6b216f423d43b9467c3a"> 1196</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE_Pos            (0U)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6"> 1197</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE_Msk            (0x1UL &lt;&lt; ADC_IER_ADRDYIE_Pos)          </span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b"> 1198</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     </span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b4712f97cc8cb749debb6ecb09c69c"> 1199</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE_Pos            (1U)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8"> 1200</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE_Msk            (0x1UL &lt;&lt; ADC_IER_EOSMPIE_Pos)          </span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138"> 1201</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     </span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e1b245365e1e24c2e7659a0b6f65c"> 1202</a></span><span class="preprocessor">#define ADC_IER_EOCIE_Pos              (2U)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687"> 1203</a></span><span class="preprocessor">#define ADC_IER_EOCIE_Msk              (0x1UL &lt;&lt; ADC_IER_EOCIE_Pos)            </span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985"> 1204</a></span><span class="preprocessor">#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       </span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2bd2c0f26782ff0dd2177f329ced50"> 1205</a></span><span class="preprocessor">#define ADC_IER_EOSIE_Pos              (3U)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763"> 1206</a></span><span class="preprocessor">#define ADC_IER_EOSIE_Msk              (0x1UL &lt;&lt; ADC_IER_EOSIE_Pos)            </span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d"> 1207</a></span><span class="preprocessor">#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       </span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a3d46ce8771a632ba8371bbf060ffc9"> 1208</a></span><span class="preprocessor">#define ADC_IER_OVRIE_Pos              (4U)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4"> 1209</a></span><span class="preprocessor">#define ADC_IER_OVRIE_Msk              (0x1UL &lt;&lt; ADC_IER_OVRIE_Pos)            </span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107"> 1210</a></span><span class="preprocessor">#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       </span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2ce3fcd140a0b59d9e25ac30b419ef"> 1211</a></span><span class="preprocessor">#define ADC_IER_JEOCIE_Pos             (5U)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7"> 1212</a></span><span class="preprocessor">#define ADC_IER_JEOCIE_Msk             (0x1UL &lt;&lt; ADC_IER_JEOCIE_Pos)           </span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50"> 1213</a></span><span class="preprocessor">#define ADC_IER_JEOCIE                 ADC_IER_JEOCIE_Msk                      </span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e1dc143f5693cb6598d3ecb154dfa27"> 1214</a></span><span class="preprocessor">#define ADC_IER_JEOSIE_Pos             (6U)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65"> 1215</a></span><span class="preprocessor">#define ADC_IER_JEOSIE_Msk             (0x1UL &lt;&lt; ADC_IER_JEOSIE_Pos)           </span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8"> 1216</a></span><span class="preprocessor">#define ADC_IER_JEOSIE                 ADC_IER_JEOSIE_Msk                      </span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f24b791120130865b6bd81bb051350c"> 1217</a></span><span class="preprocessor">#define ADC_IER_AWD1IE_Pos             (7U)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4"> 1218</a></span><span class="preprocessor">#define ADC_IER_AWD1IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD1IE_Pos)           </span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69"> 1219</a></span><span class="preprocessor">#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      </span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45fad178efb22e7bde70bed64dbc640f"> 1220</a></span><span class="preprocessor">#define ADC_IER_AWD2IE_Pos             (8U)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a"> 1221</a></span><span class="preprocessor">#define ADC_IER_AWD2IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD2IE_Pos)           </span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3"> 1222</a></span><span class="preprocessor">#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      </span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1007214aed4912e62c43ca0efc2d55d"> 1223</a></span><span class="preprocessor">#define ADC_IER_AWD3IE_Pos             (9U)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26"> 1224</a></span><span class="preprocessor">#define ADC_IER_AWD3IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD3IE_Pos)           </span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c"> 1225</a></span><span class="preprocessor">#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      </span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b8f0d6a31cabcc9717ed7d0a8f6e39"> 1226</a></span><span class="preprocessor">#define ADC_IER_JQOVFIE_Pos            (10U)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a"> 1227</a></span><span class="preprocessor">#define ADC_IER_JQOVFIE_Msk            (0x1UL &lt;&lt; ADC_IER_JQOVFIE_Pos)          </span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884"> 1228</a></span><span class="preprocessor">#define ADC_IER_JQOVFIE                ADC_IER_JQOVFIE_Msk                     </span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga033ba09edd4f75e3ac96fc4c21cd1ea3"> 1231</a></span><span class="preprocessor">#define ADC_IER_ADRDY           (ADC_IER_ADRDYIE)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc95e7d4a0abe7dd166d4e8a7926980"> 1232</a></span><span class="preprocessor">#define ADC_IER_EOSMP           (ADC_IER_EOSMPIE)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga767c96b00a96b71faa41fb6bb6438de8"> 1233</a></span><span class="preprocessor">#define ADC_IER_EOC             (ADC_IER_EOCIE)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02919d76e481143cba97393d34a20da"> 1234</a></span><span class="preprocessor">#define ADC_IER_EOS             (ADC_IER_EOSIE)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5833608a54fb66537c8cfbbcee44a9"> 1235</a></span><span class="preprocessor">#define ADC_IER_OVR             (ADC_IER_OVRIE)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96ad3772c5d15526c625ad2ccd47983"> 1236</a></span><span class="preprocessor">#define ADC_IER_JEOC            (ADC_IER_JEOCIE)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd65d64637ffec538205cccf257700b"> 1237</a></span><span class="preprocessor">#define ADC_IER_JEOS            (ADC_IER_JEOSIE)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ae4f086fac0dbe6e67900537edb013"> 1238</a></span><span class="preprocessor">#define ADC_IER_AWD1            (ADC_IER_AWD1IE)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7308dc63967af2eb490c057cf92bb862"> 1239</a></span><span class="preprocessor">#define ADC_IER_AWD2            (ADC_IER_AWD2IE)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860b4564dfaa399f58db514f9b9e45e7"> 1240</a></span><span class="preprocessor">#define ADC_IER_AWD3            (ADC_IER_AWD3IE)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f1aaa21a8a07634ab28061fa27cc1bf"> 1241</a></span><span class="preprocessor">#define ADC_IER_JQOVF           (ADC_IER_JQOVFIE)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span> </div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment">/********************  Bit definition for ADC_CR register  ********************/</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababb1708515c068f7551691c855032e1"> 1244</a></span><span class="preprocessor">#define ADC_CR_ADEN_Pos                (0U)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d"> 1245</a></span><span class="preprocessor">#define ADC_CR_ADEN_Msk                (0x1UL &lt;&lt; ADC_CR_ADEN_Pos)              </span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b"> 1246</a></span><span class="preprocessor">#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd40135f101178cb34f7b44cfa70d20"> 1247</a></span><span class="preprocessor">#define ADC_CR_ADDIS_Pos               (1U)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335"> 1248</a></span><span class="preprocessor">#define ADC_CR_ADDIS_Msk               (0x1UL &lt;&lt; ADC_CR_ADDIS_Pos)             </span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a"> 1249</a></span><span class="preprocessor">#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ee3b14e6b8c22f2abf7b4990d12181"> 1250</a></span><span class="preprocessor">#define ADC_CR_ADSTART_Pos             (2U)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3"> 1251</a></span><span class="preprocessor">#define ADC_CR_ADSTART_Msk             (0x1UL &lt;&lt; ADC_CR_ADSTART_Pos)           </span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218"> 1252</a></span><span class="preprocessor">#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      </span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15506622c4eb5cf5914ca99af5059f6a"> 1253</a></span><span class="preprocessor">#define ADC_CR_JADSTART_Pos            (3U)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7abad7f3ee1d2ae306185d1c6b3be9"> 1254</a></span><span class="preprocessor">#define ADC_CR_JADSTART_Msk            (0x1UL &lt;&lt; ADC_CR_JADSTART_Pos)          </span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca"> 1255</a></span><span class="preprocessor">#define ADC_CR_JADSTART                ADC_CR_JADSTART_Msk                     </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ffa93cc8555d8d083dc9c0f34b3b81"> 1256</a></span><span class="preprocessor">#define ADC_CR_ADSTP_Pos               (4U)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8"> 1257</a></span><span class="preprocessor">#define ADC_CR_ADSTP_Msk               (0x1UL &lt;&lt; ADC_CR_ADSTP_Pos)             </span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5"> 1258</a></span><span class="preprocessor">#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ed6e1bc950d57d1ec10ed245eee1c1"> 1259</a></span><span class="preprocessor">#define ADC_CR_JADSTP_Pos              (5U)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e7da4b53b66898243818cb77d0eb8a"> 1260</a></span><span class="preprocessor">#define ADC_CR_JADSTP_Msk              (0x1UL &lt;&lt; ADC_CR_JADSTP_Pos)            </span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9"> 1261</a></span><span class="preprocessor">#define ADC_CR_JADSTP                  ADC_CR_JADSTP_Msk                       </span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ca6812db3fec59db7d200ac442f083e"> 1262</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN_Pos            (28U)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f"> 1263</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN_Msk            (0x1UL &lt;&lt; ADC_CR_ADVREGEN_Pos)          </span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493"> 1264</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     </span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca70d6258b796e86a1ee847fd988f8ae"> 1265</a></span><span class="preprocessor">#define ADC_CR_DEEPPWD_Pos             (29U)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c476eee5e28872a97747be4afc84b3a"> 1266</a></span><span class="preprocessor">#define ADC_CR_DEEPPWD_Msk             (0x1UL &lt;&lt; ADC_CR_DEEPPWD_Pos)           </span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86"> 1267</a></span><span class="preprocessor">#define ADC_CR_DEEPPWD                 ADC_CR_DEEPPWD_Msk                      </span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga999d1e5e7a4e605fcf9015e8fbe68953"> 1268</a></span><span class="preprocessor">#define ADC_CR_ADCALDIF_Pos            (30U)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cc6fb007c268fc6b4f746d2f4a6e3bb"> 1269</a></span><span class="preprocessor">#define ADC_CR_ADCALDIF_Msk            (0x1UL &lt;&lt; ADC_CR_ADCALDIF_Pos)          </span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6"> 1270</a></span><span class="preprocessor">#define ADC_CR_ADCALDIF                ADC_CR_ADCALDIF_Msk                     </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4930e9200637ddd5530b0b56f7667874"> 1271</a></span><span class="preprocessor">#define ADC_CR_ADCAL_Pos               (31U)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279"> 1272</a></span><span class="preprocessor">#define ADC_CR_ADCAL_Msk               (0x1UL &lt;&lt; ADC_CR_ADCAL_Pos)             </span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a"> 1273</a></span><span class="preprocessor">#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        </span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment">/********************  Bit definition for ADC_CFGR register  ******************/</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7bf0adceef4a7afd14d6aeaf256a324"> 1276</a></span><span class="preprocessor">#define ADC_CFGR_DMAEN_Pos             (0U)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd9db6d4d3f0ff211b283ec56db4be7"> 1277</a></span><span class="preprocessor">#define ADC_CFGR_DMAEN_Msk             (0x1UL &lt;&lt; ADC_CFGR_DMAEN_Pos)           </span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5"> 1278</a></span><span class="preprocessor">#define ADC_CFGR_DMAEN                 ADC_CFGR_DMAEN_Msk                      </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd5eadd88837ed4365d901e9a8fc0144"> 1279</a></span><span class="preprocessor">#define ADC_CFGR_DMACFG_Pos            (1U)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2f3716da655546de6bd3ed34a2b841"> 1280</a></span><span class="preprocessor">#define ADC_CFGR_DMACFG_Msk            (0x1UL &lt;&lt; ADC_CFGR_DMACFG_Pos)          </span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863"> 1281</a></span><span class="preprocessor">#define ADC_CFGR_DMACFG                ADC_CFGR_DMACFG_Msk                     </span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga602b264dbccf40d3599f32658a7f2e1f"> 1283</a></span><span class="preprocessor">#define ADC_CFGR_RES_Pos               (3U)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884d26277fcbbab9a2306fa0f3a08b06"> 1284</a></span><span class="preprocessor">#define ADC_CFGR_RES_Msk               (0x3UL &lt;&lt; ADC_CFGR_RES_Pos)             </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba"> 1285</a></span><span class="preprocessor">#define ADC_CFGR_RES                   ADC_CFGR_RES_Msk                        </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a16ca67d91b7088e166a482c8ccdafb"> 1286</a></span><span class="preprocessor">#define ADC_CFGR_RES_0                 (0x1UL &lt;&lt; ADC_CFGR_RES_Pos)             </span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e12f88cd7f5df295e7043bd30f4f37b"> 1287</a></span><span class="preprocessor">#define ADC_CFGR_RES_1                 (0x2UL &lt;&lt; ADC_CFGR_RES_Pos)             </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33156022d6d125cd2e707b2fe2950c9c"> 1289</a></span><span class="preprocessor">#define ADC_CFGR_ALIGN_Pos             (5U)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba7f66602ab6cc16771118bbe95aa28"> 1290</a></span><span class="preprocessor">#define ADC_CFGR_ALIGN_Msk             (0x1UL &lt;&lt; ADC_CFGR_ALIGN_Pos)           </span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642"> 1291</a></span><span class="preprocessor">#define ADC_CFGR_ALIGN                 ADC_CFGR_ALIGN_Msk                      </span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2af46a2dbfd4f190d1a826e12548ee58"> 1293</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL_Pos            (6U)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb1956530e58fa67550a75b4a813e63"> 1294</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL_Msk            (0xFUL &lt;&lt; ADC_CFGR_EXTSEL_Pos)          </span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a"> 1295</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL                ADC_CFGR_EXTSEL_Msk                     </span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3cb3b6f3c35f7b4193163f4f9d34415"> 1296</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL_0              (0x1UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)          </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fd9e517a88674014aab20101a7da115"> 1297</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL_1              (0x2UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)          </span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7525758d4efc4c48107589b0944bb5ed"> 1298</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL_2              (0x4UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)          </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1131ab203faacfae481746d06c7b91"> 1299</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL_3              (0x8UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)          </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59a123d659364c581a4bc7261d8f913"> 1301</a></span><span class="preprocessor">#define ADC_CFGR_EXTEN_Pos             (10U)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga174205f3752c0629fc6b2faa76fc475c"> 1302</a></span><span class="preprocessor">#define ADC_CFGR_EXTEN_Msk             (0x3UL &lt;&lt; ADC_CFGR_EXTEN_Pos)           </span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df"> 1303</a></span><span class="preprocessor">#define ADC_CFGR_EXTEN                 ADC_CFGR_EXTEN_Msk                      </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa87582210aab60007d7e66b879c4c4cc"> 1304</a></span><span class="preprocessor">#define ADC_CFGR_EXTEN_0               (0x1UL &lt;&lt; ADC_CFGR_EXTEN_Pos)           </span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga134b2b43983c99c5bab9ff2cea31c13d"> 1305</a></span><span class="preprocessor">#define ADC_CFGR_EXTEN_1               (0x2UL &lt;&lt; ADC_CFGR_EXTEN_Pos)           </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cfdbbd6b18e14ba85f66b8b0ae8424"> 1307</a></span><span class="preprocessor">#define ADC_CFGR_OVRMOD_Pos            (12U)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17df813b82fe29cd6e2810429e422dc0"> 1308</a></span><span class="preprocessor">#define ADC_CFGR_OVRMOD_Msk            (0x1UL &lt;&lt; ADC_CFGR_OVRMOD_Pos)          </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14"> 1309</a></span><span class="preprocessor">#define ADC_CFGR_OVRMOD                ADC_CFGR_OVRMOD_Msk                     </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81544fe2a826de141da3b0f27fdfc94b"> 1310</a></span><span class="preprocessor">#define ADC_CFGR_CONT_Pos              (13U)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7d0b1394f011c8a6f8f22d3250b4f5b"> 1311</a></span><span class="preprocessor">#define ADC_CFGR_CONT_Msk              (0x1UL &lt;&lt; ADC_CFGR_CONT_Pos)            </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f"> 1312</a></span><span class="preprocessor">#define ADC_CFGR_CONT                  ADC_CFGR_CONT_Msk                       </span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39d25ef9afd97e0944cbfa7a32a77380"> 1313</a></span><span class="preprocessor">#define ADC_CFGR_AUTDLY_Pos            (14U)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a5805f1346391c1187b35bddc45657e"> 1314</a></span><span class="preprocessor">#define ADC_CFGR_AUTDLY_Msk            (0x1UL &lt;&lt; ADC_CFGR_AUTDLY_Pos)          </span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539"> 1315</a></span><span class="preprocessor">#define ADC_CFGR_AUTDLY                ADC_CFGR_AUTDLY_Msk                     </span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4846aec29e682f5b88fea2bf0e9d98d2"> 1317</a></span><span class="preprocessor">#define ADC_CFGR_DISCEN_Pos            (16U)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefa8b98ff16a14c7c6a4b37e7f78b3ff"> 1318</a></span><span class="preprocessor">#define ADC_CFGR_DISCEN_Msk            (0x1UL &lt;&lt; ADC_CFGR_DISCEN_Pos)          </span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2"> 1319</a></span><span class="preprocessor">#define ADC_CFGR_DISCEN                ADC_CFGR_DISCEN_Msk                     </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07dd2f35a26d61a95c8106c4334dd58"> 1321</a></span><span class="preprocessor">#define ADC_CFGR_DISCNUM_Pos           (17U)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193e3936ee547d9c72cc255a7b220f91"> 1322</a></span><span class="preprocessor">#define ADC_CFGR_DISCNUM_Msk           (0x7UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)         </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4"> 1323</a></span><span class="preprocessor">#define ADC_CFGR_DISCNUM               ADC_CFGR_DISCNUM_Msk                    </span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0e780ad9f10c1c8e71e1fe03bd1f36"> 1324</a></span><span class="preprocessor">#define ADC_CFGR_DISCNUM_0             (0x1UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)         </span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2207a91c578ab4dfa0f6b2fbae8f3940"> 1325</a></span><span class="preprocessor">#define ADC_CFGR_DISCNUM_1             (0x2UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)         </span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aad1441dd41ef4d4ce7ea365c5c5026"> 1326</a></span><span class="preprocessor">#define ADC_CFGR_DISCNUM_2             (0x4UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)         </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6870a46f875d3be1756d38fc21497725"> 1328</a></span><span class="preprocessor">#define ADC_CFGR_JDISCEN_Pos           (20U)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89149bdd3e2393675c3c6b787a5e67e7"> 1329</a></span><span class="preprocessor">#define ADC_CFGR_JDISCEN_Msk           (0x1UL &lt;&lt; ADC_CFGR_JDISCEN_Pos)         </span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4"> 1330</a></span><span class="preprocessor">#define ADC_CFGR_JDISCEN               ADC_CFGR_JDISCEN_Msk                    </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c6ce8890d0b3193ae650d984fd76c5"> 1331</a></span><span class="preprocessor">#define ADC_CFGR_JQM_Pos               (21U)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f0492df5abdf28dba26078b87ff0f26"> 1332</a></span><span class="preprocessor">#define ADC_CFGR_JQM_Msk               (0x1UL &lt;&lt; ADC_CFGR_JQM_Pos)             </span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0"> 1333</a></span><span class="preprocessor">#define ADC_CFGR_JQM                   ADC_CFGR_JQM_Msk                        </span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b849c2be80838cff176ea35355a7e06"> 1334</a></span><span class="preprocessor">#define ADC_CFGR_AWD1SGL_Pos           (22U)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9472196fea3daf0ef3f1af112fd883"> 1335</a></span><span class="preprocessor">#define ADC_CFGR_AWD1SGL_Msk           (0x1UL &lt;&lt; ADC_CFGR_AWD1SGL_Pos)         </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4"> 1336</a></span><span class="preprocessor">#define ADC_CFGR_AWD1SGL               ADC_CFGR_AWD1SGL_Msk                    </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ebc472d999df43f5de5e09bbc1740de"> 1337</a></span><span class="preprocessor">#define ADC_CFGR_AWD1EN_Pos            (23U)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad433c24faf296e6439ff44f1f86b6e24"> 1338</a></span><span class="preprocessor">#define ADC_CFGR_AWD1EN_Msk            (0x1UL &lt;&lt; ADC_CFGR_AWD1EN_Pos)          </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a"> 1339</a></span><span class="preprocessor">#define ADC_CFGR_AWD1EN                ADC_CFGR_AWD1EN_Msk                     </span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53902776a638ad681d7deb7f541f9100"> 1340</a></span><span class="preprocessor">#define ADC_CFGR_JAWD1EN_Pos           (24U)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga348ddd96ce2ca5a2374e3b74c2d9da42"> 1341</a></span><span class="preprocessor">#define ADC_CFGR_JAWD1EN_Msk           (0x1UL &lt;&lt; ADC_CFGR_JAWD1EN_Pos)         </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b"> 1342</a></span><span class="preprocessor">#define ADC_CFGR_JAWD1EN               ADC_CFGR_JAWD1EN_Msk                    </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb82a927d35360cbddd34029755d16c"> 1343</a></span><span class="preprocessor">#define ADC_CFGR_JAUTO_Pos             (25U)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dd43ca7e9956bf730047a2ce2444f1d"> 1344</a></span><span class="preprocessor">#define ADC_CFGR_JAUTO_Msk             (0x1UL &lt;&lt; ADC_CFGR_JAUTO_Pos)           </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b"> 1345</a></span><span class="preprocessor">#define ADC_CFGR_JAUTO                 ADC_CFGR_JAUTO_Msk                      </span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6199fc9eee7c2bade8a144575f3388df"> 1347</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_Pos            (26U)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec737fd67e66b3364530caaabd8244b"> 1348</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_Msk            (0x1FUL &lt;&lt; ADC_CFGR_AWD1CH_Pos)         </span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02"> 1349</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH                ADC_CFGR_AWD1CH_Msk                     </span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adfd1f80d0f1e91bdd4392b8bb58145"> 1350</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_0              (0x01UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)         </span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8953ce1783e6b85f9f6cf98fb95148c"> 1351</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_1              (0x02UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)         </span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce31917ecfe6fda27195687ef008f2f"> 1352</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_2              (0x04UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)         </span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae70f493fea6448e214aad775526fbf"> 1353</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_3              (0x08UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)         </span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb51a00e42594b0c477a0d288963a8d3"> 1354</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_4              (0x10UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)         </span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc12a36b320bfdc4cbade88a86d5bb41"> 1356</a></span><span class="preprocessor">#define ADC_CFGR_JQDIS_Pos             (31U)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd126e10753847ae458475eaa9e3d2d"> 1357</a></span><span class="preprocessor">#define ADC_CFGR_JQDIS_Msk             (0x1UL &lt;&lt; ADC_CFGR_JQDIS_Pos)           </span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d"> 1358</a></span><span class="preprocessor">#define ADC_CFGR_JQDIS                 ADC_CFGR_JQDIS_Msk                      </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment">/********************  Bit definition for ADC_CFGR2 register  *****************/</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc38f2ba18fa6aadc572d4eeabbf5a2"> 1361</a></span><span class="preprocessor">#define ADC_CFGR2_ROVSE_Pos            (0U)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bc0d65c2d62f9cd066c1c348be34928"> 1362</a></span><span class="preprocessor">#define ADC_CFGR2_ROVSE_Msk            (0x1UL &lt;&lt; ADC_CFGR2_ROVSE_Pos)          </span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a"> 1363</a></span><span class="preprocessor">#define ADC_CFGR2_ROVSE                ADC_CFGR2_ROVSE_Msk                     </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c16e4857758b9e949e4b8a9d68f2a3"> 1364</a></span><span class="preprocessor">#define ADC_CFGR2_JOVSE_Pos            (1U)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00271fbb7f3cec753b7c13f5a665e7bc"> 1365</a></span><span class="preprocessor">#define ADC_CFGR2_JOVSE_Msk            (0x1UL &lt;&lt; ADC_CFGR2_JOVSE_Pos)          </span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616"> 1366</a></span><span class="preprocessor">#define ADC_CFGR2_JOVSE                ADC_CFGR2_JOVSE_Msk                     </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488"> 1368</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_Pos             (2U)</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723"> 1369</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_Msk             (0x7UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be"> 1370</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      </span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94"> 1371</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_0               (0x1UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01"> 1372</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_1               (0x2UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a80cacb01dd07755248ff3dae0874d"> 1373</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_2               (0x4UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8"> 1375</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_Pos             (5U)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d"> 1376</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_Msk             (0xFUL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8"> 1377</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e1712d2987a07d2528fd206ec954f4"> 1378</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_0               (0x1UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3"> 1379</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_1               (0x2UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42d6903b72afd52ffc65a95f94a8b248"> 1380</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_2               (0x4UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cd1d224d98b9396e1f037715639c7f"> 1381</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_3               (0x8UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fff772807c99d0ab59565963a9ed7d6"> 1383</a></span><span class="preprocessor">#define ADC_CFGR2_TROVS_Pos            (9U)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4e352cc5393f8e53057de8a434cba1"> 1384</a></span><span class="preprocessor">#define ADC_CFGR2_TROVS_Msk            (0x1UL &lt;&lt; ADC_CFGR2_TROVS_Pos)          </span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352"> 1385</a></span><span class="preprocessor">#define ADC_CFGR2_TROVS                ADC_CFGR2_TROVS_Msk                     </span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae724f6781019c9463c3eb36f87fd5d34"> 1386</a></span><span class="preprocessor">#define ADC_CFGR2_ROVSM_Pos            (10U)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38747afffb3a4546f2499e08900c3b57"> 1387</a></span><span class="preprocessor">#define ADC_CFGR2_ROVSM_Msk            (0x1UL &lt;&lt; ADC_CFGR2_ROVSM_Pos)          </span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70"> 1388</a></span><span class="preprocessor">#define ADC_CFGR2_ROVSM                ADC_CFGR2_ROVSM_Msk                     </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">/********************  Bit definition for ADC_SMPR1 register  *****************/</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f03d56ce87f27e70a1e585f029c35b"> 1391</a></span><span class="preprocessor">#define ADC_SMPR1_SMP0_Pos             (0U)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3178223e998eaa1910b2bc57534be358"> 1392</a></span><span class="preprocessor">#define ADC_SMPR1_SMP0_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP0_Pos)           </span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095"> 1393</a></span><span class="preprocessor">#define ADC_SMPR1_SMP0                 ADC_SMPR1_SMP0_Msk                      </span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac566e39c3b86efc909500a9588942413"> 1394</a></span><span class="preprocessor">#define ADC_SMPR1_SMP0_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP0_Pos)           </span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1d81691982d91f9224767bb5784a391"> 1395</a></span><span class="preprocessor">#define ADC_SMPR1_SMP0_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP0_Pos)           </span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4642472560d0667a1c61619184cbf028"> 1396</a></span><span class="preprocessor">#define ADC_SMPR1_SMP0_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP0_Pos)           </span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a3ad426f07cbe0d6cc08135cfdae30"> 1398</a></span><span class="preprocessor">#define ADC_SMPR1_SMP1_Pos             (3U)</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga495929da331dc8c49ca02e1511653b57"> 1399</a></span><span class="preprocessor">#define ADC_SMPR1_SMP1_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP1_Pos)           </span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b"> 1400</a></span><span class="preprocessor">#define ADC_SMPR1_SMP1                 ADC_SMPR1_SMP1_Msk                      </span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae73eb7d9bfa25033b021296f57083"> 1401</a></span><span class="preprocessor">#define ADC_SMPR1_SMP1_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP1_Pos)           </span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc93f54c3087634329ec7e864388c0a"> 1402</a></span><span class="preprocessor">#define ADC_SMPR1_SMP1_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP1_Pos)           </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01d9e4584f7c66fbdab22580ac297918"> 1403</a></span><span class="preprocessor">#define ADC_SMPR1_SMP1_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP1_Pos)           </span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc8bd1220a6bb466299d323edfca2d"> 1405</a></span><span class="preprocessor">#define ADC_SMPR1_SMP2_Pos             (6U)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3654835327c3e21e839985eea7a50c54"> 1406</a></span><span class="preprocessor">#define ADC_SMPR1_SMP2_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP2_Pos)           </span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616"> 1407</a></span><span class="preprocessor">#define ADC_SMPR1_SMP2                 ADC_SMPR1_SMP2_Msk                      </span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd8fd3aa5b0fdf0feef37eab7289124"> 1408</a></span><span class="preprocessor">#define ADC_SMPR1_SMP2_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP2_Pos)           </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac570af6315b4fdda16202c59066a84f8"> 1409</a></span><span class="preprocessor">#define ADC_SMPR1_SMP2_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP2_Pos)           </span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c20e357f2b828bc648dd38fc949e9c"> 1410</a></span><span class="preprocessor">#define ADC_SMPR1_SMP2_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP2_Pos)           </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf52091fea96711632ee42dc6eb2a6fb4"> 1412</a></span><span class="preprocessor">#define ADC_SMPR1_SMP3_Pos             (9U)</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c91b4425e052fb99de6ad5a8b6467d4"> 1413</a></span><span class="preprocessor">#define ADC_SMPR1_SMP3_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP3_Pos)           </span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a"> 1414</a></span><span class="preprocessor">#define ADC_SMPR1_SMP3                 ADC_SMPR1_SMP3_Msk                      </span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga135939802c1085c3ffe367f7eba4289b"> 1415</a></span><span class="preprocessor">#define ADC_SMPR1_SMP3_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP3_Pos)           </span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1af0b2b7284b7c5e6d22058da2e973"> 1416</a></span><span class="preprocessor">#define ADC_SMPR1_SMP3_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP3_Pos)           </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027f68900560979cd0dac4c61d0328ed"> 1417</a></span><span class="preprocessor">#define ADC_SMPR1_SMP3_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP3_Pos)           </span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fcc9e5c7743f44a2de7d093e17c0adc"> 1419</a></span><span class="preprocessor">#define ADC_SMPR1_SMP4_Pos             (12U)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga572943d24d3d77b30378b72259a0ef20"> 1420</a></span><span class="preprocessor">#define ADC_SMPR1_SMP4_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP4_Pos)           </span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041"> 1421</a></span><span class="preprocessor">#define ADC_SMPR1_SMP4                 ADC_SMPR1_SMP4_Msk                      </span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f3bb7d0882d3652c15ff34fcc5e805"> 1422</a></span><span class="preprocessor">#define ADC_SMPR1_SMP4_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP4_Pos)           </span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95745ecc6926a2eda3ae6121846dba99"> 1423</a></span><span class="preprocessor">#define ADC_SMPR1_SMP4_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP4_Pos)           </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b45c90f2b61502d246fb8ad87ec109c"> 1424</a></span><span class="preprocessor">#define ADC_SMPR1_SMP4_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP4_Pos)           </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54dbfc1138c3af44893a945f7417979e"> 1426</a></span><span class="preprocessor">#define ADC_SMPR1_SMP5_Pos             (15U)</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4159a76c2886b68621725d9de6eeec46"> 1427</a></span><span class="preprocessor">#define ADC_SMPR1_SMP5_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP5_Pos)           </span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a"> 1428</a></span><span class="preprocessor">#define ADC_SMPR1_SMP5                 ADC_SMPR1_SMP5_Msk                      </span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0167a630d2a1cfa980574c82d1aa6bbb"> 1429</a></span><span class="preprocessor">#define ADC_SMPR1_SMP5_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP5_Pos)           </span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab561bae47260b54f285d0e4b242e51"> 1430</a></span><span class="preprocessor">#define ADC_SMPR1_SMP5_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP5_Pos)           </span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f80920dd8e4bd26b117b2cecf7e135"> 1431</a></span><span class="preprocessor">#define ADC_SMPR1_SMP5_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP5_Pos)           </span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0caf1d67fd9c87c9146ecf3cdb8ba990"> 1433</a></span><span class="preprocessor">#define ADC_SMPR1_SMP6_Pos             (18U)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aec661b1c16744f8f56459166bc1f48"> 1434</a></span><span class="preprocessor">#define ADC_SMPR1_SMP6_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP6_Pos)           </span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a"> 1435</a></span><span class="preprocessor">#define ADC_SMPR1_SMP6                 ADC_SMPR1_SMP6_Msk                      </span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d3d93662896f81d20d879d1e42f036a"> 1436</a></span><span class="preprocessor">#define ADC_SMPR1_SMP6_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP6_Pos)           </span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3a98cd87ebc60a90d91137462a5608"> 1437</a></span><span class="preprocessor">#define ADC_SMPR1_SMP6_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP6_Pos)           </span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee77200264c0a8f0ab3c2eeb250e9e76"> 1438</a></span><span class="preprocessor">#define ADC_SMPR1_SMP6_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP6_Pos)           </span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2dcc84f18d18e1fb7cc07ca9d5c56c3"> 1440</a></span><span class="preprocessor">#define ADC_SMPR1_SMP7_Pos             (21U)</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878a6a4d1e0415217e65e426a2e0b2de"> 1441</a></span><span class="preprocessor">#define ADC_SMPR1_SMP7_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP7_Pos)           </span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7"> 1442</a></span><span class="preprocessor">#define ADC_SMPR1_SMP7                 ADC_SMPR1_SMP7_Msk                      </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c8a6b2e2604fef144de8c9752743c6"> 1443</a></span><span class="preprocessor">#define ADC_SMPR1_SMP7_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP7_Pos)           </span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b96aff1fdca529774066740e2ddcbfd"> 1444</a></span><span class="preprocessor">#define ADC_SMPR1_SMP7_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP7_Pos)           </span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed1fcfd6c79a585f8fd442595c81be6"> 1445</a></span><span class="preprocessor">#define ADC_SMPR1_SMP7_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP7_Pos)           </span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40633e70260ca3bb8d709de87a674f17"> 1447</a></span><span class="preprocessor">#define ADC_SMPR1_SMP8_Pos             (24U)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4634b55ab6417e28a394bcdcd389c952"> 1448</a></span><span class="preprocessor">#define ADC_SMPR1_SMP8_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP8_Pos)           </span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04"> 1449</a></span><span class="preprocessor">#define ADC_SMPR1_SMP8                 ADC_SMPR1_SMP8_Msk                      </span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e61794b5b383f65324c3aae9a0049c"> 1450</a></span><span class="preprocessor">#define ADC_SMPR1_SMP8_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP8_Pos)           </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9109ccdc0dda8b90df6b0868a72155f4"> 1451</a></span><span class="preprocessor">#define ADC_SMPR1_SMP8_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP8_Pos)           </span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ccd76eb0915fef45bf6f4ea99e89c7"> 1452</a></span><span class="preprocessor">#define ADC_SMPR1_SMP8_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP8_Pos)           </span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345cb4839a49db915453976f3b8864c6"> 1454</a></span><span class="preprocessor">#define ADC_SMPR1_SMP9_Pos             (27U)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5886181cc3ac6ae5ece59319bcf59631"> 1455</a></span><span class="preprocessor">#define ADC_SMPR1_SMP9_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP9_Pos)           </span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d"> 1456</a></span><span class="preprocessor">#define ADC_SMPR1_SMP9                 ADC_SMPR1_SMP9_Msk                      </span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc9ae5d202932eac4af8975829111e0c"> 1457</a></span><span class="preprocessor">#define ADC_SMPR1_SMP9_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP9_Pos)           </span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1925c138e5abd9433e73c5b3858baa"> 1458</a></span><span class="preprocessor">#define ADC_SMPR1_SMP9_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP9_Pos)           </span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3d6ef8ed13f8bf9733179396f558a5"> 1459</a></span><span class="preprocessor">#define ADC_SMPR1_SMP9_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP9_Pos)           </span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment">/********************  Bit definition for ADC_SMPR2 register  *****************/</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacac417606d3498e87a0891036fec22c2"> 1462</a></span><span class="preprocessor">#define ADC_SMPR2_SMP10_Pos            (0U)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a"> 1463</a></span><span class="preprocessor">#define ADC_SMPR2_SMP10_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP10_Pos)          </span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812"> 1464</a></span><span class="preprocessor">#define ADC_SMPR2_SMP10                ADC_SMPR2_SMP10_Msk                     </span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173"> 1465</a></span><span class="preprocessor">#define ADC_SMPR2_SMP10_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP10_Pos)          </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498"> 1466</a></span><span class="preprocessor">#define ADC_SMPR2_SMP10_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP10_Pos)          </span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a"> 1467</a></span><span class="preprocessor">#define ADC_SMPR2_SMP10_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP10_Pos)          </span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656748b78dc96c41a046562a21b1cf60"> 1469</a></span><span class="preprocessor">#define ADC_SMPR2_SMP11_Pos            (3U)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847"> 1470</a></span><span class="preprocessor">#define ADC_SMPR2_SMP11_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP11_Pos)          </span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344"> 1471</a></span><span class="preprocessor">#define ADC_SMPR2_SMP11                ADC_SMPR2_SMP11_Msk                     </span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90"> 1472</a></span><span class="preprocessor">#define ADC_SMPR2_SMP11_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP11_Pos)          </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db"> 1473</a></span><span class="preprocessor">#define ADC_SMPR2_SMP11_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP11_Pos)          </span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310"> 1474</a></span><span class="preprocessor">#define ADC_SMPR2_SMP11_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP11_Pos)          </span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b08955cebcdfbb9b24fce0473fd4595"> 1476</a></span><span class="preprocessor">#define ADC_SMPR2_SMP12_Pos            (6U)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7"> 1477</a></span><span class="preprocessor">#define ADC_SMPR2_SMP12_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP12_Pos)          </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257"> 1478</a></span><span class="preprocessor">#define ADC_SMPR2_SMP12                ADC_SMPR2_SMP12_Msk                     </span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9"> 1479</a></span><span class="preprocessor">#define ADC_SMPR2_SMP12_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP12_Pos)          </span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185"> 1480</a></span><span class="preprocessor">#define ADC_SMPR2_SMP12_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP12_Pos)          </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f"> 1481</a></span><span class="preprocessor">#define ADC_SMPR2_SMP12_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP12_Pos)          </span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2d7eb6cf205f6a2ab0e06eea2bf8a2"> 1483</a></span><span class="preprocessor">#define ADC_SMPR2_SMP13_Pos            (9U)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c"> 1484</a></span><span class="preprocessor">#define ADC_SMPR2_SMP13_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP13_Pos)          </span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa"> 1485</a></span><span class="preprocessor">#define ADC_SMPR2_SMP13                ADC_SMPR2_SMP13_Msk                     </span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf"> 1486</a></span><span class="preprocessor">#define ADC_SMPR2_SMP13_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP13_Pos)          </span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353"> 1487</a></span><span class="preprocessor">#define ADC_SMPR2_SMP13_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP13_Pos)          </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f"> 1488</a></span><span class="preprocessor">#define ADC_SMPR2_SMP13_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP13_Pos)          </span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa49c576f9e3468d780f6d058fa5986bb"> 1490</a></span><span class="preprocessor">#define ADC_SMPR2_SMP14_Pos            (12U)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9"> 1491</a></span><span class="preprocessor">#define ADC_SMPR2_SMP14_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP14_Pos)          </span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997"> 1492</a></span><span class="preprocessor">#define ADC_SMPR2_SMP14                ADC_SMPR2_SMP14_Msk                     </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91"> 1493</a></span><span class="preprocessor">#define ADC_SMPR2_SMP14_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP14_Pos)          </span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50"> 1494</a></span><span class="preprocessor">#define ADC_SMPR2_SMP14_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP14_Pos)          </span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc"> 1495</a></span><span class="preprocessor">#define ADC_SMPR2_SMP14_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP14_Pos)          </span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8260aec6d12db7c4f36e99c2e4f6c04a"> 1497</a></span><span class="preprocessor">#define ADC_SMPR2_SMP15_Pos            (15U)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe"> 1498</a></span><span class="preprocessor">#define ADC_SMPR2_SMP15_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP15_Pos)          </span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3"> 1499</a></span><span class="preprocessor">#define ADC_SMPR2_SMP15                ADC_SMPR2_SMP15_Msk                     </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee"> 1500</a></span><span class="preprocessor">#define ADC_SMPR2_SMP15_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP15_Pos)          </span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249"> 1501</a></span><span class="preprocessor">#define ADC_SMPR2_SMP15_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP15_Pos)          </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1"> 1502</a></span><span class="preprocessor">#define ADC_SMPR2_SMP15_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP15_Pos)          </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad438ceb4e200d64b9ca89c147d1e1b99"> 1504</a></span><span class="preprocessor">#define ADC_SMPR2_SMP16_Pos            (18U)</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00"> 1505</a></span><span class="preprocessor">#define ADC_SMPR2_SMP16_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP16_Pos)          </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e"> 1506</a></span><span class="preprocessor">#define ADC_SMPR2_SMP16                ADC_SMPR2_SMP16_Msk                     </span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307"> 1507</a></span><span class="preprocessor">#define ADC_SMPR2_SMP16_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP16_Pos)          </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195"> 1508</a></span><span class="preprocessor">#define ADC_SMPR2_SMP16_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP16_Pos)          </span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1"> 1509</a></span><span class="preprocessor">#define ADC_SMPR2_SMP16_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP16_Pos)          </span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c2336e96456284394e2edcf7d86c53"> 1511</a></span><span class="preprocessor">#define ADC_SMPR2_SMP17_Pos            (21U)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b"> 1512</a></span><span class="preprocessor">#define ADC_SMPR2_SMP17_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP17_Pos)          </span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf"> 1513</a></span><span class="preprocessor">#define ADC_SMPR2_SMP17                ADC_SMPR2_SMP17_Msk                     </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645"> 1514</a></span><span class="preprocessor">#define ADC_SMPR2_SMP17_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP17_Pos)          </span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d"> 1515</a></span><span class="preprocessor">#define ADC_SMPR2_SMP17_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP17_Pos)          </span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60"> 1516</a></span><span class="preprocessor">#define ADC_SMPR2_SMP17_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP17_Pos)          </span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b90db43754837154be4d227995bd26"> 1518</a></span><span class="preprocessor">#define ADC_SMPR2_SMP18_Pos            (24U)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3"> 1519</a></span><span class="preprocessor">#define ADC_SMPR2_SMP18_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP18_Pos)          </span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562"> 1520</a></span><span class="preprocessor">#define ADC_SMPR2_SMP18                ADC_SMPR2_SMP18_Msk                     </span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d"> 1521</a></span><span class="preprocessor">#define ADC_SMPR2_SMP18_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP18_Pos)          </span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11"> 1522</a></span><span class="preprocessor">#define ADC_SMPR2_SMP18_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP18_Pos)          </span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128"> 1523</a></span><span class="preprocessor">#define ADC_SMPR2_SMP18_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP18_Pos)          </span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment">/********************  Bit definition for ADC_TR1 register  *******************/</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff008dca1619ebb07b82861fb9003b02"> 1526</a></span><span class="preprocessor">#define ADC_TR1_LT1_Pos                (0U)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545"> 1527</a></span><span class="preprocessor">#define ADC_TR1_LT1_Msk                (0xFFFUL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8"> 1528</a></span><span class="preprocessor">#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         </span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9"> 1529</a></span><span class="preprocessor">#define ADC_TR1_LT1_0                  (0x001UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e"> 1530</a></span><span class="preprocessor">#define ADC_TR1_LT1_1                  (0x002UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1"> 1531</a></span><span class="preprocessor">#define ADC_TR1_LT1_2                  (0x004UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be"> 1532</a></span><span class="preprocessor">#define ADC_TR1_LT1_3                  (0x008UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04"> 1533</a></span><span class="preprocessor">#define ADC_TR1_LT1_4                  (0x010UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa"> 1534</a></span><span class="preprocessor">#define ADC_TR1_LT1_5                  (0x020UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c"> 1535</a></span><span class="preprocessor">#define ADC_TR1_LT1_6                  (0x040UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902"> 1536</a></span><span class="preprocessor">#define ADC_TR1_LT1_7                  (0x080UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8"> 1537</a></span><span class="preprocessor">#define ADC_TR1_LT1_8                  (0x100UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09"> 1538</a></span><span class="preprocessor">#define ADC_TR1_LT1_9                  (0x200UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0"> 1539</a></span><span class="preprocessor">#define ADC_TR1_LT1_10                 (0x400UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a"> 1540</a></span><span class="preprocessor">#define ADC_TR1_LT1_11                 (0x800UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb876d83bea9a745b6dd32d9efc46d00"> 1542</a></span><span class="preprocessor">#define ADC_TR1_HT1_Pos                (16U)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7"> 1543</a></span><span class="preprocessor">#define ADC_TR1_HT1_Msk                (0xFFFUL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819"> 1544</a></span><span class="preprocessor">#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         </span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8"> 1545</a></span><span class="preprocessor">#define ADC_TR1_HT1_0                  (0x001UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2"> 1546</a></span><span class="preprocessor">#define ADC_TR1_HT1_1                  (0x002UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a"> 1547</a></span><span class="preprocessor">#define ADC_TR1_HT1_2                  (0x004UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2"> 1548</a></span><span class="preprocessor">#define ADC_TR1_HT1_3                  (0x008UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a"> 1549</a></span><span class="preprocessor">#define ADC_TR1_HT1_4                  (0x010UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5"> 1550</a></span><span class="preprocessor">#define ADC_TR1_HT1_5                  (0x020UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a"> 1551</a></span><span class="preprocessor">#define ADC_TR1_HT1_6                  (0x040UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91"> 1552</a></span><span class="preprocessor">#define ADC_TR1_HT1_7                  (0x080UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0"> 1553</a></span><span class="preprocessor">#define ADC_TR1_HT1_8                  (0x100UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512"> 1554</a></span><span class="preprocessor">#define ADC_TR1_HT1_9                  (0x200UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8"> 1555</a></span><span class="preprocessor">#define ADC_TR1_HT1_10                 (0x400UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114"> 1556</a></span><span class="preprocessor">#define ADC_TR1_HT1_11                 (0x800UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment">/********************  Bit definition for ADC_TR2 register  *******************/</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8608b5d32a005c8b358fa2ad65ca8339"> 1559</a></span><span class="preprocessor">#define ADC_TR2_LT2_Pos                (0U)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41ef914bb7d88be1a2b4366ec8164cb5"> 1560</a></span><span class="preprocessor">#define ADC_TR2_LT2_Msk                (0xFFUL &lt;&lt; ADC_TR2_LT2_Pos)             </span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144"> 1561</a></span><span class="preprocessor">#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         </span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ecb878d29b2299faafb578852f8a47"> 1562</a></span><span class="preprocessor">#define ADC_TR2_LT2_0                  (0x01UL &lt;&lt; ADC_TR2_LT2_Pos)             </span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3179a92dfb4f62017fd6dca5e7e47a0a"> 1563</a></span><span class="preprocessor">#define ADC_TR2_LT2_1                  (0x02UL &lt;&lt; ADC_TR2_LT2_Pos)             </span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508f2fd314abce9d0fd12a49f97cbe9d"> 1564</a></span><span class="preprocessor">#define ADC_TR2_LT2_2                  (0x04UL &lt;&lt; ADC_TR2_LT2_Pos)             </span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52de181b6536eedc3c69bf8c1d21084d"> 1565</a></span><span class="preprocessor">#define ADC_TR2_LT2_3                  (0x08UL &lt;&lt; ADC_TR2_LT2_Pos)             </span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de4fd6ca585fa9a9089b66d7c49c597"> 1566</a></span><span class="preprocessor">#define ADC_TR2_LT2_4                  (0x10UL &lt;&lt; ADC_TR2_LT2_Pos)             </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d52b371e77f5d5946e086863a07b8d2"> 1567</a></span><span class="preprocessor">#define ADC_TR2_LT2_5                  (0x20UL &lt;&lt; ADC_TR2_LT2_Pos)             </span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga077bff6b42847a0b971b72c917b99cd8"> 1568</a></span><span class="preprocessor">#define ADC_TR2_LT2_6                  (0x40UL &lt;&lt; ADC_TR2_LT2_Pos)             </span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b77e5627dda6befdd9c78ce2a33bed5"> 1569</a></span><span class="preprocessor">#define ADC_TR2_LT2_7                  (0x80UL &lt;&lt; ADC_TR2_LT2_Pos)             </span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad78eed2b788487ed4dca1bcfe49e991e"> 1571</a></span><span class="preprocessor">#define ADC_TR2_HT2_Pos                (16U)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb94e3f590b0b6f35f94a4f67b03a317"> 1572</a></span><span class="preprocessor">#define ADC_TR2_HT2_Msk                (0xFFUL &lt;&lt; ADC_TR2_HT2_Pos)             </span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f"> 1573</a></span><span class="preprocessor">#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         </span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74b3b1e829f61faaae29c3c2dda23eef"> 1574</a></span><span class="preprocessor">#define ADC_TR2_HT2_0                  (0x01UL &lt;&lt; ADC_TR2_HT2_Pos)             </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga026f0d39dff596f96ba18389e3e83c81"> 1575</a></span><span class="preprocessor">#define ADC_TR2_HT2_1                  (0x02UL &lt;&lt; ADC_TR2_HT2_Pos)             </span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c72193f37168c1cae5eef1df911935"> 1576</a></span><span class="preprocessor">#define ADC_TR2_HT2_2                  (0x04UL &lt;&lt; ADC_TR2_HT2_Pos)             </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d41cb39ae353cdb6f3cb1a171a666a"> 1577</a></span><span class="preprocessor">#define ADC_TR2_HT2_3                  (0x08UL &lt;&lt; ADC_TR2_HT2_Pos)             </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb10f68b1827b5e65ed2a9caa71ee0db"> 1578</a></span><span class="preprocessor">#define ADC_TR2_HT2_4                  (0x10UL &lt;&lt; ADC_TR2_HT2_Pos)             </span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga763c3cdad0768b82ce8f32367a2d8aa5"> 1579</a></span><span class="preprocessor">#define ADC_TR2_HT2_5                  (0x20UL &lt;&lt; ADC_TR2_HT2_Pos)             </span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845afafcc3c1121253967b5b565dd317"> 1580</a></span><span class="preprocessor">#define ADC_TR2_HT2_6                  (0x40UL &lt;&lt; ADC_TR2_HT2_Pos)             </span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bea36851c36dc6ff4f6bac11629c5d8"> 1581</a></span><span class="preprocessor">#define ADC_TR2_HT2_7                  (0x80UL &lt;&lt; ADC_TR2_HT2_Pos)             </span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment">/********************  Bit definition for ADC_TR3 register  *******************/</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa42c5cee63bd4ee8e203b96b4dc12d3b"> 1584</a></span><span class="preprocessor">#define ADC_TR3_LT3_Pos                (0U)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc0ec961a8f75fc312716aa4f5493d73"> 1585</a></span><span class="preprocessor">#define ADC_TR3_LT3_Msk                (0xFFUL &lt;&lt; ADC_TR3_LT3_Pos)             </span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be"> 1586</a></span><span class="preprocessor">#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         </span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9160eb1deeecf0c7597d911d088ab3b"> 1587</a></span><span class="preprocessor">#define ADC_TR3_LT3_0                  (0x01UL &lt;&lt; ADC_TR3_LT3_Pos)             </span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9e3760bafc3d0fa1e6c5b214091612"> 1588</a></span><span class="preprocessor">#define ADC_TR3_LT3_1                  (0x02UL &lt;&lt; ADC_TR3_LT3_Pos)             </span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0881b45f3505329b69150505fb5189"> 1589</a></span><span class="preprocessor">#define ADC_TR3_LT3_2                  (0x04UL &lt;&lt; ADC_TR3_LT3_Pos)             </span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e"> 1590</a></span><span class="preprocessor">#define ADC_TR3_LT3_3                  (0x08UL &lt;&lt; ADC_TR3_LT3_Pos)             </span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa21edb96d1dbc534a808bd30a51c7e93"> 1591</a></span><span class="preprocessor">#define ADC_TR3_LT3_4                  (0x10UL &lt;&lt; ADC_TR3_LT3_Pos)             </span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09e180af5af055ffd917d1396e07c33"> 1592</a></span><span class="preprocessor">#define ADC_TR3_LT3_5                  (0x20UL &lt;&lt; ADC_TR3_LT3_Pos)             </span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a6a325718e7104269f670bc5153a11"> 1593</a></span><span class="preprocessor">#define ADC_TR3_LT3_6                  (0x40UL &lt;&lt; ADC_TR3_LT3_Pos)             </span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40aaff0ba5d02e790c7cde568d20f9c"> 1594</a></span><span class="preprocessor">#define ADC_TR3_LT3_7                  (0x80UL &lt;&lt; ADC_TR3_LT3_Pos)             </span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc0fa5c38a2c80117cbd4235b0aab12"> 1596</a></span><span class="preprocessor">#define ADC_TR3_HT3_Pos                (16U)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f"> 1597</a></span><span class="preprocessor">#define ADC_TR3_HT3_Msk                (0xFFUL &lt;&lt; ADC_TR3_HT3_Pos)             </span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7"> 1598</a></span><span class="preprocessor">#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         </span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cc86fe36a74112a7b665bede79a65e"> 1599</a></span><span class="preprocessor">#define ADC_TR3_HT3_0                  (0x01UL &lt;&lt; ADC_TR3_HT3_Pos)             </span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f529e197af9adba119e8f4d976f8cd"> 1600</a></span><span class="preprocessor">#define ADC_TR3_HT3_1                  (0x02UL &lt;&lt; ADC_TR3_HT3_Pos)             </span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608732060caf630f1b0d757e16323ae6"> 1601</a></span><span class="preprocessor">#define ADC_TR3_HT3_2                  (0x04UL &lt;&lt; ADC_TR3_HT3_Pos)             </span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765b8dea81f4a9ff67d01ad7c20717ef"> 1602</a></span><span class="preprocessor">#define ADC_TR3_HT3_3                  (0x08UL &lt;&lt; ADC_TR3_HT3_Pos)             </span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc5ee924871e9f36610345726a3780e0"> 1603</a></span><span class="preprocessor">#define ADC_TR3_HT3_4                  (0x10UL &lt;&lt; ADC_TR3_HT3_Pos)             </span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23161cc0272314389f78b5ba9ed36ccc"> 1604</a></span><span class="preprocessor">#define ADC_TR3_HT3_5                  (0x20UL &lt;&lt; ADC_TR3_HT3_Pos)             </span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1843adaf3799922879d63959750e519"> 1605</a></span><span class="preprocessor">#define ADC_TR3_HT3_6                  (0x40UL &lt;&lt; ADC_TR3_HT3_Pos)             </span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga794f95d883970ea727a0b649543425f7"> 1606</a></span><span class="preprocessor">#define ADC_TR3_HT3_7                  (0x80UL &lt;&lt; ADC_TR3_HT3_Pos)             </span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment">/********************  Bit definition for ADC_SQR1 register  ******************/</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727"> 1609</a></span><span class="preprocessor">#define ADC_SQR1_L_Pos                 (0U)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57"> 1610</a></span><span class="preprocessor">#define ADC_SQR1_L_Msk                 (0xFUL &lt;&lt; ADC_SQR1_L_Pos)               </span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 1611</a></span><span class="preprocessor">#define ADC_SQR1_L                     ADC_SQR1_L_Msk                          </span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 1612</a></span><span class="preprocessor">#define ADC_SQR1_L_0                   (0x1UL &lt;&lt; ADC_SQR1_L_Pos)               </span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 1613</a></span><span class="preprocessor">#define ADC_SQR1_L_1                   (0x2UL &lt;&lt; ADC_SQR1_L_Pos)               </span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 1614</a></span><span class="preprocessor">#define ADC_SQR1_L_2                   (0x4UL &lt;&lt; ADC_SQR1_L_Pos)               </span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 1615</a></span><span class="preprocessor">#define ADC_SQR1_L_3                   (0x8UL &lt;&lt; ADC_SQR1_L_Pos)               </span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeeb076bbba10c059697ab4da7e7f42aa"> 1617</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_Pos               (6U)</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493e2bed9826e8656de8a78d6342a841"> 1618</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_Msk               (0x1FUL &lt;&lt; ADC_SQR1_SQ1_Pos)            </span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2"> 1619</a></span><span class="preprocessor">#define ADC_SQR1_SQ1                   ADC_SQR1_SQ1_Msk                        </span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5007c22b52a990d59edc308db4aa7e0e"> 1620</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_0                 (0x01UL &lt;&lt; ADC_SQR1_SQ1_Pos)            </span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d39791a254c747d7fc563ef2835a25d"> 1621</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_1                 (0x02UL &lt;&lt; ADC_SQR1_SQ1_Pos)            </span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53d42007635294719b5693c952d9a2"> 1622</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_2                 (0x04UL &lt;&lt; ADC_SQR1_SQ1_Pos)            </span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7d8280dceec8e6d639b833f4b95071b"> 1623</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_3                 (0x08UL &lt;&lt; ADC_SQR1_SQ1_Pos)            </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2c76753c6a1f558daf51306509b1ae"> 1624</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_4                 (0x10UL &lt;&lt; ADC_SQR1_SQ1_Pos)            </span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaea393f3c02ce20146925440868fb1f"> 1626</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_Pos               (12U)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a"> 1627</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_Msk               (0x1FUL &lt;&lt; ADC_SQR1_SQ2_Pos)            </span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39"> 1628</a></span><span class="preprocessor">#define ADC_SQR1_SQ2                   ADC_SQR1_SQ2_Msk                        </span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989924c002433367cc6f37b0c607b3ab"> 1629</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_0                 (0x01UL &lt;&lt; ADC_SQR1_SQ2_Pos)            </span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc7e21751a905a670a9063621539373b"> 1630</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_1                 (0x02UL &lt;&lt; ADC_SQR1_SQ2_Pos)            </span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e1157841449c278c8bd4934ec4753f"> 1631</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_2                 (0x04UL &lt;&lt; ADC_SQR1_SQ2_Pos)            </span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553275f2c613beab2dd8831c13bcbdee"> 1632</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_3                 (0x08UL &lt;&lt; ADC_SQR1_SQ2_Pos)            </span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85137fd8238de4ec77ae677bbe4a744b"> 1633</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_4                 (0x10UL &lt;&lt; ADC_SQR1_SQ2_Pos)            </span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0cc76d373489a7be43052a7e61c0359"> 1635</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_Pos               (18U)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab"> 1636</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_Msk               (0x1FUL &lt;&lt; ADC_SQR1_SQ3_Pos)            </span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe"> 1637</a></span><span class="preprocessor">#define ADC_SQR1_SQ3                   ADC_SQR1_SQ3_Msk                        </span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga568b56e302ddfbe111f40646687cff3b"> 1638</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_0                 (0x01UL &lt;&lt; ADC_SQR1_SQ3_Pos)            </span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09654a4d05c16c32e00747df3b95f73d"> 1639</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_1                 (0x02UL &lt;&lt; ADC_SQR1_SQ3_Pos)            </span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e3000a620505c83df4a22ce5999a5f"> 1640</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_2                 (0x04UL &lt;&lt; ADC_SQR1_SQ3_Pos)            </span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a69f9692300a6928f1849270dba9f04"> 1641</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_3                 (0x08UL &lt;&lt; ADC_SQR1_SQ3_Pos)            </span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2fd07904b3f9cb2b40aa07f76e16e6a"> 1642</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_4                 (0x10UL &lt;&lt; ADC_SQR1_SQ3_Pos)            </span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4315d28d66e85ab77fa4f3a2410e7a7"> 1644</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_Pos               (24U)</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb"> 1645</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_Msk               (0x1FUL &lt;&lt; ADC_SQR1_SQ4_Pos)            </span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e"> 1646</a></span><span class="preprocessor">#define ADC_SQR1_SQ4                   ADC_SQR1_SQ4_Msk                        </span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb003f3b7e8d3a230cf4142073530a4"> 1647</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_0                 (0x01UL &lt;&lt; ADC_SQR1_SQ4_Pos)            </span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44a1f4c32b74f4667792398a0d29136f"> 1648</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_1                 (0x02UL &lt;&lt; ADC_SQR1_SQ4_Pos)            </span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73931ce6ed6335310849923555adc310"> 1649</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_2                 (0x04UL &lt;&lt; ADC_SQR1_SQ4_Pos)            </span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801e01f1894057870a05a1c9972d814a"> 1650</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_3                 (0x08UL &lt;&lt; ADC_SQR1_SQ4_Pos)            </span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fa5c7dca8607c798ab9c2f759707ec"> 1651</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_4                 (0x10UL &lt;&lt; ADC_SQR1_SQ4_Pos)            </span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment">/********************  Bit definition for ADC_SQR2 register  ******************/</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747326d08c8c3f116a2545fefcce364a"> 1654</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_Pos               (0U)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952"> 1655</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ5_Pos)            </span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0"> 1656</a></span><span class="preprocessor">#define ADC_SQR2_SQ5                   ADC_SQR2_SQ5_Msk                        </span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ac54c7cf718ace4ea1da71f92a7f7e9"> 1657</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ5_Pos)            </span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca546c00944585ead8ac5cc31ca12e5"> 1658</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ5_Pos)            </span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f73b3de68f2443e1cff75b6a191654"> 1659</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ5_Pos)            </span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab3e92554b922734bd18089a6e8ad36"> 1660</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ5_Pos)            </span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de0cbaeece893f7520c4461035e4e70"> 1661</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ5_Pos)            </span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9394e33f6018da573007de4b2b6b9afe"> 1663</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_Pos               (6U)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9429038964d6bbec803d114c73cfa6e"> 1664</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ6_Pos)            </span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c"> 1665</a></span><span class="preprocessor">#define ADC_SQR2_SQ6                   ADC_SQR2_SQ6_Msk                        </span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae942db459355fae1c00115036f8960"> 1666</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ6_Pos)            </span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga020e35f63b9c49018bf98e46cf854ded"> 1667</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ6_Pos)            </span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c52bce328fdd2bb57e243ea617554c"> 1668</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ6_Pos)            </span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4877dfb909e7df70c52261f8d51e32c"> 1669</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ6_Pos)            </span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e5ac2144b1253dcc5c1ab28177ca20"> 1670</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ6_Pos)            </span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee"> 1672</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_Pos               (12U)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe"> 1673</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ7_Pos)            </span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 1674</a></span><span class="preprocessor">#define ADC_SQR2_SQ7                   ADC_SQR2_SQ7_Msk                        </span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 1675</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ7_Pos)            </span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 1676</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ7_Pos)            </span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 1677</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ7_Pos)            </span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 1678</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ7_Pos)            </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 1679</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ7_Pos)            </span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084"> 1681</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_Pos               (18U)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956"> 1682</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ8_Pos)            </span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 1683</a></span><span class="preprocessor">#define ADC_SQR2_SQ8                   ADC_SQR2_SQ8_Msk                        </span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 1684</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ8_Pos)            </span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 1685</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ8_Pos)            </span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 1686</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ8_Pos)            </span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 1687</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ8_Pos)            </span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 1688</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ8_Pos)            </span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b"> 1690</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_Pos               (24U)</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a"> 1691</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ9_Pos)            </span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 1692</a></span><span class="preprocessor">#define ADC_SQR2_SQ9                   ADC_SQR2_SQ9_Msk                        </span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 1693</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ9_Pos)            </span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 1694</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ9_Pos)            </span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 1695</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ9_Pos)            </span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 1696</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ9_Pos)            </span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 1697</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ9_Pos)            </span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">/********************  Bit definition for ADC_SQR3 register  ******************/</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f684bb965d71438886ddea5982b6570"> 1700</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_Pos              (0U)</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd343dc4d904b45555858cd88737791"> 1701</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ10_Pos)           </span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263"> 1702</a></span><span class="preprocessor">#define ADC_SQR3_SQ10                  ADC_SQR3_SQ10_Msk                       </span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2447e3d0233b503d22c25a008dbd6bb2"> 1703</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_0                (0x01UL &lt;&lt; ADC_SQR3_SQ10_Pos)           </span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga746fb81840cfee527ad71abeea7e16c1"> 1704</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_1                (0x02UL &lt;&lt; ADC_SQR3_SQ10_Pos)           </span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad868e3e146ea4018c6712b7b5e5c917c"> 1705</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_2                (0x04UL &lt;&lt; ADC_SQR3_SQ10_Pos)           </span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43376bf9f160fb90ace40cf271ac98b9"> 1706</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_3                (0x08UL &lt;&lt; ADC_SQR3_SQ10_Pos)           </span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf540f93e6895ca3a0d924c07281c3231"> 1707</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_4                (0x10UL &lt;&lt; ADC_SQR3_SQ10_Pos)           </span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd04faa8e47de613b440b84ba2de6ef9"> 1709</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_Pos              (6U)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4212aeb2623145b990fc5ca3ab6b372"> 1710</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ11_Pos)           </span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b"> 1711</a></span><span class="preprocessor">#define ADC_SQR3_SQ11                  ADC_SQR3_SQ11_Msk                       </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65dc4b1ae0f46728af8625948d5c9c7"> 1712</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_0                (0x01UL &lt;&lt; ADC_SQR3_SQ11_Pos)           </span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc0f722bf58a73bd56cf871d2c6944d"> 1713</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_1                (0x02UL &lt;&lt; ADC_SQR3_SQ11_Pos)           </span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5931d581d840109eb43b27e1e9700196"> 1714</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_2                (0x04UL &lt;&lt; ADC_SQR3_SQ11_Pos)           </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fd2cba7aa9266b5c230cf72ced3213d"> 1715</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_3                (0x08UL &lt;&lt; ADC_SQR3_SQ11_Pos)           </span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a3df184578b8142e10d85420a539c7a"> 1716</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_4                (0x10UL &lt;&lt; ADC_SQR3_SQ11_Pos)           </span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8f3d7f48c6e29bf6bfbb7333515bfd7"> 1718</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_Pos              (12U)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3de565eb75eef45ca4b1714d0b725f"> 1719</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ12_Pos)           </span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd"> 1720</a></span><span class="preprocessor">#define ADC_SQR3_SQ12                  ADC_SQR3_SQ12_Msk                       </span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb9b4a95a41b45efdfbabb2c254dff54"> 1721</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_0                (0x01UL &lt;&lt; ADC_SQR3_SQ12_Pos)           </span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04b51fe9857ed674dddf0eb3cf7bd1aa"> 1722</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_1                (0x02UL &lt;&lt; ADC_SQR3_SQ12_Pos)           </span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad492e4d36d0b1fb6c5a48887d772ea18"> 1723</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_2                (0x04UL &lt;&lt; ADC_SQR3_SQ12_Pos)           </span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3daa0897dd698b9a92289657a509211"> 1724</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_3                (0x08UL &lt;&lt; ADC_SQR3_SQ12_Pos)           </span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74472cf9b337b11e7394093712ab81ee"> 1725</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_4                (0x10UL &lt;&lt; ADC_SQR3_SQ12_Pos)           </span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0564d33ba33305bd21e0a949487107"> 1727</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_Pos              (18U)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883"> 1728</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ13_Pos)           </span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a"> 1729</a></span><span class="preprocessor">#define ADC_SQR3_SQ13                  ADC_SQR3_SQ13_Msk                       </span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161"> 1730</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_0                (0x01UL &lt;&lt; ADC_SQR3_SQ13_Pos)           </span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483"> 1731</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_1                (0x02UL &lt;&lt; ADC_SQR3_SQ13_Pos)           </span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec"> 1732</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_2                (0x04UL &lt;&lt; ADC_SQR3_SQ13_Pos)           </span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d"> 1733</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_3                (0x08UL &lt;&lt; ADC_SQR3_SQ13_Pos)           </span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa"> 1734</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_4                (0x10UL &lt;&lt; ADC_SQR3_SQ13_Pos)           </span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d372c13876791fec7ae22b294f6306"> 1736</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_Pos              (24U)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7"> 1737</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ14_Pos)           </span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771"> 1738</a></span><span class="preprocessor">#define ADC_SQR3_SQ14                  ADC_SQR3_SQ14_Msk                       </span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4"> 1739</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_0                (0x01UL &lt;&lt; ADC_SQR3_SQ14_Pos)           </span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357"> 1740</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_1                (0x02UL &lt;&lt; ADC_SQR3_SQ14_Pos)           </span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344"> 1741</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_2                (0x04UL &lt;&lt; ADC_SQR3_SQ14_Pos)           </span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0"> 1742</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_3                (0x08UL &lt;&lt; ADC_SQR3_SQ14_Pos)           </span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e"> 1743</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_4                (0x10UL &lt;&lt; ADC_SQR3_SQ14_Pos)           </span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment">/********************  Bit definition for ADC_SQR4 register  ******************/</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b9cc0bdb58cadf483b117a194b17109"> 1746</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_Pos              (0U)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2595c8459384c97b4673e910922778c5"> 1747</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_Msk              (0x1FUL &lt;&lt; ADC_SQR4_SQ15_Pos)           </span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0"> 1748</a></span><span class="preprocessor">#define ADC_SQR4_SQ15                  ADC_SQR4_SQ15_Msk                       </span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7757a178103514b6bb17a2d5829f44"> 1749</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_0                (0x01UL &lt;&lt; ADC_SQR4_SQ15_Pos)           </span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc393f44825a919be717c9aa0af726b"> 1750</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_1                (0x02UL &lt;&lt; ADC_SQR4_SQ15_Pos)           </span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe8d627766e2892795485ad4258d1a8a"> 1751</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_2                (0x04UL &lt;&lt; ADC_SQR4_SQ15_Pos)           </span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad04e2f3a5921812cbc9bd1725e877f3d"> 1752</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_3                (0x08UL &lt;&lt; ADC_SQR4_SQ15_Pos)           </span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48b1d4173373befa56ba07cb4d6efa9e"> 1753</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_4                (0x10UL &lt;&lt; ADC_SQR4_SQ15_Pos)           </span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6112c6828350ee051c57cf03a06e4826"> 1755</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_Pos              (6U)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1816f43d18d70c9b2330f2b910b1b3f"> 1756</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_Msk              (0x1FUL &lt;&lt; ADC_SQR4_SQ16_Pos)           </span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327"> 1757</a></span><span class="preprocessor">#define ADC_SQR4_SQ16                  ADC_SQR4_SQ16_Msk                       </span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c87c49d25dd3aa26ab0d3565847d06c"> 1758</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_0                (0x01UL &lt;&lt; ADC_SQR4_SQ16_Pos)           </span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4799f17a5bd7488a2ea22e05dee36"> 1759</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_1                (0x02UL &lt;&lt; ADC_SQR4_SQ16_Pos)           </span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03206a57021b7acf10821cfcd0646a8b"> 1760</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_2                (0x04UL &lt;&lt; ADC_SQR4_SQ16_Pos)           </span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955130a7bd74a23fed2e3520356a0b3c"> 1761</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_3                (0x08UL &lt;&lt; ADC_SQR4_SQ16_Pos)           </span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc929a12c1f98b9df7a5cdcf76d7632"> 1762</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_4                (0x10UL &lt;&lt; ADC_SQR4_SQ16_Pos)           </span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32e518c40219c8d83b22c8ce8942308f"> 1765</a></span><span class="preprocessor">#define ADC_DR_RDATA_Pos               (0U)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3875cb0f8b0450a27c01916eb7638ca7"> 1766</a></span><span class="preprocessor">#define ADC_DR_RDATA_Msk               (0xFFFFUL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f"> 1767</a></span><span class="preprocessor">#define ADC_DR_RDATA                   ADC_DR_RDATA_Msk                        </span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44b7525357056053fe08e522151538e0"> 1768</a></span><span class="preprocessor">#define ADC_DR_RDATA_0                 (0x0001UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e07977aa60f36227625a1388dbf062"> 1769</a></span><span class="preprocessor">#define ADC_DR_RDATA_1                 (0x0002UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d373e0cc37348b8890e0e9237ddc0f7"> 1770</a></span><span class="preprocessor">#define ADC_DR_RDATA_2                 (0x0004UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72c110a83edbc4eed3503577b4dea182"> 1771</a></span><span class="preprocessor">#define ADC_DR_RDATA_3                 (0x0008UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8920d0dacd4be84100805eddcffd76e9"> 1772</a></span><span class="preprocessor">#define ADC_DR_RDATA_4                 (0x0010UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533de8c0bad97cca2ee56d24856d79fb"> 1773</a></span><span class="preprocessor">#define ADC_DR_RDATA_5                 (0x0020UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be9fdacefbfb9aa761deac19746e742"> 1774</a></span><span class="preprocessor">#define ADC_DR_RDATA_6                 (0x0040UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf7ed60b10cf90d85eae39b2aa7fe913"> 1775</a></span><span class="preprocessor">#define ADC_DR_RDATA_7                 (0x0080UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14a45a442ba4b271a3346d8b9016f73"> 1776</a></span><span class="preprocessor">#define ADC_DR_RDATA_8                 (0x0100UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c965f964e86fee7381c9ffe4011a0bb"> 1777</a></span><span class="preprocessor">#define ADC_DR_RDATA_9                 (0x0200UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc918b73020f3878533c6b22848543b3"> 1778</a></span><span class="preprocessor">#define ADC_DR_RDATA_10                (0x0400UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68443923f8a0f35bf6b64734a8bc1be"> 1779</a></span><span class="preprocessor">#define ADC_DR_RDATA_11                (0x0800UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2031fb78cc5837294d2de09d338fa02"> 1780</a></span><span class="preprocessor">#define ADC_DR_RDATA_12                (0x1000UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae90fb09c612b3b23359138b9f1adca50"> 1781</a></span><span class="preprocessor">#define ADC_DR_RDATA_13                (0x2000UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa572c13c354c1976063fcffbd0454295"> 1782</a></span><span class="preprocessor">#define ADC_DR_RDATA_14                (0x4000UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50881c9403cdcf7a6c44a70ef0a03c42"> 1783</a></span><span class="preprocessor">#define ADC_DR_RDATA_15                (0x8000UL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="comment">/********************  Bit definition for ADC_JSQR register  ******************/</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1"> 1786</a></span><span class="preprocessor">#define ADC_JSQR_JL_Pos                (0U)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05"> 1787</a></span><span class="preprocessor">#define ADC_JSQR_JL_Msk                (0x3UL &lt;&lt; ADC_JSQR_JL_Pos)              </span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 1788</a></span><span class="preprocessor">#define ADC_JSQR_JL                    ADC_JSQR_JL_Msk                         </span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 1789</a></span><span class="preprocessor">#define ADC_JSQR_JL_0                  (0x1UL &lt;&lt; ADC_JSQR_JL_Pos)              </span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 1790</a></span><span class="preprocessor">#define ADC_JSQR_JL_1                  (0x2UL &lt;&lt; ADC_JSQR_JL_Pos)              </span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a8187287a51b6bc2814e88c13e7a27"> 1792</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_Pos           (2U)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdba60b235a884cc77321c6382515a4"> 1793</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_Msk           (0xFUL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)         </span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96"> 1794</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL               ADC_JSQR_JEXTSEL_Msk                    </span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcbc123a8fab93405a5defde61fc5c0b"> 1795</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_0             (0x1UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)         </span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e399d531a12e42861ea7749bde5dc1"> 1796</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_1             (0x2UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)         </span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c313e13190298bb35cc7f2c0af33bcf"> 1797</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_2             (0x4UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)         </span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ed510fc95d191754a981fc26a2a3e7"> 1798</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_3             (0x8UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)         </span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44549c0712b73dca2bf8685f270623d"> 1800</a></span><span class="preprocessor">#define ADC_JSQR_JEXTEN_Pos            (6U)</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc3fed84855675ca9a8d056aa9eaf17"> 1801</a></span><span class="preprocessor">#define ADC_JSQR_JEXTEN_Msk            (0x3UL &lt;&lt; ADC_JSQR_JEXTEN_Pos)          </span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d"> 1802</a></span><span class="preprocessor">#define ADC_JSQR_JEXTEN                ADC_JSQR_JEXTEN_Msk                     </span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f52a4af826de1bcfa5cd6db9d3e7ce8"> 1803</a></span><span class="preprocessor">#define ADC_JSQR_JEXTEN_0              (0x1UL &lt;&lt; ADC_JSQR_JEXTEN_Pos)          </span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e81ea3a379455b49cc3d40fb431cbb6"> 1804</a></span><span class="preprocessor">#define ADC_JSQR_JEXTEN_1              (0x2UL &lt;&lt; ADC_JSQR_JEXTEN_Pos)          </span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e"> 1806</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_Pos              (8U)</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e"> 1807</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_Msk              (0x1FUL &lt;&lt; ADC_JSQR_JSQ1_Pos)           </span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 1808</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1                  ADC_JSQR_JSQ1_Msk                       </span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 1809</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_0                (0x01UL &lt;&lt; ADC_JSQR_JSQ1_Pos)           </span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 1810</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_1                (0x02UL &lt;&lt; ADC_JSQR_JSQ1_Pos)           </span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 1811</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_2                (0x04UL &lt;&lt; ADC_JSQR_JSQ1_Pos)           </span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 1812</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_3                (0x08UL &lt;&lt; ADC_JSQR_JSQ1_Pos)           </span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 1813</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_4                (0x10UL &lt;&lt; ADC_JSQR_JSQ1_Pos)           </span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc"> 1815</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_Pos              (14U)</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74"> 1816</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_Msk              (0x1FUL &lt;&lt; ADC_JSQR_JSQ2_Pos)           </span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 1817</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2                  ADC_JSQR_JSQ2_Msk                       </span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 1818</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_0                (0x01UL &lt;&lt; ADC_JSQR_JSQ2_Pos)           </span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 1819</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_1                (0x02UL &lt;&lt; ADC_JSQR_JSQ2_Pos)           </span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 1820</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_2                (0x04UL &lt;&lt; ADC_JSQR_JSQ2_Pos)           </span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 1821</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_3                (0x08UL &lt;&lt; ADC_JSQR_JSQ2_Pos)           </span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 1822</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_4                (0x10UL &lt;&lt; ADC_JSQR_JSQ2_Pos)           </span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e"> 1824</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_Pos              (20U)</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b"> 1825</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_Msk              (0x1FUL &lt;&lt; ADC_JSQR_JSQ3_Pos)           </span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 1826</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3                  ADC_JSQR_JSQ3_Msk                       </span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 1827</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_0                (0x01UL &lt;&lt; ADC_JSQR_JSQ3_Pos)           </span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 1828</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_1                (0x02UL &lt;&lt; ADC_JSQR_JSQ3_Pos)           </span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 1829</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_2                (0x04UL &lt;&lt; ADC_JSQR_JSQ3_Pos)           </span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 1830</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_3                (0x08UL &lt;&lt; ADC_JSQR_JSQ3_Pos)           </span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 1831</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_4                (0x10UL &lt;&lt; ADC_JSQR_JSQ3_Pos)           </span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a"> 1833</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_Pos              (26U)</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd"> 1834</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_Msk              (0x1FUL &lt;&lt; ADC_JSQR_JSQ4_Pos)           </span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 1835</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4                  ADC_JSQR_JSQ4_Msk                       </span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 1836</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_0                (0x01UL &lt;&lt; ADC_JSQR_JSQ4_Pos)           </span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 1837</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_1                (0x02UL &lt;&lt; ADC_JSQR_JSQ4_Pos)           </span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 1838</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_2                (0x04UL &lt;&lt; ADC_JSQR_JSQ4_Pos)           </span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 1839</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_3                (0x08UL &lt;&lt; ADC_JSQR_JSQ4_Pos)           </span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 1840</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_4                (0x10UL &lt;&lt; ADC_JSQR_JSQ4_Pos)           </span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment">/********************  Bit definition for ADC_OFR1 register  ******************/</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa91c880a62a6c04b37f1b8810df1ecc8"> 1843</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_Pos           (0U)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1baece300161b812b7d25e9068b4914"> 1844</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_Msk           (0xFFFUL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f"> 1845</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1               ADC_OFR1_OFFSET1_Msk                    </span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5213c3bd815c20ed779ad375dee3771f"> 1846</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_0             (0x001UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe487e2a9ac6c29d0a32dc556515c54"> 1847</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_1             (0x002UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace9be16d1121ae0468126a2af3005dc7"> 1848</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_2             (0x004UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffaa1433d64fe20128707c46a4100c8"> 1849</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_3             (0x008UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee81078fcb1cac2dd87c4039a4b8e22a"> 1850</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_4             (0x010UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e60e5e3fee0182d6861c48ec507a42b"> 1851</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_5             (0x020UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b537eee8b5d56c59b49a47f8f4cc2c2"> 1852</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_6             (0x040UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5c06e2c758ce50fc86aa925e199aef"> 1853</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_7             (0x080UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892746923b1357d2d72ac7f679afc5e1"> 1854</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_8             (0x100UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeff933e766afe682e11a1de5050830c3"> 1855</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_9             (0x200UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3de2a27e58d9864c56a9b750f3f3e7"> 1856</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_10            (0x400UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ad9524f45565cc5ab562a793fe6beb7"> 1857</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_11            (0x800UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6019ba474e588f4b2d79d2479b5d05d1"> 1859</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_Pos        (26U)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fed1f61392a2ef3e37ae5209dd1d128"> 1860</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_Msk        (0x1FUL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)     </span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee"> 1861</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH            ADC_OFR1_OFFSET1_CH_Msk                 </span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6771691b66263d52d2237c02e028c9ca"> 1862</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_0          (0x01UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)     </span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28da6c98439636c6b3d62124b2ddf340"> 1863</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_1          (0x02UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)     </span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c32b982991b0a905496e92670bab448"> 1864</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_2          (0x04UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)     </span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2207887ce2435a8928e4018b6f9ed4b9"> 1865</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_3          (0x08UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)     </span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ac01cb6adf46ec13ebf4e3d553e4aa1"> 1866</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_4          (0x10UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)     </span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4301d5cc137d003ed825192a00d57c"> 1868</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_EN_Pos        (31U)</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3b2b0a3bf4cc518f51f152bc6e8be4"> 1869</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_EN_Msk        (0x1UL &lt;&lt; ADC_OFR1_OFFSET1_EN_Pos)      </span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7"> 1870</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_EN            ADC_OFR1_OFFSET1_EN_Msk                 </span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment">/********************  Bit definition for ADC_OFR2 register  ******************/</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0893c3c82b130bfd1155857a2158644a"> 1873</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_Pos           (0U)</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d633cb4c3e66b8c4515afa3b360b30"> 1874</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_Msk           (0xFFFUL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9cf8ee9926eef711e304d59baee6ba"> 1875</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2               ADC_OFR2_OFFSET2_Msk                    </span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fed0b6e4a2e124d5d43237645c2602f"> 1876</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_0             (0x001UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86682d244766d197e1184c786aff6ace"> 1877</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_1             (0x002UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3131174158542048297b73f14b3a58d"> 1878</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_2             (0x004UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6d4eba692aad2900d92a81b0f041254"> 1879</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_3             (0x008UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28fd43478059f95548cd9b2f446b4e0b"> 1880</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_4             (0x010UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e93ffc6e4b2d5841fcd707c523a3358"> 1881</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_5             (0x020UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad855e14e2662d3a652392af262c8dec8"> 1882</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_6             (0x040UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga039e13998a97d231eb9bc2f715fe8964"> 1883</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_7             (0x080UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b59a99a69695331d7a6f131703e05c6"> 1884</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_8             (0x100UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0ca18400591614b66a04645b2159c23"> 1885</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_9             (0x200UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca7eeac7b9b2f38c1cdea8d5667be75"> 1886</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_10            (0x400UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a806040986c09e143b5487179321802"> 1887</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_11            (0x800UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b99d06a2f25e2af19304ed69299900"> 1889</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_Pos        (26U)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa4b36fb250d4ab3f884dfb4d6c83513"> 1890</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_Msk        (0x1FUL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)     </span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9809eba930562b84811df0a2f3eee9b"> 1891</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH            ADC_OFR2_OFFSET2_CH_Msk                 </span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1dc052ac4abb4db53d9985b228ad701"> 1892</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_0          (0x01UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)     </span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad971b55b660ad3ec7b454d3e1177e1a7"> 1893</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_1          (0x02UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)     </span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f8e1fc9496f1ae21bb90d3147b63fa"> 1894</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_2          (0x04UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)     </span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a4088f69ffb20ac59a3149d09ce52a"> 1895</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_3          (0x08UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)     </span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0226029046cf5cb2982ee7050eb69653"> 1896</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_4          (0x10UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)     </span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a5ddcb4c0a99ba82efb17440e3b0575"> 1898</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_EN_Pos        (31U)</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5b676fe37139fb1a3d265b19639edb"> 1899</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_EN_Msk        (0x1UL &lt;&lt; ADC_OFR2_OFFSET2_EN_Pos)      </span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa62e3d8b41cd41757a43db423f4ff4b4"> 1900</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_EN            ADC_OFR2_OFFSET2_EN_Msk                 </span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment">/********************  Bit definition for ADC_OFR3 register  ******************/</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed0ec6c7986cd519a52f12f03ad1a1b"> 1903</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_Pos           (0U)</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df157f029f00a635b17333ffc4ecbdf"> 1904</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_Msk           (0xFFFUL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedba293d9d47927aa9ce1ac190f96fa"> 1905</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3               ADC_OFR3_OFFSET3_Msk                    </span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41999486ba29e575fd31138826485023"> 1906</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_0             (0x001UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ece298a4bb5043e942196bcdde97702"> 1907</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_1             (0x002UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ae6d0bed882f993185c347e5cf3b1b"> 1908</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_2             (0x004UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d99180a56c89859c60910a70cda955b"> 1909</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_3             (0x008UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6099b9c5f8ab2677f64a5b2baefec4c9"> 1910</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_4             (0x010UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaecf54b4c5545403792c77252f44f15"> 1911</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_5             (0x020UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a862af4dfcbb5e950e5e1a3a935918d"> 1912</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_6             (0x040UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a5710d601d40283e67f6df9ced666c"> 1913</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_7             (0x080UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9694bacc932fcb34f019426890ca8e6b"> 1914</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_8             (0x100UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c320788c0c762d67622d7a64f9c3fc"> 1915</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_9             (0x200UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf80af40e83e0c3b58ebc26f1db242018"> 1916</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_10            (0x400UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f2fa7ab450277a0bdf1c950816446c7"> 1917</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_11            (0x800UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5b5b7a5a85356f25be2b2d54cb2bc4c"> 1919</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_Pos        (26U)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb2e2377f0d2e1b87fac77f8a921461"> 1920</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_Msk        (0x1FUL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)     </span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3cb20595be89277a7c2421268fd5fdb"> 1921</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH            ADC_OFR3_OFFSET3_CH_Msk                 </span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10219b5b71df792c91e0c0225c54553a"> 1922</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_0          (0x01UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)     </span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588c61f2002a84aa6e9e9d2bdf16869d"> 1923</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_1          (0x02UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)     </span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16d8df2d7afe5329e166204a09fa34da"> 1924</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_2          (0x04UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)     </span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab5a0c331787fdd6b3d7c644591605"> 1925</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_3          (0x08UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)     </span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b05333761452e464db71b14c95dac7"> 1926</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_4          (0x10UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)     </span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ddee96f01f6c0f755044057b2fdc62"> 1928</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_EN_Pos        (31U)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebb3745e59269f59610f28c0768c7b3"> 1929</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_EN_Msk        (0x1UL &lt;&lt; ADC_OFR3_OFFSET3_EN_Pos)      </span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabccd9667b6e724480b2bb17c893a58f6"> 1930</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_EN            ADC_OFR3_OFFSET3_EN_Msk                 </span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="comment">/********************  Bit definition for ADC_OFR4 register  ******************/</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a8d2f04e44ad5ca9fd95689a9301a60"> 1933</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_Pos           (0U)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7d88bc4f3ab00f3ca6fddb167dfc122"> 1934</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_Msk           (0xFFFUL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga442c9a6b73fff3f4068d82ee3dd3e15a"> 1935</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4               ADC_OFR4_OFFSET4_Msk                    </span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26450a24b51cd7bc4dcc68ffaad82c88"> 1936</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_0             (0x001UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288943fe7b92dab8bd9bb56d9d9d6017"> 1937</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_1             (0x002UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd522b3a85763b7d41ea5ce0daeab25c"> 1938</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_2             (0x004UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dd66b711d801739c47a7a84dbd56c88"> 1939</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_3             (0x008UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace023a4ddcc9763bbc5893dcc492f962"> 1940</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_4             (0x010UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7caf0abbccacefb50fa570b51c6f8a"> 1941</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_5             (0x020UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99b14202b4f786dd15843fc46ee56b7f"> 1942</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_6             (0x040UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702e9d09f3d40b021d37228990ce3328"> 1943</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_7             (0x080UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc7a0d2a6d1dabad9338a992be5efc03"> 1944</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_8             (0x100UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ee576252d705d94389050950fa366b"> 1945</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_9             (0x200UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04dd8fc20a4972efea31f769581e7281"> 1946</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_10            (0x400UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5b45f4eadb682bc747dcd2fcc972b1"> 1947</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_11            (0x800UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bd1760cbfcc7109b96635622c4729d5"> 1949</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_Pos        (26U)</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85cfb68712505fe5b103b3ea8facbd7b"> 1950</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_Msk        (0x1FUL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)     </span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc90e672f9041a75ddeceaff3b04947b"> 1951</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH            ADC_OFR4_OFFSET4_CH_Msk                 </span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ecdfa92877cf83783f1f17f5b7a0fcc"> 1952</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_0          (0x01UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)     </span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d46cbe6b27cd681be2722f4579c9b87"> 1953</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_1          (0x02UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)     </span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63f2ba426a708b67c23976659bae1cf4"> 1954</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_2          (0x04UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)     </span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b03079a82bf8cbf7dea7b68e35075b"> 1955</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_3          (0x08UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)     </span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78250ff66fd8c6a6c58f918ffc01a160"> 1956</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_4          (0x10UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)     </span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad017b2c0cb0678b321e143bdb7f97574"> 1958</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_EN_Pos        (31U)</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c27ee14afe9beb4f22d14dd7a3d72f"> 1959</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_EN_Msk        (0x1UL &lt;&lt; ADC_OFR4_OFFSET4_EN_Pos)      </span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f297640e000ec5c19b03bc7a1f02ead"> 1960</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_EN            ADC_OFR4_OFFSET4_EN_Msk                 </span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="comment">/********************  Bit definition for ADC_JDR1 register  ******************/</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0c0f7960a790d485b1ae99aed0e8c7"> 1963</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_Pos             (0U)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d"> 1964</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_Msk             (0xFFFFUL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 1965</a></span><span class="preprocessor">#define ADC_JDR1_JDATA                 ADC_JDR1_JDATA_Msk                      </span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20bbc6ec9c0b29091f695ee8ba777395"> 1966</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_0               (0x0001UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35739c9b06dca1ad930886d4bd1f92c"> 1967</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_1               (0x0002UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3488e839fd87aa40dfb50fafd204e1e3"> 1968</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_2               (0x0004UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga323fee0db075c5bc82666f1e5b55d015"> 1969</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_3               (0x0008UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac483ac3f0c8fd824c98e229356c0df95"> 1970</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_4               (0x0010UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf982e6d802d5d6ad7f9c6f9623b908"> 1971</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_5               (0x0020UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00d61a3e0b153d6c9b5c560e01af221"> 1972</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_6               (0x0040UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cccca124d592de2e91fbdf48d2e6ba4"> 1973</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_7               (0x0080UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf36494ccaf087750af50052b8e71c7c0"> 1974</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_8               (0x0100UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0970efab81e06caab040e9246858303f"> 1975</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_9               (0x0200UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga630211e05706fbead495f471a6c45b0f"> 1976</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_10              (0x0400UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a1885ff70859484dea35c92911f88f"> 1977</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_11              (0x0800UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03be91eae8c5f91923d3f6be1a7e3000"> 1978</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_12              (0x1000UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939a254473cbeb48a4f5409aff03a22b"> 1979</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_13              (0x2000UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a999861d07b26419eac3f7864e8582"> 1980</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_14              (0x4000UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4906ba5c48cd848b1b2c5f364aa41d09"> 1981</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_15              (0x8000UL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="comment">/********************  Bit definition for ADC_JDR2 register  ******************/</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e02f5dbe30f9da55c112634b5636b3d"> 1984</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_Pos             (0U)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670"> 1985</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_Msk             (0xFFFFUL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 1986</a></span><span class="preprocessor">#define ADC_JDR2_JDATA                 ADC_JDR2_JDATA_Msk                      </span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga452e02ccb000386a15d20ed728b2849c"> 1987</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_0               (0x0001UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5035246176ff6e3302e6b7fc6884d68e"> 1988</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_1               (0x0002UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5ea74c57bae6a39c9cfa543c035169"> 1989</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_2               (0x0004UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0398cf9899f443e76d726ce5916798e"> 1990</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_3               (0x0008UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8480ad41a2510c157c549a433b07e441"> 1991</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_4               (0x0010UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf330256dd858cc83f00b3701486be8d"> 1992</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_5               (0x0020UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6057cdf9911b02a12098a0f08182a8c0"> 1993</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_6               (0x0040UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3619875334b6279ea0079f207b056c33"> 1994</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_7               (0x0080UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb58fcc7145a25828db2689897ec623"> 1995</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_8               (0x0100UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fc2cf74cd39e4b873ad82adaf5b918"> 1996</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_9               (0x0200UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c42f0f147c8a3d624922e573ed7fb33"> 1997</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_10              (0x0400UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e9130a6d87c6a24ffb363d1d6e2b22"> 1998</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_11              (0x0800UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0829c58969816523108f2740f6bf36"> 1999</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_12              (0x1000UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45cb477791616e2376dffdafa8153f5f"> 2000</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_13              (0x2000UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a073f02125354e5e67e88ed6a0c6eb9"> 2001</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_14              (0x4000UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb24f0641ef9363be2a9cb4351b445cb"> 2002</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_15              (0x8000UL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="comment">/********************  Bit definition for ADC_JDR3 register  ******************/</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga382b9639cc85f4dc0c4603b83e4e3246"> 2005</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_Pos             (0U)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683"> 2006</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_Msk             (0xFFFFUL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 2007</a></span><span class="preprocessor">#define ADC_JDR3_JDATA                 ADC_JDR3_JDATA_Msk                      </span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac62aae27b59bf2695d133c1dff18b78a"> 2008</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_0               (0x0001UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8662a7a910bb25f0b188777e2ff87dc9"> 2009</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_1               (0x0002UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d6bac4b8a03dbd68c2b6b7b1b5742f"> 2010</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_2               (0x0004UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b59ce244d62fb46cb393d135482c81"> 2011</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_3               (0x0008UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d3508ec373817749115447a3b81d4a"> 2012</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_4               (0x0010UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08d5a0a35f3bcc74082a789c776bc2d8"> 2013</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_5               (0x0020UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec18427b22b891d653b476f019f63a5c"> 2014</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_6               (0x0040UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad4525dc2e44f745e2fafee6af9a60d8"> 2015</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_7               (0x0080UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae032db7d495b77190b7bf0796a701de4"> 2016</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_8               (0x0100UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5ee7b3e3c0a305fe0298cefcd85d16f"> 2017</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_9               (0x0200UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905d55a8d0a16d5d4f905f6d6e602f05"> 2018</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_10              (0x0400UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94208bd20c01aa52303e1abf35308e69"> 2019</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_11              (0x0800UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6f17b2482956c86526fda4f4e0a0dce"> 2020</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_12              (0x1000UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92ba57f97141b32cb4e899f7e15a82ac"> 2021</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_13              (0x2000UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94bd5f6ba03eec068ccc134b341ede83"> 2022</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_14              (0x4000UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9970b6020ec225c127b8bcf129d4d"> 2023</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_15              (0x8000UL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment">/********************  Bit definition for ADC_JDR4 register  ******************/</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa993f3df2df14e7be95b96543bd4873f"> 2026</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_Pos             (0U)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef"> 2027</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_Msk             (0xFFFFUL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 2028</a></span><span class="preprocessor">#define ADC_JDR4_JDATA                 ADC_JDR4_JDATA_Msk                      </span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55faccfece20f539ec023dfccc4236ec"> 2029</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_0               (0x0001UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf987953abf8b057cd48b26684ad7677e"> 2030</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_1               (0x0002UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbebed8b24a63db6bb3d25a4ca4f364"> 2031</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_2               (0x0004UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c24e98224492dbfacb519d2ee1349e"> 2032</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_3               (0x0008UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89adb17d7dfceee6e4cc2c7ce17d5058"> 2033</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_4               (0x0010UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799950b05cc6785b033678a90480f2f9"> 2034</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_5               (0x0020UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04a89c2e10c31ce3d111da8413c9c3d"> 2035</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_6               (0x0040UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b06de2d4b10e5454971446bf5779a75"> 2036</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_7               (0x0080UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8ede58d7ed87682155b50e89feefd8"> 2037</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_8               (0x0100UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f456cdb859f59db600d839564b0ae5"> 2038</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_9               (0x0200UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a566158f0b14ad5ef30f55d4fbf33e0"> 2039</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_10              (0x0400UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46adc997e8faec19dfb8ff9f179c38b4"> 2040</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_11              (0x0800UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf1ea5e9919cd63dda2cf87d213e745"> 2041</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_12              (0x1000UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3795a00aa85dfebe400656601c01287b"> 2042</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_13              (0x2000UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b33dbd0c18e498c04b30a3780338cea"> 2043</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_14              (0x4000UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7e8a3c7d3e2eb6d2414edf694aa62c4"> 2044</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_15              (0x8000UL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="comment">/********************  Bit definition for ADC_AWD2CR register  ****************/</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f"> 2047</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_Pos          (0U)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7c3d853798db04c785e9e290a44663"> 2048</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66"> 2049</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   </span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f"> 2050</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_0            (0x00001UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbded0e6f8693b64865e54209a190442"> 2051</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_1            (0x00002UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf7c7776e6383aaaf1b35d8363e6405"> 2052</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_2            (0x00004UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf5af3cbdf3b150e4127ad0540a9e4c9"> 2053</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_3            (0x00008UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a851caa977d3fbd98529662f70d905b"> 2054</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_4            (0x00010UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e4831e19fb2cccb4636b5be9e06c09e"> 2055</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_5            (0x00020UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7b90dada15c9e4fe90905362cd60e6"> 2056</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_6            (0x00040UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76da903e269a6aefe0a47fb5883f9c"> 2057</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_7            (0x00080UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1844287d4ae6c6d5bde6fdc83f9da633"> 2058</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_8            (0x00100UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b882a89cba4eb2d09dde3ff58a4be4"> 2059</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_9            (0x00200UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd9de42f1d351ae398c15f248f5c320"> 2060</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_10           (0x00400UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae9ca5224499a762297a5cb49c7a6da"> 2061</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_11           (0x00800UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e7823a49ef25c0d34b283c22b77bc1"> 2062</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_12           (0x01000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ef49e72526ac2d27a0da3c29386bbbf"> 2063</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_13           (0x02000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5beaff04c063ecc2a61a642337e785e1"> 2064</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_14           (0x04000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a40519b8ff3af80aed59d38b1ac8e9"> 2065</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_15           (0x08000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf56cfd88d9320ab98505317c9a93735"> 2066</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_16           (0x10000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga663d5e6406051947ef94c8573032993c"> 2067</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_17           (0x20000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae6c93bd70561bbb40c23a0acfdd33bd"> 2068</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_18           (0x40000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment">/********************  Bit definition for ADC_AWD3CR register  ****************/</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501"> 2071</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_Pos          (0U)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db4fee77c52a207698c8ccf5764a52f"> 2072</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de"> 2073</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   </span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e35d6d73c8775cae09e11340d3290d"> 2074</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_0            (0x00001UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b2a5b362c41ec27a36885a6e3652220"> 2075</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_1            (0x00002UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fc30b341dc0b888486c56c031583a4"> 2076</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_2            (0x00004UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad648e2ed7a860dc84519a181a604cc6d"> 2077</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_3            (0x00008UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21773d70cff14af2cf94a2e51c7805c3"> 2078</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_4            (0x00010UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b05e7b856f38aae4ebeaa715d81d7b"> 2079</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_5            (0x00020UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03fb456336aa5a568c10f2cc11943021"> 2080</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_6            (0x00040UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb8ea2b437b1a6347a0dd1df05235ddf"> 2081</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_7            (0x00080UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd495e164cd4e2e130e249609fde008f"> 2082</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_8            (0x00100UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac393d55175c4cb35e808846985e80c3b"> 2083</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_9            (0x00200UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a129326f31ee47afa9bb833e2e23c93"> 2084</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_10           (0x00400UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c579bee34393faeb1462600d2ee8d7"> 2085</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_11           (0x00800UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73bd81db538bf5d021c775791ec47a35"> 2086</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_12           (0x01000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef"> 2087</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_13           (0x02000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9444d38dd0a96a3efbb9f92d3130216"> 2088</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_14           (0x04000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3"> 2089</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_15           (0x08000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4071535e5e60489200d74f0461b59235"> 2090</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_16           (0x10000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd055292e3768cfd376f0adea054e6aa"> 2091</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_17           (0x20000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7aa336b112be95de2bc99d4bada112f"> 2092</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_18           (0x40000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment">/********************  Bit definition for ADC_DIFSEL register  ****************/</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14fac1ed528cdd03fb37f7f647b71617"> 2095</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_Pos          (0U)</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd844d9bb3f81aeb0a66998bd880c1d0"> 2096</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_Msk          (0x7FFFFUL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f"> 2097</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL              ADC_DIFSEL_DIFSEL_Msk                   </span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2eaeb1a88b51e1b785a0420a58115a"> 2098</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_0            (0x00001UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd0b54b767025544ff7645ce1aaa50a"> 2099</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_1            (0x00002UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ec5288a30f5ab50ffdd5c79863fcba1"> 2100</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_2            (0x00004UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398389af74f8095a18043723451a14f7"> 2101</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_3            (0x00008UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7fd69e3369f1d13272927f8e2c2759b"> 2102</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_4            (0x00010UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f261bac8f9c86242262860054913203"> 2103</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_5            (0x00020UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27206fd77df1a23754dd3b2518c20dfc"> 2104</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_6            (0x00040UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834268a915e0229c8179fc4ba93f6088"> 2105</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_7            (0x00080UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff7cc8024909322977ed6679b8df1ba"> 2106</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_8            (0x00100UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00ffe8068b0b4b6f18917c523205190"> 2107</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_9            (0x00200UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3232bc80445814d64ee9c5cb699768e"> 2108</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_10           (0x00400UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f5e1b9ac5ee675837c681e9f6652b0"> 2109</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_11           (0x00800UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba46b34438edcef1c54312c4ef8a159"> 2110</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_12           (0x01000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39be3ac6fc0fb8842affc0ad6b678998"> 2111</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_13           (0x02000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253efbdf46719ba8675acad710b9cef3"> 2112</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_14           (0x04000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92967f5d6f44e43793c64640cde44a2b"> 2113</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_15           (0x08000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6f016421b21840137b9886f062caf81"> 2114</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_16           (0x10000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc036ba777e7813b77f96f0c88675361"> 2115</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_17           (0x20000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ae1c5277d868cb92eb1cced7ed7b846"> 2116</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_18           (0x40000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="comment">/********************  Bit definition for ADC_CALFACT register  ***************/</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e644ee4deb0ad26c2b1711a976cf0e"> 2119</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_Pos      (0U)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120454095996094d3f0701b1bbdc56e"> 2120</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_Msk      (0x7FUL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1"> 2121</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S          ADC_CALFACT_CALFACT_S_Msk               </span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932a8aebb82a20d467d8b12b3e72781d"> 2122</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_0        (0x01UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159578db6da1268f63b94f8a07c5ac30"> 2123</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_1        (0x02UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bd7f26e0de08556dabfa25c54eef2b6"> 2124</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_2        (0x04UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbdcfba4320c6174860080e3db340a47"> 2125</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_3        (0x08UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga007a6cc2763d222cc020003f700635a7"> 2126</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_4        (0x10UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae664b900c2418dbd3218d607fa9a378"> 2127</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_5        (0x20UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43be120d3a9e72df2c10f295a2a7fa44"> 2128</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_6        (0x40UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274e339bf532e44124798f83e40f28d4"> 2130</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_Pos      (16U)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bd70477ece587bd8201260434eaaf65"> 2131</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_Msk      (0x7FUL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ee31087e62977a5e488d40edf7c057"> 2132</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D          ADC_CALFACT_CALFACT_D_Msk               </span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ec4921a37f4ed0651ec050fbe37f229"> 2133</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_0        (0x01UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40dcda5498d6f21e17c0e2944f6121b"> 2134</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_1        (0x02UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga671ddf6a4870847d36f555ca9e7b1351"> 2135</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_2        (0x04UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga897d1455ac6f2fcbe8815f9b6ee7c867"> 2136</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_3        (0x08UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe02daf2126d428bd2a86d9388b41d3e"> 2137</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_4        (0x10UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b36b568f797f326cf01a1e51ca7a25"> 2138</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_5        (0x20UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41084de6d3e108e3831c75316deff899"> 2139</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_6        (0x40UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="comment">/*************************  ADC Common registers  *****************************/</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="comment">/********************  Bit definition for ADC_CCR register  *******************/</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga069c49f0cca59818caa829dd47a9e46f"> 2143</a></span><span class="preprocessor">#define ADC_CCR_CKMODE_Pos             (16U)</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be59b7dba46480625743c8891dbc647"> 2144</a></span><span class="preprocessor">#define ADC_CCR_CKMODE_Msk             (0x3UL &lt;&lt; ADC_CCR_CKMODE_Pos)           </span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d"> 2145</a></span><span class="preprocessor">#define ADC_CCR_CKMODE                 ADC_CCR_CKMODE_Msk                      </span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62319b4946a41b6f92be9abd551a3656"> 2146</a></span><span class="preprocessor">#define ADC_CCR_CKMODE_0               (0x1UL &lt;&lt; ADC_CCR_CKMODE_Pos)           </span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2fdc82fb3e94b7fb69dd04da3bd31c8"> 2147</a></span><span class="preprocessor">#define ADC_CCR_CKMODE_1               (0x2UL &lt;&lt; ADC_CCR_CKMODE_Pos)           </span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376"> 2149</a></span><span class="preprocessor">#define ADC_CCR_PRESC_Pos              (18U)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d02b14eeaed9f694205f120c02a101"> 2150</a></span><span class="preprocessor">#define ADC_CCR_PRESC_Msk              (0xFUL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f"> 2151</a></span><span class="preprocessor">#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       </span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a"> 2152</a></span><span class="preprocessor">#define ADC_CCR_PRESC_0                (0x1UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1"> 2153</a></span><span class="preprocessor">#define ADC_CCR_PRESC_1                (0x2UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f"> 2154</a></span><span class="preprocessor">#define ADC_CCR_PRESC_2                (0x4UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461"> 2155</a></span><span class="preprocessor">#define ADC_CCR_PRESC_3                (0x8UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f090284807523a73618d65e544615e0"> 2157</a></span><span class="preprocessor">#define ADC_CCR_VREFEN_Pos             (22U)</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9"> 2158</a></span><span class="preprocessor">#define ADC_CCR_VREFEN_Msk             (0x1UL &lt;&lt; ADC_CCR_VREFEN_Pos)           </span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054"> 2159</a></span><span class="preprocessor">#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      </span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d249828559456628051dfb177da1a"> 2160</a></span><span class="preprocessor">#define ADC_CCR_TSEN_Pos               (23U)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070"> 2161</a></span><span class="preprocessor">#define ADC_CCR_TSEN_Msk               (0x1UL &lt;&lt; ADC_CCR_TSEN_Pos)             </span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada"> 2162</a></span><span class="preprocessor">#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        </span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cb3016a3acfed2d88b40124af68a459"> 2163</a></span><span class="preprocessor">#define ADC_CCR_VBATEN_Pos             (24U)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba58395ea4e7d95827214a5463acb11"> 2164</a></span><span class="preprocessor">#define ADC_CCR_VBATEN_Msk             (0x1UL &lt;&lt; ADC_CCR_VBATEN_Pos)           </span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456"> 2165</a></span><span class="preprocessor">#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      </span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="comment">/*                         Controller Area Network                            */</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcdd01eb82046959b22b3d254073c22"> 2174</a></span><span class="preprocessor">#define CAN_MCR_INRQ_Pos       (0U)</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7afc4335014982a4cfac31de0cdbebc"> 2175</a></span><span class="preprocessor">#define CAN_MCR_INRQ_Msk       (0x1UL &lt;&lt; CAN_MCR_INRQ_Pos)                     </span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356"> 2176</a></span><span class="preprocessor">#define CAN_MCR_INRQ           CAN_MCR_INRQ_Msk                                </span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60009c948dbdf525fb2fc932d988c245"> 2177</a></span><span class="preprocessor">#define CAN_MCR_SLEEP_Pos      (1U)</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4181676e5d50d29f09805be441efc9b"> 2178</a></span><span class="preprocessor">#define CAN_MCR_SLEEP_Msk      (0x1UL &lt;&lt; CAN_MCR_SLEEP_Pos)                    </span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176"> 2179</a></span><span class="preprocessor">#define CAN_MCR_SLEEP          CAN_MCR_SLEEP_Msk                               </span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80233affcdda60458e98647fe1416f85"> 2180</a></span><span class="preprocessor">#define CAN_MCR_TXFP_Pos       (2U)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1c0efc56b72fa75b6e25d773ada7d2"> 2181</a></span><span class="preprocessor">#define CAN_MCR_TXFP_Msk       (0x1UL &lt;&lt; CAN_MCR_TXFP_Pos)                     </span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9"> 2182</a></span><span class="preprocessor">#define CAN_MCR_TXFP           CAN_MCR_TXFP_Msk                                </span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf728107056b7bc1dbab277967ad255bc"> 2183</a></span><span class="preprocessor">#define CAN_MCR_RFLM_Pos       (3U)</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff5789ccbdf18976ec76ab44cd798e0"> 2184</a></span><span class="preprocessor">#define CAN_MCR_RFLM_Msk       (0x1UL &lt;&lt; CAN_MCR_RFLM_Pos)                     </span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8"> 2185</a></span><span class="preprocessor">#define CAN_MCR_RFLM           CAN_MCR_RFLM_Msk                                </span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15d8c6ceddacbfdcfe732d9bcb0cd50"> 2186</a></span><span class="preprocessor">#define CAN_MCR_NART_Pos       (4U)</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f03d5006b20e144bec0f3739345bc60"> 2187</a></span><span class="preprocessor">#define CAN_MCR_NART_Msk       (0x1UL &lt;&lt; CAN_MCR_NART_Pos)                     </span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049"> 2188</a></span><span class="preprocessor">#define CAN_MCR_NART           CAN_MCR_NART_Msk                                </span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga191178a51ef5243b2ecf547aeb1d5eb9"> 2189</a></span><span class="preprocessor">#define CAN_MCR_AWUM_Pos       (5U)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a62120fa01d4bb366f02555ddd6a0d4"> 2190</a></span><span class="preprocessor">#define CAN_MCR_AWUM_Msk       (0x1UL &lt;&lt; CAN_MCR_AWUM_Pos)                     </span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0"> 2191</a></span><span class="preprocessor">#define CAN_MCR_AWUM           CAN_MCR_AWUM_Msk                                </span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc28c00c9766a53c2ba8c0d42feba92"> 2192</a></span><span class="preprocessor">#define CAN_MCR_ABOM_Pos       (6U)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5d923de1437f1c441b540c74c6ebd9"> 2193</a></span><span class="preprocessor">#define CAN_MCR_ABOM_Msk       (0x1UL &lt;&lt; CAN_MCR_ABOM_Pos)                     </span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490"> 2194</a></span><span class="preprocessor">#define CAN_MCR_ABOM           CAN_MCR_ABOM_Msk                                </span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16b15e96f1e4a0203c3974949c2e54a2"> 2195</a></span><span class="preprocessor">#define CAN_MCR_TTCM_Pos       (7U)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a53a37c946b05dbafc5b7392d5163a3"> 2196</a></span><span class="preprocessor">#define CAN_MCR_TTCM_Msk       (0x1UL &lt;&lt; CAN_MCR_TTCM_Pos)                     </span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb"> 2197</a></span><span class="preprocessor">#define CAN_MCR_TTCM           CAN_MCR_TTCM_Msk                                </span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21598a34f72464c29fccedd71b51d519"> 2198</a></span><span class="preprocessor">#define CAN_MCR_RESET_Pos      (15U)</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa6c92ebbf496383e92f30301169b1b7"> 2199</a></span><span class="preprocessor">#define CAN_MCR_RESET_Msk      (0x1UL &lt;&lt; CAN_MCR_RESET_Pos)                    </span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f"> 2200</a></span><span class="preprocessor">#define CAN_MCR_RESET          CAN_MCR_RESET_Msk                               </span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a392cb8353ef23ff078a068ad8cdf9"> 2203</a></span><span class="preprocessor">#define CAN_MSR_INAK_Pos       (0U)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65998a2ace7015bb67d9a4a64e4fba5"> 2204</a></span><span class="preprocessor">#define CAN_MSR_INAK_Msk       (0x1UL &lt;&lt; CAN_MSR_INAK_Pos)                     </span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682"> 2205</a></span><span class="preprocessor">#define CAN_MSR_INAK           CAN_MSR_INAK_Msk                                </span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27c0590f11b2b5fb894a60a9700567c"> 2206</a></span><span class="preprocessor">#define CAN_MSR_SLAK_Pos       (1U)</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81eeee3e575f4bd0cf494ad946b11a90"> 2207</a></span><span class="preprocessor">#define CAN_MSR_SLAK_Msk       (0x1UL &lt;&lt; CAN_MSR_SLAK_Pos)                     </span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074"> 2208</a></span><span class="preprocessor">#define CAN_MSR_SLAK           CAN_MSR_SLAK_Msk                                </span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff8b9d234d0cd377443d4cc21ccd663"> 2209</a></span><span class="preprocessor">#define CAN_MSR_ERRI_Pos       (2U)</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a189bb7f091383b4cbc858f14cf1dbc"> 2210</a></span><span class="preprocessor">#define CAN_MSR_ERRI_Msk       (0x1UL &lt;&lt; CAN_MSR_ERRI_Pos)                     </span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae"> 2211</a></span><span class="preprocessor">#define CAN_MSR_ERRI           CAN_MSR_ERRI_Msk                                </span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953a3a5616c5bff5392ff196772915d7"> 2212</a></span><span class="preprocessor">#define CAN_MSR_WKUI_Pos       (3U)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3ddd5d76a1f1e9af5926464efff245"> 2213</a></span><span class="preprocessor">#define CAN_MSR_WKUI_Msk       (0x1UL &lt;&lt; CAN_MSR_WKUI_Pos)                     </span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 2214</a></span><span class="preprocessor">#define CAN_MSR_WKUI           CAN_MSR_WKUI_Msk                                </span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5030b442fd7a20eb18897625d8d68078"> 2215</a></span><span class="preprocessor">#define CAN_MSR_SLAKI_Pos      (4U)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5373a083dae43a5491e9bc91d9478dd5"> 2216</a></span><span class="preprocessor">#define CAN_MSR_SLAKI_Msk      (0x1UL &lt;&lt; CAN_MSR_SLAKI_Pos)                    </span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91"> 2217</a></span><span class="preprocessor">#define CAN_MSR_SLAKI          CAN_MSR_SLAKI_Msk                               </span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3d01c4e4a870b78aca2a679d1936095"> 2218</a></span><span class="preprocessor">#define CAN_MSR_TXM_Pos        (8U)</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef1d9966b0022bbbeef87229714ec59"> 2219</a></span><span class="preprocessor">#define CAN_MSR_TXM_Msk        (0x1UL &lt;&lt; CAN_MSR_TXM_Pos)                      </span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988"> 2220</a></span><span class="preprocessor">#define CAN_MSR_TXM            CAN_MSR_TXM_Msk                                 </span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e954c04ec46d198ac7e9b88f46e9a93"> 2221</a></span><span class="preprocessor">#define CAN_MSR_RXM_Pos        (9U)</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eec1fe9e0ab8545330e597a28d9035d"> 2222</a></span><span class="preprocessor">#define CAN_MSR_RXM_Msk        (0x1UL &lt;&lt; CAN_MSR_RXM_Pos)                      </span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884"> 2223</a></span><span class="preprocessor">#define CAN_MSR_RXM            CAN_MSR_RXM_Msk                                 </span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7ede877266831078649ab791547ba3e"> 2224</a></span><span class="preprocessor">#define CAN_MSR_SAMP_Pos       (10U)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga092ef8e336f9e5bf5121d0a5c28606cb"> 2225</a></span><span class="preprocessor">#define CAN_MSR_SAMP_Msk       (0x1UL &lt;&lt; CAN_MSR_SAMP_Pos)                     </span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69"> 2226</a></span><span class="preprocessor">#define CAN_MSR_SAMP           CAN_MSR_SAMP_Msk                                </span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4c2abade47710dcb184a0f406eaf85"> 2227</a></span><span class="preprocessor">#define CAN_MSR_RX_Pos         (11U)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453cbc8d18bbadf9be9ec9b7987f1dc4"> 2228</a></span><span class="preprocessor">#define CAN_MSR_RX_Msk         (0x1UL &lt;&lt; CAN_MSR_RX_Pos)                       </span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b"> 2229</a></span><span class="preprocessor">#define CAN_MSR_RX             CAN_MSR_RX_Msk                                  </span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab31d05fd93767905fa9bde4b5d6143d4"> 2232</a></span><span class="preprocessor">#define CAN_TSR_RQCP0_Pos      (0U)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d71df41ef791745448cbd0aaaad6e38"> 2233</a></span><span class="preprocessor">#define CAN_TSR_RQCP0_Msk      (0x1UL &lt;&lt; CAN_TSR_RQCP0_Pos)                    </span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52"> 2234</a></span><span class="preprocessor">#define CAN_TSR_RQCP0          CAN_TSR_RQCP0_Msk                               </span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83553d6d8a8baa6d29b9df2e97689281"> 2235</a></span><span class="preprocessor">#define CAN_TSR_TXOK0_Pos      (1U)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13bd0e217ec398f9ac7c605b03eaa566"> 2236</a></span><span class="preprocessor">#define CAN_TSR_TXOK0_Msk      (0x1UL &lt;&lt; CAN_TSR_TXOK0_Pos)                    </span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297"> 2237</a></span><span class="preprocessor">#define CAN_TSR_TXOK0          CAN_TSR_TXOK0_Msk                               </span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b96c96a75628fa3b50f792e68b2b27"> 2238</a></span><span class="preprocessor">#define CAN_TSR_ALST0_Pos      (2U)</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d2ee6ceab2eab0f30a108d406855c7e"> 2239</a></span><span class="preprocessor">#define CAN_TSR_ALST0_Msk      (0x1UL &lt;&lt; CAN_TSR_ALST0_Pos)                    </span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 2240</a></span><span class="preprocessor">#define CAN_TSR_ALST0          CAN_TSR_ALST0_Msk                               </span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52966440e5d87a89726c19d62645a27c"> 2241</a></span><span class="preprocessor">#define CAN_TSR_TERR0_Pos      (3U)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58999cde45dd10f2f351be5cc8ec1a8b"> 2242</a></span><span class="preprocessor">#define CAN_TSR_TERR0_Msk      (0x1UL &lt;&lt; CAN_TSR_TERR0_Pos)                    </span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 2243</a></span><span class="preprocessor">#define CAN_TSR_TERR0          CAN_TSR_TERR0_Msk                               </span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56679e8aea1650e19f2baf79b35be24f"> 2244</a></span><span class="preprocessor">#define CAN_TSR_ABRQ0_Pos      (7U)</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78f950ccfd5a5a906c03de00a311047"> 2245</a></span><span class="preprocessor">#define CAN_TSR_ABRQ0_Msk      (0x1UL &lt;&lt; CAN_TSR_ABRQ0_Pos)                    </span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 2246</a></span><span class="preprocessor">#define CAN_TSR_ABRQ0          CAN_TSR_ABRQ0_Msk                               </span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd31c6bc75f595b504cc521280752259"> 2247</a></span><span class="preprocessor">#define CAN_TSR_RQCP1_Pos      (8U)</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27fdee112d3e6e2b5f6bad6c9d95cb2b"> 2248</a></span><span class="preprocessor">#define CAN_TSR_RQCP1_Msk      (0x1UL &lt;&lt; CAN_TSR_RQCP1_Pos)                    </span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538"> 2249</a></span><span class="preprocessor">#define CAN_TSR_RQCP1          CAN_TSR_RQCP1_Msk                               </span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf7c2bb1371409780b6aa677d30505d"> 2250</a></span><span class="preprocessor">#define CAN_TSR_TXOK1_Pos      (9U)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d08d43b83ebfa8f93c1ac842ccb1e31"> 2251</a></span><span class="preprocessor">#define CAN_TSR_TXOK1_Msk      (0x1UL &lt;&lt; CAN_TSR_TXOK1_Pos)                    </span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151"> 2252</a></span><span class="preprocessor">#define CAN_TSR_TXOK1          CAN_TSR_TXOK1_Msk                               </span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3647d7d831be09723b38baaf9011fe0"> 2253</a></span><span class="preprocessor">#define CAN_TSR_ALST1_Pos      (10U)</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffcef1919cf06d2874bff8879d69c23"> 2254</a></span><span class="preprocessor">#define CAN_TSR_ALST1_Msk      (0x1UL &lt;&lt; CAN_TSR_ALST1_Pos)                    </span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529"> 2255</a></span><span class="preprocessor">#define CAN_TSR_ALST1          CAN_TSR_ALST1_Msk                               </span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c91415cb60af76367c9c03ddb9d1791"> 2256</a></span><span class="preprocessor">#define CAN_TSR_TERR1_Pos      (11U)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cd5d4653c34defa63b29c42292358dd"> 2257</a></span><span class="preprocessor">#define CAN_TSR_TERR1_Msk      (0x1UL &lt;&lt; CAN_TSR_TERR1_Pos)                    </span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6"> 2258</a></span><span class="preprocessor">#define CAN_TSR_TERR1          CAN_TSR_TERR1_Msk                               </span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2254de573340c2b341cecb12bb6ead4e"> 2259</a></span><span class="preprocessor">#define CAN_TSR_ABRQ1_Pos      (15U)</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca8d9c91c9b53a361a07cea552fe847"> 2260</a></span><span class="preprocessor">#define CAN_TSR_ABRQ1_Msk      (0x1UL &lt;&lt; CAN_TSR_ABRQ1_Pos)                    </span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 2261</a></span><span class="preprocessor">#define CAN_TSR_ABRQ1          CAN_TSR_ABRQ1_Msk                               </span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32ff69b06375749e0a00c17c010f1fe"> 2262</a></span><span class="preprocessor">#define CAN_TSR_RQCP2_Pos      (16U)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8137af39f29d789c1794527149da1e70"> 2263</a></span><span class="preprocessor">#define CAN_TSR_RQCP2_Msk      (0x1UL &lt;&lt; CAN_TSR_RQCP2_Pos)                    </span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 2264</a></span><span class="preprocessor">#define CAN_TSR_RQCP2          CAN_TSR_RQCP2_Msk                               </span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1c09375222011c0dba1bdb1cf56fd2"> 2265</a></span><span class="preprocessor">#define CAN_TSR_TXOK2_Pos      (17U)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab26c50058879d92619cbc4bef2e9d492"> 2266</a></span><span class="preprocessor">#define CAN_TSR_TXOK2_Msk      (0x1UL &lt;&lt; CAN_TSR_TXOK2_Pos)                    </span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e"> 2267</a></span><span class="preprocessor">#define CAN_TSR_TXOK2          CAN_TSR_TXOK2_Msk                               </span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga435fe7e72dd93d43d2a3f1bd89a89c44"> 2268</a></span><span class="preprocessor">#define CAN_TSR_ALST2_Pos      (18U)</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a24da79f81578dafc2126d5f731d4a"> 2269</a></span><span class="preprocessor">#define CAN_TSR_ALST2_Msk      (0x1UL &lt;&lt; CAN_TSR_ALST2_Pos)                    </span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff"> 2270</a></span><span class="preprocessor">#define CAN_TSR_ALST2          CAN_TSR_ALST2_Msk                               </span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99b204977a683ed30b391720352e3260"> 2271</a></span><span class="preprocessor">#define CAN_TSR_TERR2_Pos      (19U)</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1cf1551625e3972c4942983a394acc"> 2272</a></span><span class="preprocessor">#define CAN_TSR_TERR2_Msk      (0x1UL &lt;&lt; CAN_TSR_TERR2_Pos)                    </span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8"> 2273</a></span><span class="preprocessor">#define CAN_TSR_TERR2          CAN_TSR_TERR2_Msk                               </span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ad0f8e1da30d1f2b0c6713ae0cc2793"> 2274</a></span><span class="preprocessor">#define CAN_TSR_ABRQ2_Pos      (23U)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba8518081068f7375284a1e07873417"> 2275</a></span><span class="preprocessor">#define CAN_TSR_ABRQ2_Msk      (0x1UL &lt;&lt; CAN_TSR_ABRQ2_Pos)                    </span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 2276</a></span><span class="preprocessor">#define CAN_TSR_ABRQ2          CAN_TSR_ABRQ2_Msk                               </span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca63bcf7a21cf13d7fcd42d49ee2a59f"> 2277</a></span><span class="preprocessor">#define CAN_TSR_CODE_Pos       (24U)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f9f007576f8a12578052bdbd224681"> 2278</a></span><span class="preprocessor">#define CAN_TSR_CODE_Msk       (0x3UL &lt;&lt; CAN_TSR_CODE_Pos)                     </span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13"> 2279</a></span><span class="preprocessor">#define CAN_TSR_CODE           CAN_TSR_CODE_Msk                                </span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4348cbdeed004189582a35db2ff12d74"> 2281</a></span><span class="preprocessor">#define CAN_TSR_TME_Pos        (26U)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635aef2e8090ae256c1251a3a1736965"> 2282</a></span><span class="preprocessor">#define CAN_TSR_TME_Msk        (0x7UL &lt;&lt; CAN_TSR_TME_Pos)                      </span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05"> 2283</a></span><span class="preprocessor">#define CAN_TSR_TME            CAN_TSR_TME_Msk                                 </span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37b566e4628d2f032e393c1b86748f2c"> 2284</a></span><span class="preprocessor">#define CAN_TSR_TME0_Pos       (26U)</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440056199033e966155a795be606acdc"> 2285</a></span><span class="preprocessor">#define CAN_TSR_TME0_Msk       (0x1UL &lt;&lt; CAN_TSR_TME0_Pos)                     </span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0"> 2286</a></span><span class="preprocessor">#define CAN_TSR_TME0           CAN_TSR_TME0_Msk                                </span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad799e75ed3dad61e73e34781df0f87f2"> 2287</a></span><span class="preprocessor">#define CAN_TSR_TME1_Pos       (27U)</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39fa95bef47ce6b3631b924d25556454"> 2288</a></span><span class="preprocessor">#define CAN_TSR_TME1_Msk       (0x1UL &lt;&lt; CAN_TSR_TME1_Pos)                     </span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea"> 2289</a></span><span class="preprocessor">#define CAN_TSR_TME1           CAN_TSR_TME1_Msk                                </span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1884d523a48ffedf27bb137b34ac6c78"> 2290</a></span><span class="preprocessor">#define CAN_TSR_TME2_Pos       (28U)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4977ccde238489d3291b2fe91434c713"> 2291</a></span><span class="preprocessor">#define CAN_TSR_TME2_Msk       (0x1UL &lt;&lt; CAN_TSR_TME2_Pos)                     </span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21"> 2292</a></span><span class="preprocessor">#define CAN_TSR_TME2           CAN_TSR_TME2_Msk                                </span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702291f34c1368501b753d7af3d553fe"> 2294</a></span><span class="preprocessor">#define CAN_TSR_LOW_Pos        (29U)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd34530d99bc8ff61a5e6ce04caf7d67"> 2295</a></span><span class="preprocessor">#define CAN_TSR_LOW_Msk        (0x7UL &lt;&lt; CAN_TSR_LOW_Pos)                      </span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 2296</a></span><span class="preprocessor">#define CAN_TSR_LOW            CAN_TSR_LOW_Msk                                 </span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4490d8d7d5ccfdf3200cf4be7d6641"> 2297</a></span><span class="preprocessor">#define CAN_TSR_LOW0_Pos       (29U)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae04ec8ef32d4f5aa583628114cb54e"> 2298</a></span><span class="preprocessor">#define CAN_TSR_LOW0_Msk       (0x1UL &lt;&lt; CAN_TSR_LOW0_Pos)                     </span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 2299</a></span><span class="preprocessor">#define CAN_TSR_LOW0           CAN_TSR_LOW0_Msk                                </span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cb85fb2c45304df1a329b7d2320c511"> 2300</a></span><span class="preprocessor">#define CAN_TSR_LOW1_Pos       (30U)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5f0c70b09a3395c07d6b2287210b7d"> 2301</a></span><span class="preprocessor">#define CAN_TSR_LOW1_Msk       (0x1UL &lt;&lt; CAN_TSR_LOW1_Pos)                     </span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 2302</a></span><span class="preprocessor">#define CAN_TSR_LOW1           CAN_TSR_LOW1_Msk                                </span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa822557268b20255c2be98727a357202"> 2303</a></span><span class="preprocessor">#define CAN_TSR_LOW2_Pos       (31U)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987f19b94125300653186bb50bb43ca6"> 2304</a></span><span class="preprocessor">#define CAN_TSR_LOW2_Msk       (0x1UL &lt;&lt; CAN_TSR_LOW2_Pos)                     </span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f"> 2305</a></span><span class="preprocessor">#define CAN_TSR_LOW2           CAN_TSR_LOW2_Msk                                </span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab868d2c9f9b9e52d7d3b3e8227b8e862"> 2308</a></span><span class="preprocessor">#define CAN_RF0R_FMP0_Pos      (0U)</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74fc3f4e266805779daf7f69194bd97"> 2309</a></span><span class="preprocessor">#define CAN_RF0R_FMP0_Msk      (0x3UL &lt;&lt; CAN_RF0R_FMP0_Pos)                    </span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc"> 2310</a></span><span class="preprocessor">#define CAN_RF0R_FMP0          CAN_RF0R_FMP0_Msk                               </span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab168d7bfdd89ac5e7654804ff6c16d3"> 2311</a></span><span class="preprocessor">#define CAN_RF0R_FULL0_Pos     (3U)</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27305e8a2d6f381b6d0ff05d6d0c74ba"> 2312</a></span><span class="preprocessor">#define CAN_RF0R_FULL0_Msk     (0x1UL &lt;&lt; CAN_RF0R_FULL0_Pos)                   </span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70"> 2313</a></span><span class="preprocessor">#define CAN_RF0R_FULL0         CAN_RF0R_FULL0_Msk                              </span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0aad54077e9896ec6f7599d126e54e1"> 2314</a></span><span class="preprocessor">#define CAN_RF0R_FOVR0_Pos     (4U)</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0699f23293ca0bc417c7c1a343f53ba"> 2315</a></span><span class="preprocessor">#define CAN_RF0R_FOVR0_Msk     (0x1UL &lt;&lt; CAN_RF0R_FOVR0_Pos)                   </span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 2316</a></span><span class="preprocessor">#define CAN_RF0R_FOVR0         CAN_RF0R_FOVR0_Msk                              </span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae75e432559ee49ae55397f529f199ad0"> 2317</a></span><span class="preprocessor">#define CAN_RF0R_RFOM0_Pos     (5U)</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c768b2f6a6c8b8b434991528110467"> 2318</a></span><span class="preprocessor">#define CAN_RF0R_RFOM0_Msk     (0x1UL &lt;&lt; CAN_RF0R_RFOM0_Pos)                   </span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d"> 2319</a></span><span class="preprocessor">#define CAN_RF0R_RFOM0         CAN_RF0R_RFOM0_Msk                              </span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00fcf8bdc5087d5ff6d55c5206b346f3"> 2322</a></span><span class="preprocessor">#define CAN_RF1R_FMP1_Pos      (0U)</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b08002573d35c943f136ab6c667f363"> 2323</a></span><span class="preprocessor">#define CAN_RF1R_FMP1_Msk      (0x3UL &lt;&lt; CAN_RF1R_FMP1_Pos)                    </span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f"> 2324</a></span><span class="preprocessor">#define CAN_RF1R_FMP1          CAN_RF1R_FMP1_Msk                               </span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc6bab0544e01fcd1bcf0487139f729e"> 2325</a></span><span class="preprocessor">#define CAN_RF1R_FULL1_Pos     (3U)</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ac244ab1c525913bfcc3d03b9ab06f"> 2326</a></span><span class="preprocessor">#define CAN_RF1R_FULL1_Msk     (0x1UL &lt;&lt; CAN_RF1R_FULL1_Pos)                   </span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 2327</a></span><span class="preprocessor">#define CAN_RF1R_FULL1         CAN_RF1R_FULL1_Msk                              </span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9faad05fc13813a198405bb5f064fb05"> 2328</a></span><span class="preprocessor">#define CAN_RF1R_FOVR1_Pos     (4U)</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee8c5b572eb85447912dcbc62aac97c"> 2329</a></span><span class="preprocessor">#define CAN_RF1R_FOVR1_Msk     (0x1UL &lt;&lt; CAN_RF1R_FOVR1_Pos)                   </span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590"> 2330</a></span><span class="preprocessor">#define CAN_RF1R_FOVR1         CAN_RF1R_FOVR1_Msk                              </span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2e95cc6d93830acc8669871fff26939"> 2331</a></span><span class="preprocessor">#define CAN_RF1R_RFOM1_Pos     (5U)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec98a01deaf5464a0ba9052a028bf483"> 2332</a></span><span class="preprocessor">#define CAN_RF1R_RFOM1_Msk     (0x1UL &lt;&lt; CAN_RF1R_RFOM1_Pos)                   </span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab"> 2333</a></span><span class="preprocessor">#define CAN_RF1R_RFOM1         CAN_RF1R_RFOM1_Msk                              </span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8fc846d9892de7b30d31bdf6b54edb"> 2336</a></span><span class="preprocessor">#define CAN_IER_TMEIE_Pos      (0U)</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38696874c8fbbd05b6413ac11746d6b"> 2337</a></span><span class="preprocessor">#define CAN_IER_TMEIE_Msk      (0x1UL &lt;&lt; CAN_IER_TMEIE_Pos)                    </span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26"> 2338</a></span><span class="preprocessor">#define CAN_IER_TMEIE          CAN_IER_TMEIE_Msk                               </span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3325defd7e318b63baa1f78b50394280"> 2339</a></span><span class="preprocessor">#define CAN_IER_FMPIE0_Pos     (1U)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6885c5945dc4db64d46aa83bd8367e83"> 2340</a></span><span class="preprocessor">#define CAN_IER_FMPIE0_Msk     (0x1UL &lt;&lt; CAN_IER_FMPIE0_Pos)                   </span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 2341</a></span><span class="preprocessor">#define CAN_IER_FMPIE0         CAN_IER_FMPIE0_Msk                              </span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga411ce03315531b3f90698b7e9224b93a"> 2342</a></span><span class="preprocessor">#define CAN_IER_FFIE0_Pos      (2U)</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8885a2f34117d17dfb78fb78fb18b7a7"> 2343</a></span><span class="preprocessor">#define CAN_IER_FFIE0_Msk      (0x1UL &lt;&lt; CAN_IER_FFIE0_Pos)                    </span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 2344</a></span><span class="preprocessor">#define CAN_IER_FFIE0          CAN_IER_FFIE0_Msk                               </span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7cded06b69c3ab261928a1b48ece5f9"> 2345</a></span><span class="preprocessor">#define CAN_IER_FOVIE0_Pos     (3U)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859520258dfc8c61eca8da04ff180f9"> 2346</a></span><span class="preprocessor">#define CAN_IER_FOVIE0_Msk     (0x1UL &lt;&lt; CAN_IER_FOVIE0_Pos)                   </span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679"> 2347</a></span><span class="preprocessor">#define CAN_IER_FOVIE0         CAN_IER_FOVIE0_Msk                              </span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b904e14bd25a2d2e155364c2ebb5c7e"> 2348</a></span><span class="preprocessor">#define CAN_IER_FMPIE1_Pos     (4U)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66a68cb8bc52e699f9d83673515c3b9"> 2349</a></span><span class="preprocessor">#define CAN_IER_FMPIE1_Msk     (0x1UL &lt;&lt; CAN_IER_FMPIE1_Pos)                   </span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 2350</a></span><span class="preprocessor">#define CAN_IER_FMPIE1         CAN_IER_FMPIE1_Msk                              </span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0c5e16c335ad2459a1726d123b8f720"> 2351</a></span><span class="preprocessor">#define CAN_IER_FFIE1_Pos      (5U)</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20cba05b98222a9ce8bf5b5804c78ead"> 2352</a></span><span class="preprocessor">#define CAN_IER_FFIE1_Msk      (0x1UL &lt;&lt; CAN_IER_FFIE1_Pos)                    </span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 2353</a></span><span class="preprocessor">#define CAN_IER_FFIE1          CAN_IER_FFIE1_Msk                               </span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga210db948ed64aa24bc8176041966f934"> 2354</a></span><span class="preprocessor">#define CAN_IER_FOVIE1_Pos     (6U)</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0256723529d4c2adf64c0f5b6da56e7a"> 2355</a></span><span class="preprocessor">#define CAN_IER_FOVIE1_Msk     (0x1UL &lt;&lt; CAN_IER_FOVIE1_Pos)                   </span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 2356</a></span><span class="preprocessor">#define CAN_IER_FOVIE1         CAN_IER_FOVIE1_Msk                              </span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed2cabb36a1f1b250a8d344896b1c9c"> 2357</a></span><span class="preprocessor">#define CAN_IER_EWGIE_Pos      (8U)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac15046ca7a384201773a9dfeb03deabc"> 2358</a></span><span class="preprocessor">#define CAN_IER_EWGIE_Msk      (0x1UL &lt;&lt; CAN_IER_EWGIE_Pos)                    </span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3"> 2359</a></span><span class="preprocessor">#define CAN_IER_EWGIE          CAN_IER_EWGIE_Msk                               </span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f52eb0782253e0623c7bdd27823743"> 2360</a></span><span class="preprocessor">#define CAN_IER_EPVIE_Pos      (9U)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababf833052c2a6ffbd6ce2aa5960a61b"> 2361</a></span><span class="preprocessor">#define CAN_IER_EPVIE_Msk      (0x1UL &lt;&lt; CAN_IER_EPVIE_Pos)                    </span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b"> 2362</a></span><span class="preprocessor">#define CAN_IER_EPVIE          CAN_IER_EPVIE_Msk                               </span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa110152ba07d311efc4c513a0e39eb4"> 2363</a></span><span class="preprocessor">#define CAN_IER_BOFIE_Pos      (10U)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748f02d794157dc9684f6c15096d4e75"> 2364</a></span><span class="preprocessor">#define CAN_IER_BOFIE_Msk      (0x1UL &lt;&lt; CAN_IER_BOFIE_Pos)                    </span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef"> 2365</a></span><span class="preprocessor">#define CAN_IER_BOFIE          CAN_IER_BOFIE_Msk                               </span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccd7e2e333c2dae013674b5bac0ecbc"> 2366</a></span><span class="preprocessor">#define CAN_IER_LECIE_Pos      (11U)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f61a3f7ef21600969ef0c936e255c"> 2367</a></span><span class="preprocessor">#define CAN_IER_LECIE_Msk      (0x1UL &lt;&lt; CAN_IER_LECIE_Pos)                    </span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39"> 2368</a></span><span class="preprocessor">#define CAN_IER_LECIE          CAN_IER_LECIE_Msk                               </span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a98a5d7ea27cfd207b83364fb3b8e2"> 2369</a></span><span class="preprocessor">#define CAN_IER_ERRIE_Pos      (15U)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3df7133242e3ff1636bb946649faa8d0"> 2370</a></span><span class="preprocessor">#define CAN_IER_ERRIE_Msk      (0x1UL &lt;&lt; CAN_IER_ERRIE_Pos)                    </span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a"> 2371</a></span><span class="preprocessor">#define CAN_IER_ERRIE          CAN_IER_ERRIE_Msk                               </span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf233f7c7c686ed81c4bc295143eb3a4b"> 2372</a></span><span class="preprocessor">#define CAN_IER_WKUIE_Pos      (16U)</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga181d122c65769851c2cc82f4bd764d80"> 2373</a></span><span class="preprocessor">#define CAN_IER_WKUIE_Msk      (0x1UL &lt;&lt; CAN_IER_WKUIE_Pos)                    </span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e"> 2374</a></span><span class="preprocessor">#define CAN_IER_WKUIE          CAN_IER_WKUIE_Msk                               </span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7b49f18204d00911b39f940b63e0f3"> 2375</a></span><span class="preprocessor">#define CAN_IER_SLKIE_Pos      (17U)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34b93be0df4cfdaad8dbb99f4fa1bc7"> 2376</a></span><span class="preprocessor">#define CAN_IER_SLKIE_Msk      (0x1UL &lt;&lt; CAN_IER_SLKIE_Pos)                    </span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812"> 2377</a></span><span class="preprocessor">#define CAN_IER_SLKIE          CAN_IER_SLKIE_Msk                               </span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecadeaf7d9cadf19529cab6314ccc5e6"> 2380</a></span><span class="preprocessor">#define CAN_ESR_EWGF_Pos       (0U)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace0e3b331bea3a3f35a3bdf88a40b86"> 2381</a></span><span class="preprocessor">#define CAN_ESR_EWGF_Msk       (0x1UL &lt;&lt; CAN_ESR_EWGF_Pos)                     </span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 2382</a></span><span class="preprocessor">#define CAN_ESR_EWGF           CAN_ESR_EWGF_Msk                                </span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c53494946cb6ee312e947da2e4329b6"> 2383</a></span><span class="preprocessor">#define CAN_ESR_EPVF_Pos       (1U)</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80e2d629b9aaf329dee50e9e4ee4a3e"> 2384</a></span><span class="preprocessor">#define CAN_ESR_EPVF_Msk       (0x1UL &lt;&lt; CAN_ESR_EPVF_Pos)                     </span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0"> 2385</a></span><span class="preprocessor">#define CAN_ESR_EPVF           CAN_ESR_EPVF_Msk                                </span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe022d4e68fb0eca8278904fcfe3c783"> 2386</a></span><span class="preprocessor">#define CAN_ESR_BOFF_Pos       (2U)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6607245f6b97f83691b9f9d9a3cf592"> 2387</a></span><span class="preprocessor">#define CAN_ESR_BOFF_Msk       (0x1UL &lt;&lt; CAN_ESR_BOFF_Pos)                     </span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225"> 2388</a></span><span class="preprocessor">#define CAN_ESR_BOFF           CAN_ESR_BOFF_Msk                                </span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2dfedaf48ce2f4787afd43cad691bf"> 2390</a></span><span class="preprocessor">#define CAN_ESR_LEC_Pos        (4U)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad88ad0a905fbbe60fa2900f2cec42f5c"> 2391</a></span><span class="preprocessor">#define CAN_ESR_LEC_Msk        (0x7UL &lt;&lt; CAN_ESR_LEC_Pos)                      </span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e"> 2392</a></span><span class="preprocessor">#define CAN_ESR_LEC            CAN_ESR_LEC_Msk                                 </span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7"> 2393</a></span><span class="preprocessor">#define CAN_ESR_LEC_0          (0x1UL &lt;&lt; CAN_ESR_LEC_Pos)                      </span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4"> 2394</a></span><span class="preprocessor">#define CAN_ESR_LEC_1          (0x2UL &lt;&lt; CAN_ESR_LEC_Pos)                      </span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c"> 2395</a></span><span class="preprocessor">#define CAN_ESR_LEC_2          (0x4UL &lt;&lt; CAN_ESR_LEC_Pos)                      </span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11fde56e8a41fc98f69d84636121a361"> 2397</a></span><span class="preprocessor">#define CAN_ESR_TEC_Pos        (16U)</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c7759712292904bf0d15c2d968bbad"> 2398</a></span><span class="preprocessor">#define CAN_ESR_TEC_Msk        (0xFFUL &lt;&lt; CAN_ESR_TEC_Pos)                     </span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d"> 2399</a></span><span class="preprocessor">#define CAN_ESR_TEC            CAN_ESR_TEC_Msk                                 </span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804f28bce21721cd4e9fcabf772f0f9d"> 2400</a></span><span class="preprocessor">#define CAN_ESR_REC_Pos        (24U)</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0143dc7eea1099168ef7fef24192949e"> 2401</a></span><span class="preprocessor">#define CAN_ESR_REC_Msk        (0xFFUL &lt;&lt; CAN_ESR_REC_Pos)                     </span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9"> 2402</a></span><span class="preprocessor">#define CAN_ESR_REC            CAN_ESR_REC_Msk                                 </span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3a0f2dc6767c5297f2f3475fdea8bef"> 2405</a></span><span class="preprocessor">#define CAN_BTR_BRP_Pos        (0U)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad530ac34faa377b770d56624f009934d"> 2406</a></span><span class="preprocessor">#define CAN_BTR_BRP_Msk        (0x3FFUL &lt;&lt; CAN_BTR_BRP_Pos)                    </span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02"> 2407</a></span><span class="preprocessor">#define CAN_BTR_BRP            CAN_BTR_BRP_Msk                                 </span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00e3a010662ce93bd9e67f340bd2646"> 2408</a></span><span class="preprocessor">#define CAN_BTR_TS1_Pos        (16U)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97266c03c918c7ff4a0d90b9f80b4f2"> 2409</a></span><span class="preprocessor">#define CAN_BTR_TS1_Msk        (0xFUL &lt;&lt; CAN_BTR_TS1_Pos)                      </span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 2410</a></span><span class="preprocessor">#define CAN_BTR_TS1            CAN_BTR_TS1_Msk                                 </span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164ffd2240a76982894ce41143a12d82"> 2411</a></span><span class="preprocessor">#define CAN_BTR_TS1_0          (0x1UL &lt;&lt; CAN_BTR_TS1_Pos)                      </span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4365204ebb29eb5595027a4ee9c5f0d"> 2412</a></span><span class="preprocessor">#define CAN_BTR_TS1_1          (0x2UL &lt;&lt; CAN_BTR_TS1_Pos)                      </span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43dc43f11ee173cf07f77aa6e41f1275"> 2413</a></span><span class="preprocessor">#define CAN_BTR_TS1_2          (0x4UL &lt;&lt; CAN_BTR_TS1_Pos)                      </span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a5cd639329fe3eef8cde846247a4be9"> 2414</a></span><span class="preprocessor">#define CAN_BTR_TS1_3          (0x8UL &lt;&lt; CAN_BTR_TS1_Pos)                      </span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80e236530969bf1f520e8e0dd7b7e79"> 2415</a></span><span class="preprocessor">#define CAN_BTR_TS2_Pos        (20U)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7c657a3c97363915a9d739defa0f516"> 2416</a></span><span class="preprocessor">#define CAN_BTR_TS2_Msk        (0x7UL &lt;&lt; CAN_BTR_TS2_Pos)                      </span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 2417</a></span><span class="preprocessor">#define CAN_BTR_TS2            CAN_BTR_TS2_Msk                                 </span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee307fe50e8d3cfdc9513da803808880"> 2418</a></span><span class="preprocessor">#define CAN_BTR_TS2_0          (0x1UL &lt;&lt; CAN_BTR_TS2_Pos)                      </span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33265730e1d25198d9fb4347bdce8019"> 2419</a></span><span class="preprocessor">#define CAN_BTR_TS2_1          (0x2UL &lt;&lt; CAN_BTR_TS2_Pos)                      </span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4720d91283fc1fc74c1f0baaa8a3da"> 2420</a></span><span class="preprocessor">#define CAN_BTR_TS2_2          (0x4UL &lt;&lt; CAN_BTR_TS2_Pos)                      </span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc4270d185b17bd0ce09ebb14c30121"> 2421</a></span><span class="preprocessor">#define CAN_BTR_SJW_Pos        (24U)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf7f2fb84354e7e4756bdc25569d6cc"> 2422</a></span><span class="preprocessor">#define CAN_BTR_SJW_Msk        (0x3UL &lt;&lt; CAN_BTR_SJW_Pos)                      </span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 2423</a></span><span class="preprocessor">#define CAN_BTR_SJW            CAN_BTR_SJW_Msk                                 </span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae9e8258ef5c241733f6d58eb2a4e4"> 2424</a></span><span class="preprocessor">#define CAN_BTR_SJW_0          (0x1UL &lt;&lt; CAN_BTR_SJW_Pos)                      </span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8178f0abe0f854f4503ded1ad1adb531"> 2425</a></span><span class="preprocessor">#define CAN_BTR_SJW_1          (0x2UL &lt;&lt; CAN_BTR_SJW_Pos)                      </span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d6dac3caae5bf3f69716d7417e920d7"> 2426</a></span><span class="preprocessor">#define CAN_BTR_LBKM_Pos       (30U)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa32a82ff55c8008f4c0a1e16c0492d6c"> 2427</a></span><span class="preprocessor">#define CAN_BTR_LBKM_Msk       (0x1UL &lt;&lt; CAN_BTR_LBKM_Pos)                     </span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 2428</a></span><span class="preprocessor">#define CAN_BTR_LBKM           CAN_BTR_LBKM_Msk                                </span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac19407ed54b60ae709840db37855a0a4"> 2429</a></span><span class="preprocessor">#define CAN_BTR_SILM_Pos       (31U)</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a7f4e5e22b9959994c790ac9c7f03d3"> 2430</a></span><span class="preprocessor">#define CAN_BTR_SILM_Msk       (0x1UL &lt;&lt; CAN_BTR_SILM_Pos)                     </span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="preprocessor">#define CAN_BTR_SILM           CAN_BTR_SILM_Msk                                </span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255ce6dd558937c9b33efa43d01b7029"> 2435</a></span><span class="preprocessor">#define CAN_TI0R_TXRQ_Pos      (0U)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53cf2d76df5b85e7363ca6fb45e71c4a"> 2436</a></span><span class="preprocessor">#define CAN_TI0R_TXRQ_Msk      (0x1UL &lt;&lt; CAN_TI0R_TXRQ_Pos)                    </span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 2437</a></span><span class="preprocessor">#define CAN_TI0R_TXRQ          CAN_TI0R_TXRQ_Msk                               </span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98b5217c83959ca007cb09ba59f1c182"> 2438</a></span><span class="preprocessor">#define CAN_TI0R_RTR_Pos       (1U)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab713759c47fadc25119dd265c413f771"> 2439</a></span><span class="preprocessor">#define CAN_TI0R_RTR_Msk       (0x1UL &lt;&lt; CAN_TI0R_RTR_Pos)                     </span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 2440</a></span><span class="preprocessor">#define CAN_TI0R_RTR           CAN_TI0R_RTR_Msk                                </span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10b3ea5dc6c4d2f6d3925debfc2ba267"> 2441</a></span><span class="preprocessor">#define CAN_TI0R_IDE_Pos       (2U)</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga080d97de6d25618d06b2d0a453c692b6"> 2442</a></span><span class="preprocessor">#define CAN_TI0R_IDE_Msk       (0x1UL &lt;&lt; CAN_TI0R_IDE_Pos)                     </span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b"> 2443</a></span><span class="preprocessor">#define CAN_TI0R_IDE           CAN_TI0R_IDE_Msk                                </span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4e738c64e396face3bbc9c5011e6b0e"> 2444</a></span><span class="preprocessor">#define CAN_TI0R_EXID_Pos      (3U)</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2138165e39efac11d31381e1d7c72bfa"> 2445</a></span><span class="preprocessor">#define CAN_TI0R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_TI0R_EXID_Pos)                </span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5"> 2446</a></span><span class="preprocessor">#define CAN_TI0R_EXID          CAN_TI0R_EXID_Msk                               </span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e827ddbaa36f5651329cc61375221f"> 2447</a></span><span class="preprocessor">#define CAN_TI0R_STID_Pos      (21U)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b180d9e1ecf00b104d18670496a8db"> 2448</a></span><span class="preprocessor">#define CAN_TI0R_STID_Msk      (0x7FFUL &lt;&lt; CAN_TI0R_STID_Pos)                  </span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717"> 2449</a></span><span class="preprocessor">#define CAN_TI0R_STID          CAN_TI0R_STID_Msk                               </span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba7824b92498610f685f712c1075702"> 2452</a></span><span class="preprocessor">#define CAN_TDT0R_DLC_Pos      (0U)</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06a3a47edaaf175482a18feccbce3a61"> 2453</a></span><span class="preprocessor">#define CAN_TDT0R_DLC_Msk      (0xFUL &lt;&lt; CAN_TDT0R_DLC_Pos)                    </span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2"> 2454</a></span><span class="preprocessor">#define CAN_TDT0R_DLC          CAN_TDT0R_DLC_Msk                               </span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac770efaeca5e93c9dbde1fa508ab79aa"> 2455</a></span><span class="preprocessor">#define CAN_TDT0R_TGT_Pos      (8U)</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394785c0a3d16b48d7bbcc524d2821a3"> 2456</a></span><span class="preprocessor">#define CAN_TDT0R_TGT_Msk      (0x1UL &lt;&lt; CAN_TDT0R_TGT_Pos)                    </span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906"> 2457</a></span><span class="preprocessor">#define CAN_TDT0R_TGT          CAN_TDT0R_TGT_Msk                               </span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ffd9f8d93bb7f96dfc8f2b202986ec5"> 2458</a></span><span class="preprocessor">#define CAN_TDT0R_TIME_Pos     (16U)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544adf091e79aa36d9d7a6e47bafcb41"> 2459</a></span><span class="preprocessor">#define CAN_TDT0R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_TDT0R_TIME_Pos)                </span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a"> 2460</a></span><span class="preprocessor">#define CAN_TDT0R_TIME         CAN_TDT0R_TIME_Msk                              </span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2dfd1e20e5283d40302140066d527d3"> 2463</a></span><span class="preprocessor">#define CAN_TDL0R_DATA0_Pos    (0U)</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21c0f147ab22439d7677e400651302c4"> 2464</a></span><span class="preprocessor">#define CAN_TDL0R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_TDL0R_DATA0_Pos)                 </span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e"> 2465</a></span><span class="preprocessor">#define CAN_TDL0R_DATA0        CAN_TDL0R_DATA0_Msk                             </span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ebdc896d4816e5d5eee1c1700c7fb25"> 2466</a></span><span class="preprocessor">#define CAN_TDL0R_DATA1_Pos    (8U)</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03b879d3e573023038e211ea211ae9f"> 2467</a></span><span class="preprocessor">#define CAN_TDL0R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_TDL0R_DATA1_Pos)                 </span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830"> 2468</a></span><span class="preprocessor">#define CAN_TDL0R_DATA1        CAN_TDL0R_DATA1_Msk                             </span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46a5808e83c8ce1c6c2da8c3ee2898d"> 2469</a></span><span class="preprocessor">#define CAN_TDL0R_DATA2_Pos    (16U)</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcc788dc5db08c074c7026e60d3af7cb"> 2470</a></span><span class="preprocessor">#define CAN_TDL0R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_TDL0R_DATA2_Pos)                 </span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68"> 2471</a></span><span class="preprocessor">#define CAN_TDL0R_DATA2        CAN_TDL0R_DATA2_Msk                             </span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66d8189fd904326f4be09972047fda59"> 2472</a></span><span class="preprocessor">#define CAN_TDL0R_DATA3_Pos    (24U)</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c6f20d550a56c15fe265a75105255"> 2473</a></span><span class="preprocessor">#define CAN_TDL0R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_TDL0R_DATA3_Pos)                 </span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752"> 2474</a></span><span class="preprocessor">#define CAN_TDL0R_DATA3        CAN_TDL0R_DATA3_Msk                             </span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67239c62f07e5a4d0f348f9595d4fb0e"> 2477</a></span><span class="preprocessor">#define CAN_TDH0R_DATA4_Pos    (0U)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2389e6393c4c90eac09ecadd67e77203"> 2478</a></span><span class="preprocessor">#define CAN_TDH0R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_TDH0R_DATA4_Pos)                 </span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982"> 2479</a></span><span class="preprocessor">#define CAN_TDH0R_DATA4        CAN_TDH0R_DATA4_Msk                             </span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac19fa11ce4c6d4c00690d453a3b42354"> 2480</a></span><span class="preprocessor">#define CAN_TDH0R_DATA5_Pos    (8U)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeaa64cd95a54957ee402f9edbd62411"> 2481</a></span><span class="preprocessor">#define CAN_TDH0R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_TDH0R_DATA5_Pos)                 </span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 2482</a></span><span class="preprocessor">#define CAN_TDH0R_DATA5        CAN_TDH0R_DATA5_Msk                             </span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b1609d2ed4f6b59e9b175e022123b5"> 2483</a></span><span class="preprocessor">#define CAN_TDH0R_DATA6_Pos    (16U)</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80deb2e84b16aa300ba4b6dad03ced70"> 2484</a></span><span class="preprocessor">#define CAN_TDH0R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_TDH0R_DATA6_Pos)                 </span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02"> 2485</a></span><span class="preprocessor">#define CAN_TDH0R_DATA6        CAN_TDH0R_DATA6_Msk                             </span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed76c2a3e8d2946eeed952bb2ff20e94"> 2486</a></span><span class="preprocessor">#define CAN_TDH0R_DATA7_Pos    (24U)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad14d21df0b2b694450b769b900c1161e"> 2487</a></span><span class="preprocessor">#define CAN_TDH0R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_TDH0R_DATA7_Pos)                 </span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c"> 2488</a></span><span class="preprocessor">#define CAN_TDH0R_DATA7        CAN_TDH0R_DATA7_Msk                             </span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab1e199d262fd92f1702125a8e8f5b49"> 2491</a></span><span class="preprocessor">#define CAN_TI1R_TXRQ_Pos      (0U)</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f8f9283cb55ff6427db96afb6ad799"> 2492</a></span><span class="preprocessor">#define CAN_TI1R_TXRQ_Msk      (0x1UL &lt;&lt; CAN_TI1R_TXRQ_Pos)                    </span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee"> 2493</a></span><span class="preprocessor">#define CAN_TI1R_TXRQ          CAN_TI1R_TXRQ_Msk                               </span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35a4cc56a2487c645c3b318bfba5e8ca"> 2494</a></span><span class="preprocessor">#define CAN_TI1R_RTR_Pos       (1U)</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f27bd0f65fe4d7afe69a92c28bef94e"> 2495</a></span><span class="preprocessor">#define CAN_TI1R_RTR_Msk       (0x1UL &lt;&lt; CAN_TI1R_RTR_Pos)                     </span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b"> 2496</a></span><span class="preprocessor">#define CAN_TI1R_RTR           CAN_TI1R_RTR_Msk                                </span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga176b1ffea4ad6af7a07044e30d9a210e"> 2497</a></span><span class="preprocessor">#define CAN_TI1R_IDE_Pos       (2U)</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20f905ac8ef34db338cd9b9e94ea7216"> 2498</a></span><span class="preprocessor">#define CAN_TI1R_IDE_Msk       (0x1UL &lt;&lt; CAN_TI1R_IDE_Pos)                     </span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 2499</a></span><span class="preprocessor">#define CAN_TI1R_IDE           CAN_TI1R_IDE_Msk                                </span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab927997e1cb30013ce0c58a974a1ea55"> 2500</a></span><span class="preprocessor">#define CAN_TI1R_EXID_Pos      (3U)</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba8b24afd72b47c403129c09a6f295f"> 2501</a></span><span class="preprocessor">#define CAN_TI1R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_TI1R_EXID_Pos)                </span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 2502</a></span><span class="preprocessor">#define CAN_TI1R_EXID          CAN_TI1R_EXID_Msk                               </span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5e1691eb28536f2773609a195e4cbf"> 2503</a></span><span class="preprocessor">#define CAN_TI1R_STID_Pos      (21U)</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb9bb620f8051f9059d78eb2fd09cd9"> 2504</a></span><span class="preprocessor">#define CAN_TI1R_STID_Msk      (0x7FFUL &lt;&lt; CAN_TI1R_STID_Pos)                  </span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd"> 2505</a></span><span class="preprocessor">#define CAN_TI1R_STID          CAN_TI1R_STID_Msk                               </span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b088fcd5a224ff04b87ca90fe4ad93a"> 2508</a></span><span class="preprocessor">#define CAN_TDT1R_DLC_Pos      (0U)</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78cb2a08e7abfd8105acee53c2fe6957"> 2509</a></span><span class="preprocessor">#define CAN_TDT1R_DLC_Msk      (0xFUL &lt;&lt; CAN_TDT1R_DLC_Pos)                    </span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 2510</a></span><span class="preprocessor">#define CAN_TDT1R_DLC          CAN_TDT1R_DLC_Msk                               </span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17aa4d8323302bc493c93d38be34b60"> 2511</a></span><span class="preprocessor">#define CAN_TDT1R_TGT_Pos      (8U)</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36274682f7c568c18db742816468f08d"> 2512</a></span><span class="preprocessor">#define CAN_TDT1R_TGT_Msk      (0x1UL &lt;&lt; CAN_TDT1R_TGT_Pos)                    </span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b"> 2513</a></span><span class="preprocessor">#define CAN_TDT1R_TGT          CAN_TDT1R_TGT_Msk                               </span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37df5b75c3aedc37c37f308d32b178b6"> 2514</a></span><span class="preprocessor">#define CAN_TDT1R_TIME_Pos     (16U)</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a341aceed7cefa4f144685b047b5aa"> 2515</a></span><span class="preprocessor">#define CAN_TDT1R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_TDT1R_TIME_Pos)                </span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910"> 2516</a></span><span class="preprocessor">#define CAN_TDT1R_TIME         CAN_TDT1R_TIME_Msk                              </span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span><span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a9794992e11c29ba12088b41a9215cd"> 2519</a></span><span class="preprocessor">#define CAN_TDL1R_DATA0_Pos    (0U)</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16520ea88ace96a458b0818d3e4d5cf2"> 2520</a></span><span class="preprocessor">#define CAN_TDL1R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_TDL1R_DATA0_Pos)                 </span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105"> 2521</a></span><span class="preprocessor">#define CAN_TDL1R_DATA0        CAN_TDL1R_DATA0_Msk                             </span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15870798808b9bf8e3b389d99f8205bd"> 2522</a></span><span class="preprocessor">#define CAN_TDL1R_DATA1_Pos    (8U)</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d121d05d7faac3231ab8b0cc3fd4e2"> 2523</a></span><span class="preprocessor">#define CAN_TDL1R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_TDL1R_DATA1_Pos)                 </span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab"> 2524</a></span><span class="preprocessor">#define CAN_TDL1R_DATA1        CAN_TDL1R_DATA1_Msk                             </span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga822b0dd09688ddb0241506b3657d3e76"> 2525</a></span><span class="preprocessor">#define CAN_TDL1R_DATA2_Pos    (16U)</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06359cf64606bd479a4a5e074c5e70ac"> 2526</a></span><span class="preprocessor">#define CAN_TDL1R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_TDL1R_DATA2_Pos)                 </span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c"> 2527</a></span><span class="preprocessor">#define CAN_TDL1R_DATA2        CAN_TDL1R_DATA2_Msk                             </span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26002007d5645d59e1de29fecb91c906"> 2528</a></span><span class="preprocessor">#define CAN_TDL1R_DATA3_Pos    (24U)</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d98be9066ebe1cf701052043be89bc"> 2529</a></span><span class="preprocessor">#define CAN_TDL1R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_TDL1R_DATA3_Pos)                 </span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4"> 2530</a></span><span class="preprocessor">#define CAN_TDL1R_DATA3        CAN_TDL1R_DATA3_Msk                             </span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4acd3f2aaf9f8a62bc486733feb4fba8"> 2533</a></span><span class="preprocessor">#define CAN_TDH1R_DATA4_Pos    (0U)</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44d94c7419786e7bba7ec0a1b35395cb"> 2534</a></span><span class="preprocessor">#define CAN_TDH1R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_TDH1R_DATA4_Pos)                 </span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90"> 2535</a></span><span class="preprocessor">#define CAN_TDH1R_DATA4        CAN_TDH1R_DATA4_Msk                             </span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2050d91710f0b977d984e164067f9f"> 2536</a></span><span class="preprocessor">#define CAN_TDH1R_DATA5_Pos    (8U)</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa946d8a10e5f952a5c4eda78228042af"> 2537</a></span><span class="preprocessor">#define CAN_TDH1R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_TDH1R_DATA5_Pos)                 </span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16"> 2538</a></span><span class="preprocessor">#define CAN_TDH1R_DATA5        CAN_TDH1R_DATA5_Msk                             </span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3a0e5d886a7db9accd6e2d1316174f"> 2539</a></span><span class="preprocessor">#define CAN_TDH1R_DATA6_Pos    (16U)</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0a58abbdfa5e21213dbc2f82935250"> 2540</a></span><span class="preprocessor">#define CAN_TDH1R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_TDH1R_DATA6_Pos)                 </span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128"> 2541</a></span><span class="preprocessor">#define CAN_TDH1R_DATA6        CAN_TDH1R_DATA6_Msk                             </span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae01db20e595c85191c3abd91a1f74717"> 2542</a></span><span class="preprocessor">#define CAN_TDH1R_DATA7_Pos    (24U)</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625d5b8e464b8dfc789e4191f55444cf"> 2543</a></span><span class="preprocessor">#define CAN_TDH1R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_TDH1R_DATA7_Pos)                 </span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817"> 2544</a></span><span class="preprocessor">#define CAN_TDH1R_DATA7        CAN_TDH1R_DATA7_Msk                             </span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span><span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fa18e2cbbb88117b1b6272c0c1ffea4"> 2547</a></span><span class="preprocessor">#define CAN_TI2R_TXRQ_Pos      (0U)</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f8681c59cc25db5a1089ecfc20a2ce"> 2548</a></span><span class="preprocessor">#define CAN_TI2R_TXRQ_Msk      (0x1UL &lt;&lt; CAN_TI2R_TXRQ_Pos)                    </span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f"> 2549</a></span><span class="preprocessor">#define CAN_TI2R_TXRQ          CAN_TI2R_TXRQ_Msk                               </span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac8d95e007f7ca50f787eac4e08aa1e"> 2550</a></span><span class="preprocessor">#define CAN_TI2R_RTR_Pos       (1U)</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe417e434f32c25426c52b68fb763c9f"> 2551</a></span><span class="preprocessor">#define CAN_TI2R_RTR_Msk       (0x1UL &lt;&lt; CAN_TI2R_RTR_Pos)                     </span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d"> 2552</a></span><span class="preprocessor">#define CAN_TI2R_RTR           CAN_TI2R_RTR_Msk                                </span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade77331f4ecfa76912b1a1b439583b61"> 2553</a></span><span class="preprocessor">#define CAN_TI2R_IDE_Pos       (2U)</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5048adf1f603ea5d5170f3f9bcb92b4"> 2554</a></span><span class="preprocessor">#define CAN_TI2R_IDE_Msk       (0x1UL &lt;&lt; CAN_TI2R_IDE_Pos)                     </span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78"> 2555</a></span><span class="preprocessor">#define CAN_TI2R_IDE           CAN_TI2R_IDE_Msk                                </span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd2af643048de0df22426f9066d19223"> 2556</a></span><span class="preprocessor">#define CAN_TI2R_EXID_Pos      (3U)</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade10da0694545f61f922cc3679f719d1"> 2557</a></span><span class="preprocessor">#define CAN_TI2R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_TI2R_EXID_Pos)                </span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 2558</a></span><span class="preprocessor">#define CAN_TI2R_EXID          CAN_TI2R_EXID_Msk                               </span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa5a1ec336dd0151f1027aa25379708"> 2559</a></span><span class="preprocessor">#define CAN_TI2R_STID_Pos      (21U)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78165cdc898ec9184cf14df3d1940a46"> 2560</a></span><span class="preprocessor">#define CAN_TI2R_STID_Msk      (0x7FFUL &lt;&lt; CAN_TI2R_STID_Pos)                  </span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a"> 2561</a></span><span class="preprocessor">#define CAN_TI2R_STID          CAN_TI2R_STID_Msk                               </span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45143135ab0f9c01d85cca11d7949b26"> 2564</a></span><span class="preprocessor">#define CAN_TDT2R_DLC_Pos      (0U)</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e75710f89ae715962fd2e2c5465edb"> 2565</a></span><span class="preprocessor">#define CAN_TDT2R_DLC_Msk      (0xFUL &lt;&lt; CAN_TDT2R_DLC_Pos)                    </span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5"> 2566</a></span><span class="preprocessor">#define CAN_TDT2R_DLC          CAN_TDT2R_DLC_Msk                               </span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9e5a3e9a2526007920e8a255b7e1c3a"> 2567</a></span><span class="preprocessor">#define CAN_TDT2R_TGT_Pos      (8U)</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01d388232664bf958d0396c19e39c815"> 2568</a></span><span class="preprocessor">#define CAN_TDT2R_TGT_Msk      (0x1UL &lt;&lt; CAN_TDT2R_TGT_Pos)                    </span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e"> 2569</a></span><span class="preprocessor">#define CAN_TDT2R_TGT          CAN_TDT2R_TGT_Msk                               </span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceba646b9f79f648862f0ec8cf1e6a85"> 2570</a></span><span class="preprocessor">#define CAN_TDT2R_TIME_Pos     (16U)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9585327a9b756069b9a3ee0727e35f19"> 2571</a></span><span class="preprocessor">#define CAN_TDT2R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_TDT2R_TIME_Pos)                </span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa"> 2572</a></span><span class="preprocessor">#define CAN_TDT2R_TIME         CAN_TDT2R_TIME_Msk                              </span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9d0286857aaf4744cae03ce9379b74"> 2575</a></span><span class="preprocessor">#define CAN_TDL2R_DATA0_Pos    (0U)</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d44c13085429bc76007fa3aff31964"> 2576</a></span><span class="preprocessor">#define CAN_TDL2R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_TDL2R_DATA0_Pos)                 </span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21"> 2577</a></span><span class="preprocessor">#define CAN_TDL2R_DATA0        CAN_TDL2R_DATA0_Msk                             </span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58e2da210f0a94f67e20d4c6179034c6"> 2578</a></span><span class="preprocessor">#define CAN_TDL2R_DATA1_Pos    (8U)</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e6c39a9c27791be19e6cde5f8c45c7"> 2579</a></span><span class="preprocessor">#define CAN_TDL2R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_TDL2R_DATA1_Pos)                 </span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1"> 2580</a></span><span class="preprocessor">#define CAN_TDL2R_DATA1        CAN_TDL2R_DATA1_Msk                             </span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d7a1f37d86fae4a8efd1beb1322a4de"> 2581</a></span><span class="preprocessor">#define CAN_TDL2R_DATA2_Pos    (16U)</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dae494d814d7c4c5785066ffc203f11"> 2582</a></span><span class="preprocessor">#define CAN_TDL2R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_TDL2R_DATA2_Pos)                 </span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 2583</a></span><span class="preprocessor">#define CAN_TDL2R_DATA2        CAN_TDL2R_DATA2_Msk                             </span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b77eb2ec1d44ecd49eae21f5d238a32"> 2584</a></span><span class="preprocessor">#define CAN_TDL2R_DATA3_Pos    (24U)</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9551d67aa378b224e317e4f298ccd195"> 2585</a></span><span class="preprocessor">#define CAN_TDL2R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_TDL2R_DATA3_Pos)                 </span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2"> 2586</a></span><span class="preprocessor">#define CAN_TDL2R_DATA3        CAN_TDL2R_DATA3_Msk                             </span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61800b82cf4fd9229d91e7f9e3ac7158"> 2589</a></span><span class="preprocessor">#define CAN_TDH2R_DATA4_Pos    (0U)</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae061c8ed2699c7a7be546e5825946c60"> 2590</a></span><span class="preprocessor">#define CAN_TDH2R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_TDH2R_DATA4_Pos)                 </span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d"> 2591</a></span><span class="preprocessor">#define CAN_TDH2R_DATA4        CAN_TDH2R_DATA4_Msk                             </span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd401f60132154e0d004d262ba48e862"> 2592</a></span><span class="preprocessor">#define CAN_TDH2R_DATA5_Pos    (8U)</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5ace2c6eb67c621bf571e285b76b007"> 2593</a></span><span class="preprocessor">#define CAN_TDH2R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_TDH2R_DATA5_Pos)                 </span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 2594</a></span><span class="preprocessor">#define CAN_TDH2R_DATA5        CAN_TDH2R_DATA5_Msk                             </span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf512e0c618635a2b56048d1712930843"> 2595</a></span><span class="preprocessor">#define CAN_TDH2R_DATA6_Pos    (16U)</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga621fec630f1758b3f11a2e52e62fa970"> 2596</a></span><span class="preprocessor">#define CAN_TDH2R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_TDH2R_DATA6_Pos)                 </span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 2597</a></span><span class="preprocessor">#define CAN_TDH2R_DATA6        CAN_TDH2R_DATA6_Msk                             </span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57346e5378ab4dbab77f4f84d5a1e780"> 2598</a></span><span class="preprocessor">#define CAN_TDH2R_DATA7_Pos    (24U)</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee62fccda69811932555a125bce78606"> 2599</a></span><span class="preprocessor">#define CAN_TDH2R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_TDH2R_DATA7_Pos)                 </span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda"> 2600</a></span><span class="preprocessor">#define CAN_TDH2R_DATA7        CAN_TDH2R_DATA7_Msk                             </span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1534235598ebdacd295d6e248ca1732f"> 2603</a></span><span class="preprocessor">#define CAN_RI0R_RTR_Pos       (1U)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833387b84a95443455bffb4a6390b7b9"> 2604</a></span><span class="preprocessor">#define CAN_RI0R_RTR_Msk       (0x1UL &lt;&lt; CAN_RI0R_RTR_Pos)                     </span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba"> 2605</a></span><span class="preprocessor">#define CAN_RI0R_RTR           CAN_RI0R_RTR_Msk                                </span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f9c6a0d27ac2f4c05fa3d0f6aab88b"> 2606</a></span><span class="preprocessor">#define CAN_RI0R_IDE_Pos       (2U)</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f4b044d79d1e751d54a604b637c26c"> 2607</a></span><span class="preprocessor">#define CAN_RI0R_IDE_Msk       (0x1UL &lt;&lt; CAN_RI0R_IDE_Pos)                     </span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca"> 2608</a></span><span class="preprocessor">#define CAN_RI0R_IDE           CAN_RI0R_IDE_Msk                                </span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782a6732674fa4ee7b2581709d2a45b7"> 2609</a></span><span class="preprocessor">#define CAN_RI0R_EXID_Pos      (3U)</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf95ca68eadd026273958ef22678dc37"> 2610</a></span><span class="preprocessor">#define CAN_RI0R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_RI0R_EXID_Pos)                </span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240"> 2611</a></span><span class="preprocessor">#define CAN_RI0R_EXID          CAN_RI0R_EXID_Msk                               </span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac72774c622ac99f08cc1f7e2814be168"> 2612</a></span><span class="preprocessor">#define CAN_RI0R_STID_Pos      (21U)</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a63ecf925c0930d317bdbf439e9486"> 2613</a></span><span class="preprocessor">#define CAN_RI0R_STID_Msk      (0x7FFUL &lt;&lt; CAN_RI0R_STID_Pos)                  </span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f"> 2614</a></span><span class="preprocessor">#define CAN_RI0R_STID          CAN_RI0R_STID_Msk                               </span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span><span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcb714f10d7dba636a67e79c0473dbf9"> 2617</a></span><span class="preprocessor">#define CAN_RDT0R_DLC_Pos      (0U)</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace43bd7d7388fd3cf4c33142d62ef541"> 2618</a></span><span class="preprocessor">#define CAN_RDT0R_DLC_Msk      (0xFUL &lt;&lt; CAN_RDT0R_DLC_Pos)                    </span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 2619</a></span><span class="preprocessor">#define CAN_RDT0R_DLC          CAN_RDT0R_DLC_Msk                               </span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6076b1e14b5a81a0a25e4e8973a28477"> 2620</a></span><span class="preprocessor">#define CAN_RDT0R_FMI_Pos      (8U)</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bafb8a31e8370f9d068a1acfe30e222"> 2621</a></span><span class="preprocessor">#define CAN_RDT0R_FMI_Msk      (0xFFUL &lt;&lt; CAN_RDT0R_FMI_Pos)                   </span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1"> 2622</a></span><span class="preprocessor">#define CAN_RDT0R_FMI          CAN_RDT0R_FMI_Msk                               </span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44d89e7d66e3f4c953cbaeb271a30ada"> 2623</a></span><span class="preprocessor">#define CAN_RDT0R_TIME_Pos     (16U)</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf8581ecb0c6b9bf464155b93f1003a"> 2624</a></span><span class="preprocessor">#define CAN_RDT0R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_RDT0R_TIME_Pos)                </span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e"> 2625</a></span><span class="preprocessor">#define CAN_RDT0R_TIME         CAN_RDT0R_TIME_Msk                              </span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd7172931b3e1d8cf3daba5edfdd42c4"> 2628</a></span><span class="preprocessor">#define CAN_RDL0R_DATA0_Pos    (0U)</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f91b45288700ef7858e998d598ea21"> 2629</a></span><span class="preprocessor">#define CAN_RDL0R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_RDL0R_DATA0_Pos)                 </span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d"> 2630</a></span><span class="preprocessor">#define CAN_RDL0R_DATA0        CAN_RDL0R_DATA0_Msk                             </span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab942d411c058da0f504d49adabdf7f11"> 2631</a></span><span class="preprocessor">#define CAN_RDL0R_DATA1_Pos    (8U)</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f144804d9b849f9bf589f9d0d53b4c"> 2632</a></span><span class="preprocessor">#define CAN_RDL0R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_RDL0R_DATA1_Pos)                 </span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e"> 2633</a></span><span class="preprocessor">#define CAN_RDL0R_DATA1        CAN_RDL0R_DATA1_Msk                             </span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe0336c208a9884936f3527688c349de"> 2634</a></span><span class="preprocessor">#define CAN_RDL0R_DATA2_Pos    (16U)</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e00e47c6f9bab7a6602af43e7d9d4d"> 2635</a></span><span class="preprocessor">#define CAN_RDL0R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_RDL0R_DATA2_Pos)                 </span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 2636</a></span><span class="preprocessor">#define CAN_RDL0R_DATA2        CAN_RDL0R_DATA2_Msk                             </span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga839a3d98930a4ab823b30dc7ac805e9a"> 2637</a></span><span class="preprocessor">#define CAN_RDL0R_DATA3_Pos    (24U)</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b46bd6794046d7c70d8db43a5c5524"> 2638</a></span><span class="preprocessor">#define CAN_RDL0R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_RDL0R_DATA3_Pos)                 </span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a"> 2639</a></span><span class="preprocessor">#define CAN_RDL0R_DATA3        CAN_RDL0R_DATA3_Msk                             </span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb8238c1f77ff904290afdc572b31bc"> 2642</a></span><span class="preprocessor">#define CAN_RDH0R_DATA4_Pos    (0U)</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043ce7187baa93bc909445ec56a283b1"> 2643</a></span><span class="preprocessor">#define CAN_RDH0R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_RDH0R_DATA4_Pos)                 </span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 2644</a></span><span class="preprocessor">#define CAN_RDH0R_DATA4        CAN_RDH0R_DATA4_Msk                             </span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeef959f9d8913e402c9a08f964da52f"> 2645</a></span><span class="preprocessor">#define CAN_RDH0R_DATA5_Pos    (8U)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a76bc6ca34c282e8d5e6d80de4d2ae6"> 2646</a></span><span class="preprocessor">#define CAN_RDH0R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_RDH0R_DATA5_Pos)                 </span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a"> 2647</a></span><span class="preprocessor">#define CAN_RDH0R_DATA5        CAN_RDH0R_DATA5_Msk                             </span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e54ca30453b2103004ca2b87da2e052"> 2648</a></span><span class="preprocessor">#define CAN_RDH0R_DATA6_Pos    (16U)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea6c132f074602725c9d14d4a66826c"> 2649</a></span><span class="preprocessor">#define CAN_RDH0R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_RDH0R_DATA6_Pos)                 </span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 2650</a></span><span class="preprocessor">#define CAN_RDH0R_DATA6        CAN_RDH0R_DATA6_Msk                             </span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga676e501253a8d78d74a13f9dbc87d222"> 2651</a></span><span class="preprocessor">#define CAN_RDH0R_DATA7_Pos    (24U)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167fa92520367130afbb5e929ff8b542"> 2652</a></span><span class="preprocessor">#define CAN_RDH0R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_RDH0R_DATA7_Pos)                 </span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f"> 2653</a></span><span class="preprocessor">#define CAN_RDH0R_DATA7        CAN_RDH0R_DATA7_Msk                             </span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga726ed3ef9d26e53ea346a23731e0e967"> 2656</a></span><span class="preprocessor">#define CAN_RI1R_RTR_Pos       (1U)</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e9658541637a4332c1ccf67b34a8fb9"> 2657</a></span><span class="preprocessor">#define CAN_RI1R_RTR_Msk       (0x1UL &lt;&lt; CAN_RI1R_RTR_Pos)                     </span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 2658</a></span><span class="preprocessor">#define CAN_RI1R_RTR           CAN_RI1R_RTR_Msk                                </span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0367ce97761605b4cdc45b529f791417"> 2659</a></span><span class="preprocessor">#define CAN_RI1R_IDE_Pos       (2U)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b6e874a467bca60ef46e3ffb30f098"> 2660</a></span><span class="preprocessor">#define CAN_RI1R_IDE_Msk       (0x1UL &lt;&lt; CAN_RI1R_IDE_Pos)                     </span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 2661</a></span><span class="preprocessor">#define CAN_RI1R_IDE           CAN_RI1R_IDE_Msk                                </span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd36dce59fa984a072c332c0fae7a29a"> 2662</a></span><span class="preprocessor">#define CAN_RI1R_EXID_Pos      (3U)</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8b1261a02cdc318caab37e7cff0f5f"> 2663</a></span><span class="preprocessor">#define CAN_RI1R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_RI1R_EXID_Pos)                </span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf"> 2664</a></span><span class="preprocessor">#define CAN_RI1R_EXID          CAN_RI1R_EXID_Msk                               </span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7488f084446b0c0907a5f4851f48d38c"> 2665</a></span><span class="preprocessor">#define CAN_RI1R_STID_Pos      (21U)</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4d8511b43ff7f56e18c15c6b260e0"> 2666</a></span><span class="preprocessor">#define CAN_RI1R_STID_Msk      (0x7FFUL &lt;&lt; CAN_RI1R_STID_Pos)                  </span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980"> 2667</a></span><span class="preprocessor">#define CAN_RI1R_STID          CAN_RI1R_STID_Msk                               </span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2e0b7a55b05caab1a213c35742696a6"> 2670</a></span><span class="preprocessor">#define CAN_RDT1R_DLC_Pos      (0U)</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d633807f57ecc34d45c20e704a330"> 2671</a></span><span class="preprocessor">#define CAN_RDT1R_DLC_Msk      (0xFUL &lt;&lt; CAN_RDT1R_DLC_Pos)                    </span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8"> 2672</a></span><span class="preprocessor">#define CAN_RDT1R_DLC          CAN_RDT1R_DLC_Msk                               </span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga683fd9390aff2459ef66760d02f7f654"> 2673</a></span><span class="preprocessor">#define CAN_RDT1R_FMI_Pos      (8U)</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41ca9a71d5f237de7e4d758b2b5850b5"> 2674</a></span><span class="preprocessor">#define CAN_RDT1R_FMI_Msk      (0xFFUL &lt;&lt; CAN_RDT1R_FMI_Pos)                   </span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b"> 2675</a></span><span class="preprocessor">#define CAN_RDT1R_FMI          CAN_RDT1R_FMI_Msk                               </span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a2fdfc1f548be70a30752803fea6a27"> 2676</a></span><span class="preprocessor">#define CAN_RDT1R_TIME_Pos     (16U)</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e450deb1ed7a778b47b4cebad44f42"> 2677</a></span><span class="preprocessor">#define CAN_RDT1R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_RDT1R_TIME_Pos)                </span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a"> 2678</a></span><span class="preprocessor">#define CAN_RDT1R_TIME         CAN_RDT1R_TIME_Msk                              </span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c0ebcd26923922b646df3064f4d5ad"> 2681</a></span><span class="preprocessor">#define CAN_RDL1R_DATA0_Pos    (0U)</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d11f01bf6ac61f279f5227e5cfa87ac"> 2682</a></span><span class="preprocessor">#define CAN_RDL1R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_RDL1R_DATA0_Pos)                 </span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020"> 2683</a></span><span class="preprocessor">#define CAN_RDL1R_DATA0        CAN_RDL1R_DATA0_Msk                             </span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac291bf56ea60efcd3123d4c89fcc00fb"> 2684</a></span><span class="preprocessor">#define CAN_RDL1R_DATA1_Pos    (8U)</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2754a3d3971d890a60306c923f4c027d"> 2685</a></span><span class="preprocessor">#define CAN_RDL1R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_RDL1R_DATA1_Pos)                 </span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a"> 2686</a></span><span class="preprocessor">#define CAN_RDL1R_DATA1        CAN_RDL1R_DATA1_Msk                             </span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f1bee2b3aac2261c4f9c5aa92550bc"> 2687</a></span><span class="preprocessor">#define CAN_RDL1R_DATA2_Pos    (16U)</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ea71525f58798512e56b01db47f6d5"> 2688</a></span><span class="preprocessor">#define CAN_RDL1R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_RDL1R_DATA2_Pos)                 </span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4"> 2689</a></span><span class="preprocessor">#define CAN_RDL1R_DATA2        CAN_RDL1R_DATA2_Msk                             </span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f201d587103efa2fc6da443415d7127"> 2690</a></span><span class="preprocessor">#define CAN_RDL1R_DATA3_Pos    (24U)</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02684a0300f1d9e9c803b5afefb193fc"> 2691</a></span><span class="preprocessor">#define CAN_RDL1R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_RDL1R_DATA3_Pos)                 </span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf"> 2692</a></span><span class="preprocessor">#define CAN_RDL1R_DATA3        CAN_RDL1R_DATA3_Msk                             </span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e5ea8ab1e1cf135a10b2dbc69932f2"> 2695</a></span><span class="preprocessor">#define CAN_RDH1R_DATA4_Pos    (0U)</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0ca00fb558f95f4f692d5f7b90d157"> 2696</a></span><span class="preprocessor">#define CAN_RDH1R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_RDH1R_DATA4_Pos)                 </span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255"> 2697</a></span><span class="preprocessor">#define CAN_RDH1R_DATA4        CAN_RDH1R_DATA4_Msk                             </span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacb82a6a71a2687b303c54a5c3aca105"> 2698</a></span><span class="preprocessor">#define CAN_RDH1R_DATA5_Pos    (8U)</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247617fd1c2c8daa148b3ed059f0603a"> 2699</a></span><span class="preprocessor">#define CAN_RDH1R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_RDH1R_DATA5_Pos)                 </span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 2700</a></span><span class="preprocessor">#define CAN_RDH1R_DATA5        CAN_RDH1R_DATA5_Msk                             </span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab2ec9fa28c3b6f72ed102d5d255e875"> 2701</a></span><span class="preprocessor">#define CAN_RDH1R_DATA6_Pos    (16U)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eeec37fc704ce7cf1c9ef92f6d87635"> 2702</a></span><span class="preprocessor">#define CAN_RDH1R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_RDH1R_DATA6_Pos)                 </span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae"> 2703</a></span><span class="preprocessor">#define CAN_RDH1R_DATA6        CAN_RDH1R_DATA6_Msk                             </span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga021f76c67a2d07b56c4e10cd56cc416a"> 2704</a></span><span class="preprocessor">#define CAN_RDH1R_DATA7_Pos    (24U)</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e7a5ddb046143d3ca7c85ddb9c94c0"> 2705</a></span><span class="preprocessor">#define CAN_RDH1R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_RDH1R_DATA7_Pos)                 </span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="preprocessor">#define CAN_RDH1R_DATA7        CAN_RDH1R_DATA7_Msk                             </span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span><span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d07843af8269762b43ed1bef5fc29b3"> 2710</a></span><span class="preprocessor">#define CAN_FMR_FINIT_Pos      (0U)</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a8549f1c1784779e00b257c216102d"> 2711</a></span><span class="preprocessor">#define CAN_FMR_FINIT_Msk      (0x1UL &lt;&lt; CAN_FMR_FINIT_Pos)                    </span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549"> 2712</a></span><span class="preprocessor">#define CAN_FMR_FINIT          CAN_FMR_FINIT_Msk                               </span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa97dffd3da7f8927e2168a6dce9d8312"> 2715</a></span><span class="preprocessor">#define CAN_FM1R_FBM_Pos       (0U)</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97376a7949c1758c1f294cc9a85cbe8c"> 2716</a></span><span class="preprocessor">#define CAN_FM1R_FBM_Msk       (0x3FFFUL &lt;&lt; CAN_FM1R_FBM_Pos)                  </span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860"> 2717</a></span><span class="preprocessor">#define CAN_FM1R_FBM           CAN_FM1R_FBM_Msk                                </span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47e86b4f2e3c77569cfe84fbcb8806b"> 2718</a></span><span class="preprocessor">#define CAN_FM1R_FBM0_Pos      (0U)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e1fd75a24ae366d58b0a18e15f38bf"> 2719</a></span><span class="preprocessor">#define CAN_FM1R_FBM0_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM0_Pos)                    </span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 2720</a></span><span class="preprocessor">#define CAN_FM1R_FBM0          CAN_FM1R_FBM0_Msk                               </span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56b3a50f8a5df07e09f78d165ae0ebb0"> 2721</a></span><span class="preprocessor">#define CAN_FM1R_FBM1_Pos      (1U)</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57540467b1e1e98c24df335d72b6715"> 2722</a></span><span class="preprocessor">#define CAN_FM1R_FBM1_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM1_Pos)                    </span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 2723</a></span><span class="preprocessor">#define CAN_FM1R_FBM1          CAN_FM1R_FBM1_Msk                               </span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9893bef42453161269747598ec908d49"> 2724</a></span><span class="preprocessor">#define CAN_FM1R_FBM2_Pos      (2U)</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab036323d5ff180c94cb011bda0e93738"> 2725</a></span><span class="preprocessor">#define CAN_FM1R_FBM2_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM2_Pos)                    </span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940"> 2726</a></span><span class="preprocessor">#define CAN_FM1R_FBM2          CAN_FM1R_FBM2_Msk                               </span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga612d9e0e776abfcdbc2b24a964d6ab6e"> 2727</a></span><span class="preprocessor">#define CAN_FM1R_FBM3_Pos      (3U)</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8514f94421b8d4665c84a5e09ea814b6"> 2728</a></span><span class="preprocessor">#define CAN_FM1R_FBM3_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM3_Pos)                    </span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386"> 2729</a></span><span class="preprocessor">#define CAN_FM1R_FBM3          CAN_FM1R_FBM3_Msk                               </span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb58de50d9b0a1508617d885f052d7a6"> 2730</a></span><span class="preprocessor">#define CAN_FM1R_FBM4_Pos      (4U)</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bca8d2dab6ca215db7dfe45702c9c88"> 2731</a></span><span class="preprocessor">#define CAN_FM1R_FBM4_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM4_Pos)                    </span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 2732</a></span><span class="preprocessor">#define CAN_FM1R_FBM4          CAN_FM1R_FBM4_Msk                               </span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b8f80f23a5ab8f322c9b4b441a8d768"> 2733</a></span><span class="preprocessor">#define CAN_FM1R_FBM5_Pos      (5U)</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8534298a873d6eeba40f67ccd8e44dc"> 2734</a></span><span class="preprocessor">#define CAN_FM1R_FBM5_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM5_Pos)                    </span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 2735</a></span><span class="preprocessor">#define CAN_FM1R_FBM5          CAN_FM1R_FBM5_Msk                               </span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4a556397deec72a65aec5ec5600e16f"> 2736</a></span><span class="preprocessor">#define CAN_FM1R_FBM6_Pos      (6U)</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e635abf1f1fda09814600ac218b25a5"> 2737</a></span><span class="preprocessor">#define CAN_FM1R_FBM6_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM6_Pos)                    </span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 2738</a></span><span class="preprocessor">#define CAN_FM1R_FBM6          CAN_FM1R_FBM6_Msk                               </span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d58da6b63e9ebe66d43e438f0df884"> 2739</a></span><span class="preprocessor">#define CAN_FM1R_FBM7_Pos      (7U)</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e697f5e347652a49756219c13e6cc89"> 2740</a></span><span class="preprocessor">#define CAN_FM1R_FBM7_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM7_Pos)                    </span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0"> 2741</a></span><span class="preprocessor">#define CAN_FM1R_FBM7          CAN_FM1R_FBM7_Msk                               </span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30b41b013fad0569137363aa33b5fd8e"> 2742</a></span><span class="preprocessor">#define CAN_FM1R_FBM8_Pos      (8U)</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3e86a2ff5df79cb0d1fc1d09da5309"> 2743</a></span><span class="preprocessor">#define CAN_FM1R_FBM8_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM8_Pos)                    </span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037"> 2744</a></span><span class="preprocessor">#define CAN_FM1R_FBM8          CAN_FM1R_FBM8_Msk                               </span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae891964bdca74710cfb7a1587b9c75a2"> 2745</a></span><span class="preprocessor">#define CAN_FM1R_FBM9_Pos      (9U)</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9787e28f4d47535624b593b042e7aef"> 2746</a></span><span class="preprocessor">#define CAN_FM1R_FBM9_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM9_Pos)                    </span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32"> 2747</a></span><span class="preprocessor">#define CAN_FM1R_FBM9          CAN_FM1R_FBM9_Msk                               </span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4c4d40f98e3c5e6116b323184afca0a"> 2748</a></span><span class="preprocessor">#define CAN_FM1R_FBM10_Pos     (10U)</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb10a1a029fdb320217c7443225df7f8"> 2749</a></span><span class="preprocessor">#define CAN_FM1R_FBM10_Msk     (0x1UL &lt;&lt; CAN_FM1R_FBM10_Pos)                   </span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 2750</a></span><span class="preprocessor">#define CAN_FM1R_FBM10         CAN_FM1R_FBM10_Msk                              </span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8310bf4c9b121dad00152f0d9e0aaf3d"> 2751</a></span><span class="preprocessor">#define CAN_FM1R_FBM11_Pos     (11U)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8a7616c4e1d6b08a96a629877107ad"> 2752</a></span><span class="preprocessor">#define CAN_FM1R_FBM11_Msk     (0x1UL &lt;&lt; CAN_FM1R_FBM11_Pos)                   </span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964"> 2753</a></span><span class="preprocessor">#define CAN_FM1R_FBM11         CAN_FM1R_FBM11_Msk                              </span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1c28f5a8c8f6e7c1203c3268307e7d"> 2754</a></span><span class="preprocessor">#define CAN_FM1R_FBM12_Pos     (12U)</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8b7c4c9581b2f876fe0cdf0bba3edaf"> 2755</a></span><span class="preprocessor">#define CAN_FM1R_FBM12_Msk     (0x1UL &lt;&lt; CAN_FM1R_FBM12_Pos)                   </span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 2756</a></span><span class="preprocessor">#define CAN_FM1R_FBM12         CAN_FM1R_FBM12_Msk                              </span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510dd73a783e59a7d85c00d8190c89db"> 2757</a></span><span class="preprocessor">#define CAN_FM1R_FBM13_Pos     (13U)</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e0f2dc1023e882b4f2392c68444858"> 2758</a></span><span class="preprocessor">#define CAN_FM1R_FBM13_Msk     (0x1UL &lt;&lt; CAN_FM1R_FBM13_Pos)                   </span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc"> 2759</a></span><span class="preprocessor">#define CAN_FM1R_FBM13         CAN_FM1R_FBM13_Msk                              </span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2ff6f825375b0d42b92e7446a4e39c"> 2762</a></span><span class="preprocessor">#define CAN_FS1R_FSC_Pos       (0U)</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5fd354abb81f726d16ba3df34d75d2"> 2763</a></span><span class="preprocessor">#define CAN_FS1R_FSC_Msk       (0x3FFFUL &lt;&lt; CAN_FS1R_FSC_Pos)                  </span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714"> 2764</a></span><span class="preprocessor">#define CAN_FS1R_FSC           CAN_FS1R_FSC_Msk                                </span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga975c66c5f2d56c2ba83d022200c37958"> 2765</a></span><span class="preprocessor">#define CAN_FS1R_FSC0_Pos      (0U)</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521e7ed67be2a02528c2dd393abf8980"> 2766</a></span><span class="preprocessor">#define CAN_FS1R_FSC0_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC0_Pos)                    </span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad"> 2767</a></span><span class="preprocessor">#define CAN_FS1R_FSC0          CAN_FS1R_FSC0_Msk                               </span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga642ead0693a426283dce755b276cc60b"> 2768</a></span><span class="preprocessor">#define CAN_FS1R_FSC1_Pos      (1U)</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1084aab8cb7c0fa2ebb1d54c8b1e5aec"> 2769</a></span><span class="preprocessor">#define CAN_FS1R_FSC1_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC1_Pos)                    </span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 2770</a></span><span class="preprocessor">#define CAN_FS1R_FSC1          CAN_FS1R_FSC1_Msk                               </span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7026c45f4a48271ab35dd5e090c4568c"> 2771</a></span><span class="preprocessor">#define CAN_FS1R_FSC2_Pos      (2U)</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5c2bf5abff8b81f574f616837e91391"> 2772</a></span><span class="preprocessor">#define CAN_FS1R_FSC2_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC2_Pos)                    </span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358"> 2773</a></span><span class="preprocessor">#define CAN_FS1R_FSC2          CAN_FS1R_FSC2_Msk                               </span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4262b5fb400ad83240758a8e0033bb98"> 2774</a></span><span class="preprocessor">#define CAN_FS1R_FSC3_Pos      (3U)</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8783da3e87efcfa99529dc7f6d3e9b8e"> 2775</a></span><span class="preprocessor">#define CAN_FS1R_FSC3_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC3_Pos)                    </span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354"> 2776</a></span><span class="preprocessor">#define CAN_FS1R_FSC3          CAN_FS1R_FSC3_Msk                               </span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba967abdc8c83c0d6e4590c691c16c1c"> 2777</a></span><span class="preprocessor">#define CAN_FS1R_FSC4_Pos      (4U)</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31ca51fc93d252a1a57a65ebf4163c46"> 2778</a></span><span class="preprocessor">#define CAN_FS1R_FSC4_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC4_Pos)                    </span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f"> 2779</a></span><span class="preprocessor">#define CAN_FS1R_FSC4          CAN_FS1R_FSC4_Msk                               </span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a409ade293eec6d218a684042312d3"> 2780</a></span><span class="preprocessor">#define CAN_FS1R_FSC5_Pos      (5U)</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3efc361a57e98dc7fd35b9ad6db3f3"> 2781</a></span><span class="preprocessor">#define CAN_FS1R_FSC5_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC5_Pos)                    </span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb"> 2782</a></span><span class="preprocessor">#define CAN_FS1R_FSC5          CAN_FS1R_FSC5_Msk                               </span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8cf40d32e952d3fddc0cdc49ef695b5"> 2783</a></span><span class="preprocessor">#define CAN_FS1R_FSC6_Pos      (6U)</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a42808ce8e7e8c94c7a1748bc42b256"> 2784</a></span><span class="preprocessor">#define CAN_FS1R_FSC6_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC6_Pos)                    </span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b"> 2785</a></span><span class="preprocessor">#define CAN_FS1R_FSC6          CAN_FS1R_FSC6_Msk                               </span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8936fed15d6db3d7d1079851f2cf3679"> 2786</a></span><span class="preprocessor">#define CAN_FS1R_FSC7_Pos      (7U)</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d4a45e6f9068e4c7ed2af48eeb9e16"> 2787</a></span><span class="preprocessor">#define CAN_FS1R_FSC7_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC7_Pos)                    </span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a"> 2788</a></span><span class="preprocessor">#define CAN_FS1R_FSC7          CAN_FS1R_FSC7_Msk                               </span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed8e8f6dee42172cd578e1abab937b8b"> 2789</a></span><span class="preprocessor">#define CAN_FS1R_FSC8_Pos      (8U)</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab90fee6d415260e5eb61df78ff0bbc3d"> 2790</a></span><span class="preprocessor">#define CAN_FS1R_FSC8_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC8_Pos)                    </span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226"> 2791</a></span><span class="preprocessor">#define CAN_FS1R_FSC8          CAN_FS1R_FSC8_Msk                               </span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d172244d6448c45cb6be5d36474a4e1"> 2792</a></span><span class="preprocessor">#define CAN_FS1R_FSC9_Pos      (9U)</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb2cac86c92bee0c7d29a1ee401aaa0"> 2793</a></span><span class="preprocessor">#define CAN_FS1R_FSC9_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC9_Pos)                    </span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb"> 2794</a></span><span class="preprocessor">#define CAN_FS1R_FSC9          CAN_FS1R_FSC9_Msk                               </span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba757c59e5d37c1acdbed8af1ab90b4"> 2795</a></span><span class="preprocessor">#define CAN_FS1R_FSC10_Pos     (10U)</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4915e6d23184afe98e5669b2575bfad"> 2796</a></span><span class="preprocessor">#define CAN_FS1R_FSC10_Msk     (0x1UL &lt;&lt; CAN_FS1R_FSC10_Pos)                   </span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977"> 2797</a></span><span class="preprocessor">#define CAN_FS1R_FSC10         CAN_FS1R_FSC10_Msk                              </span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2dd37596f667cdfd2771f05b413633e"> 2798</a></span><span class="preprocessor">#define CAN_FS1R_FSC11_Pos     (11U)</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d1cabb7f95d9e773867888654ea3b0"> 2799</a></span><span class="preprocessor">#define CAN_FS1R_FSC11_Msk     (0x1UL &lt;&lt; CAN_FS1R_FSC11_Pos)                   </span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d"> 2800</a></span><span class="preprocessor">#define CAN_FS1R_FSC11         CAN_FS1R_FSC11_Msk                              </span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84011d0e3b79daa5ce4c9a076e774bca"> 2801</a></span><span class="preprocessor">#define CAN_FS1R_FSC12_Pos     (12U)</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad12de017f6c66c2b893b34d99c36c031"> 2802</a></span><span class="preprocessor">#define CAN_FS1R_FSC12_Msk     (0x1UL &lt;&lt; CAN_FS1R_FSC12_Pos)                   </span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d"> 2803</a></span><span class="preprocessor">#define CAN_FS1R_FSC12         CAN_FS1R_FSC12_Msk                              </span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5c2f04599975dff25a01253f0ed0db"> 2804</a></span><span class="preprocessor">#define CAN_FS1R_FSC13_Pos     (13U)</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325adfc64e83297e5feb842002f09142"> 2805</a></span><span class="preprocessor">#define CAN_FS1R_FSC13_Msk     (0x1UL &lt;&lt; CAN_FS1R_FSC13_Pos)                   </span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4"> 2806</a></span><span class="preprocessor">#define CAN_FS1R_FSC13         CAN_FS1R_FSC13_Msk                              </span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8a13781d7e62a0c62344a9e3d32c31b"> 2809</a></span><span class="preprocessor">#define CAN_FFA1R_FFA_Pos      (0U)</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6813f166c5bc78b7ceabcaf544202e"> 2810</a></span><span class="preprocessor">#define CAN_FFA1R_FFA_Msk      (0x3FFFUL &lt;&lt; CAN_FFA1R_FFA_Pos)                 </span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe"> 2811</a></span><span class="preprocessor">#define CAN_FFA1R_FFA          CAN_FFA1R_FFA_Msk                               </span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e673e4b99624b2b674c1a0cb814af7d"> 2812</a></span><span class="preprocessor">#define CAN_FFA1R_FFA0_Pos     (0U)</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a732f91a0c26a9e29151486e2af798"> 2813</a></span><span class="preprocessor">#define CAN_FFA1R_FFA0_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA0_Pos)                   </span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833"> 2814</a></span><span class="preprocessor">#define CAN_FFA1R_FFA0         CAN_FFA1R_FFA0_Msk                              </span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce5ceec640174f6e6c06aafc980bb82"> 2815</a></span><span class="preprocessor">#define CAN_FFA1R_FFA1_Pos     (1U)</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f0c606853b771a99e052cd0fe0995"> 2816</a></span><span class="preprocessor">#define CAN_FFA1R_FFA1_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA1_Pos)                   </span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386"> 2817</a></span><span class="preprocessor">#define CAN_FFA1R_FFA1         CAN_FFA1R_FFA1_Msk                              </span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a54c1f4d9f576917d36df988c7cce0"> 2818</a></span><span class="preprocessor">#define CAN_FFA1R_FFA2_Pos     (2U)</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197d8ba6187ed4b6842505ae99104992"> 2819</a></span><span class="preprocessor">#define CAN_FFA1R_FFA2_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA2_Pos)                   </span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065"> 2820</a></span><span class="preprocessor">#define CAN_FFA1R_FFA2         CAN_FFA1R_FFA2_Msk                              </span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57037066dc96ae3ac826b462ab6916ac"> 2821</a></span><span class="preprocessor">#define CAN_FFA1R_FFA3_Pos     (3U)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c1a5ee723cd899b098e277386d86a4"> 2822</a></span><span class="preprocessor">#define CAN_FFA1R_FFA3_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA3_Pos)                   </span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9"> 2823</a></span><span class="preprocessor">#define CAN_FFA1R_FFA3         CAN_FFA1R_FFA3_Msk                              </span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b604f0eea6a02bb71611b830ff32c2"> 2824</a></span><span class="preprocessor">#define CAN_FFA1R_FFA4_Pos     (4U)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d03c010394020f6172d2fceba9e02ea"> 2825</a></span><span class="preprocessor">#define CAN_FFA1R_FFA4_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA4_Pos)                   </span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6"> 2826</a></span><span class="preprocessor">#define CAN_FFA1R_FFA4         CAN_FFA1R_FFA4_Msk                              </span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacfe37b33ceac03e2abad22e7bbce28"> 2827</a></span><span class="preprocessor">#define CAN_FFA1R_FFA5_Pos     (5U)</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51918688a8985d110c995bf441a4f763"> 2828</a></span><span class="preprocessor">#define CAN_FFA1R_FFA5_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA5_Pos)                   </span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f"> 2829</a></span><span class="preprocessor">#define CAN_FFA1R_FFA5         CAN_FFA1R_FFA5_Msk                              </span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga165fe8139c6eb2b3971def9579d1d497"> 2830</a></span><span class="preprocessor">#define CAN_FFA1R_FFA6_Pos     (6U)</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b319af3e2f1b59d544501192e24b68"> 2831</a></span><span class="preprocessor">#define CAN_FFA1R_FFA6_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA6_Pos)                   </span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035"> 2832</a></span><span class="preprocessor">#define CAN_FFA1R_FFA6         CAN_FFA1R_FFA6_Msk                              </span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1f1bf154b1ffb5f5e1f7bb5d8b0a300"> 2833</a></span><span class="preprocessor">#define CAN_FFA1R_FFA7_Pos     (7U)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62ff14edc65346f9e08e9f259a7fd45a"> 2834</a></span><span class="preprocessor">#define CAN_FFA1R_FFA7_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA7_Pos)                   </span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b"> 2835</a></span><span class="preprocessor">#define CAN_FFA1R_FFA7         CAN_FFA1R_FFA7_Msk                              </span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9092a75173fa128b0d1fb7616df2cd07"> 2836</a></span><span class="preprocessor">#define CAN_FFA1R_FFA8_Pos     (8U)</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga141132dbc9c5d5a0a125c8aae363445b"> 2837</a></span><span class="preprocessor">#define CAN_FFA1R_FFA8_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA8_Pos)                   </span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1"> 2838</a></span><span class="preprocessor">#define CAN_FFA1R_FFA8         CAN_FFA1R_FFA8_Msk                              </span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa26f182a322fb252ccb2c4e573677ad7"> 2839</a></span><span class="preprocessor">#define CAN_FFA1R_FFA9_Pos     (9U)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3270aaea7647ea2c5ccbaf747ceffb5b"> 2840</a></span><span class="preprocessor">#define CAN_FFA1R_FFA9_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA9_Pos)                   </span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089"> 2841</a></span><span class="preprocessor">#define CAN_FFA1R_FFA9         CAN_FFA1R_FFA9_Msk                              </span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1221d604b06bcee9432d1438ddd2f1"> 2842</a></span><span class="preprocessor">#define CAN_FFA1R_FFA10_Pos    (10U)</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac746965c32524f17be780be809bf29"> 2843</a></span><span class="preprocessor">#define CAN_FFA1R_FFA10_Msk    (0x1UL &lt;&lt; CAN_FFA1R_FFA10_Pos)                  </span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438"> 2844</a></span><span class="preprocessor">#define CAN_FFA1R_FFA10        CAN_FFA1R_FFA10_Msk                             </span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4435daea27c23de8ac235d2dc6ce988d"> 2845</a></span><span class="preprocessor">#define CAN_FFA1R_FFA11_Pos    (11U)</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fec989f32c99595a73b0910dc92787"> 2846</a></span><span class="preprocessor">#define CAN_FFA1R_FFA11_Msk    (0x1UL &lt;&lt; CAN_FFA1R_FFA11_Pos)                  </span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817"> 2847</a></span><span class="preprocessor">#define CAN_FFA1R_FFA11        CAN_FFA1R_FFA11_Msk                             </span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088625981d2bbc9e281ad21fb592022d"> 2848</a></span><span class="preprocessor">#define CAN_FFA1R_FFA12_Pos    (12U)</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3859f0d8f9b1a52beaa72de195222b"> 2849</a></span><span class="preprocessor">#define CAN_FFA1R_FFA12_Msk    (0x1UL &lt;&lt; CAN_FFA1R_FFA12_Pos)                  </span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65"> 2850</a></span><span class="preprocessor">#define CAN_FFA1R_FFA12        CAN_FFA1R_FFA12_Msk                             </span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89646cfa2e98d87000f27e4bd22e0d48"> 2851</a></span><span class="preprocessor">#define CAN_FFA1R_FFA13_Pos    (13U)</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff3bf3a563646cf44a6dacfa1652cb0"> 2852</a></span><span class="preprocessor">#define CAN_FFA1R_FFA13_Msk    (0x1UL &lt;&lt; CAN_FFA1R_FFA13_Pos)                  </span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee"> 2853</a></span><span class="preprocessor">#define CAN_FFA1R_FFA13        CAN_FFA1R_FFA13_Msk                             </span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e8eff485fa16ae0d289eacce72bd56"> 2856</a></span><span class="preprocessor">#define CAN_FA1R_FACT_Pos      (0U)</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f05941c6d7ad0294283a20dc4307a56"> 2857</a></span><span class="preprocessor">#define CAN_FA1R_FACT_Msk      (0x3FFFUL &lt;&lt; CAN_FA1R_FACT_Pos)                 </span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd"> 2858</a></span><span class="preprocessor">#define CAN_FA1R_FACT          CAN_FA1R_FACT_Msk                               </span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be3d2c02fe8f070f95f234191482b86"> 2859</a></span><span class="preprocessor">#define CAN_FA1R_FACT0_Pos     (0U)</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc33c5308d541004ba2961a7d0527278"> 2860</a></span><span class="preprocessor">#define CAN_FA1R_FACT0_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT0_Pos)                   </span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 2861</a></span><span class="preprocessor">#define CAN_FA1R_FACT0         CAN_FA1R_FACT0_Msk                              </span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6506d842c27928a8647942fbdb0602"> 2862</a></span><span class="preprocessor">#define CAN_FA1R_FACT1_Pos     (1U)</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10ee3a44fa9dc10a77c9a0668a19ddab"> 2863</a></span><span class="preprocessor">#define CAN_FA1R_FACT1_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT1_Pos)                   </span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe"> 2864</a></span><span class="preprocessor">#define CAN_FA1R_FACT1         CAN_FA1R_FACT1_Msk                              </span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac70ad8a114259387ba6eb4bf21a2c13"> 2865</a></span><span class="preprocessor">#define CAN_FA1R_FACT2_Pos     (2U)</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc57ac18afd7bd0eb14e84dbc265a83"> 2866</a></span><span class="preprocessor">#define CAN_FA1R_FACT2_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT2_Pos)                   </span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee"> 2867</a></span><span class="preprocessor">#define CAN_FA1R_FACT2         CAN_FA1R_FACT2_Msk                              </span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa93067be654983f42daf67ab9da3fbc3"> 2868</a></span><span class="preprocessor">#define CAN_FA1R_FACT3_Pos     (3U)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b6a83d65b39753f8208f45d0d72ce"> 2869</a></span><span class="preprocessor">#define CAN_FA1R_FACT3_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT3_Pos)                   </span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d"> 2870</a></span><span class="preprocessor">#define CAN_FA1R_FACT3         CAN_FA1R_FACT3_Msk                              </span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd3f42141b00002a6db3db68ecd9909d"> 2871</a></span><span class="preprocessor">#define CAN_FA1R_FACT4_Pos     (4U)</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562dc354461029230ead72878c01ba30"> 2872</a></span><span class="preprocessor">#define CAN_FA1R_FACT4_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT4_Pos)                   </span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da"> 2873</a></span><span class="preprocessor">#define CAN_FA1R_FACT4         CAN_FA1R_FACT4_Msk                              </span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf840e6f2d239bf5fc59c6f3454c2d122"> 2874</a></span><span class="preprocessor">#define CAN_FA1R_FACT5_Pos     (5U)</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe67ef97c9d6b04fcad49eccad2ce8a1"> 2875</a></span><span class="preprocessor">#define CAN_FA1R_FACT5_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT5_Pos)                   </span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664"> 2876</a></span><span class="preprocessor">#define CAN_FA1R_FACT5         CAN_FA1R_FACT5_Msk                              </span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga390f38386d4c2a6940d7dfe88bc4ab70"> 2877</a></span><span class="preprocessor">#define CAN_FA1R_FACT6_Pos     (6U)</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab13ad536db58592d5b4f2beb9c4f0469"> 2878</a></span><span class="preprocessor">#define CAN_FA1R_FACT6_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT6_Pos)                   </span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c"> 2879</a></span><span class="preprocessor">#define CAN_FA1R_FACT6         CAN_FA1R_FACT6_Msk                              </span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade2b7e97d515badec6d07154c8fdec2e"> 2880</a></span><span class="preprocessor">#define CAN_FA1R_FACT7_Pos     (7U)</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32a9fa687af9f4bc3800be29ee32a3e6"> 2881</a></span><span class="preprocessor">#define CAN_FA1R_FACT7_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT7_Pos)                   </span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b"> 2882</a></span><span class="preprocessor">#define CAN_FA1R_FACT7         CAN_FA1R_FACT7_Msk                              </span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34978a6e1dbc7ff9a62d577d0473308"> 2883</a></span><span class="preprocessor">#define CAN_FA1R_FACT8_Pos     (8U)</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9addaf5198f1b165bb8a1c5abe8c9a1f"> 2884</a></span><span class="preprocessor">#define CAN_FA1R_FACT8_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT8_Pos)                   </span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e"> 2885</a></span><span class="preprocessor">#define CAN_FA1R_FACT8         CAN_FA1R_FACT8_Msk                              </span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bd9a79b3e73c5343df683cb08e213e1"> 2886</a></span><span class="preprocessor">#define CAN_FA1R_FACT9_Pos     (9U)</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cb920b1dd24719e2fe959bc9fa27b2c"> 2887</a></span><span class="preprocessor">#define CAN_FA1R_FACT9_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT9_Pos)                   </span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a"> 2888</a></span><span class="preprocessor">#define CAN_FA1R_FACT9         CAN_FA1R_FACT9_Msk                              </span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga095e0af1331f6dbf70921399cb9d5930"> 2889</a></span><span class="preprocessor">#define CAN_FA1R_FACT10_Pos    (10U)</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff61cabd030366925d3f3608cd81ec4"> 2890</a></span><span class="preprocessor">#define CAN_FA1R_FACT10_Msk    (0x1UL &lt;&lt; CAN_FA1R_FACT10_Pos)                  </span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955"> 2891</a></span><span class="preprocessor">#define CAN_FA1R_FACT10        CAN_FA1R_FACT10_Msk                             </span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd79b5d1d4a66c46c60190ff3e356419"> 2892</a></span><span class="preprocessor">#define CAN_FA1R_FACT11_Pos    (11U)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad043d708a8b891182f6f36217bba8a70"> 2893</a></span><span class="preprocessor">#define CAN_FA1R_FACT11_Msk    (0x1UL &lt;&lt; CAN_FA1R_FACT11_Pos)                  </span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66"> 2894</a></span><span class="preprocessor">#define CAN_FA1R_FACT11        CAN_FA1R_FACT11_Msk                             </span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ec82f6225d96fddd6fdb40033aa54d8"> 2895</a></span><span class="preprocessor">#define CAN_FA1R_FACT12_Pos    (12U)</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7de851ce57bd07d4913bd409dee3f51"> 2896</a></span><span class="preprocessor">#define CAN_FA1R_FACT12_Msk    (0x1UL &lt;&lt; CAN_FA1R_FACT12_Pos)                  </span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae"> 2897</a></span><span class="preprocessor">#define CAN_FA1R_FACT12        CAN_FA1R_FACT12_Msk                             </span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6056bd9c2a6de9289b06bbcd0eab4599"> 2898</a></span><span class="preprocessor">#define CAN_FA1R_FACT13_Pos    (13U)</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc2cc6acea1e2a86083f9f0d5ce05c0"> 2899</a></span><span class="preprocessor">#define CAN_FA1R_FACT13_Msk    (0x1UL &lt;&lt; CAN_FA1R_FACT13_Pos)                  </span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05"> 2900</a></span><span class="preprocessor">#define CAN_FA1R_FACT13        CAN_FA1R_FACT13_Msk                             </span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span><span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c98aba7c4d97ff22da1127911917846"> 2903</a></span><span class="preprocessor">#define CAN_F0R1_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf41ce0d3efb93360593d51fc1507ef37"> 2904</a></span><span class="preprocessor">#define CAN_F0R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB0_Pos)                     </span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819"> 2905</a></span><span class="preprocessor">#define CAN_F0R1_FB0           CAN_F0R1_FB0_Msk                                </span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa503478584d6bd0535d29df9839816a0"> 2906</a></span><span class="preprocessor">#define CAN_F0R1_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf16111eec26fa5058aeac0945c0a481"> 2907</a></span><span class="preprocessor">#define CAN_F0R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB1_Pos)                     </span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f"> 2908</a></span><span class="preprocessor">#define CAN_F0R1_FB1           CAN_F0R1_FB1_Msk                                </span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30edb71ea81cfa7a3e881e2692093d70"> 2909</a></span><span class="preprocessor">#define CAN_F0R1_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269a36e254bdc397d46b7b04b25cf58c"> 2910</a></span><span class="preprocessor">#define CAN_F0R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB2_Pos)                     </span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded"> 2911</a></span><span class="preprocessor">#define CAN_F0R1_FB2           CAN_F0R1_FB2_Msk                                </span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3365da181d4986260f3f1d0adfe2337a"> 2912</a></span><span class="preprocessor">#define CAN_F0R1_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40133f8c3bdff4edac51999e63eb616"> 2913</a></span><span class="preprocessor">#define CAN_F0R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB3_Pos)                     </span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680"> 2914</a></span><span class="preprocessor">#define CAN_F0R1_FB3           CAN_F0R1_FB3_Msk                                </span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5732df35cf88b47553b239d79818d29f"> 2915</a></span><span class="preprocessor">#define CAN_F0R1_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5be6df46bddda042bca88f23939d6cf"> 2916</a></span><span class="preprocessor">#define CAN_F0R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB4_Pos)                     </span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981"> 2917</a></span><span class="preprocessor">#define CAN_F0R1_FB4           CAN_F0R1_FB4_Msk                                </span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef90325b70b6dbc93a5468d6571ae60"> 2918</a></span><span class="preprocessor">#define CAN_F0R1_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d0c4979d148b7aadf88999d127a8e4"> 2919</a></span><span class="preprocessor">#define CAN_F0R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB5_Pos)                     </span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85"> 2920</a></span><span class="preprocessor">#define CAN_F0R1_FB5           CAN_F0R1_FB5_Msk                                </span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c06570c4e947c9f58d0fa0ec81490b"> 2921</a></span><span class="preprocessor">#define CAN_F0R1_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559e44745ca384b08f8e3d370539e2a4"> 2922</a></span><span class="preprocessor">#define CAN_F0R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB6_Pos)                     </span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a"> 2923</a></span><span class="preprocessor">#define CAN_F0R1_FB6           CAN_F0R1_FB6_Msk                                </span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19c4bdfb75f490af25c59c8feabf2be0"> 2924</a></span><span class="preprocessor">#define CAN_F0R1_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0b187d74d01d2d7a9e0946287a523f"> 2925</a></span><span class="preprocessor">#define CAN_F0R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB7_Pos)                     </span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb"> 2926</a></span><span class="preprocessor">#define CAN_F0R1_FB7           CAN_F0R1_FB7_Msk                                </span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ba4e35ff552a0750f809d3749a5861"> 2927</a></span><span class="preprocessor">#define CAN_F0R1_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae373e9d2f9a170895ffab6051243a0f6"> 2928</a></span><span class="preprocessor">#define CAN_F0R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB8_Pos)                     </span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea"> 2929</a></span><span class="preprocessor">#define CAN_F0R1_FB8           CAN_F0R1_FB8_Msk                                </span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea4ec2d33b8ef0f635bfac9654be0551"> 2930</a></span><span class="preprocessor">#define CAN_F0R1_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ac0f1442cbee02cb21fca28b5fc61f6"> 2931</a></span><span class="preprocessor">#define CAN_F0R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB9_Pos)                     </span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0"> 2932</a></span><span class="preprocessor">#define CAN_F0R1_FB9           CAN_F0R1_FB9_Msk                                </span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df4d89fa55adb9f8984b482e8b84598"> 2933</a></span><span class="preprocessor">#define CAN_F0R1_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcb7c073dbc77461d7519a85f6377a08"> 2934</a></span><span class="preprocessor">#define CAN_F0R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB10_Pos)                    </span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d"> 2935</a></span><span class="preprocessor">#define CAN_F0R1_FB10          CAN_F0R1_FB10_Msk                               </span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c39129e454b5f9ea84e7ff296d977b"> 2936</a></span><span class="preprocessor">#define CAN_F0R1_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f982ab6a096e4421079c592b6791d47"> 2937</a></span><span class="preprocessor">#define CAN_F0R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB11_Pos)                    </span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935"> 2938</a></span><span class="preprocessor">#define CAN_F0R1_FB11          CAN_F0R1_FB11_Msk                               </span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83390adff1d103861b00e3a6a7ff4eb2"> 2939</a></span><span class="preprocessor">#define CAN_F0R1_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac70bfdc26446118697edbcd2d95b7676"> 2940</a></span><span class="preprocessor">#define CAN_F0R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB12_Pos)                    </span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a"> 2941</a></span><span class="preprocessor">#define CAN_F0R1_FB12          CAN_F0R1_FB12_Msk                               </span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cb3bc6c8af39e8e548d35945c4b4ec0"> 2942</a></span><span class="preprocessor">#define CAN_F0R1_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67a5fe07e6f9e3b3330ad2a46d69d98"> 2943</a></span><span class="preprocessor">#define CAN_F0R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB13_Pos)                    </span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef"> 2944</a></span><span class="preprocessor">#define CAN_F0R1_FB13          CAN_F0R1_FB13_Msk                               </span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0802c1f18214f151a01a44be1669efac"> 2945</a></span><span class="preprocessor">#define CAN_F0R1_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac932d38da89bcc4fe8cde14ebb59a29e"> 2946</a></span><span class="preprocessor">#define CAN_F0R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB14_Pos)                    </span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658"> 2947</a></span><span class="preprocessor">#define CAN_F0R1_FB14          CAN_F0R1_FB14_Msk                               </span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa270d9f780ab40ae9dc1a3650d4bd8d5"> 2948</a></span><span class="preprocessor">#define CAN_F0R1_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b253d3185e16b606150fee2a19760d"> 2949</a></span><span class="preprocessor">#define CAN_F0R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB15_Pos)                    </span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f"> 2950</a></span><span class="preprocessor">#define CAN_F0R1_FB15          CAN_F0R1_FB15_Msk                               </span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ff7c8fd59e93239bfc6b509e3698ce"> 2951</a></span><span class="preprocessor">#define CAN_F0R1_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87631b267fd39cfee4d253a3d7295b2"> 2952</a></span><span class="preprocessor">#define CAN_F0R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB16_Pos)                    </span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80"> 2953</a></span><span class="preprocessor">#define CAN_F0R1_FB16          CAN_F0R1_FB16_Msk                               </span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga594b502afc2b215e7b712f53a14bc5bc"> 2954</a></span><span class="preprocessor">#define CAN_F0R1_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35416758e3db5bceaff708bdbe5bdc0"> 2955</a></span><span class="preprocessor">#define CAN_F0R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB17_Pos)                    </span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd"> 2956</a></span><span class="preprocessor">#define CAN_F0R1_FB17          CAN_F0R1_FB17_Msk                               </span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf097e8cb0757c526b83c45390ffa4b26"> 2957</a></span><span class="preprocessor">#define CAN_F0R1_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a49c7f4d13a4e4b4038caaea711391"> 2958</a></span><span class="preprocessor">#define CAN_F0R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB18_Pos)                    </span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22"> 2959</a></span><span class="preprocessor">#define CAN_F0R1_FB18          CAN_F0R1_FB18_Msk                               </span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467f1f2d0208a355d18cdd375eef9aed"> 2960</a></span><span class="preprocessor">#define CAN_F0R1_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a34023fcd221fc010aaa51065d59dc"> 2961</a></span><span class="preprocessor">#define CAN_F0R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB19_Pos)                    </span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78"> 2962</a></span><span class="preprocessor">#define CAN_F0R1_FB19          CAN_F0R1_FB19_Msk                               </span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdb169bfcc229d44b6f2cbd39327458"> 2963</a></span><span class="preprocessor">#define CAN_F0R1_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574954093b93f62bcfa5cd31e366c2e8"> 2964</a></span><span class="preprocessor">#define CAN_F0R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB20_Pos)                    </span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e"> 2965</a></span><span class="preprocessor">#define CAN_F0R1_FB20          CAN_F0R1_FB20_Msk                               </span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e0fc7eadce21f8851416d9cecbdb22"> 2966</a></span><span class="preprocessor">#define CAN_F0R1_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41cb6ebc16634fc1a187d536575f47dc"> 2967</a></span><span class="preprocessor">#define CAN_F0R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB21_Pos)                    </span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1"> 2968</a></span><span class="preprocessor">#define CAN_F0R1_FB21          CAN_F0R1_FB21_Msk                               </span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb02ba4a871b3e83ba9ffddc0aa283da"> 2969</a></span><span class="preprocessor">#define CAN_F0R1_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56eff75e99dbbdd3e4ffe99ae98cd769"> 2970</a></span><span class="preprocessor">#define CAN_F0R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB22_Pos)                    </span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a"> 2971</a></span><span class="preprocessor">#define CAN_F0R1_FB22          CAN_F0R1_FB22_Msk                               </span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fab79aa6648f9590bb08efd5ad74f4"> 2972</a></span><span class="preprocessor">#define CAN_F0R1_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d558afd743b97060008ebad600c249"> 2973</a></span><span class="preprocessor">#define CAN_F0R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB23_Pos)                    </span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685"> 2974</a></span><span class="preprocessor">#define CAN_F0R1_FB23          CAN_F0R1_FB23_Msk                               </span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13b36c39c67b88f41d78466dabf1fc68"> 2975</a></span><span class="preprocessor">#define CAN_F0R1_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05249fde15f0ea5a4447a370ba33f344"> 2976</a></span><span class="preprocessor">#define CAN_F0R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB24_Pos)                    </span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be"> 2977</a></span><span class="preprocessor">#define CAN_F0R1_FB24          CAN_F0R1_FB24_Msk                               </span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f93a785540423f910b0fbba693c50c"> 2978</a></span><span class="preprocessor">#define CAN_F0R1_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e99f0edf1d250d640fda6790e5f8e7"> 2979</a></span><span class="preprocessor">#define CAN_F0R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB25_Pos)                    </span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d"> 2980</a></span><span class="preprocessor">#define CAN_F0R1_FB25          CAN_F0R1_FB25_Msk                               </span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd7f7ef5b97b2df3a159a4f5d0c62485"> 2981</a></span><span class="preprocessor">#define CAN_F0R1_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d00a7d84706b341bf587c7f329ddf88"> 2982</a></span><span class="preprocessor">#define CAN_F0R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB26_Pos)                    </span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b"> 2983</a></span><span class="preprocessor">#define CAN_F0R1_FB26          CAN_F0R1_FB26_Msk                               </span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga080266e7390127c1e4efa9bf8a1d3894"> 2984</a></span><span class="preprocessor">#define CAN_F0R1_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf334329b9d4faf3443e12317303b45d6"> 2985</a></span><span class="preprocessor">#define CAN_F0R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB27_Pos)                    </span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c"> 2986</a></span><span class="preprocessor">#define CAN_F0R1_FB27          CAN_F0R1_FB27_Msk                               </span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga828088c9ccc3e6f4a3b16fe6cf527a58"> 2987</a></span><span class="preprocessor">#define CAN_F0R1_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb63f1377b7f9dfd87c3ef59a5977ee3"> 2988</a></span><span class="preprocessor">#define CAN_F0R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB28_Pos)                    </span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009"> 2989</a></span><span class="preprocessor">#define CAN_F0R1_FB28          CAN_F0R1_FB28_Msk                               </span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9440886e48f1f2f9c8737120f2458c"> 2990</a></span><span class="preprocessor">#define CAN_F0R1_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7e2b3d7caf0ff01c856374d60f8345"> 2991</a></span><span class="preprocessor">#define CAN_F0R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB29_Pos)                    </span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1"> 2992</a></span><span class="preprocessor">#define CAN_F0R1_FB29          CAN_F0R1_FB29_Msk                               </span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fcf33bc1f1bcea9c87040747e2aa6ad"> 2993</a></span><span class="preprocessor">#define CAN_F0R1_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9766eac13c78b86a31cd64e0d6bea0d"> 2994</a></span><span class="preprocessor">#define CAN_F0R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB30_Pos)                    </span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54"> 2995</a></span><span class="preprocessor">#define CAN_F0R1_FB30          CAN_F0R1_FB30_Msk                               </span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c57e8d1ef05bc7b1c23812904b290f3"> 2996</a></span><span class="preprocessor">#define CAN_F0R1_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e5e5a0416bc721a85eb46e256c35262"> 2997</a></span><span class="preprocessor">#define CAN_F0R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB31_Pos)                    </span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554"> 2998</a></span><span class="preprocessor">#define CAN_F0R1_FB31          CAN_F0R1_FB31_Msk                               </span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27eb131cdda754065a82c251b02d26ec"> 3001</a></span><span class="preprocessor">#define CAN_F1R1_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7196f5a41c5a7692fa31249177a70de5"> 3002</a></span><span class="preprocessor">#define CAN_F1R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB0_Pos)                     </span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c"> 3003</a></span><span class="preprocessor">#define CAN_F1R1_FB0           CAN_F1R1_FB0_Msk                                </span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aecffb61aa34f1bfd36d4230fbf1e87"> 3004</a></span><span class="preprocessor">#define CAN_F1R1_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa957dafcd250c1c36d38a0da7a94d0b6"> 3005</a></span><span class="preprocessor">#define CAN_F1R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB1_Pos)                     </span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193"> 3006</a></span><span class="preprocessor">#define CAN_F1R1_FB1           CAN_F1R1_FB1_Msk                                </span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e4d64e1f9cacf34eb857db24e2aaed7"> 3007</a></span><span class="preprocessor">#define CAN_F1R1_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76348b5edccc3dff80131b8c8c66d91"> 3008</a></span><span class="preprocessor">#define CAN_F1R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB2_Pos)                     </span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4"> 3009</a></span><span class="preprocessor">#define CAN_F1R1_FB2           CAN_F1R1_FB2_Msk                                </span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70b163a4031c8c84fd3b1691a0310ffa"> 3010</a></span><span class="preprocessor">#define CAN_F1R1_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489dfc442d364861f5f985aae7651179"> 3011</a></span><span class="preprocessor">#define CAN_F1R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB3_Pos)                     </span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4"> 3012</a></span><span class="preprocessor">#define CAN_F1R1_FB3           CAN_F1R1_FB3_Msk                                </span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfea6ec572e4c78a63141351020434f3"> 3013</a></span><span class="preprocessor">#define CAN_F1R1_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48fba4b8013f5aa76ca9008eb1942423"> 3014</a></span><span class="preprocessor">#define CAN_F1R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB4_Pos)                     </span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a"> 3015</a></span><span class="preprocessor">#define CAN_F1R1_FB4           CAN_F1R1_FB4_Msk                                </span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07413947413c933237227a8f37ac6728"> 3016</a></span><span class="preprocessor">#define CAN_F1R1_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13b02c35ea2380f0f839784fc618090a"> 3017</a></span><span class="preprocessor">#define CAN_F1R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB5_Pos)                     </span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8"> 3018</a></span><span class="preprocessor">#define CAN_F1R1_FB5           CAN_F1R1_FB5_Msk                                </span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0428081f736b6a2888514dccd2af1f28"> 3019</a></span><span class="preprocessor">#define CAN_F1R1_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe821726bd0ab42de7eb6ba9b497e56"> 3020</a></span><span class="preprocessor">#define CAN_F1R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB6_Pos)                     </span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d"> 3021</a></span><span class="preprocessor">#define CAN_F1R1_FB6           CAN_F1R1_FB6_Msk                                </span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f7fad2e9157b6680041f1a4ff200af4"> 3022</a></span><span class="preprocessor">#define CAN_F1R1_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655b773dfa0dfe1e62cd8560a8dcb150"> 3023</a></span><span class="preprocessor">#define CAN_F1R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB7_Pos)                     </span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6"> 3024</a></span><span class="preprocessor">#define CAN_F1R1_FB7           CAN_F1R1_FB7_Msk                                </span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72753a76f8413d0a00ace38793d7ec9a"> 3025</a></span><span class="preprocessor">#define CAN_F1R1_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1dd516a1cf52c63b64b028d7528da7b"> 3026</a></span><span class="preprocessor">#define CAN_F1R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB8_Pos)                     </span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba"> 3027</a></span><span class="preprocessor">#define CAN_F1R1_FB8           CAN_F1R1_FB8_Msk                                </span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f45f8de5ab075f633d21443c8b2226"> 3028</a></span><span class="preprocessor">#define CAN_F1R1_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4645154d1f265dee267626ae43e35eae"> 3029</a></span><span class="preprocessor">#define CAN_F1R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB9_Pos)                     </span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf"> 3030</a></span><span class="preprocessor">#define CAN_F1R1_FB9           CAN_F1R1_FB9_Msk                                </span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf483657f1c8087691588ad2b4e8aa007"> 3031</a></span><span class="preprocessor">#define CAN_F1R1_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dbe75098babb0ad9de21a966115c4cb"> 3032</a></span><span class="preprocessor">#define CAN_F1R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB10_Pos)                    </span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357"> 3033</a></span><span class="preprocessor">#define CAN_F1R1_FB10          CAN_F1R1_FB10_Msk                               </span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ebfb27d5d594fdb472d31751a25092"> 3034</a></span><span class="preprocessor">#define CAN_F1R1_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b5ea83ec6fdbcc28d0f2c907276bec9"> 3035</a></span><span class="preprocessor">#define CAN_F1R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB11_Pos)                    </span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212"> 3036</a></span><span class="preprocessor">#define CAN_F1R1_FB11          CAN_F1R1_FB11_Msk                               </span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f87b433c7752b209f54f04ecb3f2e40"> 3037</a></span><span class="preprocessor">#define CAN_F1R1_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd728a049ed7528b585dd56bd4e1d2cd"> 3038</a></span><span class="preprocessor">#define CAN_F1R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB12_Pos)                    </span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd"> 3039</a></span><span class="preprocessor">#define CAN_F1R1_FB12          CAN_F1R1_FB12_Msk                               </span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcf14a236c390185aa76b3223e2ab573"> 3040</a></span><span class="preprocessor">#define CAN_F1R1_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf67d90e15499f16cb9903c75ffa2cdd"> 3041</a></span><span class="preprocessor">#define CAN_F1R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB13_Pos)                    </span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e"> 3042</a></span><span class="preprocessor">#define CAN_F1R1_FB13          CAN_F1R1_FB13_Msk                               </span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166ab6b1478e95f89a920b63c1fe83b3"> 3043</a></span><span class="preprocessor">#define CAN_F1R1_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd92e83b650c454a58a4e5bb0a2bae0"> 3044</a></span><span class="preprocessor">#define CAN_F1R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB14_Pos)                    </span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d"> 3045</a></span><span class="preprocessor">#define CAN_F1R1_FB14          CAN_F1R1_FB14_Msk                               </span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8dc185faf155706578f28896e413294"> 3046</a></span><span class="preprocessor">#define CAN_F1R1_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303d03c806b2cd4ae51703db085ff55b"> 3047</a></span><span class="preprocessor">#define CAN_F1R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB15_Pos)                    </span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde"> 3048</a></span><span class="preprocessor">#define CAN_F1R1_FB15          CAN_F1R1_FB15_Msk                               </span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e9dd89c5bb2dbfb38154cf3d0f52f19"> 3049</a></span><span class="preprocessor">#define CAN_F1R1_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd648d6b54d04ac636e7536a08d11ebb"> 3050</a></span><span class="preprocessor">#define CAN_F1R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB16_Pos)                    </span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373"> 3051</a></span><span class="preprocessor">#define CAN_F1R1_FB16          CAN_F1R1_FB16_Msk                               </span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9816f741200a82b429a0ea6e18d4f481"> 3052</a></span><span class="preprocessor">#define CAN_F1R1_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d839533fbd0dcc34aee11644d5f849"> 3053</a></span><span class="preprocessor">#define CAN_F1R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB17_Pos)                    </span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140"> 3054</a></span><span class="preprocessor">#define CAN_F1R1_FB17          CAN_F1R1_FB17_Msk                               </span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67138d3787bf67035e1eb1d7420b999"> 3055</a></span><span class="preprocessor">#define CAN_F1R1_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67914799f407244afdbf1ade349dbf3"> 3056</a></span><span class="preprocessor">#define CAN_F1R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB18_Pos)                    </span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 3057</a></span><span class="preprocessor">#define CAN_F1R1_FB18          CAN_F1R1_FB18_Msk                               </span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac725ea9b9e3b26ac347f66ccc4ddfae4"> 3058</a></span><span class="preprocessor">#define CAN_F1R1_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e0c47dda83f3ce3f3e5b18f3fb93b35"> 3059</a></span><span class="preprocessor">#define CAN_F1R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB19_Pos)                    </span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b"> 3060</a></span><span class="preprocessor">#define CAN_F1R1_FB19          CAN_F1R1_FB19_Msk                               </span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba0bf91f16395564def3f873084dc0b"> 3061</a></span><span class="preprocessor">#define CAN_F1R1_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122f1435ff77893cee8ec0d39fbfb178"> 3062</a></span><span class="preprocessor">#define CAN_F1R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB20_Pos)                    </span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6"> 3063</a></span><span class="preprocessor">#define CAN_F1R1_FB20          CAN_F1R1_FB20_Msk                               </span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a40175f3f3d5fdb28dc172aa7a1595"> 3064</a></span><span class="preprocessor">#define CAN_F1R1_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7164f10425d3caf734b284f3bc3b5449"> 3065</a></span><span class="preprocessor">#define CAN_F1R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB21_Pos)                    </span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec"> 3066</a></span><span class="preprocessor">#define CAN_F1R1_FB21          CAN_F1R1_FB21_Msk                               </span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga069b7dc2e0e3e0ab6445a2bf2bfc3bed"> 3067</a></span><span class="preprocessor">#define CAN_F1R1_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ddbed5a2b9531b528d32857123af10a"> 3068</a></span><span class="preprocessor">#define CAN_F1R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB22_Pos)                    </span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02"> 3069</a></span><span class="preprocessor">#define CAN_F1R1_FB22          CAN_F1R1_FB22_Msk                               </span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1be33c0c1d5b547f65b90e763ac7bbd"> 3070</a></span><span class="preprocessor">#define CAN_F1R1_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc01c86ecce551ede43bfeafbbbb384"> 3071</a></span><span class="preprocessor">#define CAN_F1R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB23_Pos)                    </span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128"> 3072</a></span><span class="preprocessor">#define CAN_F1R1_FB23          CAN_F1R1_FB23_Msk                               </span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cf527d0f7d4dfa543c7961d56909885"> 3073</a></span><span class="preprocessor">#define CAN_F1R1_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9660622aa2fe3253f7b29e7591462002"> 3074</a></span><span class="preprocessor">#define CAN_F1R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB24_Pos)                    </span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5"> 3075</a></span><span class="preprocessor">#define CAN_F1R1_FB24          CAN_F1R1_FB24_Msk                               </span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c5577c558a7f155db47732b868711c"> 3076</a></span><span class="preprocessor">#define CAN_F1R1_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0f80f8443876e5a992b6b320f19d537"> 3077</a></span><span class="preprocessor">#define CAN_F1R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB25_Pos)                    </span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d"> 3078</a></span><span class="preprocessor">#define CAN_F1R1_FB25          CAN_F1R1_FB25_Msk                               </span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cc17673e3a875235664981d3ca221a"> 3079</a></span><span class="preprocessor">#define CAN_F1R1_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad90d82d2f8485e7e9a530992ac4a84e0"> 3080</a></span><span class="preprocessor">#define CAN_F1R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB26_Pos)                    </span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874"> 3081</a></span><span class="preprocessor">#define CAN_F1R1_FB26          CAN_F1R1_FB26_Msk                               </span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2db09a50ddde24f79862191ca42bc451"> 3082</a></span><span class="preprocessor">#define CAN_F1R1_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd73fe9a0c9c29fcb103e241ed3c4af"> 3083</a></span><span class="preprocessor">#define CAN_F1R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB27_Pos)                    </span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6"> 3084</a></span><span class="preprocessor">#define CAN_F1R1_FB27          CAN_F1R1_FB27_Msk                               </span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0fe7f80eac137fc59498aaf1a4cda5"> 3085</a></span><span class="preprocessor">#define CAN_F1R1_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1bc410d11b14bfa426de7b7977bee14"> 3086</a></span><span class="preprocessor">#define CAN_F1R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB28_Pos)                    </span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46"> 3087</a></span><span class="preprocessor">#define CAN_F1R1_FB28          CAN_F1R1_FB28_Msk                               </span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51f300d424e7cd192b6af1f81cc2019"> 3088</a></span><span class="preprocessor">#define CAN_F1R1_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48a223c7f7282dc22db7c2e0d557f35"> 3089</a></span><span class="preprocessor">#define CAN_F1R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB29_Pos)                    </span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f"> 3090</a></span><span class="preprocessor">#define CAN_F1R1_FB29          CAN_F1R1_FB29_Msk                               </span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20dd3f33af971def89d8e3ca8abd8f63"> 3091</a></span><span class="preprocessor">#define CAN_F1R1_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45ba201e41f2fd71cda39c7010f65e0"> 3092</a></span><span class="preprocessor">#define CAN_F1R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB30_Pos)                    </span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d"> 3093</a></span><span class="preprocessor">#define CAN_F1R1_FB30          CAN_F1R1_FB30_Msk                               </span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e42f6407392d9744b324a3b9bca2ab8"> 3094</a></span><span class="preprocessor">#define CAN_F1R1_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1345bf0889997c6316180e9754c3e18"> 3095</a></span><span class="preprocessor">#define CAN_F1R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB31_Pos)                    </span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b"> 3096</a></span><span class="preprocessor">#define CAN_F1R1_FB31          CAN_F1R1_FB31_Msk                               </span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span><span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d22e35b14dc0fd47606ec3e9f5433f0"> 3099</a></span><span class="preprocessor">#define CAN_F2R1_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32a7356281dd4bfe7825df1f7cf2cb9"> 3100</a></span><span class="preprocessor">#define CAN_F2R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB0_Pos)                     </span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84"> 3101</a></span><span class="preprocessor">#define CAN_F2R1_FB0           CAN_F2R1_FB0_Msk                                </span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bde9b889c0e03d67ce1432aecbd75ce"> 3102</a></span><span class="preprocessor">#define CAN_F2R1_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a45584a55de290532b6835fadf480a"> 3103</a></span><span class="preprocessor">#define CAN_F2R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB1_Pos)                     </span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b"> 3104</a></span><span class="preprocessor">#define CAN_F2R1_FB1           CAN_F2R1_FB1_Msk                                </span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacccd928df24722f7ac8cc22de452ab4b"> 3105</a></span><span class="preprocessor">#define CAN_F2R1_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42aa2e179dd31d2ef7373acb814223f2"> 3106</a></span><span class="preprocessor">#define CAN_F2R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB2_Pos)                     </span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee"> 3107</a></span><span class="preprocessor">#define CAN_F2R1_FB2           CAN_F2R1_FB2_Msk                                </span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca191ad3d0d9a8452f6dd9e8465695e5"> 3108</a></span><span class="preprocessor">#define CAN_F2R1_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7f6fc0a5744d9f9246ae814dde3a00"> 3109</a></span><span class="preprocessor">#define CAN_F2R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB3_Pos)                     </span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36"> 3110</a></span><span class="preprocessor">#define CAN_F2R1_FB3           CAN_F2R1_FB3_Msk                                </span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc3a2fcc279f4d100b4bf0a3e56c027d"> 3111</a></span><span class="preprocessor">#define CAN_F2R1_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7555733c5e81d91c22ef16a2954e58a0"> 3112</a></span><span class="preprocessor">#define CAN_F2R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB4_Pos)                     </span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd"> 3113</a></span><span class="preprocessor">#define CAN_F2R1_FB4           CAN_F2R1_FB4_Msk                                </span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2706c0511eea92c7c23717696e2039ef"> 3114</a></span><span class="preprocessor">#define CAN_F2R1_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3302502cfe80c87773630dbb3fe8eab1"> 3115</a></span><span class="preprocessor">#define CAN_F2R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB5_Pos)                     </span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887"> 3116</a></span><span class="preprocessor">#define CAN_F2R1_FB5           CAN_F2R1_FB5_Msk                                </span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f556ca64f9a621435b46e87266ceed"> 3117</a></span><span class="preprocessor">#define CAN_F2R1_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c22e704c9d4404892df4086290e68ec"> 3118</a></span><span class="preprocessor">#define CAN_F2R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB6_Pos)                     </span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7"> 3119</a></span><span class="preprocessor">#define CAN_F2R1_FB6           CAN_F2R1_FB6_Msk                                </span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga417d9fb1cd03584958223984f973ae45"> 3120</a></span><span class="preprocessor">#define CAN_F2R1_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569ec796b80a5c48de939b628a2368d8"> 3121</a></span><span class="preprocessor">#define CAN_F2R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB7_Pos)                     </span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc"> 3122</a></span><span class="preprocessor">#define CAN_F2R1_FB7           CAN_F2R1_FB7_Msk                                </span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ecf568bb243c39cb4b591e10ee4c264"> 3123</a></span><span class="preprocessor">#define CAN_F2R1_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc5dd0d405b5a0e37c5a7b44e3ddb27d"> 3124</a></span><span class="preprocessor">#define CAN_F2R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB8_Pos)                     </span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908"> 3125</a></span><span class="preprocessor">#define CAN_F2R1_FB8           CAN_F2R1_FB8_Msk                                </span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb6429e869387e036a72125c767616a2"> 3126</a></span><span class="preprocessor">#define CAN_F2R1_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c52c1e2532edd862c9480c22ee72340"> 3127</a></span><span class="preprocessor">#define CAN_F2R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB9_Pos)                     </span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319"> 3128</a></span><span class="preprocessor">#define CAN_F2R1_FB9           CAN_F2R1_FB9_Msk                                </span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb1104df1f5ea9a52bad81c16a10f93"> 3129</a></span><span class="preprocessor">#define CAN_F2R1_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64a55a94cadc65b398bd15569223715"> 3130</a></span><span class="preprocessor">#define CAN_F2R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB10_Pos)                    </span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c"> 3131</a></span><span class="preprocessor">#define CAN_F2R1_FB10          CAN_F2R1_FB10_Msk                               </span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8284e29a6acceb7cc51554bb5c1f4e9"> 3132</a></span><span class="preprocessor">#define CAN_F2R1_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeac622ae5a702f2f5ca04eb6d07ba57"> 3133</a></span><span class="preprocessor">#define CAN_F2R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB11_Pos)                    </span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7"> 3134</a></span><span class="preprocessor">#define CAN_F2R1_FB11          CAN_F2R1_FB11_Msk                               </span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacccd6d7c8fed17e8a960cdea12e9937c"> 3135</a></span><span class="preprocessor">#define CAN_F2R1_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dae1f468ba956371b53f200658cb93e"> 3136</a></span><span class="preprocessor">#define CAN_F2R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB12_Pos)                    </span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94"> 3137</a></span><span class="preprocessor">#define CAN_F2R1_FB12          CAN_F2R1_FB12_Msk                               </span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga859f236a687e19660de99278b9f5639e"> 3138</a></span><span class="preprocessor">#define CAN_F2R1_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82190e04cc99936f1670f81b3e3306d5"> 3139</a></span><span class="preprocessor">#define CAN_F2R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB13_Pos)                    </span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 3140</a></span><span class="preprocessor">#define CAN_F2R1_FB13          CAN_F2R1_FB13_Msk                               </span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719777f190551358a8e55b4551246985"> 3141</a></span><span class="preprocessor">#define CAN_F2R1_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6722c1954e4dc9dce4931ca68545afd"> 3142</a></span><span class="preprocessor">#define CAN_F2R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB14_Pos)                    </span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e"> 3143</a></span><span class="preprocessor">#define CAN_F2R1_FB14          CAN_F2R1_FB14_Msk                               </span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fe8abfa46f0bd92db7f7a8c67f89b5"> 3144</a></span><span class="preprocessor">#define CAN_F2R1_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f6b097d716445b57eb181592d9543c7"> 3145</a></span><span class="preprocessor">#define CAN_F2R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB15_Pos)                    </span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990"> 3146</a></span><span class="preprocessor">#define CAN_F2R1_FB15          CAN_F2R1_FB15_Msk                               </span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16b5440836903f347ea7693c40da4a01"> 3147</a></span><span class="preprocessor">#define CAN_F2R1_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf"> 3148</a></span><span class="preprocessor">#define CAN_F2R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB16_Pos)                    </span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38"> 3149</a></span><span class="preprocessor">#define CAN_F2R1_FB16          CAN_F2R1_FB16_Msk                               </span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a962747d2c8ba69f77cccef2add0bf9"> 3150</a></span><span class="preprocessor">#define CAN_F2R1_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa515e5239f2fb3f7669106b0a42ce00b"> 3151</a></span><span class="preprocessor">#define CAN_F2R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB17_Pos)                    </span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd"> 3152</a></span><span class="preprocessor">#define CAN_F2R1_FB17          CAN_F2R1_FB17_Msk                               </span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70c37fe14d32d847ebb6880849d71e11"> 3153</a></span><span class="preprocessor">#define CAN_F2R1_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7132daf6ddf622a30b31b0dc82b77bcf"> 3154</a></span><span class="preprocessor">#define CAN_F2R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB18_Pos)                    </span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9"> 3155</a></span><span class="preprocessor">#define CAN_F2R1_FB18          CAN_F2R1_FB18_Msk                               </span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab020e6235fe4c66882df3b253b4898ef"> 3156</a></span><span class="preprocessor">#define CAN_F2R1_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a8f0a1951ca9c9e8cdbac39f64ec6e"> 3157</a></span><span class="preprocessor">#define CAN_F2R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB19_Pos)                    </span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c"> 3158</a></span><span class="preprocessor">#define CAN_F2R1_FB19          CAN_F2R1_FB19_Msk                               </span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32775644499bea180ed6be905e3ac7bc"> 3159</a></span><span class="preprocessor">#define CAN_F2R1_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58042a29bd588ca97015f8de46239641"> 3160</a></span><span class="preprocessor">#define CAN_F2R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB20_Pos)                    </span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43"> 3161</a></span><span class="preprocessor">#define CAN_F2R1_FB20          CAN_F2R1_FB20_Msk                               </span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb4b573d828f2498db857114f0b554f"> 3162</a></span><span class="preprocessor">#define CAN_F2R1_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e2ea1ce258fc480fb8b2b12a885c9f"> 3163</a></span><span class="preprocessor">#define CAN_F2R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB21_Pos)                    </span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5"> 3164</a></span><span class="preprocessor">#define CAN_F2R1_FB21          CAN_F2R1_FB21_Msk                               </span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed5841ad79cc5cf7e76cc3315b65497"> 3165</a></span><span class="preprocessor">#define CAN_F2R1_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ff16cdc9d4b088573f668d99747af"> 3166</a></span><span class="preprocessor">#define CAN_F2R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB22_Pos)                    </span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7"> 3167</a></span><span class="preprocessor">#define CAN_F2R1_FB22          CAN_F2R1_FB22_Msk                               </span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3ced515beee7bd23f0d93610bab275b"> 3168</a></span><span class="preprocessor">#define CAN_F2R1_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9dd3a87b66e7f305670c551b67bff47"> 3169</a></span><span class="preprocessor">#define CAN_F2R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB23_Pos)                    </span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0"> 3170</a></span><span class="preprocessor">#define CAN_F2R1_FB23          CAN_F2R1_FB23_Msk                               </span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe33b16774b21585c3661fbe2d9123cd"> 3171</a></span><span class="preprocessor">#define CAN_F2R1_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353eaadcd9e7a6ffd389c81f75e5b860"> 3172</a></span><span class="preprocessor">#define CAN_F2R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB24_Pos)                    </span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b"> 3173</a></span><span class="preprocessor">#define CAN_F2R1_FB24          CAN_F2R1_FB24_Msk                               </span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56ce415708ca6b0de210d624e9a5f606"> 3174</a></span><span class="preprocessor">#define CAN_F2R1_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6516de993c142d8a23cc647e9b06ecd2"> 3175</a></span><span class="preprocessor">#define CAN_F2R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB25_Pos)                    </span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e"> 3176</a></span><span class="preprocessor">#define CAN_F2R1_FB25          CAN_F2R1_FB25_Msk                               </span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110456643d2876e34dd02e537d9c0453"> 3177</a></span><span class="preprocessor">#define CAN_F2R1_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b6583d5cb48decd72eb2bee4113c48"> 3178</a></span><span class="preprocessor">#define CAN_F2R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB26_Pos)                    </span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08"> 3179</a></span><span class="preprocessor">#define CAN_F2R1_FB26          CAN_F2R1_FB26_Msk                               </span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bfbbc6638ac01d28fe719942ed800cd"> 3180</a></span><span class="preprocessor">#define CAN_F2R1_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b6942aff7b854ed29d7bb8affba388"> 3181</a></span><span class="preprocessor">#define CAN_F2R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB27_Pos)                    </span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff"> 3182</a></span><span class="preprocessor">#define CAN_F2R1_FB27          CAN_F2R1_FB27_Msk                               </span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782f72de6bdfb681a0790934b38ff480"> 3183</a></span><span class="preprocessor">#define CAN_F2R1_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6d262f3000a3723269b53cf0c4f3ad2"> 3184</a></span><span class="preprocessor">#define CAN_F2R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB28_Pos)                    </span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714"> 3185</a></span><span class="preprocessor">#define CAN_F2R1_FB28          CAN_F2R1_FB28_Msk                               </span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb04ee516341a536f69fb6c4b87f8b9"> 3186</a></span><span class="preprocessor">#define CAN_F2R1_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc1ecaa773500c32c41363b2dff8e72"> 3187</a></span><span class="preprocessor">#define CAN_F2R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB29_Pos)                    </span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1"> 3188</a></span><span class="preprocessor">#define CAN_F2R1_FB29          CAN_F2R1_FB29_Msk                               </span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb8ecceb7be34c41af7c161d223689a8"> 3189</a></span><span class="preprocessor">#define CAN_F2R1_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317461fc99abac5a1b3c44487499d315"> 3190</a></span><span class="preprocessor">#define CAN_F2R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB30_Pos)                    </span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758"> 3191</a></span><span class="preprocessor">#define CAN_F2R1_FB30          CAN_F2R1_FB30_Msk                               </span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22488fb69df08c9ffc310f3ab575d02"> 3192</a></span><span class="preprocessor">#define CAN_F2R1_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef1c89364eec52f78811d7a8e40d0b4"> 3193</a></span><span class="preprocessor">#define CAN_F2R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB31_Pos)                    </span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122"> 3194</a></span><span class="preprocessor">#define CAN_F2R1_FB31          CAN_F2R1_FB31_Msk                               </span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span><span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d5a0c988cb0f7bded01fd1c5bcd9bb"> 3197</a></span><span class="preprocessor">#define CAN_F3R1_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c1d5628f543d31326f122516ae8d36c"> 3198</a></span><span class="preprocessor">#define CAN_F3R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB0_Pos)                     </span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53"> 3199</a></span><span class="preprocessor">#define CAN_F3R1_FB0           CAN_F3R1_FB0_Msk                                </span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e569040031dc2b17a3923d02c7b0a"> 3200</a></span><span class="preprocessor">#define CAN_F3R1_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4654a2f7909715abd47c047c550d2ca"> 3201</a></span><span class="preprocessor">#define CAN_F3R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB1_Pos)                     </span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91"> 3202</a></span><span class="preprocessor">#define CAN_F3R1_FB1           CAN_F3R1_FB1_Msk                                </span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183cdb0180529bd94bc2dfd3a2169316"> 3203</a></span><span class="preprocessor">#define CAN_F3R1_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06d554341693c4f1e9cb5ec2d90c74ca"> 3204</a></span><span class="preprocessor">#define CAN_F3R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB2_Pos)                     </span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2"> 3205</a></span><span class="preprocessor">#define CAN_F3R1_FB2           CAN_F3R1_FB2_Msk                                </span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga264110432e8f853262985289f403cf69"> 3206</a></span><span class="preprocessor">#define CAN_F3R1_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496aa97ec5c7995b3a6da8e9b33c660e"> 3207</a></span><span class="preprocessor">#define CAN_F3R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB3_Pos)                     </span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56"> 3208</a></span><span class="preprocessor">#define CAN_F3R1_FB3           CAN_F3R1_FB3_Msk                                </span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad686b1dae4008be31598e02f433f4d6c"> 3209</a></span><span class="preprocessor">#define CAN_F3R1_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62eb0d7464f228fd13f2d567e66b0225"> 3210</a></span><span class="preprocessor">#define CAN_F3R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB4_Pos)                     </span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7"> 3211</a></span><span class="preprocessor">#define CAN_F3R1_FB4           CAN_F3R1_FB4_Msk                                </span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b58c76fcd660c939b781c7e82a8b81"> 3212</a></span><span class="preprocessor">#define CAN_F3R1_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e25fcc0e53a3e2d271e06f8985a1e98"> 3213</a></span><span class="preprocessor">#define CAN_F3R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB5_Pos)                     </span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf"> 3214</a></span><span class="preprocessor">#define CAN_F3R1_FB5           CAN_F3R1_FB5_Msk                                </span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c71ff110c18c45c1111ff2ec255da30"> 3215</a></span><span class="preprocessor">#define CAN_F3R1_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa5eeffce32825d18dd6ae540691a43"> 3216</a></span><span class="preprocessor">#define CAN_F3R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB6_Pos)                     </span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1"> 3217</a></span><span class="preprocessor">#define CAN_F3R1_FB6           CAN_F3R1_FB6_Msk                                </span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e1076d0bccc07adfcfdd9b10ef70d49"> 3218</a></span><span class="preprocessor">#define CAN_F3R1_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f51e4b529f2c096fb6fec2b6d7df1f5"> 3219</a></span><span class="preprocessor">#define CAN_F3R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB7_Pos)                     </span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8"> 3220</a></span><span class="preprocessor">#define CAN_F3R1_FB7           CAN_F3R1_FB7_Msk                                </span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ec42fffa4e19dd6841adeb7c581bbe"> 3221</a></span><span class="preprocessor">#define CAN_F3R1_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa223fb562425adcb7022b2b5e6f0da6"> 3222</a></span><span class="preprocessor">#define CAN_F3R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB8_Pos)                     </span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa"> 3223</a></span><span class="preprocessor">#define CAN_F3R1_FB8           CAN_F3R1_FB8_Msk                                </span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a409b79ae2582691f8998c525f259fc"> 3224</a></span><span class="preprocessor">#define CAN_F3R1_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga900e4c0c595155e852cbc17fda96e9ee"> 3225</a></span><span class="preprocessor">#define CAN_F3R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB9_Pos)                     </span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609"> 3226</a></span><span class="preprocessor">#define CAN_F3R1_FB9           CAN_F3R1_FB9_Msk                                </span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5bff557fd63b73e4490b972bb5ac946"> 3227</a></span><span class="preprocessor">#define CAN_F3R1_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3ae8c895b853d340ff7a133870164a"> 3228</a></span><span class="preprocessor">#define CAN_F3R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB10_Pos)                    </span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d"> 3229</a></span><span class="preprocessor">#define CAN_F3R1_FB10          CAN_F3R1_FB10_Msk                               </span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f0a4a347f318e110ce2139acb78b13"> 3230</a></span><span class="preprocessor">#define CAN_F3R1_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68222a41a14bb43bc6d2f0fc4dee1e0f"> 3231</a></span><span class="preprocessor">#define CAN_F3R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB11_Pos)                    </span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6"> 3232</a></span><span class="preprocessor">#define CAN_F3R1_FB11          CAN_F3R1_FB11_Msk                               </span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d38f5393492a54b470fa2b985cec67"> 3233</a></span><span class="preprocessor">#define CAN_F3R1_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec2bac1777b3ebef8b3a22d22514a4b2"> 3234</a></span><span class="preprocessor">#define CAN_F3R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB12_Pos)                    </span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 3235</a></span><span class="preprocessor">#define CAN_F3R1_FB12          CAN_F3R1_FB12_Msk                               </span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf1ceb6b25d05652aba0ef3a04caf40"> 3236</a></span><span class="preprocessor">#define CAN_F3R1_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f4c6942bebdcb179b5092520842e91"> 3237</a></span><span class="preprocessor">#define CAN_F3R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB13_Pos)                    </span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae"> 3238</a></span><span class="preprocessor">#define CAN_F3R1_FB13          CAN_F3R1_FB13_Msk                               </span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2792beb7bfcf3e2ca26e092bb4ed2d50"> 3239</a></span><span class="preprocessor">#define CAN_F3R1_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cbf7b6b28dce1e65f4377273b060b7"> 3240</a></span><span class="preprocessor">#define CAN_F3R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB14_Pos)                    </span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765"> 3241</a></span><span class="preprocessor">#define CAN_F3R1_FB14          CAN_F3R1_FB14_Msk                               </span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7087ca402b574d4cce164525a75942c1"> 3242</a></span><span class="preprocessor">#define CAN_F3R1_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d5afdf5c983489b0bcd8029a6e1c45a"> 3243</a></span><span class="preprocessor">#define CAN_F3R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB15_Pos)                    </span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1"> 3244</a></span><span class="preprocessor">#define CAN_F3R1_FB15          CAN_F3R1_FB15_Msk                               </span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69cf5d074fb4b4a823b2f2071b5a391d"> 3245</a></span><span class="preprocessor">#define CAN_F3R1_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc1997d8f970761e068263b8aa9f439"> 3246</a></span><span class="preprocessor">#define CAN_F3R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB16_Pos)                    </span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1"> 3247</a></span><span class="preprocessor">#define CAN_F3R1_FB16          CAN_F3R1_FB16_Msk                               </span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadccd15d0bba8530373bb5beafd51ccff"> 3248</a></span><span class="preprocessor">#define CAN_F3R1_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8221248c305454dd5071679742a56383"> 3249</a></span><span class="preprocessor">#define CAN_F3R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB17_Pos)                    </span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477"> 3250</a></span><span class="preprocessor">#define CAN_F3R1_FB17          CAN_F3R1_FB17_Msk                               </span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga667df86ec3ab1ef7d9a90d3e69a97ef7"> 3251</a></span><span class="preprocessor">#define CAN_F3R1_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84e18a8d220d1dbf071afcbe969b976"> 3252</a></span><span class="preprocessor">#define CAN_F3R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB18_Pos)                    </span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f"> 3253</a></span><span class="preprocessor">#define CAN_F3R1_FB18          CAN_F3R1_FB18_Msk                               </span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e23acb5ecf6e18637060239a690c034"> 3254</a></span><span class="preprocessor">#define CAN_F3R1_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3806303c3cfe2dcee6e3409eb1492b6"> 3255</a></span><span class="preprocessor">#define CAN_F3R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB19_Pos)                    </span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236"> 3256</a></span><span class="preprocessor">#define CAN_F3R1_FB19          CAN_F3R1_FB19_Msk                               </span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81dbe7a19466ef9c89804d77b695a8a"> 3257</a></span><span class="preprocessor">#define CAN_F3R1_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e8b9d7e4cdc6856c6ad61d15fae9f2"> 3258</a></span><span class="preprocessor">#define CAN_F3R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB20_Pos)                    </span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef"> 3259</a></span><span class="preprocessor">#define CAN_F3R1_FB20          CAN_F3R1_FB20_Msk                               </span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga504f3a0b162d61b85df522610ce39ef7"> 3260</a></span><span class="preprocessor">#define CAN_F3R1_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6bf19e9356adcb47a75895b653025"> 3261</a></span><span class="preprocessor">#define CAN_F3R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB21_Pos)                    </span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91"> 3262</a></span><span class="preprocessor">#define CAN_F3R1_FB21          CAN_F3R1_FB21_Msk                               </span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga802dd3b3cb24cf29fef5a437d611f374"> 3263</a></span><span class="preprocessor">#define CAN_F3R1_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f9cc55362b508457dae2a22f3577b9"> 3264</a></span><span class="preprocessor">#define CAN_F3R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB22_Pos)                    </span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb"> 3265</a></span><span class="preprocessor">#define CAN_F3R1_FB22          CAN_F3R1_FB22_Msk                               </span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b4c505b76333edc055ec8185ce9cca3"> 3266</a></span><span class="preprocessor">#define CAN_F3R1_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53b384413c96686c5b6d955edf3605e7"> 3267</a></span><span class="preprocessor">#define CAN_F3R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB23_Pos)                    </span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e"> 3268</a></span><span class="preprocessor">#define CAN_F3R1_FB23          CAN_F3R1_FB23_Msk                               </span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72365189f731236a0347f2577b26ad1"> 3269</a></span><span class="preprocessor">#define CAN_F3R1_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c095337bdce797f169006a2b79ecda"> 3270</a></span><span class="preprocessor">#define CAN_F3R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB24_Pos)                    </span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919"> 3271</a></span><span class="preprocessor">#define CAN_F3R1_FB24          CAN_F3R1_FB24_Msk                               </span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7eb5954b6b37e1c895c7e5379b9ed89"> 3272</a></span><span class="preprocessor">#define CAN_F3R1_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad411d7ebb23972f68d8d3622a89de73e"> 3273</a></span><span class="preprocessor">#define CAN_F3R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB25_Pos)                    </span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519"> 3274</a></span><span class="preprocessor">#define CAN_F3R1_FB25          CAN_F3R1_FB25_Msk                               </span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa963a783c31dfb619f95c5f36fbbbfbb"> 3275</a></span><span class="preprocessor">#define CAN_F3R1_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56aa4a1d23228828e880810e6d644054"> 3276</a></span><span class="preprocessor">#define CAN_F3R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB26_Pos)                    </span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2"> 3277</a></span><span class="preprocessor">#define CAN_F3R1_FB26          CAN_F3R1_FB26_Msk                               </span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga402faf6e5640540970f69b796fec57bc"> 3278</a></span><span class="preprocessor">#define CAN_F3R1_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a14d8e964a880b27705af96225917cb"> 3279</a></span><span class="preprocessor">#define CAN_F3R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB27_Pos)                    </span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c"> 3280</a></span><span class="preprocessor">#define CAN_F3R1_FB27          CAN_F3R1_FB27_Msk                               </span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac25fde9cd308c5fde521c6c649112109"> 3281</a></span><span class="preprocessor">#define CAN_F3R1_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62dea0d389306d34595416ca334c7bf1"> 3282</a></span><span class="preprocessor">#define CAN_F3R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB28_Pos)                    </span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b"> 3283</a></span><span class="preprocessor">#define CAN_F3R1_FB28          CAN_F3R1_FB28_Msk                               </span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf98ffdf9966c92a5cbbcb23ad6c36b1a"> 3284</a></span><span class="preprocessor">#define CAN_F3R1_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04da25e051a24c10b8d59f6a87818fb0"> 3285</a></span><span class="preprocessor">#define CAN_F3R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB29_Pos)                    </span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2"> 3286</a></span><span class="preprocessor">#define CAN_F3R1_FB29          CAN_F3R1_FB29_Msk                               </span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6f8058f778d1ec69794aa937d96337"> 3287</a></span><span class="preprocessor">#define CAN_F3R1_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9b888a2c0f23588c4f79d7e1545c61"> 3288</a></span><span class="preprocessor">#define CAN_F3R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB30_Pos)                    </span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074"> 3289</a></span><span class="preprocessor">#define CAN_F3R1_FB30          CAN_F3R1_FB30_Msk                               </span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab45325d0fb96d86f848601a582e47a5d"> 3290</a></span><span class="preprocessor">#define CAN_F3R1_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf5486013f92f3646e9ac903676b6743"> 3291</a></span><span class="preprocessor">#define CAN_F3R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB31_Pos)                    </span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4"> 3292</a></span><span class="preprocessor">#define CAN_F3R1_FB31          CAN_F3R1_FB31_Msk                               </span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5573bdc4becbeaab63e285f60bb316c6"> 3295</a></span><span class="preprocessor">#define CAN_F4R1_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7988e6a122cc6084ea40df4b66de5f0f"> 3296</a></span><span class="preprocessor">#define CAN_F4R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB0_Pos)                     </span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993"> 3297</a></span><span class="preprocessor">#define CAN_F4R1_FB0           CAN_F4R1_FB0_Msk                                </span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga279a547f6c7143c59c912d85973493d1"> 3298</a></span><span class="preprocessor">#define CAN_F4R1_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88382bdd2a166258413d39fbb436050"> 3299</a></span><span class="preprocessor">#define CAN_F4R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB1_Pos)                     </span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9"> 3300</a></span><span class="preprocessor">#define CAN_F4R1_FB1           CAN_F4R1_FB1_Msk                                </span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae735647331c284d403b4917ff3b213ce"> 3301</a></span><span class="preprocessor">#define CAN_F4R1_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6564dfdae0be64785df0d766aa5c149"> 3302</a></span><span class="preprocessor">#define CAN_F4R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB2_Pos)                     </span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955"> 3303</a></span><span class="preprocessor">#define CAN_F4R1_FB2           CAN_F4R1_FB2_Msk                                </span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac731872ee45a7e0569871bfb02c6b6e9"> 3304</a></span><span class="preprocessor">#define CAN_F4R1_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga786fe254e7a86a2ac517ea453f78e120"> 3305</a></span><span class="preprocessor">#define CAN_F4R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB3_Pos)                     </span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7"> 3306</a></span><span class="preprocessor">#define CAN_F4R1_FB3           CAN_F4R1_FB3_Msk                                </span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f4894ca5438e060ea17fcb6d0d2f9b"> 3307</a></span><span class="preprocessor">#define CAN_F4R1_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd92184f0f30164e14b07a7a4e5208a2"> 3308</a></span><span class="preprocessor">#define CAN_F4R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB4_Pos)                     </span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec"> 3309</a></span><span class="preprocessor">#define CAN_F4R1_FB4           CAN_F4R1_FB4_Msk                                </span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3eff06bd3294a077a43d55419ecbfbb"> 3310</a></span><span class="preprocessor">#define CAN_F4R1_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a8707829180a6a5ea26822a408facce"> 3311</a></span><span class="preprocessor">#define CAN_F4R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB5_Pos)                     </span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e"> 3312</a></span><span class="preprocessor">#define CAN_F4R1_FB5           CAN_F4R1_FB5_Msk                                </span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea2a7ac1148da335845a257f1dde33e"> 3313</a></span><span class="preprocessor">#define CAN_F4R1_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270fa51a92450225b554f19353f38f0e"> 3314</a></span><span class="preprocessor">#define CAN_F4R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB6_Pos)                     </span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9"> 3315</a></span><span class="preprocessor">#define CAN_F4R1_FB6           CAN_F4R1_FB6_Msk                                </span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c8a70e48e55e45b8d3322a344bfa45"> 3316</a></span><span class="preprocessor">#define CAN_F4R1_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga474765e4a523545019ad84e02c9af69c"> 3317</a></span><span class="preprocessor">#define CAN_F4R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB7_Pos)                     </span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745"> 3318</a></span><span class="preprocessor">#define CAN_F4R1_FB7           CAN_F4R1_FB7_Msk                                </span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4e861543c2dd0e3bfbd34fd6e97927f"> 3319</a></span><span class="preprocessor">#define CAN_F4R1_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa256896c733d9155ab9c60d6f2d58a3b"> 3320</a></span><span class="preprocessor">#define CAN_F4R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB8_Pos)                     </span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5"> 3321</a></span><span class="preprocessor">#define CAN_F4R1_FB8           CAN_F4R1_FB8_Msk                                </span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe495bcc370cfd21bdf1b6e751aa23a"> 3322</a></span><span class="preprocessor">#define CAN_F4R1_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fdff1d01f74ad524f97bd3a138e6c4d"> 3323</a></span><span class="preprocessor">#define CAN_F4R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB9_Pos)                     </span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536"> 3324</a></span><span class="preprocessor">#define CAN_F4R1_FB9           CAN_F4R1_FB9_Msk                                </span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34153173f76d8b1aacbdd013a733fdd2"> 3325</a></span><span class="preprocessor">#define CAN_F4R1_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5e8f2c67a528aa361922158ae8eb92"> 3326</a></span><span class="preprocessor">#define CAN_F4R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB10_Pos)                    </span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d"> 3327</a></span><span class="preprocessor">#define CAN_F4R1_FB10          CAN_F4R1_FB10_Msk                               </span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8adba35f6ed518c3d762d8c791cfb85"> 3328</a></span><span class="preprocessor">#define CAN_F4R1_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50cb96e2d638c18f5ce23bed3342f39d"> 3329</a></span><span class="preprocessor">#define CAN_F4R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB11_Pos)                    </span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9"> 3330</a></span><span class="preprocessor">#define CAN_F4R1_FB11          CAN_F4R1_FB11_Msk                               </span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa308445d00347d34a263c82c0b5cc5a"> 3331</a></span><span class="preprocessor">#define CAN_F4R1_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga613094782d73b0e3e5272eff72f04d42"> 3332</a></span><span class="preprocessor">#define CAN_F4R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB12_Pos)                    </span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f"> 3333</a></span><span class="preprocessor">#define CAN_F4R1_FB12          CAN_F4R1_FB12_Msk                               </span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6329ecd1b3904d370e9db06936fd0f5"> 3334</a></span><span class="preprocessor">#define CAN_F4R1_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07c564a28ae0d2958891d26110e4c411"> 3335</a></span><span class="preprocessor">#define CAN_F4R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB13_Pos)                    </span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6"> 3336</a></span><span class="preprocessor">#define CAN_F4R1_FB13          CAN_F4R1_FB13_Msk                               </span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e223d1503fe560272d3851eef5850e0"> 3337</a></span><span class="preprocessor">#define CAN_F4R1_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7d95aae3c918a4c446ecd57f876383"> 3338</a></span><span class="preprocessor">#define CAN_F4R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB14_Pos)                    </span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d"> 3339</a></span><span class="preprocessor">#define CAN_F4R1_FB14          CAN_F4R1_FB14_Msk                               </span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801c05f9333d89c49f62aca3b77152c1"> 3340</a></span><span class="preprocessor">#define CAN_F4R1_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf226c102853cbf2918931586573641bf"> 3341</a></span><span class="preprocessor">#define CAN_F4R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB15_Pos)                    </span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 3342</a></span><span class="preprocessor">#define CAN_F4R1_FB15          CAN_F4R1_FB15_Msk                               </span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9961594daf8302213f375760ba658031"> 3343</a></span><span class="preprocessor">#define CAN_F4R1_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5885429c36cad6e1bae78efccc6f4c59"> 3344</a></span><span class="preprocessor">#define CAN_F4R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB16_Pos)                    </span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f"> 3345</a></span><span class="preprocessor">#define CAN_F4R1_FB16          CAN_F4R1_FB16_Msk                               </span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b0f6c8b0cd3bedcb4d900b936cb1206"> 3346</a></span><span class="preprocessor">#define CAN_F4R1_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa31c54bcaf590c65c626253362949c8"> 3347</a></span><span class="preprocessor">#define CAN_F4R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB17_Pos)                    </span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da"> 3348</a></span><span class="preprocessor">#define CAN_F4R1_FB17          CAN_F4R1_FB17_Msk                               </span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga618cffe573cd6ccff53130f3beb6bfcb"> 3349</a></span><span class="preprocessor">#define CAN_F4R1_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d6925aa9feee56fba36b3a4e399c2d8"> 3350</a></span><span class="preprocessor">#define CAN_F4R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB18_Pos)                    </span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3"> 3351</a></span><span class="preprocessor">#define CAN_F4R1_FB18          CAN_F4R1_FB18_Msk                               </span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe302668b9837570409f0e5dafca0480"> 3352</a></span><span class="preprocessor">#define CAN_F4R1_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebb1f9e546b4c8bb2bcb3d6e9a1f0949"> 3353</a></span><span class="preprocessor">#define CAN_F4R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB19_Pos)                    </span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed"> 3354</a></span><span class="preprocessor">#define CAN_F4R1_FB19          CAN_F4R1_FB19_Msk                               </span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b7d0c5f497cf6c9bc7e7fa16eccfd9"> 3355</a></span><span class="preprocessor">#define CAN_F4R1_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119fbe324a31a61a0b5aa989658cf15d"> 3356</a></span><span class="preprocessor">#define CAN_F4R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB20_Pos)                    </span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4"> 3357</a></span><span class="preprocessor">#define CAN_F4R1_FB20          CAN_F4R1_FB20_Msk                               </span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec476098d3c0d9c6025f6a2bd35a7f9b"> 3358</a></span><span class="preprocessor">#define CAN_F4R1_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa57165c0d07048b0024f56e0febdaccd"> 3359</a></span><span class="preprocessor">#define CAN_F4R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB21_Pos)                    </span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987"> 3360</a></span><span class="preprocessor">#define CAN_F4R1_FB21          CAN_F4R1_FB21_Msk                               </span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd5edc6ee520a4896e71f9613676f744"> 3361</a></span><span class="preprocessor">#define CAN_F4R1_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91bdc8395c27e8e23092b3f9784b7994"> 3362</a></span><span class="preprocessor">#define CAN_F4R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB22_Pos)                    </span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f"> 3363</a></span><span class="preprocessor">#define CAN_F4R1_FB22          CAN_F4R1_FB22_Msk                               </span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9a14d13a2ce6fb41594c8ebc9d1a62"> 3364</a></span><span class="preprocessor">#define CAN_F4R1_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32276ab0a34c8ae46eee73ad1f208d7"> 3365</a></span><span class="preprocessor">#define CAN_F4R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB23_Pos)                    </span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674"> 3366</a></span><span class="preprocessor">#define CAN_F4R1_FB23          CAN_F4R1_FB23_Msk                               </span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5666249f8189bddecf0c24687fb8e1a"> 3367</a></span><span class="preprocessor">#define CAN_F4R1_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1033412ffe01f17f87d0287af5bd70"> 3368</a></span><span class="preprocessor">#define CAN_F4R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB24_Pos)                    </span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8"> 3369</a></span><span class="preprocessor">#define CAN_F4R1_FB24          CAN_F4R1_FB24_Msk                               </span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aedd4cfb249867dc58b58f6f4cbedbb"> 3370</a></span><span class="preprocessor">#define CAN_F4R1_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8fcea6cb9dd0d6240208ed38acecdc"> 3371</a></span><span class="preprocessor">#define CAN_F4R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB25_Pos)                    </span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364"> 3372</a></span><span class="preprocessor">#define CAN_F4R1_FB25          CAN_F4R1_FB25_Msk                               </span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e69fe695c9a2aa5f7ebf5f8674022bd"> 3373</a></span><span class="preprocessor">#define CAN_F4R1_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2abd932d950db3d7aafbb9af2639a57"> 3374</a></span><span class="preprocessor">#define CAN_F4R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB26_Pos)                    </span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e"> 3375</a></span><span class="preprocessor">#define CAN_F4R1_FB26          CAN_F4R1_FB26_Msk                               </span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae89e6768b343f3cf2702266b2832ecdc"> 3376</a></span><span class="preprocessor">#define CAN_F4R1_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34b9b4abc8d9196ce7aab200c99787c"> 3377</a></span><span class="preprocessor">#define CAN_F4R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB27_Pos)                    </span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a"> 3378</a></span><span class="preprocessor">#define CAN_F4R1_FB27          CAN_F4R1_FB27_Msk                               </span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06a31d8ddb814f830f830b8831821bc4"> 3379</a></span><span class="preprocessor">#define CAN_F4R1_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008f59ed84fb846c36803d37e52c09d0"> 3380</a></span><span class="preprocessor">#define CAN_F4R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB28_Pos)                    </span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b"> 3381</a></span><span class="preprocessor">#define CAN_F4R1_FB28          CAN_F4R1_FB28_Msk                               </span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fcd8e8ee759e498a068f300ebd67923"> 3382</a></span><span class="preprocessor">#define CAN_F4R1_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd6c2fc9688b65bda0ca6b9e18e0c072"> 3383</a></span><span class="preprocessor">#define CAN_F4R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB29_Pos)                    </span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437"> 3384</a></span><span class="preprocessor">#define CAN_F4R1_FB29          CAN_F4R1_FB29_Msk                               </span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905946914d80198f6e0ecc939097904d"> 3385</a></span><span class="preprocessor">#define CAN_F4R1_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2012557ac8ac7ddd510c1dd771062dc2"> 3386</a></span><span class="preprocessor">#define CAN_F4R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB30_Pos)                    </span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c"> 3387</a></span><span class="preprocessor">#define CAN_F4R1_FB30          CAN_F4R1_FB30_Msk                               </span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1788952bedbeb5ee6a7aff15180cdd85"> 3388</a></span><span class="preprocessor">#define CAN_F4R1_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe91e1b46bc8af15c5d727b81e51bfdb"> 3389</a></span><span class="preprocessor">#define CAN_F4R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB31_Pos)                    </span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2"> 3390</a></span><span class="preprocessor">#define CAN_F4R1_FB31          CAN_F4R1_FB31_Msk                               </span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span><span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d79dff94ff5fac00e5f6a357e44f85e"> 3393</a></span><span class="preprocessor">#define CAN_F5R1_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18f8312b10016a8ad987ceaa48f7a67f"> 3394</a></span><span class="preprocessor">#define CAN_F5R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB0_Pos)                     </span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df"> 3395</a></span><span class="preprocessor">#define CAN_F5R1_FB0           CAN_F5R1_FB0_Msk                                </span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a8d5c8f4366ceabcfe2f90c570bb475"> 3396</a></span><span class="preprocessor">#define CAN_F5R1_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4421f59236d1bd77fadc2e093c988466"> 3397</a></span><span class="preprocessor">#define CAN_F5R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB1_Pos)                     </span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81"> 3398</a></span><span class="preprocessor">#define CAN_F5R1_FB1           CAN_F5R1_FB1_Msk                                </span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b23df31b5f7c3556c2702e20c923d6"> 3399</a></span><span class="preprocessor">#define CAN_F5R1_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39beb5641b129903d6d43a152b9b1fc2"> 3400</a></span><span class="preprocessor">#define CAN_F5R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB2_Pos)                     </span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1"> 3401</a></span><span class="preprocessor">#define CAN_F5R1_FB2           CAN_F5R1_FB2_Msk                                </span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca05592268e423c5ebe595aa0b66bab"> 3402</a></span><span class="preprocessor">#define CAN_F5R1_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c30456c58159fc9c8b5fc705a897c4b"> 3403</a></span><span class="preprocessor">#define CAN_F5R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB3_Pos)                     </span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738"> 3404</a></span><span class="preprocessor">#define CAN_F5R1_FB3           CAN_F5R1_FB3_Msk                                </span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c9a7e1161697ffdc810058033c3c915"> 3405</a></span><span class="preprocessor">#define CAN_F5R1_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecdbb3ad483c253075f585fb453e6fb8"> 3406</a></span><span class="preprocessor">#define CAN_F5R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB4_Pos)                     </span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7"> 3407</a></span><span class="preprocessor">#define CAN_F5R1_FB4           CAN_F5R1_FB4_Msk                                </span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7703402af1cdf92f4711ced3fc67c1ca"> 3408</a></span><span class="preprocessor">#define CAN_F5R1_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa323c7e6521417879450a4d5996e256"> 3409</a></span><span class="preprocessor">#define CAN_F5R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB5_Pos)                     </span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2"> 3410</a></span><span class="preprocessor">#define CAN_F5R1_FB5           CAN_F5R1_FB5_Msk                                </span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256f07a9ee561dfc60a6a3f75d9802e9"> 3411</a></span><span class="preprocessor">#define CAN_F5R1_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7e09b9fe8aeb61f4253d15d6bd808f0"> 3412</a></span><span class="preprocessor">#define CAN_F5R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB6_Pos)                     </span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4"> 3413</a></span><span class="preprocessor">#define CAN_F5R1_FB6           CAN_F5R1_FB6_Msk                                </span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5bf9e5ed786525dbe37eda02710a47"> 3414</a></span><span class="preprocessor">#define CAN_F5R1_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8ddbee4662088695a19791d9754f060"> 3415</a></span><span class="preprocessor">#define CAN_F5R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB7_Pos)                     </span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952"> 3416</a></span><span class="preprocessor">#define CAN_F5R1_FB7           CAN_F5R1_FB7_Msk                                </span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f9ec2683178e836dabd60294ed4b5"> 3417</a></span><span class="preprocessor">#define CAN_F5R1_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b80299e85591ee7bb2669dfbd7beced"> 3418</a></span><span class="preprocessor">#define CAN_F5R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB8_Pos)                     </span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e"> 3419</a></span><span class="preprocessor">#define CAN_F5R1_FB8           CAN_F5R1_FB8_Msk                                </span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefafeaebf2f2d7db4ec1c34ab58b7d0d"> 3420</a></span><span class="preprocessor">#define CAN_F5R1_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad909d1a8817b8daf42ad0ebd18551ae8"> 3421</a></span><span class="preprocessor">#define CAN_F5R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB9_Pos)                     </span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3"> 3422</a></span><span class="preprocessor">#define CAN_F5R1_FB9           CAN_F5R1_FB9_Msk                                </span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d808208c09dd6604510d037d65d804a"> 3423</a></span><span class="preprocessor">#define CAN_F5R1_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eba02afe3b8e8f8eebaa38b8499604c"> 3424</a></span><span class="preprocessor">#define CAN_F5R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB10_Pos)                    </span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4"> 3425</a></span><span class="preprocessor">#define CAN_F5R1_FB10          CAN_F5R1_FB10_Msk                               </span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551f14a24c6f6dabb131b9e817a013e"> 3426</a></span><span class="preprocessor">#define CAN_F5R1_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae735eeb78cc75daa1870ea4d2141e40e"> 3427</a></span><span class="preprocessor">#define CAN_F5R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB11_Pos)                    </span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd"> 3428</a></span><span class="preprocessor">#define CAN_F5R1_FB11          CAN_F5R1_FB11_Msk                               </span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c27662a1518dfbd5d0217709864fc8c"> 3429</a></span><span class="preprocessor">#define CAN_F5R1_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa57169fb0310c42945b03d791c2f54b"> 3430</a></span><span class="preprocessor">#define CAN_F5R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB12_Pos)                    </span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c"> 3431</a></span><span class="preprocessor">#define CAN_F5R1_FB12          CAN_F5R1_FB12_Msk                               </span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7b7acc6d79a2decd37c40676d6a2aa7"> 3432</a></span><span class="preprocessor">#define CAN_F5R1_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f520a74c377435d6bbbaf002bd72bf"> 3433</a></span><span class="preprocessor">#define CAN_F5R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB13_Pos)                    </span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12"> 3434</a></span><span class="preprocessor">#define CAN_F5R1_FB13          CAN_F5R1_FB13_Msk                               </span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37ae18d19c8de2e1d7700aa436fbf0bb"> 3435</a></span><span class="preprocessor">#define CAN_F5R1_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35a677ded1b04b0ba090b33e4558f658"> 3436</a></span><span class="preprocessor">#define CAN_F5R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB14_Pos)                    </span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4"> 3437</a></span><span class="preprocessor">#define CAN_F5R1_FB14          CAN_F5R1_FB14_Msk                               </span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb993ec1c88ae403c53a086db275ac2"> 3438</a></span><span class="preprocessor">#define CAN_F5R1_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfe4d49efd13e228ed872dbe7f8b5a6c"> 3439</a></span><span class="preprocessor">#define CAN_F5R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB15_Pos)                    </span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049"> 3440</a></span><span class="preprocessor">#define CAN_F5R1_FB15          CAN_F5R1_FB15_Msk                               </span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga092e685d17984f38bb1a88432ffc54ee"> 3441</a></span><span class="preprocessor">#define CAN_F5R1_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6533312fc17838e6d13acb30b3920cb6"> 3442</a></span><span class="preprocessor">#define CAN_F5R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB16_Pos)                    </span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7"> 3443</a></span><span class="preprocessor">#define CAN_F5R1_FB16          CAN_F5R1_FB16_Msk                               </span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d98dee909d969dc96f564795027e2"> 3444</a></span><span class="preprocessor">#define CAN_F5R1_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6f582e0d54bfd7467f6feed9834672a"> 3445</a></span><span class="preprocessor">#define CAN_F5R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB17_Pos)                    </span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506"> 3446</a></span><span class="preprocessor">#define CAN_F5R1_FB17          CAN_F5R1_FB17_Msk                               </span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52662c9e857187de4de1d65d6951bc7a"> 3447</a></span><span class="preprocessor">#define CAN_F5R1_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241cc69a215db80ad1e1028462f05400"> 3448</a></span><span class="preprocessor">#define CAN_F5R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB18_Pos)                    </span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843"> 3449</a></span><span class="preprocessor">#define CAN_F5R1_FB18          CAN_F5R1_FB18_Msk                               </span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0a5a14d7c4b76f8e6682dd9ef5956f"> 3450</a></span><span class="preprocessor">#define CAN_F5R1_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce1dc2e2a4b715e83aeee7419bb9640"> 3451</a></span><span class="preprocessor">#define CAN_F5R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB19_Pos)                    </span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2"> 3452</a></span><span class="preprocessor">#define CAN_F5R1_FB19          CAN_F5R1_FB19_Msk                               </span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab743a0f6dd5ac3c4bac9a036b29081ef"> 3453</a></span><span class="preprocessor">#define CAN_F5R1_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c7bd885ecb532509cd74d87eef62dc"> 3454</a></span><span class="preprocessor">#define CAN_F5R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB20_Pos)                    </span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4"> 3455</a></span><span class="preprocessor">#define CAN_F5R1_FB20          CAN_F5R1_FB20_Msk                               </span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe48131ff33f7f9fbc7714c3d8c7bfeb"> 3456</a></span><span class="preprocessor">#define CAN_F5R1_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481485aaa4f39fcdbc5e687452e08cab"> 3457</a></span><span class="preprocessor">#define CAN_F5R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB21_Pos)                    </span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76"> 3458</a></span><span class="preprocessor">#define CAN_F5R1_FB21          CAN_F5R1_FB21_Msk                               </span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43bab79ebaba0ef928bdd3a1e63402e"> 3459</a></span><span class="preprocessor">#define CAN_F5R1_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629b22e7deeac3e00278086311c7494"> 3460</a></span><span class="preprocessor">#define CAN_F5R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB22_Pos)                    </span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739"> 3461</a></span><span class="preprocessor">#define CAN_F5R1_FB22          CAN_F5R1_FB22_Msk                               </span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805d068ed5f42588a3cd264fdeaed117"> 3462</a></span><span class="preprocessor">#define CAN_F5R1_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a285e060706ab40c834d30f23584f21"> 3463</a></span><span class="preprocessor">#define CAN_F5R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB23_Pos)                    </span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2"> 3464</a></span><span class="preprocessor">#define CAN_F5R1_FB23          CAN_F5R1_FB23_Msk                               </span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e981a2d5ffc5c12b41ee861e7bf776"> 3465</a></span><span class="preprocessor">#define CAN_F5R1_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb36d512d79bbf393fd07152d0128b3"> 3466</a></span><span class="preprocessor">#define CAN_F5R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB24_Pos)                    </span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc"> 3467</a></span><span class="preprocessor">#define CAN_F5R1_FB24          CAN_F5R1_FB24_Msk                               </span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37c511b19288ec9ba0732c9aff018656"> 3468</a></span><span class="preprocessor">#define CAN_F5R1_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad908c2a3a6d777350aa5a7c926523d4"> 3469</a></span><span class="preprocessor">#define CAN_F5R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB25_Pos)                    </span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5"> 3470</a></span><span class="preprocessor">#define CAN_F5R1_FB25          CAN_F5R1_FB25_Msk                               </span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac24657fe7c1ff00ab6b3a5750ba99bd7"> 3471</a></span><span class="preprocessor">#define CAN_F5R1_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d0db33c0e7a81c01f442cd914348b7"> 3472</a></span><span class="preprocessor">#define CAN_F5R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB26_Pos)                    </span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632"> 3473</a></span><span class="preprocessor">#define CAN_F5R1_FB26          CAN_F5R1_FB26_Msk                               </span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840bed18d4fe71ed9e31e9df74daa351"> 3474</a></span><span class="preprocessor">#define CAN_F5R1_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa42eeb73609e01712771d123cf5d9b"> 3475</a></span><span class="preprocessor">#define CAN_F5R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB27_Pos)                    </span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be"> 3476</a></span><span class="preprocessor">#define CAN_F5R1_FB27          CAN_F5R1_FB27_Msk                               </span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47b688950a4a528471aa72a2fb4ee35b"> 3477</a></span><span class="preprocessor">#define CAN_F5R1_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88a15489fa10cf7d251f7faa5955ba5"> 3478</a></span><span class="preprocessor">#define CAN_F5R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB28_Pos)                    </span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e"> 3479</a></span><span class="preprocessor">#define CAN_F5R1_FB28          CAN_F5R1_FB28_Msk                               </span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd871efe11f26d251caa7bd258791e5b"> 3480</a></span><span class="preprocessor">#define CAN_F5R1_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c619cf4d0662ee07d2621300d0a22e0"> 3481</a></span><span class="preprocessor">#define CAN_F5R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB29_Pos)                    </span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1"> 3482</a></span><span class="preprocessor">#define CAN_F5R1_FB29          CAN_F5R1_FB29_Msk                               </span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f1a63c02db020d08a6337a5c35c72c"> 3483</a></span><span class="preprocessor">#define CAN_F5R1_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad45b2c10d0637cb1279cfdaccd186e11"> 3484</a></span><span class="preprocessor">#define CAN_F5R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB30_Pos)                    </span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995"> 3485</a></span><span class="preprocessor">#define CAN_F5R1_FB30          CAN_F5R1_FB30_Msk                               </span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ac5fc7a98ea52047846b17abbf45f6"> 3486</a></span><span class="preprocessor">#define CAN_F5R1_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cca1e8863cc27c3c8afb9d7cee55fe5"> 3487</a></span><span class="preprocessor">#define CAN_F5R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB31_Pos)                    </span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0"> 3488</a></span><span class="preprocessor">#define CAN_F5R1_FB31          CAN_F5R1_FB31_Msk                               </span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a05745a737f85b835db1099ff6e7263"> 3491</a></span><span class="preprocessor">#define CAN_F6R1_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaf448c354a5a325c540df29f7af6ad"> 3492</a></span><span class="preprocessor">#define CAN_F6R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB0_Pos)                     </span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76"> 3493</a></span><span class="preprocessor">#define CAN_F6R1_FB0           CAN_F6R1_FB0_Msk                                </span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9c5707374ef1577ec2a5c7dec11322"> 3494</a></span><span class="preprocessor">#define CAN_F6R1_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3154b0f8cb4e1e230e37da1e696659f"> 3495</a></span><span class="preprocessor">#define CAN_F6R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB1_Pos)                     </span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a"> 3496</a></span><span class="preprocessor">#define CAN_F6R1_FB1           CAN_F6R1_FB1_Msk                                </span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7015e00f7ebf7b7727c89dd1e4d39aa6"> 3497</a></span><span class="preprocessor">#define CAN_F6R1_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19eddf607d2cf5941d3b6807ff89cd"> 3498</a></span><span class="preprocessor">#define CAN_F6R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB2_Pos)                     </span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c"> 3499</a></span><span class="preprocessor">#define CAN_F6R1_FB2           CAN_F6R1_FB2_Msk                                </span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97c920c1437c8ac5df50b171f4aee5f"> 3500</a></span><span class="preprocessor">#define CAN_F6R1_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1656844d8617834262a5b6e24936bd"> 3501</a></span><span class="preprocessor">#define CAN_F6R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB3_Pos)                     </span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb"> 3502</a></span><span class="preprocessor">#define CAN_F6R1_FB3           CAN_F6R1_FB3_Msk                                </span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d7ff307582eac29ccb7608880ff227d"> 3503</a></span><span class="preprocessor">#define CAN_F6R1_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53a812ea22c8f0cfb484edc70dd19d6b"> 3504</a></span><span class="preprocessor">#define CAN_F6R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB4_Pos)                     </span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc"> 3505</a></span><span class="preprocessor">#define CAN_F6R1_FB4           CAN_F6R1_FB4_Msk                                </span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3202c6c2ba274ba1a5920c47b2141d"> 3506</a></span><span class="preprocessor">#define CAN_F6R1_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9afe1da36ff17919dc17466458f924a2"> 3507</a></span><span class="preprocessor">#define CAN_F6R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB5_Pos)                     </span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc"> 3508</a></span><span class="preprocessor">#define CAN_F6R1_FB5           CAN_F6R1_FB5_Msk                                </span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e24b0fe81f24078bdd007cbe832c07"> 3509</a></span><span class="preprocessor">#define CAN_F6R1_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd31d2b1806cf454d51d956eb339d096"> 3510</a></span><span class="preprocessor">#define CAN_F6R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB6_Pos)                     </span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf"> 3511</a></span><span class="preprocessor">#define CAN_F6R1_FB6           CAN_F6R1_FB6_Msk                                </span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2438dd17101c15d44b533cf1904f2fc"> 3512</a></span><span class="preprocessor">#define CAN_F6R1_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87b36413ac64900c2398a530bbe647a6"> 3513</a></span><span class="preprocessor">#define CAN_F6R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB7_Pos)                     </span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8"> 3514</a></span><span class="preprocessor">#define CAN_F6R1_FB7           CAN_F6R1_FB7_Msk                                </span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32fdb53fc39d6a2e09fcbbafb6d2ec81"> 3515</a></span><span class="preprocessor">#define CAN_F6R1_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45055999ce3c93c3f0e13f6a5fa1da30"> 3516</a></span><span class="preprocessor">#define CAN_F6R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB8_Pos)                     </span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63"> 3517</a></span><span class="preprocessor">#define CAN_F6R1_FB8           CAN_F6R1_FB8_Msk                                </span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad128a04f722f5190105f598e2b6ac8"> 3518</a></span><span class="preprocessor">#define CAN_F6R1_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1904252fa35eca764e319ae3d124caa"> 3519</a></span><span class="preprocessor">#define CAN_F6R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB9_Pos)                     </span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897"> 3520</a></span><span class="preprocessor">#define CAN_F6R1_FB9           CAN_F6R1_FB9_Msk                                </span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19bca6dcb49673694c6ac968da048d79"> 3521</a></span><span class="preprocessor">#define CAN_F6R1_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a103dac7595c91ff96149735c5ce964"> 3522</a></span><span class="preprocessor">#define CAN_F6R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB10_Pos)                    </span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0"> 3523</a></span><span class="preprocessor">#define CAN_F6R1_FB10          CAN_F6R1_FB10_Msk                               </span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf750a53eaea8fac3215da663a4d1fbd7"> 3524</a></span><span class="preprocessor">#define CAN_F6R1_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf418fcb1f3c27715523268e65cacab77"> 3525</a></span><span class="preprocessor">#define CAN_F6R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB11_Pos)                    </span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08"> 3526</a></span><span class="preprocessor">#define CAN_F6R1_FB11          CAN_F6R1_FB11_Msk                               </span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fe4fd95f7cac5eda54ed4260e350d8e"> 3527</a></span><span class="preprocessor">#define CAN_F6R1_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf975da091767c6f1106d725426874602"> 3528</a></span><span class="preprocessor">#define CAN_F6R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB12_Pos)                    </span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695"> 3529</a></span><span class="preprocessor">#define CAN_F6R1_FB12          CAN_F6R1_FB12_Msk                               </span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0854e19abe416754a29c04869c5dd57b"> 3530</a></span><span class="preprocessor">#define CAN_F6R1_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf024ad0a5286c193a57e761ae8dd78ab"> 3531</a></span><span class="preprocessor">#define CAN_F6R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB13_Pos)                    </span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a"> 3532</a></span><span class="preprocessor">#define CAN_F6R1_FB13          CAN_F6R1_FB13_Msk                               </span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06cb4f011cdc5345ffd410b209ae38ef"> 3533</a></span><span class="preprocessor">#define CAN_F6R1_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcc33648e9130b7b12dd082032e1e02"> 3534</a></span><span class="preprocessor">#define CAN_F6R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB14_Pos)                    </span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22"> 3535</a></span><span class="preprocessor">#define CAN_F6R1_FB14          CAN_F6R1_FB14_Msk                               </span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a55b3fc85269d073d5cda9c98e2e1ef"> 3536</a></span><span class="preprocessor">#define CAN_F6R1_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad577265745548ad4066ee66d7db968f5"> 3537</a></span><span class="preprocessor">#define CAN_F6R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB15_Pos)                    </span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8"> 3538</a></span><span class="preprocessor">#define CAN_F6R1_FB15          CAN_F6R1_FB15_Msk                               </span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d3df4af8b5925814763b952a9c6f328"> 3539</a></span><span class="preprocessor">#define CAN_F6R1_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4c35e9c340e717ba471e6913120bac"> 3540</a></span><span class="preprocessor">#define CAN_F6R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB16_Pos)                    </span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5"> 3541</a></span><span class="preprocessor">#define CAN_F6R1_FB16          CAN_F6R1_FB16_Msk                               </span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c2447a18f72f6dd8d73e51d72ca71f"> 3542</a></span><span class="preprocessor">#define CAN_F6R1_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b71b0660dd705a9ebe22c2e768e4172"> 3543</a></span><span class="preprocessor">#define CAN_F6R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB17_Pos)                    </span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5"> 3544</a></span><span class="preprocessor">#define CAN_F6R1_FB17          CAN_F6R1_FB17_Msk                               </span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3aa83c6161527cef489d960584af040"> 3545</a></span><span class="preprocessor">#define CAN_F6R1_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42fa5a606d58f2a30da9a58581178127"> 3546</a></span><span class="preprocessor">#define CAN_F6R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB18_Pos)                    </span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504"> 3547</a></span><span class="preprocessor">#define CAN_F6R1_FB18          CAN_F6R1_FB18_Msk                               </span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6a4e2993cf15d28b3ff030793d110a6"> 3548</a></span><span class="preprocessor">#define CAN_F6R1_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433c7e51a79cc95f7aa5593c5d347dfc"> 3549</a></span><span class="preprocessor">#define CAN_F6R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB19_Pos)                    </span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6"> 3550</a></span><span class="preprocessor">#define CAN_F6R1_FB19          CAN_F6R1_FB19_Msk                               </span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9841eeaf6951092200c67ee2e1d8959d"> 3551</a></span><span class="preprocessor">#define CAN_F6R1_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b843a11577d4891e11238810c01ccea"> 3552</a></span><span class="preprocessor">#define CAN_F6R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB20_Pos)                    </span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2"> 3553</a></span><span class="preprocessor">#define CAN_F6R1_FB20          CAN_F6R1_FB20_Msk                               </span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef6fa85c2d4ef60e08f9cc04e5531c48"> 3554</a></span><span class="preprocessor">#define CAN_F6R1_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab49834ceca6245c6bed6b011c37cb51c"> 3555</a></span><span class="preprocessor">#define CAN_F6R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB21_Pos)                    </span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c"> 3556</a></span><span class="preprocessor">#define CAN_F6R1_FB21          CAN_F6R1_FB21_Msk                               </span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fbd8ee1cf6970c9065f5afa0a7f3d8"> 3557</a></span><span class="preprocessor">#define CAN_F6R1_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd32cd4a51845ae3257bec44dea5f36"> 3558</a></span><span class="preprocessor">#define CAN_F6R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB22_Pos)                    </span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754"> 3559</a></span><span class="preprocessor">#define CAN_F6R1_FB22          CAN_F6R1_FB22_Msk                               </span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa12596b4ab04f15a4de2a08772365def"> 3560</a></span><span class="preprocessor">#define CAN_F6R1_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601aa03929a9eed61e4191a049c75fb8"> 3561</a></span><span class="preprocessor">#define CAN_F6R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB23_Pos)                    </span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6"> 3562</a></span><span class="preprocessor">#define CAN_F6R1_FB23          CAN_F6R1_FB23_Msk                               </span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa75de907e614398eb71f98ebcd4f9e"> 3563</a></span><span class="preprocessor">#define CAN_F6R1_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2707b11422d80fcc55e5759c7d7a3983"> 3564</a></span><span class="preprocessor">#define CAN_F6R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB24_Pos)                    </span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 3565</a></span><span class="preprocessor">#define CAN_F6R1_FB24          CAN_F6R1_FB24_Msk                               </span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc2b7e2fbf01700501b1d5fb0ed54d6"> 3566</a></span><span class="preprocessor">#define CAN_F6R1_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ed60d8e8930a207039da6873a403b4"> 3567</a></span><span class="preprocessor">#define CAN_F6R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB25_Pos)                    </span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd"> 3568</a></span><span class="preprocessor">#define CAN_F6R1_FB25          CAN_F6R1_FB25_Msk                               </span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a7a5394639689f077cd23a1bc2a2c3"> 3569</a></span><span class="preprocessor">#define CAN_F6R1_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2202fe7314b833d290f25a0e5234169"> 3570</a></span><span class="preprocessor">#define CAN_F6R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB26_Pos)                    </span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c"> 3571</a></span><span class="preprocessor">#define CAN_F6R1_FB26          CAN_F6R1_FB26_Msk                               </span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193993f46c36ffb52f560dd38e2f2b14"> 3572</a></span><span class="preprocessor">#define CAN_F6R1_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b34d58ea8416ea9ccdadd87259d810"> 3573</a></span><span class="preprocessor">#define CAN_F6R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB27_Pos)                    </span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1"> 3574</a></span><span class="preprocessor">#define CAN_F6R1_FB27          CAN_F6R1_FB27_Msk                               </span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2064cf4f9bff8a3880b2b3f80225de4f"> 3575</a></span><span class="preprocessor">#define CAN_F6R1_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87f159252e6a934b1ecfb6082d8ac50"> 3576</a></span><span class="preprocessor">#define CAN_F6R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB28_Pos)                    </span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5"> 3577</a></span><span class="preprocessor">#define CAN_F6R1_FB28          CAN_F6R1_FB28_Msk                               </span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8ac47a8b593b2d941f2df07adc8f65"> 3578</a></span><span class="preprocessor">#define CAN_F6R1_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87baee8a9cefd8158caf141f29881051"> 3579</a></span><span class="preprocessor">#define CAN_F6R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB29_Pos)                    </span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58"> 3580</a></span><span class="preprocessor">#define CAN_F6R1_FB29          CAN_F6R1_FB29_Msk                               </span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga208a9734e163cf973b02b3e7a8d9271a"> 3581</a></span><span class="preprocessor">#define CAN_F6R1_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdec0e767a520aa7bcffac3e5652181b"> 3582</a></span><span class="preprocessor">#define CAN_F6R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB30_Pos)                    </span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b"> 3583</a></span><span class="preprocessor">#define CAN_F6R1_FB30          CAN_F6R1_FB30_Msk                               </span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76a4f2683f6acc00c48fadadcc75f877"> 3584</a></span><span class="preprocessor">#define CAN_F6R1_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f2f09b2ada8e9ea6e28a7abe6dfd678"> 3585</a></span><span class="preprocessor">#define CAN_F6R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB31_Pos)                    </span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee"> 3586</a></span><span class="preprocessor">#define CAN_F6R1_FB31          CAN_F6R1_FB31_Msk                               </span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span><span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07592cc9f142c86800624b80ac659191"> 3589</a></span><span class="preprocessor">#define CAN_F7R1_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19ad30a6bd063074a8e787ce24f7d3f"> 3590</a></span><span class="preprocessor">#define CAN_F7R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB0_Pos)                     </span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1"> 3591</a></span><span class="preprocessor">#define CAN_F7R1_FB0           CAN_F7R1_FB0_Msk                                </span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab323a7481c5d75df36e9e2b25c7e6e32"> 3592</a></span><span class="preprocessor">#define CAN_F7R1_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83bdd3955b202a00602bff176ab3cd8"> 3593</a></span><span class="preprocessor">#define CAN_F7R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB1_Pos)                     </span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7"> 3594</a></span><span class="preprocessor">#define CAN_F7R1_FB1           CAN_F7R1_FB1_Msk                                </span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b06796d92491cd5111bad5c6c380190"> 3595</a></span><span class="preprocessor">#define CAN_F7R1_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffbf82ffead59ec0190dec25b9c8c621"> 3596</a></span><span class="preprocessor">#define CAN_F7R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB2_Pos)                     </span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d"> 3597</a></span><span class="preprocessor">#define CAN_F7R1_FB2           CAN_F7R1_FB2_Msk                                </span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548972b3e8900613c72d584ac0550d81"> 3598</a></span><span class="preprocessor">#define CAN_F7R1_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab477aa17c626cac52ef965f21579dc69"> 3599</a></span><span class="preprocessor">#define CAN_F7R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB3_Pos)                     </span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997"> 3600</a></span><span class="preprocessor">#define CAN_F7R1_FB3           CAN_F7R1_FB3_Msk                                </span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga428d061d3d6cd26401f09a0a9d888582"> 3601</a></span><span class="preprocessor">#define CAN_F7R1_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e6552b734a4618cff826b853d8e5ac7"> 3602</a></span><span class="preprocessor">#define CAN_F7R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB4_Pos)                     </span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566"> 3603</a></span><span class="preprocessor">#define CAN_F7R1_FB4           CAN_F7R1_FB4_Msk                                </span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f21f5d42dc175f69e397d8a021ec17"> 3604</a></span><span class="preprocessor">#define CAN_F7R1_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b90d78121983740c8d803352b68cef"> 3605</a></span><span class="preprocessor">#define CAN_F7R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB5_Pos)                     </span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d"> 3606</a></span><span class="preprocessor">#define CAN_F7R1_FB5           CAN_F7R1_FB5_Msk                                </span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf5d52b07d0fb670d7b754f293193b2"> 3607</a></span><span class="preprocessor">#define CAN_F7R1_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3a549c7bf229dda892b600b320b4e0"> 3608</a></span><span class="preprocessor">#define CAN_F7R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB6_Pos)                     </span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3"> 3609</a></span><span class="preprocessor">#define CAN_F7R1_FB6           CAN_F7R1_FB6_Msk                                </span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85318a4750085acc0f67eaf5d748f0b0"> 3610</a></span><span class="preprocessor">#define CAN_F7R1_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8ad36251e272dd1487dfec8f4b6cfd"> 3611</a></span><span class="preprocessor">#define CAN_F7R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB7_Pos)                     </span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac"> 3612</a></span><span class="preprocessor">#define CAN_F7R1_FB7           CAN_F7R1_FB7_Msk                                </span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3977b859e97377959d730d66dba4cea"> 3613</a></span><span class="preprocessor">#define CAN_F7R1_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2be453e8e7320b77bc242044038ab02"> 3614</a></span><span class="preprocessor">#define CAN_F7R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB8_Pos)                     </span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62"> 3615</a></span><span class="preprocessor">#define CAN_F7R1_FB8           CAN_F7R1_FB8_Msk                                </span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaaf940b9f64ff8cf14a1ccb1f01353"> 3616</a></span><span class="preprocessor">#define CAN_F7R1_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga271c074cc3a12f895a531d0cfb29a883"> 3617</a></span><span class="preprocessor">#define CAN_F7R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB9_Pos)                     </span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40"> 3618</a></span><span class="preprocessor">#define CAN_F7R1_FB9           CAN_F7R1_FB9_Msk                                </span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e458cf6d5da73505414aa25098d9282"> 3619</a></span><span class="preprocessor">#define CAN_F7R1_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad708e8bc52c416ee38bc5bb93822a877"> 3620</a></span><span class="preprocessor">#define CAN_F7R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB10_Pos)                    </span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f"> 3621</a></span><span class="preprocessor">#define CAN_F7R1_FB10          CAN_F7R1_FB10_Msk                               </span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c05b416f990eebb80363c022661be43"> 3622</a></span><span class="preprocessor">#define CAN_F7R1_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8fa9afddd282899c92a7647e6f1eb8e"> 3623</a></span><span class="preprocessor">#define CAN_F7R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB11_Pos)                    </span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb"> 3624</a></span><span class="preprocessor">#define CAN_F7R1_FB11          CAN_F7R1_FB11_Msk                               </span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae496f5c9c04aa8d161b380cfc46c1a89"> 3625</a></span><span class="preprocessor">#define CAN_F7R1_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad694f31ad366db83ec659c93fb75db7f"> 3626</a></span><span class="preprocessor">#define CAN_F7R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB12_Pos)                    </span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff"> 3627</a></span><span class="preprocessor">#define CAN_F7R1_FB12          CAN_F7R1_FB12_Msk                               </span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0706b04b0ddfa96c5ab1120d8973c8fd"> 3628</a></span><span class="preprocessor">#define CAN_F7R1_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc73cd4c1973c6d575b12ef8a34aefdf"> 3629</a></span><span class="preprocessor">#define CAN_F7R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB13_Pos)                    </span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291"> 3630</a></span><span class="preprocessor">#define CAN_F7R1_FB13          CAN_F7R1_FB13_Msk                               </span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace9cd9b7f8196e5831e7a68cc063eabb"> 3631</a></span><span class="preprocessor">#define CAN_F7R1_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51f245c33277eb5e09db8b8302e2df6"> 3632</a></span><span class="preprocessor">#define CAN_F7R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB14_Pos)                    </span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753"> 3633</a></span><span class="preprocessor">#define CAN_F7R1_FB14          CAN_F7R1_FB14_Msk                               </span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a5c4ef28847f4fa0d27a781b0b8a986"> 3634</a></span><span class="preprocessor">#define CAN_F7R1_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd14c5855dfe51bc8a1a44266d1c925"> 3635</a></span><span class="preprocessor">#define CAN_F7R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB15_Pos)                    </span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334"> 3636</a></span><span class="preprocessor">#define CAN_F7R1_FB15          CAN_F7R1_FB15_Msk                               </span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d07c069c5aca9e42f268ab32a062c75"> 3637</a></span><span class="preprocessor">#define CAN_F7R1_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc661e05b2422313bf88f39f049ce53e"> 3638</a></span><span class="preprocessor">#define CAN_F7R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB16_Pos)                    </span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33"> 3639</a></span><span class="preprocessor">#define CAN_F7R1_FB16          CAN_F7R1_FB16_Msk                               </span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648db438e1aef7f7b35396757e7c7b52"> 3640</a></span><span class="preprocessor">#define CAN_F7R1_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a27e2e7fd333f0aba9fbd5919e260d"> 3641</a></span><span class="preprocessor">#define CAN_F7R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB17_Pos)                    </span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161"> 3642</a></span><span class="preprocessor">#define CAN_F7R1_FB17          CAN_F7R1_FB17_Msk                               </span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56090225bc33669e07141a1243cec88"> 3643</a></span><span class="preprocessor">#define CAN_F7R1_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga278e31f437817faa9cad12cc69e3112b"> 3644</a></span><span class="preprocessor">#define CAN_F7R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB18_Pos)                    </span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e"> 3645</a></span><span class="preprocessor">#define CAN_F7R1_FB18          CAN_F7R1_FB18_Msk                               </span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ab1b958322e9e8924570497657ef396"> 3646</a></span><span class="preprocessor">#define CAN_F7R1_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1422787fd4beb2c5679f45908214fd6"> 3647</a></span><span class="preprocessor">#define CAN_F7R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB19_Pos)                    </span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f"> 3648</a></span><span class="preprocessor">#define CAN_F7R1_FB19          CAN_F7R1_FB19_Msk                               </span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638a9090ca2ae17ea3d000deca166de3"> 3649</a></span><span class="preprocessor">#define CAN_F7R1_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71fb64ea19cf98ac384fed6babe5fdc"> 3650</a></span><span class="preprocessor">#define CAN_F7R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB20_Pos)                    </span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede"> 3651</a></span><span class="preprocessor">#define CAN_F7R1_FB20          CAN_F7R1_FB20_Msk                               </span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacf70e06346fa4c3754533c7743bd04f"> 3652</a></span><span class="preprocessor">#define CAN_F7R1_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1d29a629499734298ff81b9892cb0a"> 3653</a></span><span class="preprocessor">#define CAN_F7R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB21_Pos)                    </span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664"> 3654</a></span><span class="preprocessor">#define CAN_F7R1_FB21          CAN_F7R1_FB21_Msk                               </span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcea76ba56f67ee953e46d4a2730b36a"> 3655</a></span><span class="preprocessor">#define CAN_F7R1_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4535f6c9da894cc9ef7a6ba6f6bc6525"> 3656</a></span><span class="preprocessor">#define CAN_F7R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB22_Pos)                    </span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176"> 3657</a></span><span class="preprocessor">#define CAN_F7R1_FB22          CAN_F7R1_FB22_Msk                               </span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4853c3d121f3c2d11833d11b395e0038"> 3658</a></span><span class="preprocessor">#define CAN_F7R1_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b9c180bade4dad957697b4f5b4354f"> 3659</a></span><span class="preprocessor">#define CAN_F7R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB23_Pos)                    </span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f"> 3660</a></span><span class="preprocessor">#define CAN_F7R1_FB23          CAN_F7R1_FB23_Msk                               </span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2567b1837c81aba2759686438547cc"> 3661</a></span><span class="preprocessor">#define CAN_F7R1_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347cad693a28b872fe402439c9548f35"> 3662</a></span><span class="preprocessor">#define CAN_F7R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB24_Pos)                    </span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866"> 3663</a></span><span class="preprocessor">#define CAN_F7R1_FB24          CAN_F7R1_FB24_Msk                               </span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5867f7e9cb965e6a3768f6bb02f080e"> 3664</a></span><span class="preprocessor">#define CAN_F7R1_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aefee2f7b7c851315fd09a2ef4df5ed"> 3665</a></span><span class="preprocessor">#define CAN_F7R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB25_Pos)                    </span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139"> 3666</a></span><span class="preprocessor">#define CAN_F7R1_FB25          CAN_F7R1_FB25_Msk                               </span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb741309bad1c9aef3ede7c187c05a92"> 3667</a></span><span class="preprocessor">#define CAN_F7R1_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae7335a105fc044215160bdafda2485"> 3668</a></span><span class="preprocessor">#define CAN_F7R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB26_Pos)                    </span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb"> 3669</a></span><span class="preprocessor">#define CAN_F7R1_FB26          CAN_F7R1_FB26_Msk                               </span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae02d56cf4acb7e92586c65c2da805d"> 3670</a></span><span class="preprocessor">#define CAN_F7R1_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f9cbef574790752e5579402adbfcf9"> 3671</a></span><span class="preprocessor">#define CAN_F7R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB27_Pos)                    </span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd"> 3672</a></span><span class="preprocessor">#define CAN_F7R1_FB27          CAN_F7R1_FB27_Msk                               </span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab06f238fd2c787b94e9022a874f0e4f7"> 3673</a></span><span class="preprocessor">#define CAN_F7R1_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5accb398c1b8d49f33264729b9248ba"> 3674</a></span><span class="preprocessor">#define CAN_F7R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB28_Pos)                    </span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4"> 3675</a></span><span class="preprocessor">#define CAN_F7R1_FB28          CAN_F7R1_FB28_Msk                               </span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec347619871661fb58366eb358f0d3c8"> 3676</a></span><span class="preprocessor">#define CAN_F7R1_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2a0882ce4432f84db55f3f699cbd93"> 3677</a></span><span class="preprocessor">#define CAN_F7R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB29_Pos)                    </span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec"> 3678</a></span><span class="preprocessor">#define CAN_F7R1_FB29          CAN_F7R1_FB29_Msk                               </span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga920c885a992444b856bc4df2862f44ae"> 3679</a></span><span class="preprocessor">#define CAN_F7R1_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bedd413e3ab8e91f9d779ef40e45b5"> 3680</a></span><span class="preprocessor">#define CAN_F7R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB30_Pos)                    </span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3"> 3681</a></span><span class="preprocessor">#define CAN_F7R1_FB30          CAN_F7R1_FB30_Msk                               </span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga099ccfbf473ed4897db9b4d16ac3c150"> 3682</a></span><span class="preprocessor">#define CAN_F7R1_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85d8f6af8cfade40eaef271291512ef"> 3683</a></span><span class="preprocessor">#define CAN_F7R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB31_Pos)                    </span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7"> 3684</a></span><span class="preprocessor">#define CAN_F7R1_FB31          CAN_F7R1_FB31_Msk                               </span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span><span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e21006790f44d0394235edb9533fe9f"> 3687</a></span><span class="preprocessor">#define CAN_F8R1_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a1537e2aeed84464aed2c398cb24c5"> 3688</a></span><span class="preprocessor">#define CAN_F8R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB0_Pos)                     </span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642"> 3689</a></span><span class="preprocessor">#define CAN_F8R1_FB0           CAN_F8R1_FB0_Msk                                </span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab537c0b3bf184ffb31d73312facd8d44"> 3690</a></span><span class="preprocessor">#define CAN_F8R1_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136ab0937c4919934d7dc1185d3c4064"> 3691</a></span><span class="preprocessor">#define CAN_F8R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB1_Pos)                     </span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d"> 3692</a></span><span class="preprocessor">#define CAN_F8R1_FB1           CAN_F8R1_FB1_Msk                                </span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d30a98a695d270dbff8e07b9079e5d8"> 3693</a></span><span class="preprocessor">#define CAN_F8R1_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9fac3bd96ed91e471081a51b6b08ca3"> 3694</a></span><span class="preprocessor">#define CAN_F8R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB2_Pos)                     </span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a"> 3695</a></span><span class="preprocessor">#define CAN_F8R1_FB2           CAN_F8R1_FB2_Msk                                </span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1894d0455f9488198430c70db97c865"> 3696</a></span><span class="preprocessor">#define CAN_F8R1_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b9c8ec036840da8f0b04aaa715d031"> 3697</a></span><span class="preprocessor">#define CAN_F8R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB3_Pos)                     </span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014"> 3698</a></span><span class="preprocessor">#define CAN_F8R1_FB3           CAN_F8R1_FB3_Msk                                </span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0ded25fe64917e6868d95b1d468771"> 3699</a></span><span class="preprocessor">#define CAN_F8R1_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9829df8a13336ccf61d59be6c282d52"> 3700</a></span><span class="preprocessor">#define CAN_F8R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB4_Pos)                     </span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7"> 3701</a></span><span class="preprocessor">#define CAN_F8R1_FB4           CAN_F8R1_FB4_Msk                                </span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5792df4298b71222586c057d8c783ed2"> 3702</a></span><span class="preprocessor">#define CAN_F8R1_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d67631dbfe1a1f15fb712df7cca4d8"> 3703</a></span><span class="preprocessor">#define CAN_F8R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB5_Pos)                     </span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205"> 3704</a></span><span class="preprocessor">#define CAN_F8R1_FB5           CAN_F8R1_FB5_Msk                                </span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28d2bdc498bb762e71c06682ddcffcd0"> 3705</a></span><span class="preprocessor">#define CAN_F8R1_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1d9da45066db64dcc7b6d6ea9d8d3f8"> 3706</a></span><span class="preprocessor">#define CAN_F8R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB6_Pos)                     </span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1"> 3707</a></span><span class="preprocessor">#define CAN_F8R1_FB6           CAN_F8R1_FB6_Msk                                </span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a3d24b2ddf64251f6257500549eb78"> 3708</a></span><span class="preprocessor">#define CAN_F8R1_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14a2fe60539e333588226dbc4de4fffa"> 3709</a></span><span class="preprocessor">#define CAN_F8R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB7_Pos)                     </span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c"> 3710</a></span><span class="preprocessor">#define CAN_F8R1_FB7           CAN_F8R1_FB7_Msk                                </span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc32c5836d51b1c7aa00509af2f84335"> 3711</a></span><span class="preprocessor">#define CAN_F8R1_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f57e77aa8ea032bc07463d82e451e1b"> 3712</a></span><span class="preprocessor">#define CAN_F8R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB8_Pos)                     </span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa"> 3713</a></span><span class="preprocessor">#define CAN_F8R1_FB8           CAN_F8R1_FB8_Msk                                </span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e709811995d99e00d150e9bc96fa27"> 3714</a></span><span class="preprocessor">#define CAN_F8R1_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab30a05da2419398ee1eb3cc0d0c468f3"> 3715</a></span><span class="preprocessor">#define CAN_F8R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB9_Pos)                     </span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d"> 3716</a></span><span class="preprocessor">#define CAN_F8R1_FB9           CAN_F8R1_FB9_Msk                                </span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d988713272210141906dbbf7c86e9a"> 3717</a></span><span class="preprocessor">#define CAN_F8R1_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250ae96856872467bd01177a14cbd757"> 3718</a></span><span class="preprocessor">#define CAN_F8R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB10_Pos)                    </span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300"> 3719</a></span><span class="preprocessor">#define CAN_F8R1_FB10          CAN_F8R1_FB10_Msk                               </span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1a8d858999311a306e931621b57f21"> 3720</a></span><span class="preprocessor">#define CAN_F8R1_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f936dea8e23ad47f01a690e3144442c"> 3721</a></span><span class="preprocessor">#define CAN_F8R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB11_Pos)                    </span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6"> 3722</a></span><span class="preprocessor">#define CAN_F8R1_FB11          CAN_F8R1_FB11_Msk                               </span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dee94be5857587a290a91b8e69ebd75"> 3723</a></span><span class="preprocessor">#define CAN_F8R1_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad340588e0f2e4424892bf86a3df02297"> 3724</a></span><span class="preprocessor">#define CAN_F8R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB12_Pos)                    </span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb"> 3725</a></span><span class="preprocessor">#define CAN_F8R1_FB12          CAN_F8R1_FB12_Msk                               </span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa36fb31c4e4460571555e84cb306cf0"> 3726</a></span><span class="preprocessor">#define CAN_F8R1_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c0634095cd3178f8b2836d6855d3f3"> 3727</a></span><span class="preprocessor">#define CAN_F8R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB13_Pos)                    </span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70"> 3728</a></span><span class="preprocessor">#define CAN_F8R1_FB13          CAN_F8R1_FB13_Msk                               </span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c42fee1e932aebc586aa5cfa634be5"> 3729</a></span><span class="preprocessor">#define CAN_F8R1_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0c83e006384165f5d1cb982728cc50"> 3730</a></span><span class="preprocessor">#define CAN_F8R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB14_Pos)                    </span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660"> 3731</a></span><span class="preprocessor">#define CAN_F8R1_FB14          CAN_F8R1_FB14_Msk                               </span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b62ff2f6a779932be13dfa2eba51c8c"> 3732</a></span><span class="preprocessor">#define CAN_F8R1_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f23b1489ef4904d4f0a629f4fff1da"> 3733</a></span><span class="preprocessor">#define CAN_F8R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB15_Pos)                    </span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28"> 3734</a></span><span class="preprocessor">#define CAN_F8R1_FB15          CAN_F8R1_FB15_Msk                               </span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6b2bfaa28bb99475c1ffe09c55bedb"> 3735</a></span><span class="preprocessor">#define CAN_F8R1_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a05e0a87d907888aed8f07c72d00f9"> 3736</a></span><span class="preprocessor">#define CAN_F8R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB16_Pos)                    </span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95"> 3737</a></span><span class="preprocessor">#define CAN_F8R1_FB16          CAN_F8R1_FB16_Msk                               </span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3e73d311df6235cbf5fc02a800628db"> 3738</a></span><span class="preprocessor">#define CAN_F8R1_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5980d9a8107fa12b63f1ee0abe74cd"> 3739</a></span><span class="preprocessor">#define CAN_F8R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB17_Pos)                    </span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb"> 3740</a></span><span class="preprocessor">#define CAN_F8R1_FB17          CAN_F8R1_FB17_Msk                               </span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf59f6130156da5081b0eee3acb154374"> 3741</a></span><span class="preprocessor">#define CAN_F8R1_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae850211d9876f0063e13b5610cf8ac65"> 3742</a></span><span class="preprocessor">#define CAN_F8R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB18_Pos)                    </span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b"> 3743</a></span><span class="preprocessor">#define CAN_F8R1_FB18          CAN_F8R1_FB18_Msk                               </span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe27087a9da8f3202a319dbaf07b6d6"> 3744</a></span><span class="preprocessor">#define CAN_F8R1_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga666296673c08dd22ca95dab553d430ef"> 3745</a></span><span class="preprocessor">#define CAN_F8R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB19_Pos)                    </span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19"> 3746</a></span><span class="preprocessor">#define CAN_F8R1_FB19          CAN_F8R1_FB19_Msk                               </span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55046c532cef29a6df857a821d8d9750"> 3747</a></span><span class="preprocessor">#define CAN_F8R1_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82b241f62e465fede05a749af4f6d46d"> 3748</a></span><span class="preprocessor">#define CAN_F8R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB20_Pos)                    </span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748"> 3749</a></span><span class="preprocessor">#define CAN_F8R1_FB20          CAN_F8R1_FB20_Msk                               </span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef11cb2b0be6f8a07ca34699c89a7098"> 3750</a></span><span class="preprocessor">#define CAN_F8R1_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894777fbc3a4cfc64d779ee1bb28447a"> 3751</a></span><span class="preprocessor">#define CAN_F8R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB21_Pos)                    </span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033"> 3752</a></span><span class="preprocessor">#define CAN_F8R1_FB21          CAN_F8R1_FB21_Msk                               </span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44d6b1387dd6af3f5f6ad71dc57738bb"> 3753</a></span><span class="preprocessor">#define CAN_F8R1_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a971879dd5369d39b1b5a2d55af7f2"> 3754</a></span><span class="preprocessor">#define CAN_F8R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB22_Pos)                    </span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4"> 3755</a></span><span class="preprocessor">#define CAN_F8R1_FB22          CAN_F8R1_FB22_Msk                               </span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga928556e1ce80afd85bc49deca2f1dc2a"> 3756</a></span><span class="preprocessor">#define CAN_F8R1_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c136499422980d6a619619b67024115"> 3757</a></span><span class="preprocessor">#define CAN_F8R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB23_Pos)                    </span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79"> 3758</a></span><span class="preprocessor">#define CAN_F8R1_FB23          CAN_F8R1_FB23_Msk                               </span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6287f1cbffc6c85b5a8c540bdd238dd1"> 3759</a></span><span class="preprocessor">#define CAN_F8R1_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5cb63c9cc186f5a6a188e50e9440b71"> 3760</a></span><span class="preprocessor">#define CAN_F8R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB24_Pos)                    </span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b"> 3761</a></span><span class="preprocessor">#define CAN_F8R1_FB24          CAN_F8R1_FB24_Msk                               </span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b42664c93972b8ceef0bb224465868a"> 3762</a></span><span class="preprocessor">#define CAN_F8R1_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66fb66d8e41424f6a5df8645e889aed"> 3763</a></span><span class="preprocessor">#define CAN_F8R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB25_Pos)                    </span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b"> 3764</a></span><span class="preprocessor">#define CAN_F8R1_FB25          CAN_F8R1_FB25_Msk                               </span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4046289146213969c12a1a9c88756853"> 3765</a></span><span class="preprocessor">#define CAN_F8R1_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4ac7b030b72119e7ff52cd7ed2c22b"> 3766</a></span><span class="preprocessor">#define CAN_F8R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB26_Pos)                    </span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439"> 3767</a></span><span class="preprocessor">#define CAN_F8R1_FB26          CAN_F8R1_FB26_Msk                               </span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f7d4b16bb82b31e2fb4879e64a7632"> 3768</a></span><span class="preprocessor">#define CAN_F8R1_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36df86343d04760bb4fef8b027e668d6"> 3769</a></span><span class="preprocessor">#define CAN_F8R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB27_Pos)                    </span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1"> 3770</a></span><span class="preprocessor">#define CAN_F8R1_FB27          CAN_F8R1_FB27_Msk                               </span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d24f22e4e970b13528482d65e0bcd21"> 3771</a></span><span class="preprocessor">#define CAN_F8R1_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647ae349a353febc85e2d06384798e35"> 3772</a></span><span class="preprocessor">#define CAN_F8R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB28_Pos)                    </span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c"> 3773</a></span><span class="preprocessor">#define CAN_F8R1_FB28          CAN_F8R1_FB28_Msk                               </span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270dce4d4b698b43b0f9eed16a95b336"> 3774</a></span><span class="preprocessor">#define CAN_F8R1_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddb3d32fc778601342a863d0a6612f5"> 3775</a></span><span class="preprocessor">#define CAN_F8R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB29_Pos)                    </span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113"> 3776</a></span><span class="preprocessor">#define CAN_F8R1_FB29          CAN_F8R1_FB29_Msk                               </span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac7d47b043f02ea1fe15f4ed1ea69ea"> 3777</a></span><span class="preprocessor">#define CAN_F8R1_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8cfc8c264df5fef0511b3cd66e459c3"> 3778</a></span><span class="preprocessor">#define CAN_F8R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB30_Pos)                    </span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f"> 3779</a></span><span class="preprocessor">#define CAN_F8R1_FB30          CAN_F8R1_FB30_Msk                               </span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85f280f7adb7d1b1f1a2fd964496d382"> 3780</a></span><span class="preprocessor">#define CAN_F8R1_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1306a969e63813c78f15304cfeef9d"> 3781</a></span><span class="preprocessor">#define CAN_F8R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB31_Pos)                    </span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7"> 3782</a></span><span class="preprocessor">#define CAN_F8R1_FB31          CAN_F8R1_FB31_Msk                               </span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span><span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e408d4dcf2104036587654b320ef837"> 3785</a></span><span class="preprocessor">#define CAN_F9R1_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedc0e0cbb432679fb469888559cd8ba0"> 3786</a></span><span class="preprocessor">#define CAN_F9R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB0_Pos)                     </span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785"> 3787</a></span><span class="preprocessor">#define CAN_F9R1_FB0           CAN_F9R1_FB0_Msk                                </span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b2c5ddbad8e4d30df6bae1553ae95f"> 3788</a></span><span class="preprocessor">#define CAN_F9R1_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311d13b8b6763e76d9c889e49c7f5254"> 3789</a></span><span class="preprocessor">#define CAN_F9R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB1_Pos)                     </span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026"> 3790</a></span><span class="preprocessor">#define CAN_F9R1_FB1           CAN_F9R1_FB1_Msk                                </span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdac08de057f74084b0df1bdd49ffaa4"> 3791</a></span><span class="preprocessor">#define CAN_F9R1_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66033af8f1d5f936090a464ef6af680"> 3792</a></span><span class="preprocessor">#define CAN_F9R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB2_Pos)                     </span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f"> 3793</a></span><span class="preprocessor">#define CAN_F9R1_FB2           CAN_F9R1_FB2_Msk                                </span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693575c5b64ad798658952694e636204"> 3794</a></span><span class="preprocessor">#define CAN_F9R1_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bfd9933c0a4fb97ece209b9fcdfa794"> 3795</a></span><span class="preprocessor">#define CAN_F9R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB3_Pos)                     </span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186"> 3796</a></span><span class="preprocessor">#define CAN_F9R1_FB3           CAN_F9R1_FB3_Msk                                </span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga726f4f35552287c718dce9b5c46baba1"> 3797</a></span><span class="preprocessor">#define CAN_F9R1_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362251d468d76c64459afc82f84acd06"> 3798</a></span><span class="preprocessor">#define CAN_F9R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB4_Pos)                     </span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3"> 3799</a></span><span class="preprocessor">#define CAN_F9R1_FB4           CAN_F9R1_FB4_Msk                                </span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6064e11830367708fa478a64d6134471"> 3800</a></span><span class="preprocessor">#define CAN_F9R1_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af391a698294bbcfd73e13d7bc3d45f"> 3801</a></span><span class="preprocessor">#define CAN_F9R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB5_Pos)                     </span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6"> 3802</a></span><span class="preprocessor">#define CAN_F9R1_FB5           CAN_F9R1_FB5_Msk                                </span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48d9cd13e58139129678537b2a46a54"> 3803</a></span><span class="preprocessor">#define CAN_F9R1_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf73980f9d3a6a660ab4b0742b849827"> 3804</a></span><span class="preprocessor">#define CAN_F9R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB6_Pos)                     </span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2"> 3805</a></span><span class="preprocessor">#define CAN_F9R1_FB6           CAN_F9R1_FB6_Msk                                </span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c12d5c48b26fa65b51d8978f372d235"> 3806</a></span><span class="preprocessor">#define CAN_F9R1_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cc25aaf5401c7a3e16cb4609ee0e07"> 3807</a></span><span class="preprocessor">#define CAN_F9R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB7_Pos)                     </span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36"> 3808</a></span><span class="preprocessor">#define CAN_F9R1_FB7           CAN_F9R1_FB7_Msk                                </span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fce8e9c5098084f4b4e9fffe064627c"> 3809</a></span><span class="preprocessor">#define CAN_F9R1_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba01d797a4d055fe0a1af549c3fb4734"> 3810</a></span><span class="preprocessor">#define CAN_F9R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB8_Pos)                     </span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762"> 3811</a></span><span class="preprocessor">#define CAN_F9R1_FB8           CAN_F9R1_FB8_Msk                                </span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f9d0da640c988023228da572b39189f"> 3812</a></span><span class="preprocessor">#define CAN_F9R1_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e7a7ac6a91de762e00f6ccbde5c982"> 3813</a></span><span class="preprocessor">#define CAN_F9R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB9_Pos)                     </span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b"> 3814</a></span><span class="preprocessor">#define CAN_F9R1_FB9           CAN_F9R1_FB9_Msk                                </span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga382c3bfb429d3dcb4dc665af752e569b"> 3815</a></span><span class="preprocessor">#define CAN_F9R1_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd756a032170c40a6e99e78c1c52eb95"> 3816</a></span><span class="preprocessor">#define CAN_F9R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB10_Pos)                    </span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de"> 3817</a></span><span class="preprocessor">#define CAN_F9R1_FB10          CAN_F9R1_FB10_Msk                               </span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8154705ae1b389be82edd66ab25b9f81"> 3818</a></span><span class="preprocessor">#define CAN_F9R1_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7239e8ffb07b9aea8013fec8dded9153"> 3819</a></span><span class="preprocessor">#define CAN_F9R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB11_Pos)                    </span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608"> 3820</a></span><span class="preprocessor">#define CAN_F9R1_FB11          CAN_F9R1_FB11_Msk                               </span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae584c59edb1f026fe49dc993eb084dd3"> 3821</a></span><span class="preprocessor">#define CAN_F9R1_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fdb5f76ff7140ead344e774d2a7624"> 3822</a></span><span class="preprocessor">#define CAN_F9R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB12_Pos)                    </span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9"> 3823</a></span><span class="preprocessor">#define CAN_F9R1_FB12          CAN_F9R1_FB12_Msk                               </span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8bce562ccc80042ac70f70fc9c0bc35"> 3824</a></span><span class="preprocessor">#define CAN_F9R1_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga156dc983e417d37a94dd165f5d3d2f93"> 3825</a></span><span class="preprocessor">#define CAN_F9R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB13_Pos)                    </span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b"> 3826</a></span><span class="preprocessor">#define CAN_F9R1_FB13          CAN_F9R1_FB13_Msk                               </span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6618206f24c69189d2e432bd4efc0651"> 3827</a></span><span class="preprocessor">#define CAN_F9R1_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396a55b76a656a8592faa6c6910dbb40"> 3828</a></span><span class="preprocessor">#define CAN_F9R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB14_Pos)                    </span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb"> 3829</a></span><span class="preprocessor">#define CAN_F9R1_FB14          CAN_F9R1_FB14_Msk                               </span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee8557da5e6de53987fbd0a185596107"> 3830</a></span><span class="preprocessor">#define CAN_F9R1_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd456c2656ca51201b43ed9831d24d4d"> 3831</a></span><span class="preprocessor">#define CAN_F9R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB15_Pos)                    </span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804"> 3832</a></span><span class="preprocessor">#define CAN_F9R1_FB15          CAN_F9R1_FB15_Msk                               </span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe418890b1a83c8846daace95b47edf9"> 3833</a></span><span class="preprocessor">#define CAN_F9R1_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc59d106067ea2d6a18fd5f08ba2767"> 3834</a></span><span class="preprocessor">#define CAN_F9R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB16_Pos)                    </span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630"> 3835</a></span><span class="preprocessor">#define CAN_F9R1_FB16          CAN_F9R1_FB16_Msk                               </span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c61d64fef04b48caeba748a9a22aa6"> 3836</a></span><span class="preprocessor">#define CAN_F9R1_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ff327faa1fe85083a3ef4f071e86e9"> 3837</a></span><span class="preprocessor">#define CAN_F9R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB17_Pos)                    </span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725"> 3838</a></span><span class="preprocessor">#define CAN_F9R1_FB17          CAN_F9R1_FB17_Msk                               </span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35916c6399028aaf16c864a1b37f191e"> 3839</a></span><span class="preprocessor">#define CAN_F9R1_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1580585e09b20a6bc206c033139649a6"> 3840</a></span><span class="preprocessor">#define CAN_F9R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB18_Pos)                    </span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888"> 3841</a></span><span class="preprocessor">#define CAN_F9R1_FB18          CAN_F9R1_FB18_Msk                               </span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa5760e3a9d5b2ae2596c1a203ac772a"> 3842</a></span><span class="preprocessor">#define CAN_F9R1_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356b4a420c19ac07bfa409d55e53adc"> 3843</a></span><span class="preprocessor">#define CAN_F9R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB19_Pos)                    </span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239"> 3844</a></span><span class="preprocessor">#define CAN_F9R1_FB19          CAN_F9R1_FB19_Msk                               </span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e961ee93fb85b21e152e98eb2d69e08"> 3845</a></span><span class="preprocessor">#define CAN_F9R1_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f43ec3ddec319e7dfbda3b44c7c2df4"> 3846</a></span><span class="preprocessor">#define CAN_F9R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB20_Pos)                    </span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251"> 3847</a></span><span class="preprocessor">#define CAN_F9R1_FB20          CAN_F9R1_FB20_Msk                               </span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf1cb9ca8fd641443fbddc3b66dd953"> 3848</a></span><span class="preprocessor">#define CAN_F9R1_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5361a1933b142476427e60fc3f9c72"> 3849</a></span><span class="preprocessor">#define CAN_F9R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB21_Pos)                    </span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1"> 3850</a></span><span class="preprocessor">#define CAN_F9R1_FB21          CAN_F9R1_FB21_Msk                               </span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad975dfcf3d01716533fb54d8b61787c2"> 3851</a></span><span class="preprocessor">#define CAN_F9R1_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a508f12177632ba51a7ddc551ed9e2"> 3852</a></span><span class="preprocessor">#define CAN_F9R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB22_Pos)                    </span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04"> 3853</a></span><span class="preprocessor">#define CAN_F9R1_FB22          CAN_F9R1_FB22_Msk                               </span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad49102a5c0f38207584062f8303da2f5"> 3854</a></span><span class="preprocessor">#define CAN_F9R1_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65ef341230d8345ce5e8176674f9f745"> 3855</a></span><span class="preprocessor">#define CAN_F9R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB23_Pos)                    </span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854"> 3856</a></span><span class="preprocessor">#define CAN_F9R1_FB23          CAN_F9R1_FB23_Msk                               </span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac621c869012858627036bd298ced7e8f"> 3857</a></span><span class="preprocessor">#define CAN_F9R1_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga309068d091fa9bd5abd28c709efb96c8"> 3858</a></span><span class="preprocessor">#define CAN_F9R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB24_Pos)                    </span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10"> 3859</a></span><span class="preprocessor">#define CAN_F9R1_FB24          CAN_F9R1_FB24_Msk                               </span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cb66980120bd88fc4a472a87ea672e4"> 3860</a></span><span class="preprocessor">#define CAN_F9R1_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97a1bd116fc0f32a29c4c3006d0330d"> 3861</a></span><span class="preprocessor">#define CAN_F9R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB25_Pos)                    </span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536"> 3862</a></span><span class="preprocessor">#define CAN_F9R1_FB25          CAN_F9R1_FB25_Msk                               </span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2aaac573ee7915936b4c68ab36fc5a"> 3863</a></span><span class="preprocessor">#define CAN_F9R1_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed19ac97bbe1e8d109a31af97ac183c"> 3864</a></span><span class="preprocessor">#define CAN_F9R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB26_Pos)                    </span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4"> 3865</a></span><span class="preprocessor">#define CAN_F9R1_FB26          CAN_F9R1_FB26_Msk                               </span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00c420c0a498d9f93ae7b78d10c90171"> 3866</a></span><span class="preprocessor">#define CAN_F9R1_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bfa05da1393f001376725caac1a5cb1"> 3867</a></span><span class="preprocessor">#define CAN_F9R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB27_Pos)                    </span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f"> 3868</a></span><span class="preprocessor">#define CAN_F9R1_FB27          CAN_F9R1_FB27_Msk                               </span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e5d9b745f7bd053a3843faf405b7eb1"> 3869</a></span><span class="preprocessor">#define CAN_F9R1_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab301858f2e91edd141441ebf4be606b"> 3870</a></span><span class="preprocessor">#define CAN_F9R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB28_Pos)                    </span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c"> 3871</a></span><span class="preprocessor">#define CAN_F9R1_FB28          CAN_F9R1_FB28_Msk                               </span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8fc29302b5a2404550b37a1e62c0f11"> 3872</a></span><span class="preprocessor">#define CAN_F9R1_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23f3b612ef426adf60238083766f4a8"> 3873</a></span><span class="preprocessor">#define CAN_F9R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB29_Pos)                    </span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544"> 3874</a></span><span class="preprocessor">#define CAN_F9R1_FB29          CAN_F9R1_FB29_Msk                               </span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec4d21090abcdafb53a216c6507cbf57"> 3875</a></span><span class="preprocessor">#define CAN_F9R1_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0799e2743ca085ddc2d3557c81d4fb5a"> 3876</a></span><span class="preprocessor">#define CAN_F9R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB30_Pos)                    </span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab"> 3877</a></span><span class="preprocessor">#define CAN_F9R1_FB30          CAN_F9R1_FB30_Msk                               </span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c781d400959fec8e3f8636b97c6227c"> 3878</a></span><span class="preprocessor">#define CAN_F9R1_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac69d0815a7cd9bf18de74375fea92676"> 3879</a></span><span class="preprocessor">#define CAN_F9R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB31_Pos)                    </span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5"> 3880</a></span><span class="preprocessor">#define CAN_F9R1_FB31          CAN_F9R1_FB31_Msk                               </span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span><span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b8639dd16a3b599266e6a777fb604d"> 3883</a></span><span class="preprocessor">#define CAN_F10R1_FB0_Pos      (0U)</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a05b74c330bf04f1f6f3ae982306f57"> 3884</a></span><span class="preprocessor">#define CAN_F10R1_FB0_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB0_Pos)                    </span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3"> 3885</a></span><span class="preprocessor">#define CAN_F10R1_FB0          CAN_F10R1_FB0_Msk                               </span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61d255693dabbb9177ad7a611aac5958"> 3886</a></span><span class="preprocessor">#define CAN_F10R1_FB1_Pos      (1U)</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc10e15c593cf151539aaf626131cd6"> 3887</a></span><span class="preprocessor">#define CAN_F10R1_FB1_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB1_Pos)                    </span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9"> 3888</a></span><span class="preprocessor">#define CAN_F10R1_FB1          CAN_F10R1_FB1_Msk                               </span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e899e29234df6b50a1866c607823ca8"> 3889</a></span><span class="preprocessor">#define CAN_F10R1_FB2_Pos      (2U)</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc815403ff9f3643971ecd50b8e1c0a"> 3890</a></span><span class="preprocessor">#define CAN_F10R1_FB2_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB2_Pos)                    </span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a"> 3891</a></span><span class="preprocessor">#define CAN_F10R1_FB2          CAN_F10R1_FB2_Msk                               </span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6414ba4791274ad1dedeae302deb8c"> 3892</a></span><span class="preprocessor">#define CAN_F10R1_FB3_Pos      (3U)</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc1db4c0b25f68a6bd3c6cbb2d2c82ee"> 3893</a></span><span class="preprocessor">#define CAN_F10R1_FB3_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB3_Pos)                    </span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465"> 3894</a></span><span class="preprocessor">#define CAN_F10R1_FB3          CAN_F10R1_FB3_Msk                               </span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1468d4f971fefa12ac2373e9059fcc4"> 3895</a></span><span class="preprocessor">#define CAN_F10R1_FB4_Pos      (4U)</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91329ef7b3229b4f06f31c8fbaa8507"> 3896</a></span><span class="preprocessor">#define CAN_F10R1_FB4_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB4_Pos)                    </span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179"> 3897</a></span><span class="preprocessor">#define CAN_F10R1_FB4          CAN_F10R1_FB4_Msk                               </span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5059f789c76d31ef43d2933a6794ebef"> 3898</a></span><span class="preprocessor">#define CAN_F10R1_FB5_Pos      (5U)</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf7af08619a0d22a111e253c1059024d"> 3899</a></span><span class="preprocessor">#define CAN_F10R1_FB5_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB5_Pos)                    </span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856"> 3900</a></span><span class="preprocessor">#define CAN_F10R1_FB5          CAN_F10R1_FB5_Msk                               </span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c9f5e78c2fbffbca7976837c901ae11"> 3901</a></span><span class="preprocessor">#define CAN_F10R1_FB6_Pos      (6U)</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcb5577636b7acc70f13f92cbfa3f9a"> 3902</a></span><span class="preprocessor">#define CAN_F10R1_FB6_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB6_Pos)                    </span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e"> 3903</a></span><span class="preprocessor">#define CAN_F10R1_FB6          CAN_F10R1_FB6_Msk                               </span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3456bf703efc85fb20bc9ccae394e575"> 3904</a></span><span class="preprocessor">#define CAN_F10R1_FB7_Pos      (7U)</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557466eedc11bcfb78333511b3465921"> 3905</a></span><span class="preprocessor">#define CAN_F10R1_FB7_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB7_Pos)                    </span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c"> 3906</a></span><span class="preprocessor">#define CAN_F10R1_FB7          CAN_F10R1_FB7_Msk                               </span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac77280ec33da757f550aa90612a3e45c"> 3907</a></span><span class="preprocessor">#define CAN_F10R1_FB8_Pos      (8U)</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga451e0f30e41e5216fb223e52bdadce7a"> 3908</a></span><span class="preprocessor">#define CAN_F10R1_FB8_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB8_Pos)                    </span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9"> 3909</a></span><span class="preprocessor">#define CAN_F10R1_FB8          CAN_F10R1_FB8_Msk                               </span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5340c5e8483f2ab61e51f7f4b0d6a78a"> 3910</a></span><span class="preprocessor">#define CAN_F10R1_FB9_Pos      (9U)</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434ad62e086a866ca425960236216d34"> 3911</a></span><span class="preprocessor">#define CAN_F10R1_FB9_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB9_Pos)                    </span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76"> 3912</a></span><span class="preprocessor">#define CAN_F10R1_FB9          CAN_F10R1_FB9_Msk                               </span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a16b6466cddacc04e9200bea868510"> 3913</a></span><span class="preprocessor">#define CAN_F10R1_FB10_Pos     (10U)</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159afb7939de25a56d4a7c72e3669b8c"> 3914</a></span><span class="preprocessor">#define CAN_F10R1_FB10_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB10_Pos)                   </span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa"> 3915</a></span><span class="preprocessor">#define CAN_F10R1_FB10         CAN_F10R1_FB10_Msk                              </span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77878bda5d61d09fa0b3ea54a208c889"> 3916</a></span><span class="preprocessor">#define CAN_F10R1_FB11_Pos     (11U)</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa37f47760352e40a33327441fa44917a"> 3917</a></span><span class="preprocessor">#define CAN_F10R1_FB11_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB11_Pos)                   </span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e"> 3918</a></span><span class="preprocessor">#define CAN_F10R1_FB11         CAN_F10R1_FB11_Msk                              </span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb667a50ca9535347b011c47aa7f7f8a"> 3919</a></span><span class="preprocessor">#define CAN_F10R1_FB12_Pos     (12U)</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6456e18d6659ec3437ab1b5c84b60681"> 3920</a></span><span class="preprocessor">#define CAN_F10R1_FB12_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB12_Pos)                   </span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461"> 3921</a></span><span class="preprocessor">#define CAN_F10R1_FB12         CAN_F10R1_FB12_Msk                              </span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf29dbf589e4978181256649c864076da"> 3922</a></span><span class="preprocessor">#define CAN_F10R1_FB13_Pos     (13U)</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0b809ab8b05e662982533d29d34196"> 3923</a></span><span class="preprocessor">#define CAN_F10R1_FB13_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB13_Pos)                   </span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19"> 3924</a></span><span class="preprocessor">#define CAN_F10R1_FB13         CAN_F10R1_FB13_Msk                              </span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1630e20424cfa65e81a05cce2c1f7337"> 3925</a></span><span class="preprocessor">#define CAN_F10R1_FB14_Pos     (14U)</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1553e078a11eeb8d8ea8c0e0448b4d0"> 3926</a></span><span class="preprocessor">#define CAN_F10R1_FB14_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB14_Pos)                   </span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7"> 3927</a></span><span class="preprocessor">#define CAN_F10R1_FB14         CAN_F10R1_FB14_Msk                              </span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1651020c3774aaad2dcda820e38a4b61"> 3928</a></span><span class="preprocessor">#define CAN_F10R1_FB15_Pos     (15U)</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ca9243e9a38085b93d717f05b885a"> 3929</a></span><span class="preprocessor">#define CAN_F10R1_FB15_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB15_Pos)                   </span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075"> 3930</a></span><span class="preprocessor">#define CAN_F10R1_FB15         CAN_F10R1_FB15_Msk                              </span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad18243430f119e7ed075890d0c4ee9bd"> 3931</a></span><span class="preprocessor">#define CAN_F10R1_FB16_Pos     (16U)</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ecfd894be7f8a4d1eb0cbfe995f7a8"> 3932</a></span><span class="preprocessor">#define CAN_F10R1_FB16_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB16_Pos)                   </span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95"> 3933</a></span><span class="preprocessor">#define CAN_F10R1_FB16         CAN_F10R1_FB16_Msk                              </span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5b824a1aa2f34e1c413feffd1503fd"> 3934</a></span><span class="preprocessor">#define CAN_F10R1_FB17_Pos     (17U)</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d4bfbfb134e99de69fe63974eae0eba"> 3935</a></span><span class="preprocessor">#define CAN_F10R1_FB17_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB17_Pos)                   </span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9"> 3936</a></span><span class="preprocessor">#define CAN_F10R1_FB17         CAN_F10R1_FB17_Msk                              </span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca233f5cf20e9ec03df3088fdf56f06"> 3937</a></span><span class="preprocessor">#define CAN_F10R1_FB18_Pos     (18U)</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59843c48e4723e0d3cb389b8dc31e95a"> 3938</a></span><span class="preprocessor">#define CAN_F10R1_FB18_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB18_Pos)                   </span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f"> 3939</a></span><span class="preprocessor">#define CAN_F10R1_FB18         CAN_F10R1_FB18_Msk                              </span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6910b732b7855530c3a345d1b027a7f4"> 3940</a></span><span class="preprocessor">#define CAN_F10R1_FB19_Pos     (19U)</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028e9c16a75cfe1a4209db5761793d65"> 3941</a></span><span class="preprocessor">#define CAN_F10R1_FB19_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB19_Pos)                   </span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a"> 3942</a></span><span class="preprocessor">#define CAN_F10R1_FB19         CAN_F10R1_FB19_Msk                              </span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55c921e020738e5610d97fe033855c7"> 3943</a></span><span class="preprocessor">#define CAN_F10R1_FB20_Pos     (20U)</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3e3967b90e93cdf5d2dff50ccd6467"> 3944</a></span><span class="preprocessor">#define CAN_F10R1_FB20_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB20_Pos)                   </span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a"> 3945</a></span><span class="preprocessor">#define CAN_F10R1_FB20         CAN_F10R1_FB20_Msk                              </span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga971d242e49fe7359b6e741466d305411"> 3946</a></span><span class="preprocessor">#define CAN_F10R1_FB21_Pos     (21U)</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7d08dc1418dc7260c85dcd41c3f2f7"> 3947</a></span><span class="preprocessor">#define CAN_F10R1_FB21_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB21_Pos)                   </span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb"> 3948</a></span><span class="preprocessor">#define CAN_F10R1_FB21         CAN_F10R1_FB21_Msk                              </span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf28c54456414ccbb9b51ce644d47601"> 3949</a></span><span class="preprocessor">#define CAN_F10R1_FB22_Pos     (22U)</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f696dbd8db5370eb9701e521227e2e"> 3950</a></span><span class="preprocessor">#define CAN_F10R1_FB22_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB22_Pos)                   </span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1"> 3951</a></span><span class="preprocessor">#define CAN_F10R1_FB22         CAN_F10R1_FB22_Msk                              </span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adb7b8a937732924faef5a13b6d691c"> 3952</a></span><span class="preprocessor">#define CAN_F10R1_FB23_Pos     (23U)</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4b78077f4a9d949debb3c345fcc8203"> 3953</a></span><span class="preprocessor">#define CAN_F10R1_FB23_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB23_Pos)                   </span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e"> 3954</a></span><span class="preprocessor">#define CAN_F10R1_FB23         CAN_F10R1_FB23_Msk                              </span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3774098d002351e5997edddd0c0ce5d0"> 3955</a></span><span class="preprocessor">#define CAN_F10R1_FB24_Pos     (24U)</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa800d4dbab113869136419067683b7"> 3956</a></span><span class="preprocessor">#define CAN_F10R1_FB24_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB24_Pos)                   </span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c"> 3957</a></span><span class="preprocessor">#define CAN_F10R1_FB24         CAN_F10R1_FB24_Msk                              </span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91439fb8d069e77aeb88065b1c685f89"> 3958</a></span><span class="preprocessor">#define CAN_F10R1_FB25_Pos     (25U)</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2755b753aff086d43feba71cc367da2"> 3959</a></span><span class="preprocessor">#define CAN_F10R1_FB25_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB25_Pos)                   </span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a"> 3960</a></span><span class="preprocessor">#define CAN_F10R1_FB25         CAN_F10R1_FB25_Msk                              </span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed8963dfbdac3df92f96632e9f8973a9"> 3961</a></span><span class="preprocessor">#define CAN_F10R1_FB26_Pos     (26U)</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c4b309760f303d4bbd9ef507673d9"> 3962</a></span><span class="preprocessor">#define CAN_F10R1_FB26_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB26_Pos)                   </span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7"> 3963</a></span><span class="preprocessor">#define CAN_F10R1_FB26         CAN_F10R1_FB26_Msk                              </span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacffecbefab44f2d80330ff6b3316404"> 3964</a></span><span class="preprocessor">#define CAN_F10R1_FB27_Pos     (27U)</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713459bb360bab56e68cd562bcc86992"> 3965</a></span><span class="preprocessor">#define CAN_F10R1_FB27_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB27_Pos)                   </span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f"> 3966</a></span><span class="preprocessor">#define CAN_F10R1_FB27         CAN_F10R1_FB27_Msk                              </span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8670b0f5b08f2106aed385abe471988"> 3967</a></span><span class="preprocessor">#define CAN_F10R1_FB28_Pos     (28U)</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904044b84be51c67151570af41280109"> 3968</a></span><span class="preprocessor">#define CAN_F10R1_FB28_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB28_Pos)                   </span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69"> 3969</a></span><span class="preprocessor">#define CAN_F10R1_FB28         CAN_F10R1_FB28_Msk                              </span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47d24136b51470d74e9e0416110e608"> 3970</a></span><span class="preprocessor">#define CAN_F10R1_FB29_Pos     (29U)</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9254a4f5e458db48b99024ee4dcf28"> 3971</a></span><span class="preprocessor">#define CAN_F10R1_FB29_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB29_Pos)                   </span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855"> 3972</a></span><span class="preprocessor">#define CAN_F10R1_FB29         CAN_F10R1_FB29_Msk                              </span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29cf8efcf620782b10885d84e0ebd370"> 3973</a></span><span class="preprocessor">#define CAN_F10R1_FB30_Pos     (30U)</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc17c37afd6e8048e5561cc76204de98"> 3974</a></span><span class="preprocessor">#define CAN_F10R1_FB30_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB30_Pos)                   </span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1"> 3975</a></span><span class="preprocessor">#define CAN_F10R1_FB30         CAN_F10R1_FB30_Msk                              </span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486a9b2d165733097746c0e075332056"> 3976</a></span><span class="preprocessor">#define CAN_F10R1_FB31_Pos     (31U)</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0010aac3ddd9cb356328c22fcab2fd9"> 3977</a></span><span class="preprocessor">#define CAN_F10R1_FB31_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB31_Pos)                   </span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40"> 3978</a></span><span class="preprocessor">#define CAN_F10R1_FB31         CAN_F10R1_FB31_Msk                              </span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span><span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad825b1610c2deb52c7e2a14d4ffb33ae"> 3981</a></span><span class="preprocessor">#define CAN_F11R1_FB0_Pos      (0U)</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29cf61e4385aa30fbdff533d51bdd612"> 3982</a></span><span class="preprocessor">#define CAN_F11R1_FB0_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB0_Pos)                    </span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06"> 3983</a></span><span class="preprocessor">#define CAN_F11R1_FB0          CAN_F11R1_FB0_Msk                               </span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga786a94d3ab775de9da9195130b1b76bb"> 3984</a></span><span class="preprocessor">#define CAN_F11R1_FB1_Pos      (1U)</span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ad3f7a5ffa1fd9136447924950ea6"> 3985</a></span><span class="preprocessor">#define CAN_F11R1_FB1_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB1_Pos)                    </span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7"> 3986</a></span><span class="preprocessor">#define CAN_F11R1_FB1          CAN_F11R1_FB1_Msk                               </span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b59aee05e1add366c493e4ccd2637c5"> 3987</a></span><span class="preprocessor">#define CAN_F11R1_FB2_Pos      (2U)</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5614e1e331777400a4903b74f3398d1c"> 3988</a></span><span class="preprocessor">#define CAN_F11R1_FB2_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB2_Pos)                    </span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc"> 3989</a></span><span class="preprocessor">#define CAN_F11R1_FB2          CAN_F11R1_FB2_Msk                               </span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db6817cdb088212132aebd6b1e6fadb"> 3990</a></span><span class="preprocessor">#define CAN_F11R1_FB3_Pos      (3U)</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf6f2e8167bd44d1f02ff8de4574d4d"> 3991</a></span><span class="preprocessor">#define CAN_F11R1_FB3_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB3_Pos)                    </span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf"> 3992</a></span><span class="preprocessor">#define CAN_F11R1_FB3          CAN_F11R1_FB3_Msk                               </span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefa798693295399620c2a62defb02ad5"> 3993</a></span><span class="preprocessor">#define CAN_F11R1_FB4_Pos      (4U)</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab99e31bdf86aaad8ba7d6ad75ba7dc"> 3994</a></span><span class="preprocessor">#define CAN_F11R1_FB4_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB4_Pos)                    </span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453"> 3995</a></span><span class="preprocessor">#define CAN_F11R1_FB4          CAN_F11R1_FB4_Msk                               </span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf95e8d5586045005c6fc0dbb9d42017"> 3996</a></span><span class="preprocessor">#define CAN_F11R1_FB5_Pos      (5U)</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554f40a4480434bf6e3633e52d45e6bd"> 3997</a></span><span class="preprocessor">#define CAN_F11R1_FB5_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB5_Pos)                    </span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04"> 3998</a></span><span class="preprocessor">#define CAN_F11R1_FB5          CAN_F11R1_FB5_Msk                               </span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33946da5363485ee484a5fd3b977068d"> 3999</a></span><span class="preprocessor">#define CAN_F11R1_FB6_Pos      (6U)</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aed14b088705fde497369d39675369e"> 4000</a></span><span class="preprocessor">#define CAN_F11R1_FB6_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB6_Pos)                    </span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516"> 4001</a></span><span class="preprocessor">#define CAN_F11R1_FB6          CAN_F11R1_FB6_Msk                               </span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga390e032609e5d44f7dd0c7e9d2f5ee16"> 4002</a></span><span class="preprocessor">#define CAN_F11R1_FB7_Pos      (7U)</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8580e565ee4bc7966aa7c515d6fab446"> 4003</a></span><span class="preprocessor">#define CAN_F11R1_FB7_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB7_Pos)                    </span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe"> 4004</a></span><span class="preprocessor">#define CAN_F11R1_FB7          CAN_F11R1_FB7_Msk                               </span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73563f8f0592450f6c15ad9d91495e62"> 4005</a></span><span class="preprocessor">#define CAN_F11R1_FB8_Pos      (8U)</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639a8dc5a46ee8b2a380ac7978fb0672"> 4006</a></span><span class="preprocessor">#define CAN_F11R1_FB8_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB8_Pos)                    </span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af"> 4007</a></span><span class="preprocessor">#define CAN_F11R1_FB8          CAN_F11R1_FB8_Msk                               </span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01de290d95f18b06e6aed12bb01cbe88"> 4008</a></span><span class="preprocessor">#define CAN_F11R1_FB9_Pos      (9U)</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cd49481651b80f8fdcf08efd0e07f8c"> 4009</a></span><span class="preprocessor">#define CAN_F11R1_FB9_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB9_Pos)                    </span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52"> 4010</a></span><span class="preprocessor">#define CAN_F11R1_FB9          CAN_F11R1_FB9_Msk                               </span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ccf16da47b6e8c9a396eaca7ae390d7"> 4011</a></span><span class="preprocessor">#define CAN_F11R1_FB10_Pos     (10U)</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7cb55bd09dade7046aa52361411fb68"> 4012</a></span><span class="preprocessor">#define CAN_F11R1_FB10_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB10_Pos)                   </span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1"> 4013</a></span><span class="preprocessor">#define CAN_F11R1_FB10         CAN_F11R1_FB10_Msk                              </span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b2fe2b66aa2708feafdf1b5fac1a5d"> 4014</a></span><span class="preprocessor">#define CAN_F11R1_FB11_Pos     (11U)</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6235ef02d18d862d4018aa9d3f2612bd"> 4015</a></span><span class="preprocessor">#define CAN_F11R1_FB11_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB11_Pos)                   </span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866"> 4016</a></span><span class="preprocessor">#define CAN_F11R1_FB11         CAN_F11R1_FB11_Msk                              </span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8638152a30201e227efb08a7239a9a1"> 4017</a></span><span class="preprocessor">#define CAN_F11R1_FB12_Pos     (12U)</span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga488ce892527f6e05b74c72d3540e86e9"> 4018</a></span><span class="preprocessor">#define CAN_F11R1_FB12_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB12_Pos)                   </span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1"> 4019</a></span><span class="preprocessor">#define CAN_F11R1_FB12         CAN_F11R1_FB12_Msk                              </span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b4ada853a29ea4b6975619939ad6aeb"> 4020</a></span><span class="preprocessor">#define CAN_F11R1_FB13_Pos     (13U)</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34726d941ba918d973035cdfd4956f22"> 4021</a></span><span class="preprocessor">#define CAN_F11R1_FB13_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB13_Pos)                   </span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9"> 4022</a></span><span class="preprocessor">#define CAN_F11R1_FB13         CAN_F11R1_FB13_Msk                              </span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga623aadd0e75b5b15052e0ee6db31b9e8"> 4023</a></span><span class="preprocessor">#define CAN_F11R1_FB14_Pos     (14U)</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a261d1beaaa14ef8021eaa305b4cdf6"> 4024</a></span><span class="preprocessor">#define CAN_F11R1_FB14_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB14_Pos)                   </span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc"> 4025</a></span><span class="preprocessor">#define CAN_F11R1_FB14         CAN_F11R1_FB14_Msk                              </span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2162c84a2aee3dc40f2822bbf8967b5d"> 4026</a></span><span class="preprocessor">#define CAN_F11R1_FB15_Pos     (15U)</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc324a22f00abfe9bcf15478238eeda"> 4027</a></span><span class="preprocessor">#define CAN_F11R1_FB15_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB15_Pos)                   </span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9"> 4028</a></span><span class="preprocessor">#define CAN_F11R1_FB15         CAN_F11R1_FB15_Msk                              </span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2464caefce933de15008f8e10a0229a"> 4029</a></span><span class="preprocessor">#define CAN_F11R1_FB16_Pos     (16U)</span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67cc7cf7f00a9e32c2bd48dcd4941eeb"> 4030</a></span><span class="preprocessor">#define CAN_F11R1_FB16_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB16_Pos)                   </span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb"> 4031</a></span><span class="preprocessor">#define CAN_F11R1_FB16         CAN_F11R1_FB16_Msk                              </span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59287ed65d1bab31859947cf1c0e520"> 4032</a></span><span class="preprocessor">#define CAN_F11R1_FB17_Pos     (17U)</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5442d8600f85b1f2efb8cd2a0a9ec764"> 4033</a></span><span class="preprocessor">#define CAN_F11R1_FB17_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB17_Pos)                   </span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa"> 4034</a></span><span class="preprocessor">#define CAN_F11R1_FB17         CAN_F11R1_FB17_Msk                              </span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd205d1cabe770ac20592d94a9a59a02"> 4035</a></span><span class="preprocessor">#define CAN_F11R1_FB18_Pos     (18U)</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga882ce3ab193542e376fb5f6d4f497a46"> 4036</a></span><span class="preprocessor">#define CAN_F11R1_FB18_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB18_Pos)                   </span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7"> 4037</a></span><span class="preprocessor">#define CAN_F11R1_FB18         CAN_F11R1_FB18_Msk                              </span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdda7d2445b53f67f690c62be9246090"> 4038</a></span><span class="preprocessor">#define CAN_F11R1_FB19_Pos     (19U)</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d345cf87d73bed1e41d1fdd1da16378"> 4039</a></span><span class="preprocessor">#define CAN_F11R1_FB19_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB19_Pos)                   </span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285"> 4040</a></span><span class="preprocessor">#define CAN_F11R1_FB19         CAN_F11R1_FB19_Msk                              </span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc43b832b438ebbad185e628f43c46c"> 4041</a></span><span class="preprocessor">#define CAN_F11R1_FB20_Pos     (20U)</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7955a656970b266f1398cdfc4bdb6cb"> 4042</a></span><span class="preprocessor">#define CAN_F11R1_FB20_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB20_Pos)                   </span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e"> 4043</a></span><span class="preprocessor">#define CAN_F11R1_FB20         CAN_F11R1_FB20_Msk                              </span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a5d20941e9430ed2d0a146328ac31"> 4044</a></span><span class="preprocessor">#define CAN_F11R1_FB21_Pos     (21U)</span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5b2c12419c4cff708970be601ad3e2"> 4045</a></span><span class="preprocessor">#define CAN_F11R1_FB21_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB21_Pos)                   </span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa"> 4046</a></span><span class="preprocessor">#define CAN_F11R1_FB21         CAN_F11R1_FB21_Msk                              </span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2af39e6af45c497fc6f8f9e21892aff"> 4047</a></span><span class="preprocessor">#define CAN_F11R1_FB22_Pos     (22U)</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ad2a3cd3442663331b96444d1ed798e"> 4048</a></span><span class="preprocessor">#define CAN_F11R1_FB22_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB22_Pos)                   </span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38"> 4049</a></span><span class="preprocessor">#define CAN_F11R1_FB22         CAN_F11R1_FB22_Msk                              </span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga413238cb6d5869b63b343f15b589a7d0"> 4050</a></span><span class="preprocessor">#define CAN_F11R1_FB23_Pos     (23U)</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0869365b6223739ccb3b62cfadd9f1db"> 4051</a></span><span class="preprocessor">#define CAN_F11R1_FB23_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB23_Pos)                   </span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5"> 4052</a></span><span class="preprocessor">#define CAN_F11R1_FB23         CAN_F11R1_FB23_Msk                              </span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac72a9af5034ed0aedfb37bf45717785f"> 4053</a></span><span class="preprocessor">#define CAN_F11R1_FB24_Pos     (24U)</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed24f7ad9ae64b130e3e2ce65cf5d04"> 4054</a></span><span class="preprocessor">#define CAN_F11R1_FB24_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB24_Pos)                   </span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d"> 4055</a></span><span class="preprocessor">#define CAN_F11R1_FB24         CAN_F11R1_FB24_Msk                              </span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3375fdb7a20bb2603e470ceefb5ea811"> 4056</a></span><span class="preprocessor">#define CAN_F11R1_FB25_Pos     (25U)</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c2fdd934f06f41139da93cf271c9e5b"> 4057</a></span><span class="preprocessor">#define CAN_F11R1_FB25_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB25_Pos)                   </span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203"> 4058</a></span><span class="preprocessor">#define CAN_F11R1_FB25         CAN_F11R1_FB25_Msk                              </span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga856a5c13143c62e9fe351bc40419273a"> 4059</a></span><span class="preprocessor">#define CAN_F11R1_FB26_Pos     (26U)</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga547f899b4aaa6323c75dc4660cc6dd4e"> 4060</a></span><span class="preprocessor">#define CAN_F11R1_FB26_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB26_Pos)                   </span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee"> 4061</a></span><span class="preprocessor">#define CAN_F11R1_FB26         CAN_F11R1_FB26_Msk                              </span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bc7863389837d8c6e58d46c87543339"> 4062</a></span><span class="preprocessor">#define CAN_F11R1_FB27_Pos     (27U)</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5499db54e781ed6a09c987857d851e4b"> 4063</a></span><span class="preprocessor">#define CAN_F11R1_FB27_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB27_Pos)                   </span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718"> 4064</a></span><span class="preprocessor">#define CAN_F11R1_FB27         CAN_F11R1_FB27_Msk                              </span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6146861f9546873f507b6ec159010caf"> 4065</a></span><span class="preprocessor">#define CAN_F11R1_FB28_Pos     (28U)</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80b8ed435fa7866580be0ec7cfada3ce"> 4066</a></span><span class="preprocessor">#define CAN_F11R1_FB28_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB28_Pos)                   </span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563"> 4067</a></span><span class="preprocessor">#define CAN_F11R1_FB28         CAN_F11R1_FB28_Msk                              </span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14db22bec110547f85af0a1d37723bdc"> 4068</a></span><span class="preprocessor">#define CAN_F11R1_FB29_Pos     (29U)</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa11c1e2e43d9234f768ca5f3db3521"> 4069</a></span><span class="preprocessor">#define CAN_F11R1_FB29_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB29_Pos)                   </span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1"> 4070</a></span><span class="preprocessor">#define CAN_F11R1_FB29         CAN_F11R1_FB29_Msk                              </span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed80cbf06c649fa59a60cc19bffb3ca5"> 4071</a></span><span class="preprocessor">#define CAN_F11R1_FB30_Pos     (30U)</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga665b624ef9be8a7b67fd0d0c8a2cc28d"> 4072</a></span><span class="preprocessor">#define CAN_F11R1_FB30_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB30_Pos)                   </span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669"> 4073</a></span><span class="preprocessor">#define CAN_F11R1_FB30         CAN_F11R1_FB30_Msk                              </span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac933da1992c44dc61bea38e44c376f01"> 4074</a></span><span class="preprocessor">#define CAN_F11R1_FB31_Pos     (31U)</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb79224e74be4064c186c1fd8f430b3f"> 4075</a></span><span class="preprocessor">#define CAN_F11R1_FB31_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB31_Pos)                   </span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07"> 4076</a></span><span class="preprocessor">#define CAN_F11R1_FB31         CAN_F11R1_FB31_Msk                              </span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span><span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f295f2367e770b2d0a6c376512bf73a"> 4079</a></span><span class="preprocessor">#define CAN_F12R1_FB0_Pos      (0U)</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493ad4f71737d83380a81e3df1fafca6"> 4080</a></span><span class="preprocessor">#define CAN_F12R1_FB0_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB0_Pos)                    </span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca"> 4081</a></span><span class="preprocessor">#define CAN_F12R1_FB0          CAN_F12R1_FB0_Msk                               </span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17093a08b107416231f3d9028b7e161d"> 4082</a></span><span class="preprocessor">#define CAN_F12R1_FB1_Pos      (1U)</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a4cc96e515fe07094a824e27ad4d925"> 4083</a></span><span class="preprocessor">#define CAN_F12R1_FB1_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB1_Pos)                    </span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635"> 4084</a></span><span class="preprocessor">#define CAN_F12R1_FB1          CAN_F12R1_FB1_Msk                               </span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9311ab17c937d6e57b9e2e5ae93494b4"> 4085</a></span><span class="preprocessor">#define CAN_F12R1_FB2_Pos      (2U)</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c8d6c0e2c177e40ff60568beffac86b"> 4086</a></span><span class="preprocessor">#define CAN_F12R1_FB2_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB2_Pos)                    </span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157"> 4087</a></span><span class="preprocessor">#define CAN_F12R1_FB2          CAN_F12R1_FB2_Msk                               </span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8158fab7bc36d56b1202e637d45e0ee9"> 4088</a></span><span class="preprocessor">#define CAN_F12R1_FB3_Pos      (3U)</span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c79794004930e3de57c8417f7c5d6d"> 4089</a></span><span class="preprocessor">#define CAN_F12R1_FB3_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB3_Pos)                    </span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f"> 4090</a></span><span class="preprocessor">#define CAN_F12R1_FB3          CAN_F12R1_FB3_Msk                               </span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2db6bf56bfc0ceb513363931e2f032dc"> 4091</a></span><span class="preprocessor">#define CAN_F12R1_FB4_Pos      (4U)</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93b358c5c72ac735e4c7c802287f9903"> 4092</a></span><span class="preprocessor">#define CAN_F12R1_FB4_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB4_Pos)                    </span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb"> 4093</a></span><span class="preprocessor">#define CAN_F12R1_FB4          CAN_F12R1_FB4_Msk                               </span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2298551f803cc3ee122b170a68369c63"> 4094</a></span><span class="preprocessor">#define CAN_F12R1_FB5_Pos      (5U)</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc058f703f84921bf889c9ce3c000d0"> 4095</a></span><span class="preprocessor">#define CAN_F12R1_FB5_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB5_Pos)                    </span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000"> 4096</a></span><span class="preprocessor">#define CAN_F12R1_FB5          CAN_F12R1_FB5_Msk                               </span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2183cc81753585bdca7ca731db48f6ae"> 4097</a></span><span class="preprocessor">#define CAN_F12R1_FB6_Pos      (6U)</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86849d0bdcd7b03a0770c9fb4e1c0cf8"> 4098</a></span><span class="preprocessor">#define CAN_F12R1_FB6_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB6_Pos)                    </span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf"> 4099</a></span><span class="preprocessor">#define CAN_F12R1_FB6          CAN_F12R1_FB6_Msk                               </span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f008c792182223c7f2ed45c5cec3461"> 4100</a></span><span class="preprocessor">#define CAN_F12R1_FB7_Pos      (7U)</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e08cb6960016b6a352bd8353733dd"> 4101</a></span><span class="preprocessor">#define CAN_F12R1_FB7_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB7_Pos)                    </span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209"> 4102</a></span><span class="preprocessor">#define CAN_F12R1_FB7          CAN_F12R1_FB7_Msk                               </span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb125f5efb6b0daae3758f92a2aadcbb"> 4103</a></span><span class="preprocessor">#define CAN_F12R1_FB8_Pos      (8U)</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad138ae340d080c7b69b9dfe0814234f6"> 4104</a></span><span class="preprocessor">#define CAN_F12R1_FB8_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB8_Pos)                    </span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24"> 4105</a></span><span class="preprocessor">#define CAN_F12R1_FB8          CAN_F12R1_FB8_Msk                               </span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5573719f28f6259a0c06f933691797"> 4106</a></span><span class="preprocessor">#define CAN_F12R1_FB9_Pos      (9U)</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0713b2abf45e4c66dfc0c2f4aa902c"> 4107</a></span><span class="preprocessor">#define CAN_F12R1_FB9_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB9_Pos)                    </span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c"> 4108</a></span><span class="preprocessor">#define CAN_F12R1_FB9          CAN_F12R1_FB9_Msk                               </span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae32861a7d09171945a044611c0799be5"> 4109</a></span><span class="preprocessor">#define CAN_F12R1_FB10_Pos     (10U)</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3becedeec4964364eb6a6ca51af6c7a7"> 4110</a></span><span class="preprocessor">#define CAN_F12R1_FB10_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB10_Pos)                   </span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd"> 4111</a></span><span class="preprocessor">#define CAN_F12R1_FB10         CAN_F12R1_FB10_Msk                              </span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038226b9a5057333b93511a33a628df5"> 4112</a></span><span class="preprocessor">#define CAN_F12R1_FB11_Pos     (11U)</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab33464326b0107849ae73eb2d74649"> 4113</a></span><span class="preprocessor">#define CAN_F12R1_FB11_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB11_Pos)                   </span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f"> 4114</a></span><span class="preprocessor">#define CAN_F12R1_FB11         CAN_F12R1_FB11_Msk                              </span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50aa1cdae5ac88b5dfb35f4e7fa1efa6"> 4115</a></span><span class="preprocessor">#define CAN_F12R1_FB12_Pos     (12U)</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55c96f63d9cb2115cf779e2108cd2c2"> 4116</a></span><span class="preprocessor">#define CAN_F12R1_FB12_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB12_Pos)                   </span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14"> 4117</a></span><span class="preprocessor">#define CAN_F12R1_FB12         CAN_F12R1_FB12_Msk                              </span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4705c5fa21a51b511e077c3812068f53"> 4118</a></span><span class="preprocessor">#define CAN_F12R1_FB13_Pos     (13U)</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6754922701ae479453231e3082f5995"> 4119</a></span><span class="preprocessor">#define CAN_F12R1_FB13_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB13_Pos)                   </span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d"> 4120</a></span><span class="preprocessor">#define CAN_F12R1_FB13         CAN_F12R1_FB13_Msk                              </span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabece220b17e1d4e3d305e083f7a8cdf6"> 4121</a></span><span class="preprocessor">#define CAN_F12R1_FB14_Pos     (14U)</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40af5057b396387a1162d0091b2d826e"> 4122</a></span><span class="preprocessor">#define CAN_F12R1_FB14_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB14_Pos)                   </span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9"> 4123</a></span><span class="preprocessor">#define CAN_F12R1_FB14         CAN_F12R1_FB14_Msk                              </span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdd867683a9a1ea022cfa4211a5079d0"> 4124</a></span><span class="preprocessor">#define CAN_F12R1_FB15_Pos     (15U)</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a4f362ed99f3b71078c88c720f7603"> 4125</a></span><span class="preprocessor">#define CAN_F12R1_FB15_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB15_Pos)                   </span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528"> 4126</a></span><span class="preprocessor">#define CAN_F12R1_FB15         CAN_F12R1_FB15_Msk                              </span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab018f535eba98e6869cb39a15b6b27d6"> 4127</a></span><span class="preprocessor">#define CAN_F12R1_FB16_Pos     (16U)</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44038ad11ff535489420a521d43090cd"> 4128</a></span><span class="preprocessor">#define CAN_F12R1_FB16_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB16_Pos)                   </span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3"> 4129</a></span><span class="preprocessor">#define CAN_F12R1_FB16         CAN_F12R1_FB16_Msk                              </span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga518951f7f8d5f8a22f7782ea13a2ac0c"> 4130</a></span><span class="preprocessor">#define CAN_F12R1_FB17_Pos     (17U)</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1462a6bf5fd7f197bf4fc6b40f3531e"> 4131</a></span><span class="preprocessor">#define CAN_F12R1_FB17_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB17_Pos)                   </span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522"> 4132</a></span><span class="preprocessor">#define CAN_F12R1_FB17         CAN_F12R1_FB17_Msk                              </span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1f6af451262400037581950b32da4b8"> 4133</a></span><span class="preprocessor">#define CAN_F12R1_FB18_Pos     (18U)</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ded4d9316004285d4c49d62eb48cce6"> 4134</a></span><span class="preprocessor">#define CAN_F12R1_FB18_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB18_Pos)                   </span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6"> 4135</a></span><span class="preprocessor">#define CAN_F12R1_FB18         CAN_F12R1_FB18_Msk                              </span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f9e3a6b9cf0673647bd9adfeadb887c"> 4136</a></span><span class="preprocessor">#define CAN_F12R1_FB19_Pos     (19U)</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b5a9bb84c7973eb3aee9bcc751a402"> 4137</a></span><span class="preprocessor">#define CAN_F12R1_FB19_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB19_Pos)                   </span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8"> 4138</a></span><span class="preprocessor">#define CAN_F12R1_FB19         CAN_F12R1_FB19_Msk                              </span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a25348307ed3392337ad2a40bdfe73a"> 4139</a></span><span class="preprocessor">#define CAN_F12R1_FB20_Pos     (20U)</span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e4aaef17496cf40db364d4c7ead7d5"> 4140</a></span><span class="preprocessor">#define CAN_F12R1_FB20_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB20_Pos)                   </span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa"> 4141</a></span><span class="preprocessor">#define CAN_F12R1_FB20         CAN_F12R1_FB20_Msk                              </span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752faf78fd8e420905118261b231241c"> 4142</a></span><span class="preprocessor">#define CAN_F12R1_FB21_Pos     (21U)</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776befd35d22caa64a1754b75134f2a6"> 4143</a></span><span class="preprocessor">#define CAN_F12R1_FB21_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB21_Pos)                   </span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4"> 4144</a></span><span class="preprocessor">#define CAN_F12R1_FB21         CAN_F12R1_FB21_Msk                              </span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3238cf7161e4270d40115f5b61431a22"> 4145</a></span><span class="preprocessor">#define CAN_F12R1_FB22_Pos     (22U)</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5b00cf1faf748d52633ee2a1989b49"> 4146</a></span><span class="preprocessor">#define CAN_F12R1_FB22_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB22_Pos)                   </span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880"> 4147</a></span><span class="preprocessor">#define CAN_F12R1_FB22         CAN_F12R1_FB22_Msk                              </span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7d9b502598ae8cc04847d5cf9c0b52"> 4148</a></span><span class="preprocessor">#define CAN_F12R1_FB23_Pos     (23U)</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa9c58f403ed9bfc19a23aff1960065e"> 4149</a></span><span class="preprocessor">#define CAN_F12R1_FB23_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB23_Pos)                   </span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc"> 4150</a></span><span class="preprocessor">#define CAN_F12R1_FB23         CAN_F12R1_FB23_Msk                              </span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b9e2a2787690c33948183acf3e600fd"> 4151</a></span><span class="preprocessor">#define CAN_F12R1_FB24_Pos     (24U)</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7efaf0ba941dc22a8a322e75d6495237"> 4152</a></span><span class="preprocessor">#define CAN_F12R1_FB24_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB24_Pos)                   </span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a"> 4153</a></span><span class="preprocessor">#define CAN_F12R1_FB24         CAN_F12R1_FB24_Msk                              </span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae772d3a7da965bbd759aa2ffceeb3ae4"> 4154</a></span><span class="preprocessor">#define CAN_F12R1_FB25_Pos     (25U)</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga495bdfd934bc40aeabfcb0454e47a2c7"> 4155</a></span><span class="preprocessor">#define CAN_F12R1_FB25_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB25_Pos)                   </span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e"> 4156</a></span><span class="preprocessor">#define CAN_F12R1_FB25         CAN_F12R1_FB25_Msk                              </span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48905689b327cf537df7a4e7f12ed097"> 4157</a></span><span class="preprocessor">#define CAN_F12R1_FB26_Pos     (26U)</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26edbc0aad33ae916a2c765f8a463023"> 4158</a></span><span class="preprocessor">#define CAN_F12R1_FB26_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB26_Pos)                   </span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb"> 4159</a></span><span class="preprocessor">#define CAN_F12R1_FB26         CAN_F12R1_FB26_Msk                              </span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece06032650d7777a44ada0b8cc4a85b"> 4160</a></span><span class="preprocessor">#define CAN_F12R1_FB27_Pos     (27U)</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb051023923964df52386c58e0ee26ed"> 4161</a></span><span class="preprocessor">#define CAN_F12R1_FB27_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB27_Pos)                   </span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866"> 4162</a></span><span class="preprocessor">#define CAN_F12R1_FB27         CAN_F12R1_FB27_Msk                              </span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe5041f598b90c619dfa60edee91ced"> 4163</a></span><span class="preprocessor">#define CAN_F12R1_FB28_Pos     (28U)</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e1bbde0fef2e2dab933da257a3afd66"> 4164</a></span><span class="preprocessor">#define CAN_F12R1_FB28_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB28_Pos)                   </span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331"> 4165</a></span><span class="preprocessor">#define CAN_F12R1_FB28         CAN_F12R1_FB28_Msk                              </span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f3ef59e719e677cd850e299d9961a5"> 4166</a></span><span class="preprocessor">#define CAN_F12R1_FB29_Pos     (29U)</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d988431331cf581558317c045e1117b"> 4167</a></span><span class="preprocessor">#define CAN_F12R1_FB29_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB29_Pos)                   </span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe"> 4168</a></span><span class="preprocessor">#define CAN_F12R1_FB29         CAN_F12R1_FB29_Msk                              </span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0704718cb8d28fcbdb546e660b109e73"> 4169</a></span><span class="preprocessor">#define CAN_F12R1_FB30_Pos     (30U)</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b733b7cb7755ebe4678bf011a490f5"> 4170</a></span><span class="preprocessor">#define CAN_F12R1_FB30_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB30_Pos)                   </span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555"> 4171</a></span><span class="preprocessor">#define CAN_F12R1_FB30         CAN_F12R1_FB30_Msk                              </span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b666278c8cbde1fda669c22af52c2ab"> 4172</a></span><span class="preprocessor">#define CAN_F12R1_FB31_Pos     (31U)</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ce05849eef3967db74c9dcab8d936e"> 4173</a></span><span class="preprocessor">#define CAN_F12R1_FB31_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB31_Pos)                   </span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722"> 4174</a></span><span class="preprocessor">#define CAN_F12R1_FB31         CAN_F12R1_FB31_Msk                              </span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span><span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02ab98a53a5893c727ea9957188ee26a"> 4177</a></span><span class="preprocessor">#define CAN_F13R1_FB0_Pos      (0U)</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0775804606cd66638da3f6ba1b3b493"> 4178</a></span><span class="preprocessor">#define CAN_F13R1_FB0_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB0_Pos)                    </span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37"> 4179</a></span><span class="preprocessor">#define CAN_F13R1_FB0          CAN_F13R1_FB0_Msk                               </span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35f9a2ceccf6229be57bb4145d593543"> 4180</a></span><span class="preprocessor">#define CAN_F13R1_FB1_Pos      (1U)</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af825390c54a3a65aac39d6a998ca48"> 4181</a></span><span class="preprocessor">#define CAN_F13R1_FB1_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB1_Pos)                    </span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76"> 4182</a></span><span class="preprocessor">#define CAN_F13R1_FB1          CAN_F13R1_FB1_Msk                               </span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6613018ad3a9b1086f63172d3fa5322"> 4183</a></span><span class="preprocessor">#define CAN_F13R1_FB2_Pos      (2U)</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ca97bf95c63ac91fe0bbf664f96c5a"> 4184</a></span><span class="preprocessor">#define CAN_F13R1_FB2_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB2_Pos)                    </span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2"> 4185</a></span><span class="preprocessor">#define CAN_F13R1_FB2          CAN_F13R1_FB2_Msk                               </span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38212e081d0a3d8b9b5384f034a5407a"> 4186</a></span><span class="preprocessor">#define CAN_F13R1_FB3_Pos      (3U)</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf217b9312083ea4fee7d1e808d6abb84"> 4187</a></span><span class="preprocessor">#define CAN_F13R1_FB3_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB3_Pos)                    </span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca"> 4188</a></span><span class="preprocessor">#define CAN_F13R1_FB3          CAN_F13R1_FB3_Msk                               </span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdcbf72e68c8d4c217a3cc35c9a6a19d"> 4189</a></span><span class="preprocessor">#define CAN_F13R1_FB4_Pos      (4U)</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325e27d4b7557c9da7685eaaefdd9bbe"> 4190</a></span><span class="preprocessor">#define CAN_F13R1_FB4_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB4_Pos)                    </span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673"> 4191</a></span><span class="preprocessor">#define CAN_F13R1_FB4          CAN_F13R1_FB4_Msk                               </span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6317c62241dd862ad43be5bd0ce74696"> 4192</a></span><span class="preprocessor">#define CAN_F13R1_FB5_Pos      (5U)</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53dda4ae54ad09328863f96688745173"> 4193</a></span><span class="preprocessor">#define CAN_F13R1_FB5_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB5_Pos)                    </span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66"> 4194</a></span><span class="preprocessor">#define CAN_F13R1_FB5          CAN_F13R1_FB5_Msk                               </span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga097998c68e6f03b713fe2eae37670c72"> 4195</a></span><span class="preprocessor">#define CAN_F13R1_FB6_Pos      (6U)</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae396c50fbe96dbdd418620ffd2fa5b4"> 4196</a></span><span class="preprocessor">#define CAN_F13R1_FB6_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB6_Pos)                    </span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68"> 4197</a></span><span class="preprocessor">#define CAN_F13R1_FB6          CAN_F13R1_FB6_Msk                               </span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30d6f9e145dbaf24c55480181072280"> 4198</a></span><span class="preprocessor">#define CAN_F13R1_FB7_Pos      (7U)</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a54488273ee23a74dfe0a0deca7d7d"> 4199</a></span><span class="preprocessor">#define CAN_F13R1_FB7_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB7_Pos)                    </span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b"> 4200</a></span><span class="preprocessor">#define CAN_F13R1_FB7          CAN_F13R1_FB7_Msk                               </span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8cb9dd079a3116919ec1e48f3267b7"> 4201</a></span><span class="preprocessor">#define CAN_F13R1_FB8_Pos      (8U)</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c2421189d009e0b2630cf53f0caaf1"> 4202</a></span><span class="preprocessor">#define CAN_F13R1_FB8_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB8_Pos)                    </span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4"> 4203</a></span><span class="preprocessor">#define CAN_F13R1_FB8          CAN_F13R1_FB8_Msk                               </span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd53ccc27879017d3a67b404b6cc2e8e"> 4204</a></span><span class="preprocessor">#define CAN_F13R1_FB9_Pos      (9U)</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa365ae887f59e0e1684a5ed96fb50042"> 4205</a></span><span class="preprocessor">#define CAN_F13R1_FB9_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB9_Pos)                    </span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d"> 4206</a></span><span class="preprocessor">#define CAN_F13R1_FB9          CAN_F13R1_FB9_Msk                               </span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a6f5d5b2e92245427b68c7961e76c6"> 4207</a></span><span class="preprocessor">#define CAN_F13R1_FB10_Pos     (10U)</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2439f107e699d239c00b630979ba87e1"> 4208</a></span><span class="preprocessor">#define CAN_F13R1_FB10_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB10_Pos)                   </span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd"> 4209</a></span><span class="preprocessor">#define CAN_F13R1_FB10         CAN_F13R1_FB10_Msk                              </span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f5353506ab2189b95cc97232c4fae4"> 4210</a></span><span class="preprocessor">#define CAN_F13R1_FB11_Pos     (11U)</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9103107051eb07e5ae903489b76eb2c4"> 4211</a></span><span class="preprocessor">#define CAN_F13R1_FB11_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB11_Pos)                   </span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69"> 4212</a></span><span class="preprocessor">#define CAN_F13R1_FB11         CAN_F13R1_FB11_Msk                              </span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2be27cb238beb59c18bdb3b874f96e"> 4213</a></span><span class="preprocessor">#define CAN_F13R1_FB12_Pos     (12U)</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dabd107a2de9ccd6461da5926e4d4e4"> 4214</a></span><span class="preprocessor">#define CAN_F13R1_FB12_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB12_Pos)                   </span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a"> 4215</a></span><span class="preprocessor">#define CAN_F13R1_FB12         CAN_F13R1_FB12_Msk                              </span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c3512eefb28504e6db269b9cd68202e"> 4216</a></span><span class="preprocessor">#define CAN_F13R1_FB13_Pos     (13U)</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1db0ef6756bc958994e6fc702ce75b81"> 4217</a></span><span class="preprocessor">#define CAN_F13R1_FB13_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB13_Pos)                   </span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791"> 4218</a></span><span class="preprocessor">#define CAN_F13R1_FB13         CAN_F13R1_FB13_Msk                              </span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac817b1dbf5b97572d61f4cb97ac35395"> 4219</a></span><span class="preprocessor">#define CAN_F13R1_FB14_Pos     (14U)</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1412e4fcd6edb251cf356694de9f3f42"> 4220</a></span><span class="preprocessor">#define CAN_F13R1_FB14_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB14_Pos)                   </span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f"> 4221</a></span><span class="preprocessor">#define CAN_F13R1_FB14         CAN_F13R1_FB14_Msk                              </span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba2fba83e1654499f506bfe603b877a6"> 4222</a></span><span class="preprocessor">#define CAN_F13R1_FB15_Pos     (15U)</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc8b54a2836661fdd482c004556cba1"> 4223</a></span><span class="preprocessor">#define CAN_F13R1_FB15_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB15_Pos)                   </span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da"> 4224</a></span><span class="preprocessor">#define CAN_F13R1_FB15         CAN_F13R1_FB15_Msk                              </span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cdea57e0dff6ff19f5cc60f4307e25c"> 4225</a></span><span class="preprocessor">#define CAN_F13R1_FB16_Pos     (16U)</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d570ecd25032c69017c3c117f0aebdf"> 4226</a></span><span class="preprocessor">#define CAN_F13R1_FB16_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB16_Pos)                   </span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2"> 4227</a></span><span class="preprocessor">#define CAN_F13R1_FB16         CAN_F13R1_FB16_Msk                              </span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa862da872daa901ad2449731d9218b4d"> 4228</a></span><span class="preprocessor">#define CAN_F13R1_FB17_Pos     (17U)</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2321a184dc8aa13baef70a5cb6193f"> 4229</a></span><span class="preprocessor">#define CAN_F13R1_FB17_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB17_Pos)                   </span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449"> 4230</a></span><span class="preprocessor">#define CAN_F13R1_FB17         CAN_F13R1_FB17_Msk                              </span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f93c38f644d676c7241d539765e044a"> 4231</a></span><span class="preprocessor">#define CAN_F13R1_FB18_Pos     (18U)</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27c24ba203819e140dfddb8bc05c473"> 4232</a></span><span class="preprocessor">#define CAN_F13R1_FB18_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB18_Pos)                   </span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 4233</a></span><span class="preprocessor">#define CAN_F13R1_FB18         CAN_F13R1_FB18_Msk                              </span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962217baf4c2af30fc495a0eb0b51879"> 4234</a></span><span class="preprocessor">#define CAN_F13R1_FB19_Pos     (19U)</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471095d382cce78017304b5db76f7a04"> 4235</a></span><span class="preprocessor">#define CAN_F13R1_FB19_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB19_Pos)                   </span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115"> 4236</a></span><span class="preprocessor">#define CAN_F13R1_FB19         CAN_F13R1_FB19_Msk                              </span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48c0363bcb1ee7fa09ecf22f6b94ed2a"> 4237</a></span><span class="preprocessor">#define CAN_F13R1_FB20_Pos     (20U)</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c097cf8909e3cc7825d9500a891be52"> 4238</a></span><span class="preprocessor">#define CAN_F13R1_FB20_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB20_Pos)                   </span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac"> 4239</a></span><span class="preprocessor">#define CAN_F13R1_FB20         CAN_F13R1_FB20_Msk                              </span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556fb1d9d20383d707a69806152d2571"> 4240</a></span><span class="preprocessor">#define CAN_F13R1_FB21_Pos     (21U)</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d0b622d476255e22d07d76831a75"> 4241</a></span><span class="preprocessor">#define CAN_F13R1_FB21_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB21_Pos)                   </span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f"> 4242</a></span><span class="preprocessor">#define CAN_F13R1_FB21         CAN_F13R1_FB21_Msk                              </span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec41136c74e99a37d9aca5c92ac9a93c"> 4243</a></span><span class="preprocessor">#define CAN_F13R1_FB22_Pos     (22U)</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae50e71fdf75fcc3e59b95b855d3bf30a"> 4244</a></span><span class="preprocessor">#define CAN_F13R1_FB22_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB22_Pos)                   </span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700"> 4245</a></span><span class="preprocessor">#define CAN_F13R1_FB22         CAN_F13R1_FB22_Msk                              </span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7686cf2ffa6e927845c1064994c8d392"> 4246</a></span><span class="preprocessor">#define CAN_F13R1_FB23_Pos     (23U)</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b6b1f5126bfa15739a086d6734cfd5"> 4247</a></span><span class="preprocessor">#define CAN_F13R1_FB23_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB23_Pos)                   </span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0"> 4248</a></span><span class="preprocessor">#define CAN_F13R1_FB23         CAN_F13R1_FB23_Msk                              </span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab03f0061f54b4b410c91e61836225912"> 4249</a></span><span class="preprocessor">#define CAN_F13R1_FB24_Pos     (24U)</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga710ae584f88078c05820eede3729b65c"> 4250</a></span><span class="preprocessor">#define CAN_F13R1_FB24_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB24_Pos)                   </span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e"> 4251</a></span><span class="preprocessor">#define CAN_F13R1_FB24         CAN_F13R1_FB24_Msk                              </span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e9fea689cdeac8918508a183517d0db"> 4252</a></span><span class="preprocessor">#define CAN_F13R1_FB25_Pos     (25U)</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f2580d7250fa56c7a1e25f9d282c942"> 4253</a></span><span class="preprocessor">#define CAN_F13R1_FB25_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB25_Pos)                   </span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf"> 4254</a></span><span class="preprocessor">#define CAN_F13R1_FB25         CAN_F13R1_FB25_Msk                              </span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb77bfba6b6a7db4562bce8bb35316b"> 4255</a></span><span class="preprocessor">#define CAN_F13R1_FB26_Pos     (26U)</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdd8f8b38bc3d56b97c8909c7dbb7560"> 4256</a></span><span class="preprocessor">#define CAN_F13R1_FB26_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB26_Pos)                   </span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a"> 4257</a></span><span class="preprocessor">#define CAN_F13R1_FB26         CAN_F13R1_FB26_Msk                              </span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb78e36a1d8975246d7437b4b3d8c0aa"> 4258</a></span><span class="preprocessor">#define CAN_F13R1_FB27_Pos     (27U)</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc69c07f91f2c9d6b85c3f26532fad1f"> 4259</a></span><span class="preprocessor">#define CAN_F13R1_FB27_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB27_Pos)                   </span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5"> 4260</a></span><span class="preprocessor">#define CAN_F13R1_FB27         CAN_F13R1_FB27_Msk                              </span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ab2ee1db50c027b505177c9b65af835"> 4261</a></span><span class="preprocessor">#define CAN_F13R1_FB28_Pos     (28U)</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd7a2e1000f7df336489982291d76d8"> 4262</a></span><span class="preprocessor">#define CAN_F13R1_FB28_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB28_Pos)                   </span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488"> 4263</a></span><span class="preprocessor">#define CAN_F13R1_FB28         CAN_F13R1_FB28_Msk                              </span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eed6320b23de2023e8c8ddeb7efaa1b"> 4264</a></span><span class="preprocessor">#define CAN_F13R1_FB29_Pos     (29U)</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed837627ac02698016cdf0439782fec"> 4265</a></span><span class="preprocessor">#define CAN_F13R1_FB29_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB29_Pos)                   </span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684"> 4266</a></span><span class="preprocessor">#define CAN_F13R1_FB29         CAN_F13R1_FB29_Msk                              </span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ba01c60b4b90ff0c58dab1c7e8bc6a"> 4267</a></span><span class="preprocessor">#define CAN_F13R1_FB30_Pos     (30U)</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7f63726fd4dffa870717dbf3079be8"> 4268</a></span><span class="preprocessor">#define CAN_F13R1_FB30_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB30_Pos)                   </span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447"> 4269</a></span><span class="preprocessor">#define CAN_F13R1_FB30         CAN_F13R1_FB30_Msk                              </span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0459499e89cee6ff87bb40d6b6a0d7"> 4270</a></span><span class="preprocessor">#define CAN_F13R1_FB31_Pos     (31U)</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad950a42557716b1e66d0e675d4ed0388"> 4271</a></span><span class="preprocessor">#define CAN_F13R1_FB31_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB31_Pos)                   </span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2"> 4272</a></span><span class="preprocessor">#define CAN_F13R1_FB31         CAN_F13R1_FB31_Msk                              </span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span><span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f183a8e746831c98ca9cdb8eabe867b"> 4275</a></span><span class="preprocessor">#define CAN_F0R2_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa061083b9a300dcb531acbb0ca426943"> 4276</a></span><span class="preprocessor">#define CAN_F0R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB0_Pos)                     </span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237"> 4277</a></span><span class="preprocessor">#define CAN_F0R2_FB0           CAN_F0R2_FB0_Msk                                </span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e70a04e0d25e9e87d225a66110b5a26"> 4278</a></span><span class="preprocessor">#define CAN_F0R2_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95c94101334ccda880f2c3a2e9e35803"> 4279</a></span><span class="preprocessor">#define CAN_F0R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB1_Pos)                     </span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7"> 4280</a></span><span class="preprocessor">#define CAN_F0R2_FB1           CAN_F0R2_FB1_Msk                                </span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d2b4b2c0ce324d0b1356c60cf63257"> 4281</a></span><span class="preprocessor">#define CAN_F0R2_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d454ef34d31e40aeecb2da25e5004d"> 4282</a></span><span class="preprocessor">#define CAN_F0R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB2_Pos)                     </span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c"> 4283</a></span><span class="preprocessor">#define CAN_F0R2_FB2           CAN_F0R2_FB2_Msk                                </span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad65a92a16e022fd160904677f2aa2232"> 4284</a></span><span class="preprocessor">#define CAN_F0R2_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga526563dd72eb6023c8c6b70ed3eef49f"> 4285</a></span><span class="preprocessor">#define CAN_F0R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB3_Pos)                     </span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997"> 4286</a></span><span class="preprocessor">#define CAN_F0R2_FB3           CAN_F0R2_FB3_Msk                                </span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c12a03bd031d6e0f15091903bebca4"> 4287</a></span><span class="preprocessor">#define CAN_F0R2_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e2ad8285cf2dbc13f19cde26aa841ee"> 4288</a></span><span class="preprocessor">#define CAN_F0R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB4_Pos)                     </span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250"> 4289</a></span><span class="preprocessor">#define CAN_F0R2_FB4           CAN_F0R2_FB4_Msk                                </span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4adcc243dd4cd40a7221755e583c91"> 4290</a></span><span class="preprocessor">#define CAN_F0R2_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae572f8b4bb3bfa4dca31b1d4b189c277"> 4291</a></span><span class="preprocessor">#define CAN_F0R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB5_Pos)                     </span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463"> 4292</a></span><span class="preprocessor">#define CAN_F0R2_FB5           CAN_F0R2_FB5_Msk                                </span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf319616807592f75d1a61ee9d8607265"> 4293</a></span><span class="preprocessor">#define CAN_F0R2_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d86d510a3fa0f7bb396b2535ff7412f"> 4294</a></span><span class="preprocessor">#define CAN_F0R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB6_Pos)                     </span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b"> 4295</a></span><span class="preprocessor">#define CAN_F0R2_FB6           CAN_F0R2_FB6_Msk                                </span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e7fb85c2a88f84eb38d43bf730a11c1"> 4296</a></span><span class="preprocessor">#define CAN_F0R2_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931a307d0830015fa4494ed6a34e3fb5"> 4297</a></span><span class="preprocessor">#define CAN_F0R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB7_Pos)                     </span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8"> 4298</a></span><span class="preprocessor">#define CAN_F0R2_FB7           CAN_F0R2_FB7_Msk                                </span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfb2cfa716e20ca94c9461d0c75dc1f"> 4299</a></span><span class="preprocessor">#define CAN_F0R2_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f123f65007d2d150da67e5114b8354f"> 4300</a></span><span class="preprocessor">#define CAN_F0R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB8_Pos)                     </span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb"> 4301</a></span><span class="preprocessor">#define CAN_F0R2_FB8           CAN_F0R2_FB8_Msk                                </span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf66c4a2200af005c5035aca282158e29"> 4302</a></span><span class="preprocessor">#define CAN_F0R2_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31eeb8ac004bb1a829c442474a019b05"> 4303</a></span><span class="preprocessor">#define CAN_F0R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB9_Pos)                     </span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4"> 4304</a></span><span class="preprocessor">#define CAN_F0R2_FB9           CAN_F0R2_FB9_Msk                                </span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228d943d2ac8c3e3ca52bcc68bdd0b71"> 4305</a></span><span class="preprocessor">#define CAN_F0R2_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8eae7e6372cafdfbb97cee0d3a5906"> 4306</a></span><span class="preprocessor">#define CAN_F0R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB10_Pos)                    </span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216"> 4307</a></span><span class="preprocessor">#define CAN_F0R2_FB10          CAN_F0R2_FB10_Msk                               </span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef610b498994f7ba1842966f9390548c"> 4308</a></span><span class="preprocessor">#define CAN_F0R2_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c19ccbf1f927445c99e0075e4743f4"> 4309</a></span><span class="preprocessor">#define CAN_F0R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB11_Pos)                    </span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf"> 4310</a></span><span class="preprocessor">#define CAN_F0R2_FB11          CAN_F0R2_FB11_Msk                               </span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7158038c6c98cd727869fa152286ac06"> 4311</a></span><span class="preprocessor">#define CAN_F0R2_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec6f3f414927987a2409f6a4fcee1950"> 4312</a></span><span class="preprocessor">#define CAN_F0R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB12_Pos)                    </span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45"> 4313</a></span><span class="preprocessor">#define CAN_F0R2_FB12          CAN_F0R2_FB12_Msk                               </span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0430b63b617ae1318cbb17291a67035"> 4314</a></span><span class="preprocessor">#define CAN_F0R2_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f965255e5ae450386165052ebc91266"> 4315</a></span><span class="preprocessor">#define CAN_F0R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB13_Pos)                    </span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4"> 4316</a></span><span class="preprocessor">#define CAN_F0R2_FB13          CAN_F0R2_FB13_Msk                               </span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f653bbe8993cfe6546ea2947fe85837"> 4317</a></span><span class="preprocessor">#define CAN_F0R2_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541cda96227f171eeaef984ec3f3bfde"> 4318</a></span><span class="preprocessor">#define CAN_F0R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB14_Pos)                    </span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3"> 4319</a></span><span class="preprocessor">#define CAN_F0R2_FB14          CAN_F0R2_FB14_Msk                               </span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07875079d9eb2ea959eeec1f42e8e469"> 4320</a></span><span class="preprocessor">#define CAN_F0R2_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec4acee70dd0bad3bcfb650e47f99b5"> 4321</a></span><span class="preprocessor">#define CAN_F0R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB15_Pos)                    </span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5"> 4322</a></span><span class="preprocessor">#define CAN_F0R2_FB15          CAN_F0R2_FB15_Msk                               </span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7867b900606b53808ce9dbe518513e55"> 4323</a></span><span class="preprocessor">#define CAN_F0R2_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae046a3f26c0161e3c40dc1bc568db3b"> 4324</a></span><span class="preprocessor">#define CAN_F0R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB16_Pos)                    </span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1"> 4325</a></span><span class="preprocessor">#define CAN_F0R2_FB16          CAN_F0R2_FB16_Msk                               </span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2272ba668cd632f30d77814bc8e465"> 4326</a></span><span class="preprocessor">#define CAN_F0R2_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f28b2b9fdaaba93dd8268b5567a8ad"> 4327</a></span><span class="preprocessor">#define CAN_F0R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB17_Pos)                    </span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711"> 4328</a></span><span class="preprocessor">#define CAN_F0R2_FB17          CAN_F0R2_FB17_Msk                               </span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad72df4766cb512aa607194c64484d9fb"> 4329</a></span><span class="preprocessor">#define CAN_F0R2_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga134eae58ad5e99cc09201e3f806390b2"> 4330</a></span><span class="preprocessor">#define CAN_F0R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB18_Pos)                    </span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e"> 4331</a></span><span class="preprocessor">#define CAN_F0R2_FB18          CAN_F0R2_FB18_Msk                               </span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935ebc3c9dd606d36290e38c265ef7dc"> 4332</a></span><span class="preprocessor">#define CAN_F0R2_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2288da969d823cf883f0a11d0e66db51"> 4333</a></span><span class="preprocessor">#define CAN_F0R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB19_Pos)                    </span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457"> 4334</a></span><span class="preprocessor">#define CAN_F0R2_FB19          CAN_F0R2_FB19_Msk                               </span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392416946fa28a09ba37f510aa39ee2f"> 4335</a></span><span class="preprocessor">#define CAN_F0R2_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e695a429859e9c143330c5cf6ad3229"> 4336</a></span><span class="preprocessor">#define CAN_F0R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB20_Pos)                    </span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a"> 4337</a></span><span class="preprocessor">#define CAN_F0R2_FB20          CAN_F0R2_FB20_Msk                               </span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac77ccf85d70f580674fcce170c086071"> 4338</a></span><span class="preprocessor">#define CAN_F0R2_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b4a66ffe52286fd25f6bb36fa2e6f21"> 4339</a></span><span class="preprocessor">#define CAN_F0R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB21_Pos)                    </span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed"> 4340</a></span><span class="preprocessor">#define CAN_F0R2_FB21          CAN_F0R2_FB21_Msk                               </span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7de0dedff4a0a111022b7f750c52d8a9"> 4341</a></span><span class="preprocessor">#define CAN_F0R2_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d02ac9f9a07b7c47059c84a2b0782ee"> 4342</a></span><span class="preprocessor">#define CAN_F0R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB22_Pos)                    </span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc"> 4343</a></span><span class="preprocessor">#define CAN_F0R2_FB22          CAN_F0R2_FB22_Msk                               </span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46768113fa95f91e263d6a4b62cffdd3"> 4344</a></span><span class="preprocessor">#define CAN_F0R2_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd190536d4b825b086f682b40886f7f"> 4345</a></span><span class="preprocessor">#define CAN_F0R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB23_Pos)                    </span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9"> 4346</a></span><span class="preprocessor">#define CAN_F0R2_FB23          CAN_F0R2_FB23_Msk                               </span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c235ae356a2cce22c4c3a46099e3395"> 4347</a></span><span class="preprocessor">#define CAN_F0R2_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49d6929299df0a13244f0e7958eb711a"> 4348</a></span><span class="preprocessor">#define CAN_F0R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB24_Pos)                    </span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532"> 4349</a></span><span class="preprocessor">#define CAN_F0R2_FB24          CAN_F0R2_FB24_Msk                               </span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc439d9206a0fe829811ba950c98cbb7"> 4350</a></span><span class="preprocessor">#define CAN_F0R2_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf6e6acb5b23357732909d4bec0eb95e"> 4351</a></span><span class="preprocessor">#define CAN_F0R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB25_Pos)                    </span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab"> 4352</a></span><span class="preprocessor">#define CAN_F0R2_FB25          CAN_F0R2_FB25_Msk                               </span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3102f1fa9437f6fcd9fa4a51074a837d"> 4353</a></span><span class="preprocessor">#define CAN_F0R2_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c77950c4ec1c45ab5c4c2936186d36"> 4354</a></span><span class="preprocessor">#define CAN_F0R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB26_Pos)                    </span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0"> 4355</a></span><span class="preprocessor">#define CAN_F0R2_FB26          CAN_F0R2_FB26_Msk                               </span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf09a3ca077d2274a12ecbf0f8d0aab6"> 4356</a></span><span class="preprocessor">#define CAN_F0R2_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a37ea3a0bc9d4232ee89f18782ff53"> 4357</a></span><span class="preprocessor">#define CAN_F0R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB27_Pos)                    </span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c"> 4358</a></span><span class="preprocessor">#define CAN_F0R2_FB27          CAN_F0R2_FB27_Msk                               </span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90c21de25c1da4b3a3c5715e6212c1e9"> 4359</a></span><span class="preprocessor">#define CAN_F0R2_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfb99d019f1abf788685338176fa8595"> 4360</a></span><span class="preprocessor">#define CAN_F0R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB28_Pos)                    </span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2"> 4361</a></span><span class="preprocessor">#define CAN_F0R2_FB28          CAN_F0R2_FB28_Msk                               </span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga168f5225f2ca892513f4d58e7c348c58"> 4362</a></span><span class="preprocessor">#define CAN_F0R2_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875a0587956149206e0df84242e5c38a"> 4363</a></span><span class="preprocessor">#define CAN_F0R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB29_Pos)                    </span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b"> 4364</a></span><span class="preprocessor">#define CAN_F0R2_FB29          CAN_F0R2_FB29_Msk                               </span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac273be775b429ef41f46885be62c040d"> 4365</a></span><span class="preprocessor">#define CAN_F0R2_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee59bc46345bde430c9ecf20c8df7a2"> 4366</a></span><span class="preprocessor">#define CAN_F0R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB30_Pos)                    </span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e"> 4367</a></span><span class="preprocessor">#define CAN_F0R2_FB30          CAN_F0R2_FB30_Msk                               </span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa39384b9da02ee18353528a10b08920"> 4368</a></span><span class="preprocessor">#define CAN_F0R2_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f146c0436009e8b77597db4f06dc88"> 4369</a></span><span class="preprocessor">#define CAN_F0R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB31_Pos)                    </span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb"> 4370</a></span><span class="preprocessor">#define CAN_F0R2_FB31          CAN_F0R2_FB31_Msk                               </span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"> 4372</span><span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dec2c89cd678f3fd1fa90ba991c77c8"> 4373</a></span><span class="preprocessor">#define CAN_F1R2_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac37390e12fa87a072599d57c581f82b1"> 4374</a></span><span class="preprocessor">#define CAN_F1R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB0_Pos)                     </span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4"> 4375</a></span><span class="preprocessor">#define CAN_F1R2_FB0           CAN_F1R2_FB0_Msk                                </span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6841efe21767654ecaee1bb96755970"> 4376</a></span><span class="preprocessor">#define CAN_F1R2_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4652769a8b81aefaa5acbaddc83e47"> 4377</a></span><span class="preprocessor">#define CAN_F1R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB1_Pos)                     </span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd"> 4378</a></span><span class="preprocessor">#define CAN_F1R2_FB1           CAN_F1R2_FB1_Msk                                </span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga622010c50665f9ae395641902d1834d4"> 4379</a></span><span class="preprocessor">#define CAN_F1R2_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga550988821dc17b71e58d745367d552fb"> 4380</a></span><span class="preprocessor">#define CAN_F1R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB2_Pos)                     </span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b"> 4381</a></span><span class="preprocessor">#define CAN_F1R2_FB2           CAN_F1R2_FB2_Msk                                </span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e392fb487c7c70667c53e868bd8ec7"> 4382</a></span><span class="preprocessor">#define CAN_F1R2_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad52c7978074227730285d698cdcb15c7"> 4383</a></span><span class="preprocessor">#define CAN_F1R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB3_Pos)                     </span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5"> 4384</a></span><span class="preprocessor">#define CAN_F1R2_FB3           CAN_F1R2_FB3_Msk                                </span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937b036cc35761691dae4719da547038"> 4385</a></span><span class="preprocessor">#define CAN_F1R2_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab404d9e8cd80526beb5b83ea62236c40"> 4386</a></span><span class="preprocessor">#define CAN_F1R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB4_Pos)                     </span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b"> 4387</a></span><span class="preprocessor">#define CAN_F1R2_FB4           CAN_F1R2_FB4_Msk                                </span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9021382fb04157c3a4ea991a1a0d654"> 4388</a></span><span class="preprocessor">#define CAN_F1R2_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3210b70ca25333f077035c8178683b3c"> 4389</a></span><span class="preprocessor">#define CAN_F1R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB5_Pos)                     </span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878"> 4390</a></span><span class="preprocessor">#define CAN_F1R2_FB5           CAN_F1R2_FB5_Msk                                </span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga282ffe71282dcacb6bd4a49da646a7ae"> 4391</a></span><span class="preprocessor">#define CAN_F1R2_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840206e4408eeadf35ca5ce492121b7"> 4392</a></span><span class="preprocessor">#define CAN_F1R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB6_Pos)                     </span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23"> 4393</a></span><span class="preprocessor">#define CAN_F1R2_FB6           CAN_F1R2_FB6_Msk                                </span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ffa785ed1b4ab61dfcb4e5d203ec57"> 4394</a></span><span class="preprocessor">#define CAN_F1R2_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93f9f5471e1a8abd2ca55fe5a4cf120f"> 4395</a></span><span class="preprocessor">#define CAN_F1R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB7_Pos)                     </span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b"> 4396</a></span><span class="preprocessor">#define CAN_F1R2_FB7           CAN_F1R2_FB7_Msk                                </span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83f47b48b80736f5526b826a9150e32a"> 4397</a></span><span class="preprocessor">#define CAN_F1R2_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade520b46b08abd462743828dfdb211e1"> 4398</a></span><span class="preprocessor">#define CAN_F1R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB8_Pos)                     </span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1"> 4399</a></span><span class="preprocessor">#define CAN_F1R2_FB8           CAN_F1R2_FB8_Msk                                </span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5018a74c3736b3246b93e642100f1d9"> 4400</a></span><span class="preprocessor">#define CAN_F1R2_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e355feec329b328d200ea79a3c4e73"> 4401</a></span><span class="preprocessor">#define CAN_F1R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB9_Pos)                     </span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9"> 4402</a></span><span class="preprocessor">#define CAN_F1R2_FB9           CAN_F1R2_FB9_Msk                                </span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4282afc9cf64def8be2dfe7cab903113"> 4403</a></span><span class="preprocessor">#define CAN_F1R2_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fa9a6d11d4066ce8cbed7772e5c4c1"> 4404</a></span><span class="preprocessor">#define CAN_F1R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB10_Pos)                    </span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463"> 4405</a></span><span class="preprocessor">#define CAN_F1R2_FB10          CAN_F1R2_FB10_Msk                               </span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga796f12ffae3a26f7e0211f55db51da75"> 4406</a></span><span class="preprocessor">#define CAN_F1R2_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1aef88c920add1bcec693ba43f890cf"> 4407</a></span><span class="preprocessor">#define CAN_F1R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB11_Pos)                    </span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c"> 4408</a></span><span class="preprocessor">#define CAN_F1R2_FB11          CAN_F1R2_FB11_Msk                               </span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4000100330d542f8d6375d4ccd450d6d"> 4409</a></span><span class="preprocessor">#define CAN_F1R2_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4486004019a70c1c41822611cfbc24a7"> 4410</a></span><span class="preprocessor">#define CAN_F1R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB12_Pos)                    </span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994"> 4411</a></span><span class="preprocessor">#define CAN_F1R2_FB12          CAN_F1R2_FB12_Msk                               </span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc9998290934d01441ce5d05b335868"> 4412</a></span><span class="preprocessor">#define CAN_F1R2_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ef2954ebc503eaf6c44eb4ec9a593e"> 4413</a></span><span class="preprocessor">#define CAN_F1R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB13_Pos)                    </span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184"> 4414</a></span><span class="preprocessor">#define CAN_F1R2_FB13          CAN_F1R2_FB13_Msk                               </span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412671533d237ac1b2abce675e53e41e"> 4415</a></span><span class="preprocessor">#define CAN_F1R2_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace28daab139f94dc2ed7e388fd1b9b59"> 4416</a></span><span class="preprocessor">#define CAN_F1R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB14_Pos)                    </span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87"> 4417</a></span><span class="preprocessor">#define CAN_F1R2_FB14          CAN_F1R2_FB14_Msk                               </span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2face19f24a4459fc7aff4ca49fcb300"> 4418</a></span><span class="preprocessor">#define CAN_F1R2_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb0a0b5dd87d593fc1cf8b9269bf365"> 4419</a></span><span class="preprocessor">#define CAN_F1R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB15_Pos)                    </span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725"> 4420</a></span><span class="preprocessor">#define CAN_F1R2_FB15          CAN_F1R2_FB15_Msk                               </span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4e63a8d7f11fab2b9970eb9402164a1"> 4421</a></span><span class="preprocessor">#define CAN_F1R2_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga427c05edd87c70fb5bfede3ece583106"> 4422</a></span><span class="preprocessor">#define CAN_F1R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB16_Pos)                    </span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1"> 4423</a></span><span class="preprocessor">#define CAN_F1R2_FB16          CAN_F1R2_FB16_Msk                               </span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5972a3d5d5b18772e834e3f56e6d3b1"> 4424</a></span><span class="preprocessor">#define CAN_F1R2_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7423c9dd0740125ba2dc7a9068c449"> 4425</a></span><span class="preprocessor">#define CAN_F1R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB17_Pos)                    </span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c"> 4426</a></span><span class="preprocessor">#define CAN_F1R2_FB17          CAN_F1R2_FB17_Msk                               </span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5916963935ba1112457ff7f497a3105"> 4427</a></span><span class="preprocessor">#define CAN_F1R2_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcea3b8cd42bcc687c67e62a0ccf7471"> 4428</a></span><span class="preprocessor">#define CAN_F1R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB18_Pos)                    </span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342"> 4429</a></span><span class="preprocessor">#define CAN_F1R2_FB18          CAN_F1R2_FB18_Msk                               </span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga925a99e3a206a826cc1abf0bd4adb42f"> 4430</a></span><span class="preprocessor">#define CAN_F1R2_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3e119637508ebc998e04873befdea02"> 4431</a></span><span class="preprocessor">#define CAN_F1R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB19_Pos)                    </span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a"> 4432</a></span><span class="preprocessor">#define CAN_F1R2_FB19          CAN_F1R2_FB19_Msk                               </span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fe55799241f27062746e57409e2e9f4"> 4433</a></span><span class="preprocessor">#define CAN_F1R2_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adb312018dfbe719072be0d6444b62a"> 4434</a></span><span class="preprocessor">#define CAN_F1R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB20_Pos)                    </span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1"> 4435</a></span><span class="preprocessor">#define CAN_F1R2_FB20          CAN_F1R2_FB20_Msk                               </span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa97c392ee8e456dd9ffd6498590c11"> 4436</a></span><span class="preprocessor">#define CAN_F1R2_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a75816e8e01c5c9a90d7b2afa4716f"> 4437</a></span><span class="preprocessor">#define CAN_F1R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB21_Pos)                    </span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb"> 4438</a></span><span class="preprocessor">#define CAN_F1R2_FB21          CAN_F1R2_FB21_Msk                               </span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948b363bcf4905731e758e1353c58bde"> 4439</a></span><span class="preprocessor">#define CAN_F1R2_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace263ed2b1dcb26232c8be718c733490"> 4440</a></span><span class="preprocessor">#define CAN_F1R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB22_Pos)                    </span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d"> 4441</a></span><span class="preprocessor">#define CAN_F1R2_FB22          CAN_F1R2_FB22_Msk                               </span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166035cac78d72360b8019ede0ec3bf7"> 4442</a></span><span class="preprocessor">#define CAN_F1R2_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15089c114f7120bd834ecddd74795989"> 4443</a></span><span class="preprocessor">#define CAN_F1R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB23_Pos)                    </span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde"> 4444</a></span><span class="preprocessor">#define CAN_F1R2_FB23          CAN_F1R2_FB23_Msk                               </span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b63bc70f339f5773288cb786e9c4459"> 4445</a></span><span class="preprocessor">#define CAN_F1R2_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256936e5e1dc313a5846bcdb38746940"> 4446</a></span><span class="preprocessor">#define CAN_F1R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB24_Pos)                    </span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951"> 4447</a></span><span class="preprocessor">#define CAN_F1R2_FB24          CAN_F1R2_FB24_Msk                               </span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5bd608220a283001eb3e0739c4b9971"> 4448</a></span><span class="preprocessor">#define CAN_F1R2_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8861d429f3e5a4cf24015dd24d1035a2"> 4449</a></span><span class="preprocessor">#define CAN_F1R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB25_Pos)                    </span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8"> 4450</a></span><span class="preprocessor">#define CAN_F1R2_FB25          CAN_F1R2_FB25_Msk                               </span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga244707ad262266c922ff70945babc147"> 4451</a></span><span class="preprocessor">#define CAN_F1R2_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaca03affd919dc4618d7e47f545714fe"> 4452</a></span><span class="preprocessor">#define CAN_F1R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB26_Pos)                    </span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e"> 4453</a></span><span class="preprocessor">#define CAN_F1R2_FB26          CAN_F1R2_FB26_Msk                               </span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cee8ad67d0accf75e5808747e189153"> 4454</a></span><span class="preprocessor">#define CAN_F1R2_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4685d281238d461eb78b7f846411f6f3"> 4455</a></span><span class="preprocessor">#define CAN_F1R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB27_Pos)                    </span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916"> 4456</a></span><span class="preprocessor">#define CAN_F1R2_FB27          CAN_F1R2_FB27_Msk                               </span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c98f10f41c0d71c4d462d4d12dfa66"> 4457</a></span><span class="preprocessor">#define CAN_F1R2_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6e9dc7e9d061ce75e04aceae3cfd6b"> 4458</a></span><span class="preprocessor">#define CAN_F1R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB28_Pos)                    </span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f"> 4459</a></span><span class="preprocessor">#define CAN_F1R2_FB28          CAN_F1R2_FB28_Msk                               </span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae336a2f0d44c4ca3a991014f28c2bdff"> 4460</a></span><span class="preprocessor">#define CAN_F1R2_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fee7c49b899c8af5ae4b60d47461ea2"> 4461</a></span><span class="preprocessor">#define CAN_F1R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB29_Pos)                    </span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b"> 4462</a></span><span class="preprocessor">#define CAN_F1R2_FB29          CAN_F1R2_FB29_Msk                               </span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga461e28c08af3e31dacf1b1cd7b8ffcc4"> 4463</a></span><span class="preprocessor">#define CAN_F1R2_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87ec718cd11264085752c85b44e6ef3"> 4464</a></span><span class="preprocessor">#define CAN_F1R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB30_Pos)                    </span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c"> 4465</a></span><span class="preprocessor">#define CAN_F1R2_FB30          CAN_F1R2_FB30_Msk                               </span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe23be59ff4543be1a357b9bc235ac6e"> 4466</a></span><span class="preprocessor">#define CAN_F1R2_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cebad85393ecc2a9214f9788b77c676"> 4467</a></span><span class="preprocessor">#define CAN_F1R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB31_Pos)                    </span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065"> 4468</a></span><span class="preprocessor">#define CAN_F1R2_FB31          CAN_F1R2_FB31_Msk                               </span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span><span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf63fb260c0953b77b1c331f22f38ba67"> 4471</a></span><span class="preprocessor">#define CAN_F2R2_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4399948716780ec8c4dd96270469843"> 4472</a></span><span class="preprocessor">#define CAN_F2R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB0_Pos)                     </span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814"> 4473</a></span><span class="preprocessor">#define CAN_F2R2_FB0           CAN_F2R2_FB0_Msk                                </span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8f29d00c90b617c2336012358753e59"> 4474</a></span><span class="preprocessor">#define CAN_F2R2_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad77d91c1c72f554e0e99650a3f47e737"> 4475</a></span><span class="preprocessor">#define CAN_F2R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB1_Pos)                     </span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a"> 4476</a></span><span class="preprocessor">#define CAN_F2R2_FB1           CAN_F2R2_FB1_Msk                                </span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac519efc7774827b8a0acf9c6d84d6e"> 4477</a></span><span class="preprocessor">#define CAN_F2R2_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96dff14e0209cd48bf0c29dc53ede26b"> 4478</a></span><span class="preprocessor">#define CAN_F2R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB2_Pos)                     </span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28"> 4479</a></span><span class="preprocessor">#define CAN_F2R2_FB2           CAN_F2R2_FB2_Msk                                </span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace335e7b5360756df41deae31f2abe97"> 4480</a></span><span class="preprocessor">#define CAN_F2R2_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f3b7ec530ba7d4f3effd0c42ab49ca9"> 4481</a></span><span class="preprocessor">#define CAN_F2R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB3_Pos)                     </span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9"> 4482</a></span><span class="preprocessor">#define CAN_F2R2_FB3           CAN_F2R2_FB3_Msk                                </span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0ff06cee35fcd839c589a9354debd14"> 4483</a></span><span class="preprocessor">#define CAN_F2R2_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcaf819adc61da902e94fc549c5eca7"> 4484</a></span><span class="preprocessor">#define CAN_F2R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB4_Pos)                     </span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd"> 4485</a></span><span class="preprocessor">#define CAN_F2R2_FB4           CAN_F2R2_FB4_Msk                                </span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff548790426c82595b210472f7962e60"> 4486</a></span><span class="preprocessor">#define CAN_F2R2_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb028302ad008b6326533727d4fb75b0"> 4487</a></span><span class="preprocessor">#define CAN_F2R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB5_Pos)                     </span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779"> 4488</a></span><span class="preprocessor">#define CAN_F2R2_FB5           CAN_F2R2_FB5_Msk                                </span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d334bdd60f7c353f3be0e0f43ab068"> 4489</a></span><span class="preprocessor">#define CAN_F2R2_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d23fc25f4bfb50a6f590e31e11c4838"> 4490</a></span><span class="preprocessor">#define CAN_F2R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB6_Pos)                     </span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79"> 4491</a></span><span class="preprocessor">#define CAN_F2R2_FB6           CAN_F2R2_FB6_Msk                                </span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1f47aa543e3b89fd13f489408ca8a4"> 4492</a></span><span class="preprocessor">#define CAN_F2R2_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c27ede1b3c0ad55b1d3ceeb774abbd"> 4493</a></span><span class="preprocessor">#define CAN_F2R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB7_Pos)                     </span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138"> 4494</a></span><span class="preprocessor">#define CAN_F2R2_FB7           CAN_F2R2_FB7_Msk                                </span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3338bc9837ac1f00d007a2ae6d79f27f"> 4495</a></span><span class="preprocessor">#define CAN_F2R2_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace122156ecd18b6abea1a5f23e1cfce"> 4496</a></span><span class="preprocessor">#define CAN_F2R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB8_Pos)                     </span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86"> 4497</a></span><span class="preprocessor">#define CAN_F2R2_FB8           CAN_F2R2_FB8_Msk                                </span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c4389614bb6ca7bd50b0a72d6e6dd90"> 4498</a></span><span class="preprocessor">#define CAN_F2R2_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a5442d9fc437bc2acdf878279cf7c6"> 4499</a></span><span class="preprocessor">#define CAN_F2R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB9_Pos)                     </span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c"> 4500</a></span><span class="preprocessor">#define CAN_F2R2_FB9           CAN_F2R2_FB9_Msk                                </span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fd8ddf4d48ae6b4b8375791a9fe081"> 4501</a></span><span class="preprocessor">#define CAN_F2R2_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebf3a00b21dc2a665b2e8e7b99cefaae"> 4502</a></span><span class="preprocessor">#define CAN_F2R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB10_Pos)                    </span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1"> 4503</a></span><span class="preprocessor">#define CAN_F2R2_FB10          CAN_F2R2_FB10_Msk                               </span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d108467a53b2dd5992d6bde9ed771e"> 4504</a></span><span class="preprocessor">#define CAN_F2R2_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb77bebe0b062fe55efc6304cf8840b4"> 4505</a></span><span class="preprocessor">#define CAN_F2R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB11_Pos)                    </span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6"> 4506</a></span><span class="preprocessor">#define CAN_F2R2_FB11          CAN_F2R2_FB11_Msk                               </span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831b9df6d417ca891d10d42826a7412d"> 4507</a></span><span class="preprocessor">#define CAN_F2R2_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04dd0cb91d888b98351e33516a4547e1"> 4508</a></span><span class="preprocessor">#define CAN_F2R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB12_Pos)                    </span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319"> 4509</a></span><span class="preprocessor">#define CAN_F2R2_FB12          CAN_F2R2_FB12_Msk                               </span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a22208eb5078a7bfc81c4d9425d3768"> 4510</a></span><span class="preprocessor">#define CAN_F2R2_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f6af8fc2890a6b457435f0ab29908e4"> 4511</a></span><span class="preprocessor">#define CAN_F2R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB13_Pos)                    </span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe"> 4512</a></span><span class="preprocessor">#define CAN_F2R2_FB13          CAN_F2R2_FB13_Msk                               </span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa084d675b30eec4c52eda4e06ef7e79"> 4513</a></span><span class="preprocessor">#define CAN_F2R2_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7f01b289ae8ae3eecedd8a29ddc1eb1"> 4514</a></span><span class="preprocessor">#define CAN_F2R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB14_Pos)                    </span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742"> 4515</a></span><span class="preprocessor">#define CAN_F2R2_FB14          CAN_F2R2_FB14_Msk                               </span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga956077f7bdb372a7bf0c608b13c8f7f8"> 4516</a></span><span class="preprocessor">#define CAN_F2R2_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c79b4445a4d0eb87b2121d58c73d9bc"> 4517</a></span><span class="preprocessor">#define CAN_F2R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB15_Pos)                    </span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b"> 4518</a></span><span class="preprocessor">#define CAN_F2R2_FB15          CAN_F2R2_FB15_Msk                               </span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb245f4a5552692ce95229e29c99b1d"> 4519</a></span><span class="preprocessor">#define CAN_F2R2_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7788f7206aca6e83ba0cd081af5b2"> 4520</a></span><span class="preprocessor">#define CAN_F2R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB16_Pos)                    </span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52"> 4521</a></span><span class="preprocessor">#define CAN_F2R2_FB16          CAN_F2R2_FB16_Msk                               </span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e7149f9b6d387983aa9cfddda59c1ac"> 4522</a></span><span class="preprocessor">#define CAN_F2R2_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d302da92dc7ff48bfb3935a739c56f"> 4523</a></span><span class="preprocessor">#define CAN_F2R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB17_Pos)                    </span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd"> 4524</a></span><span class="preprocessor">#define CAN_F2R2_FB17          CAN_F2R2_FB17_Msk                               </span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67d39926ab846913f9cc5a077ab2451a"> 4525</a></span><span class="preprocessor">#define CAN_F2R2_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ee8abd5207088cb6f59a3fd5af3b89a"> 4526</a></span><span class="preprocessor">#define CAN_F2R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB18_Pos)                    </span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca"> 4527</a></span><span class="preprocessor">#define CAN_F2R2_FB18          CAN_F2R2_FB18_Msk                               </span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga711201f0da7b487c7111c4e587f84d12"> 4528</a></span><span class="preprocessor">#define CAN_F2R2_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6ad53d41a895d341e102901c2e4113b"> 4529</a></span><span class="preprocessor">#define CAN_F2R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB19_Pos)                    </span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502"> 4530</a></span><span class="preprocessor">#define CAN_F2R2_FB19          CAN_F2R2_FB19_Msk                               </span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2664848f3b5f6f02d916a85c2995377e"> 4531</a></span><span class="preprocessor">#define CAN_F2R2_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b747f768a440c5e8fe08febc1d0683"> 4532</a></span><span class="preprocessor">#define CAN_F2R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB20_Pos)                    </span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa"> 4533</a></span><span class="preprocessor">#define CAN_F2R2_FB20          CAN_F2R2_FB20_Msk                               </span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803f8529db84971c2b5c425cf5ece37b"> 4534</a></span><span class="preprocessor">#define CAN_F2R2_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc046157f775cb1a2c5b2b90aa15d745"> 4535</a></span><span class="preprocessor">#define CAN_F2R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB21_Pos)                    </span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f"> 4536</a></span><span class="preprocessor">#define CAN_F2R2_FB21          CAN_F2R2_FB21_Msk                               </span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga007e6dcd0caab8184192fb9780535e88"> 4537</a></span><span class="preprocessor">#define CAN_F2R2_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23fdd1fa55e6729712aad51a2ce62834"> 4538</a></span><span class="preprocessor">#define CAN_F2R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB22_Pos)                    </span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69"> 4539</a></span><span class="preprocessor">#define CAN_F2R2_FB22          CAN_F2R2_FB22_Msk                               </span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed215ff7fa7ffdb6fe61431c3634a53"> 4540</a></span><span class="preprocessor">#define CAN_F2R2_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4508040a17ba6d514e9c5db40131a196"> 4541</a></span><span class="preprocessor">#define CAN_F2R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB23_Pos)                    </span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0"> 4542</a></span><span class="preprocessor">#define CAN_F2R2_FB23          CAN_F2R2_FB23_Msk                               </span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838adce88b9370f7a2559bbb2ce268ce"> 4543</a></span><span class="preprocessor">#define CAN_F2R2_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17fde946459dc3fc90da9e8809d6d05"> 4544</a></span><span class="preprocessor">#define CAN_F2R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB24_Pos)                    </span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044"> 4545</a></span><span class="preprocessor">#define CAN_F2R2_FB24          CAN_F2R2_FB24_Msk                               </span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93be5f2dee61eb1a67711f9037864725"> 4546</a></span><span class="preprocessor">#define CAN_F2R2_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03da1089ea38abbe1093471a67a971fa"> 4547</a></span><span class="preprocessor">#define CAN_F2R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB25_Pos)                    </span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 4548</a></span><span class="preprocessor">#define CAN_F2R2_FB25          CAN_F2R2_FB25_Msk                               </span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2487dff59abf0a4aff74d5a8e5bf85"> 4549</a></span><span class="preprocessor">#define CAN_F2R2_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef46477e39c33367b4cc071c1e3fc69"> 4550</a></span><span class="preprocessor">#define CAN_F2R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB26_Pos)                    </span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e"> 4551</a></span><span class="preprocessor">#define CAN_F2R2_FB26          CAN_F2R2_FB26_Msk                               </span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7470e371f95c91d7222c919e63d3c92f"> 4552</a></span><span class="preprocessor">#define CAN_F2R2_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833458f427d74480b7a400ace687432e"> 4553</a></span><span class="preprocessor">#define CAN_F2R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB27_Pos)                    </span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36"> 4554</a></span><span class="preprocessor">#define CAN_F2R2_FB27          CAN_F2R2_FB27_Msk                               </span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7bc089024482b8555fc44374c3ff5bc"> 4555</a></span><span class="preprocessor">#define CAN_F2R2_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc909d367700acef6e2bf8954fcbed1c"> 4556</a></span><span class="preprocessor">#define CAN_F2R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB28_Pos)                    </span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc"> 4557</a></span><span class="preprocessor">#define CAN_F2R2_FB28          CAN_F2R2_FB28_Msk                               </span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae76e0f99ff3d94336ea5da68bcd0761a"> 4558</a></span><span class="preprocessor">#define CAN_F2R2_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac030b2a517b48686820ece2c433e2f13"> 4559</a></span><span class="preprocessor">#define CAN_F2R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB29_Pos)                    </span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba"> 4560</a></span><span class="preprocessor">#define CAN_F2R2_FB29          CAN_F2R2_FB29_Msk                               </span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13dcafb2960be76467f3aa3f5e11c9cd"> 4561</a></span><span class="preprocessor">#define CAN_F2R2_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbf050f9c8c01df6dd11938eb663221"> 4562</a></span><span class="preprocessor">#define CAN_F2R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB30_Pos)                    </span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800"> 4563</a></span><span class="preprocessor">#define CAN_F2R2_FB30          CAN_F2R2_FB30_Msk                               </span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e2628938146647cf456f8800cc4c6cc"> 4564</a></span><span class="preprocessor">#define CAN_F2R2_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b5f7d56afc77679c64cc8559c9637c"> 4565</a></span><span class="preprocessor">#define CAN_F2R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB31_Pos)                    </span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f"> 4566</a></span><span class="preprocessor">#define CAN_F2R2_FB31          CAN_F2R2_FB31_Msk                               </span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"> 4568</span><span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e56069f9e4901fdf5d593117c00f56c"> 4569</a></span><span class="preprocessor">#define CAN_F3R2_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa00bc043a80895a2364fdb9e51b3c110"> 4570</a></span><span class="preprocessor">#define CAN_F3R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB0_Pos)                     </span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1"> 4571</a></span><span class="preprocessor">#define CAN_F3R2_FB0           CAN_F3R2_FB0_Msk                                </span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67bcdd4d126db81bcece2a81de89c904"> 4572</a></span><span class="preprocessor">#define CAN_F3R2_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f4626256cd6e806d02f8ddd1abc6d6"> 4573</a></span><span class="preprocessor">#define CAN_F3R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB1_Pos)                     </span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4"> 4574</a></span><span class="preprocessor">#define CAN_F3R2_FB1           CAN_F3R2_FB1_Msk                                </span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2560be72957af6d4f7449908671d8b46"> 4575</a></span><span class="preprocessor">#define CAN_F3R2_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d2e95083cd9cba8a5e1dea50a2647b5"> 4576</a></span><span class="preprocessor">#define CAN_F3R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB2_Pos)                     </span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e"> 4577</a></span><span class="preprocessor">#define CAN_F3R2_FB2           CAN_F3R2_FB2_Msk                                </span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda68247678b28226021fdfad9efab7a"> 4578</a></span><span class="preprocessor">#define CAN_F3R2_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1586ad1b9e7dc5ea9060b11c91c64df"> 4579</a></span><span class="preprocessor">#define CAN_F3R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB3_Pos)                     </span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5"> 4580</a></span><span class="preprocessor">#define CAN_F3R2_FB3           CAN_F3R2_FB3_Msk                                </span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8222da6dc5c339fc0b0f189a25cc49"> 4581</a></span><span class="preprocessor">#define CAN_F3R2_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e602cc571c125a4b0a37ef41a35944b"> 4582</a></span><span class="preprocessor">#define CAN_F3R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB4_Pos)                     </span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46"> 4583</a></span><span class="preprocessor">#define CAN_F3R2_FB4           CAN_F3R2_FB4_Msk                                </span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55736898b14b121dec11e82b5aefe05c"> 4584</a></span><span class="preprocessor">#define CAN_F3R2_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8c785ed06bbd1d49756b36134e7acb"> 4585</a></span><span class="preprocessor">#define CAN_F3R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB5_Pos)                     </span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6"> 4586</a></span><span class="preprocessor">#define CAN_F3R2_FB5           CAN_F3R2_FB5_Msk                                </span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e7b32a226938156cb9f39271523da5"> 4587</a></span><span class="preprocessor">#define CAN_F3R2_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8497045acac1d2e6704dcefa92d3b0"> 4588</a></span><span class="preprocessor">#define CAN_F3R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB6_Pos)                     </span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9"> 4589</a></span><span class="preprocessor">#define CAN_F3R2_FB6           CAN_F3R2_FB6_Msk                                </span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6117333279671f33e6cb91c69434711e"> 4590</a></span><span class="preprocessor">#define CAN_F3R2_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655169f5704760518f05c635259c7177"> 4591</a></span><span class="preprocessor">#define CAN_F3R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB7_Pos)                     </span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85"> 4592</a></span><span class="preprocessor">#define CAN_F3R2_FB7           CAN_F3R2_FB7_Msk                                </span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga927026c4212e401f403b68ed66b2c1c3"> 4593</a></span><span class="preprocessor">#define CAN_F3R2_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafad82eee295a8a2858712b7a8e78b2a0"> 4594</a></span><span class="preprocessor">#define CAN_F3R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB8_Pos)                     </span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928"> 4595</a></span><span class="preprocessor">#define CAN_F3R2_FB8           CAN_F3R2_FB8_Msk                                </span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931d7f76fa1e6a1a49faaf5338829448"> 4596</a></span><span class="preprocessor">#define CAN_F3R2_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13711889ff55a6b01f7141db5f702c7a"> 4597</a></span><span class="preprocessor">#define CAN_F3R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB9_Pos)                     </span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc"> 4598</a></span><span class="preprocessor">#define CAN_F3R2_FB9           CAN_F3R2_FB9_Msk                                </span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c8ef622ab70278942e2dff25afb0ed6"> 4599</a></span><span class="preprocessor">#define CAN_F3R2_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdde33568809be7611190d6b1b81012"> 4600</a></span><span class="preprocessor">#define CAN_F3R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB10_Pos)                    </span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14"> 4601</a></span><span class="preprocessor">#define CAN_F3R2_FB10          CAN_F3R2_FB10_Msk                               </span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab55d83e6190c4b159baffae431a1"> 4602</a></span><span class="preprocessor">#define CAN_F3R2_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed31d50f1d71f70a49a880e2c743663"> 4603</a></span><span class="preprocessor">#define CAN_F3R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB11_Pos)                    </span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4"> 4604</a></span><span class="preprocessor">#define CAN_F3R2_FB11          CAN_F3R2_FB11_Msk                               </span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae836a910f4fa7d303000f82a1eef47ab"> 4605</a></span><span class="preprocessor">#define CAN_F3R2_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fcb0196d04b5e606b1c4a2287a3f36"> 4606</a></span><span class="preprocessor">#define CAN_F3R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB12_Pos)                    </span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c"> 4607</a></span><span class="preprocessor">#define CAN_F3R2_FB12          CAN_F3R2_FB12_Msk                               </span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8a1b5f346de27041c6dcf3d30239664"> 4608</a></span><span class="preprocessor">#define CAN_F3R2_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7c0fc4c6e615f3274c846c5f63319bb"> 4609</a></span><span class="preprocessor">#define CAN_F3R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB13_Pos)                    </span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682"> 4610</a></span><span class="preprocessor">#define CAN_F3R2_FB13          CAN_F3R2_FB13_Msk                               </span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a4239e4164239d1ec1f6fa7e378f245"> 4611</a></span><span class="preprocessor">#define CAN_F3R2_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7318a2aa45622bb3ff2067b295c89839"> 4612</a></span><span class="preprocessor">#define CAN_F3R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB14_Pos)                    </span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8"> 4613</a></span><span class="preprocessor">#define CAN_F3R2_FB14          CAN_F3R2_FB14_Msk                               </span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0abb9b1be5c5538b70b95c29f5f8feb0"> 4614</a></span><span class="preprocessor">#define CAN_F3R2_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf5ab40d21a35f3bd2330139043b4c6"> 4615</a></span><span class="preprocessor">#define CAN_F3R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB15_Pos)                    </span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd"> 4616</a></span><span class="preprocessor">#define CAN_F3R2_FB15          CAN_F3R2_FB15_Msk                               </span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ee39cb4edc55608b96077047dc790a"> 4617</a></span><span class="preprocessor">#define CAN_F3R2_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae505ba19e3d139a3e51aa661927c2f79"> 4618</a></span><span class="preprocessor">#define CAN_F3R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB16_Pos)                    </span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366"> 4619</a></span><span class="preprocessor">#define CAN_F3R2_FB16          CAN_F3R2_FB16_Msk                               </span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe35a463b0df8233fd2c252d9e476671"> 4620</a></span><span class="preprocessor">#define CAN_F3R2_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45fcd762f60b60e56fe4bd937ac7950b"> 4621</a></span><span class="preprocessor">#define CAN_F3R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB17_Pos)                    </span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e"> 4622</a></span><span class="preprocessor">#define CAN_F3R2_FB17          CAN_F3R2_FB17_Msk                               </span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa713ee3afe34a389483703fe9f8246da"> 4623</a></span><span class="preprocessor">#define CAN_F3R2_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347cadef74e15229097c45f255cdeb8e"> 4624</a></span><span class="preprocessor">#define CAN_F3R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB18_Pos)                    </span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6"> 4625</a></span><span class="preprocessor">#define CAN_F3R2_FB18          CAN_F3R2_FB18_Msk                               </span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79eb2b7440516e0a76367dc2fa83bad5"> 4626</a></span><span class="preprocessor">#define CAN_F3R2_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31404c72668cd4b409b16a1335a73dae"> 4627</a></span><span class="preprocessor">#define CAN_F3R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB19_Pos)                    </span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776"> 4628</a></span><span class="preprocessor">#define CAN_F3R2_FB19          CAN_F3R2_FB19_Msk                               </span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga464afddcd2bbd06df0bb2ee572a9cfd4"> 4629</a></span><span class="preprocessor">#define CAN_F3R2_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd69af5b3822a2a480bb9041a8011074"> 4630</a></span><span class="preprocessor">#define CAN_F3R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB20_Pos)                    </span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618"> 4631</a></span><span class="preprocessor">#define CAN_F3R2_FB20          CAN_F3R2_FB20_Msk                               </span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8770034c4717ac38141892bd84b23079"> 4632</a></span><span class="preprocessor">#define CAN_F3R2_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102b108170e7865f895d7ca6c40f12e"> 4633</a></span><span class="preprocessor">#define CAN_F3R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB21_Pos)                    </span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de"> 4634</a></span><span class="preprocessor">#define CAN_F3R2_FB21          CAN_F3R2_FB21_Msk                               </span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga033a69b00a00cef04f5526c727bad275"> 4635</a></span><span class="preprocessor">#define CAN_F3R2_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a42411bd3d2c7a7dc3e41bd40777ae"> 4636</a></span><span class="preprocessor">#define CAN_F3R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB22_Pos)                    </span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b"> 4637</a></span><span class="preprocessor">#define CAN_F3R2_FB22          CAN_F3R2_FB22_Msk                               </span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03beb9a7aeb8179ceed1d97083e28bbd"> 4638</a></span><span class="preprocessor">#define CAN_F3R2_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5cae3507194258095f48d348f1307b0"> 4639</a></span><span class="preprocessor">#define CAN_F3R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB23_Pos)                    </span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40"> 4640</a></span><span class="preprocessor">#define CAN_F3R2_FB23          CAN_F3R2_FB23_Msk                               </span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7099835a0d2250cc0cbd274f7f4390ff"> 4641</a></span><span class="preprocessor">#define CAN_F3R2_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9218c367ef6f00e60b093f3f23a7a0b9"> 4642</a></span><span class="preprocessor">#define CAN_F3R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB24_Pos)                    </span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe"> 4643</a></span><span class="preprocessor">#define CAN_F3R2_FB24          CAN_F3R2_FB24_Msk                               </span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02382c65073c2552fc97fae6cf64b23"> 4644</a></span><span class="preprocessor">#define CAN_F3R2_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f46cde0b8517ab5b9625a614ea3d922"> 4645</a></span><span class="preprocessor">#define CAN_F3R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB25_Pos)                    </span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28"> 4646</a></span><span class="preprocessor">#define CAN_F3R2_FB25          CAN_F3R2_FB25_Msk                               </span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cce1ce749c1341320ab27c5ccaf9c7"> 4647</a></span><span class="preprocessor">#define CAN_F3R2_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab13acbfad9a6174945e4b814d2b3e5a8"> 4648</a></span><span class="preprocessor">#define CAN_F3R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB26_Pos)                    </span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727"> 4649</a></span><span class="preprocessor">#define CAN_F3R2_FB26          CAN_F3R2_FB26_Msk                               </span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bda0fbf28a49b2b7513f6d6810d9979"> 4650</a></span><span class="preprocessor">#define CAN_F3R2_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb6f5115c365c1103bfb0c2e447de450"> 4651</a></span><span class="preprocessor">#define CAN_F3R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB27_Pos)                    </span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543"> 4652</a></span><span class="preprocessor">#define CAN_F3R2_FB27          CAN_F3R2_FB27_Msk                               </span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77eba2b30abdf4a2a9b5ecb3f8616519"> 4653</a></span><span class="preprocessor">#define CAN_F3R2_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga969752803fe126111b3cd5149859c94e"> 4654</a></span><span class="preprocessor">#define CAN_F3R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB28_Pos)                    </span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25"> 4655</a></span><span class="preprocessor">#define CAN_F3R2_FB28          CAN_F3R2_FB28_Msk                               </span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59cecf28681a17397c201f6ee9dc450f"> 4656</a></span><span class="preprocessor">#define CAN_F3R2_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83e06415202aa98552793b9fa28ee9a7"> 4657</a></span><span class="preprocessor">#define CAN_F3R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB29_Pos)                    </span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500"> 4658</a></span><span class="preprocessor">#define CAN_F3R2_FB29          CAN_F3R2_FB29_Msk                               </span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0238173e08b65c4ddffb5f300616bbd5"> 4659</a></span><span class="preprocessor">#define CAN_F3R2_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367133e3ee7501aef9513944565cea6f"> 4660</a></span><span class="preprocessor">#define CAN_F3R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB30_Pos)                    </span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e"> 4661</a></span><span class="preprocessor">#define CAN_F3R2_FB30          CAN_F3R2_FB30_Msk                               </span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacda1d6cbc1ba76b6fbf6b69d5b805969"> 4662</a></span><span class="preprocessor">#define CAN_F3R2_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga994e84701ba2b7c21cdc7392a46e9d80"> 4663</a></span><span class="preprocessor">#define CAN_F3R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB31_Pos)                    </span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6"> 4664</a></span><span class="preprocessor">#define CAN_F3R2_FB31          CAN_F3R2_FB31_Msk                               </span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"> 4666</span><span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1419ddd39b1b989b7bd57df584d40e93"> 4667</a></span><span class="preprocessor">#define CAN_F4R2_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9048515e8f37041f6aff9999aff569"> 4668</a></span><span class="preprocessor">#define CAN_F4R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB0_Pos)                     </span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0"> 4669</a></span><span class="preprocessor">#define CAN_F4R2_FB0           CAN_F4R2_FB0_Msk                                </span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960af74ce166416ac55bc7c945adaec8"> 4670</a></span><span class="preprocessor">#define CAN_F4R2_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b07509549c3a1b2559040dd01c9a0e"> 4671</a></span><span class="preprocessor">#define CAN_F4R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB1_Pos)                     </span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1"> 4672</a></span><span class="preprocessor">#define CAN_F4R2_FB1           CAN_F4R2_FB1_Msk                                </span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b9fe6bf1b80f4cc053b9e9f8bddb224"> 4673</a></span><span class="preprocessor">#define CAN_F4R2_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f84ea90801ae445733a36c8f10ec608"> 4674</a></span><span class="preprocessor">#define CAN_F4R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB2_Pos)                     </span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8"> 4675</a></span><span class="preprocessor">#define CAN_F4R2_FB2           CAN_F4R2_FB2_Msk                                </span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bfbead828bc1a65eee77e210a82107"> 4676</a></span><span class="preprocessor">#define CAN_F4R2_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4fe680c0484c7757d15d939a50e8b1"> 4677</a></span><span class="preprocessor">#define CAN_F4R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB3_Pos)                     </span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83"> 4678</a></span><span class="preprocessor">#define CAN_F4R2_FB3           CAN_F4R2_FB3_Msk                                </span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bb4ceedefb72e55d9b84543e1e7996"> 4679</a></span><span class="preprocessor">#define CAN_F4R2_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91056080450f8e5f68b3120ed7b609fb"> 4680</a></span><span class="preprocessor">#define CAN_F4R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB4_Pos)                     </span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25"> 4681</a></span><span class="preprocessor">#define CAN_F4R2_FB4           CAN_F4R2_FB4_Msk                                </span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74b468294e8df41868bf3c06bdf481bd"> 4682</a></span><span class="preprocessor">#define CAN_F4R2_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96484b04cb3e058e3f70b722713990dc"> 4683</a></span><span class="preprocessor">#define CAN_F4R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB5_Pos)                     </span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13"> 4684</a></span><span class="preprocessor">#define CAN_F4R2_FB5           CAN_F4R2_FB5_Msk                                </span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad305c1f3555c0dc3ccdf8da5bc775504"> 4685</a></span><span class="preprocessor">#define CAN_F4R2_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde7359de773b8b427dddca91f99a3c2"> 4686</a></span><span class="preprocessor">#define CAN_F4R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB6_Pos)                     </span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57"> 4687</a></span><span class="preprocessor">#define CAN_F4R2_FB6           CAN_F4R2_FB6_Msk                                </span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a2c4a85e2ced48f8e8c14e28e8a527"> 4688</a></span><span class="preprocessor">#define CAN_F4R2_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87bfab19292dba8c2e7c6f6d366f1490"> 4689</a></span><span class="preprocessor">#define CAN_F4R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB7_Pos)                     </span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca"> 4690</a></span><span class="preprocessor">#define CAN_F4R2_FB7           CAN_F4R2_FB7_Msk                                </span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e0dd86f16cceefbb63044d48a7f4ae"> 4691</a></span><span class="preprocessor">#define CAN_F4R2_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82667269e283535191eb3439f4ad6a2"> 4692</a></span><span class="preprocessor">#define CAN_F4R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB8_Pos)                     </span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450"> 4693</a></span><span class="preprocessor">#define CAN_F4R2_FB8           CAN_F4R2_FB8_Msk                                </span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6bc30c3c453102c6ff321a9b74ff94"> 4694</a></span><span class="preprocessor">#define CAN_F4R2_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae060ee50f1193b9e8a2b2ad84789eed7"> 4695</a></span><span class="preprocessor">#define CAN_F4R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB9_Pos)                     </span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf"> 4696</a></span><span class="preprocessor">#define CAN_F4R2_FB9           CAN_F4R2_FB9_Msk                                </span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30c085eaa270c21b83fb471ae334e59f"> 4697</a></span><span class="preprocessor">#define CAN_F4R2_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152ad433d216935b86e5014dd69626e"> 4698</a></span><span class="preprocessor">#define CAN_F4R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB10_Pos)                    </span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8"> 4699</a></span><span class="preprocessor">#define CAN_F4R2_FB10          CAN_F4R2_FB10_Msk                               </span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a4b0466c13c7c8259301cd2f23cc8de"> 4700</a></span><span class="preprocessor">#define CAN_F4R2_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc14b1315fea6d9b3948d9f00f07de7"> 4701</a></span><span class="preprocessor">#define CAN_F4R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB11_Pos)                    </span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed"> 4702</a></span><span class="preprocessor">#define CAN_F4R2_FB11          CAN_F4R2_FB11_Msk                               </span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e89e50734d1ff90c8246f14bcb4d83a"> 4703</a></span><span class="preprocessor">#define CAN_F4R2_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d1eae74bfd099a0512f44a4bd928c9"> 4704</a></span><span class="preprocessor">#define CAN_F4R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB12_Pos)                    </span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8"> 4705</a></span><span class="preprocessor">#define CAN_F4R2_FB12          CAN_F4R2_FB12_Msk                               </span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7394fbd307de3a0701d41b984658940"> 4706</a></span><span class="preprocessor">#define CAN_F4R2_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9d3c7bbf0cf276350b00a04b43c37"> 4707</a></span><span class="preprocessor">#define CAN_F4R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB13_Pos)                    </span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4"> 4708</a></span><span class="preprocessor">#define CAN_F4R2_FB13          CAN_F4R2_FB13_Msk                               </span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedcf4b945f92674309ef9535166dc473"> 4709</a></span><span class="preprocessor">#define CAN_F4R2_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31079d3271fc34363eed112cb9a3ed23"> 4710</a></span><span class="preprocessor">#define CAN_F4R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB14_Pos)                    </span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f"> 4711</a></span><span class="preprocessor">#define CAN_F4R2_FB14          CAN_F4R2_FB14_Msk                               </span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc517c539daa4ed10cd59739b5eac588"> 4712</a></span><span class="preprocessor">#define CAN_F4R2_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd57e61b87f3e1e9632ad2075732fa5a"> 4713</a></span><span class="preprocessor">#define CAN_F4R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB15_Pos)                    </span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d"> 4714</a></span><span class="preprocessor">#define CAN_F4R2_FB15          CAN_F4R2_FB15_Msk                               </span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f7127ca82dc78b93a37e7cf80a5ceb8"> 4715</a></span><span class="preprocessor">#define CAN_F4R2_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac24f6b4c83f05dfbd05e15c128ad6fbf"> 4716</a></span><span class="preprocessor">#define CAN_F4R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB16_Pos)                    </span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922"> 4717</a></span><span class="preprocessor">#define CAN_F4R2_FB16          CAN_F4R2_FB16_Msk                               </span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0189abc764580a8777fff47521d38303"> 4718</a></span><span class="preprocessor">#define CAN_F4R2_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973be88ab5b27952acbdb24e0b817d78"> 4719</a></span><span class="preprocessor">#define CAN_F4R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB17_Pos)                    </span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257"> 4720</a></span><span class="preprocessor">#define CAN_F4R2_FB17          CAN_F4R2_FB17_Msk                               </span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6a2d9360b2d898f9f52098f68ea290"> 4721</a></span><span class="preprocessor">#define CAN_F4R2_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85749ab4396b250aac41526571cecf3"> 4722</a></span><span class="preprocessor">#define CAN_F4R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB18_Pos)                    </span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007"> 4723</a></span><span class="preprocessor">#define CAN_F4R2_FB18          CAN_F4R2_FB18_Msk                               </span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610320557b86dc3210d49af3a2ff476b"> 4724</a></span><span class="preprocessor">#define CAN_F4R2_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74002038e0de0bebc00117c89343be6"> 4725</a></span><span class="preprocessor">#define CAN_F4R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB19_Pos)                    </span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b"> 4726</a></span><span class="preprocessor">#define CAN_F4R2_FB19          CAN_F4R2_FB19_Msk                               </span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338e34091813fe910437c7f4b07f4a15"> 4727</a></span><span class="preprocessor">#define CAN_F4R2_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga814015c75ef6ae829af165ba84aa7692"> 4728</a></span><span class="preprocessor">#define CAN_F4R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB20_Pos)                    </span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b"> 4729</a></span><span class="preprocessor">#define CAN_F4R2_FB20          CAN_F4R2_FB20_Msk                               </span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b436d0a50503f95b84d596659fb1a4"> 4730</a></span><span class="preprocessor">#define CAN_F4R2_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7d83298755e6833a20617ab15f8712d"> 4731</a></span><span class="preprocessor">#define CAN_F4R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB21_Pos)                    </span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4"> 4732</a></span><span class="preprocessor">#define CAN_F4R2_FB21          CAN_F4R2_FB21_Msk                               </span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2906d67400ef4a87ffb17a1f26d6ae7b"> 4733</a></span><span class="preprocessor">#define CAN_F4R2_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac94ecf7d43f6a018320c3d25bc9b46c2"> 4734</a></span><span class="preprocessor">#define CAN_F4R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB22_Pos)                    </span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073"> 4735</a></span><span class="preprocessor">#define CAN_F4R2_FB22          CAN_F4R2_FB22_Msk                               </span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3b071adef809e00edf9cb9d891d6d44"> 4736</a></span><span class="preprocessor">#define CAN_F4R2_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55e657b91bf8789bccd4f52b8f865b2d"> 4737</a></span><span class="preprocessor">#define CAN_F4R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB23_Pos)                    </span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19"> 4738</a></span><span class="preprocessor">#define CAN_F4R2_FB23          CAN_F4R2_FB23_Msk                               </span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da4e3d58f6f15b8c756e0bb38be4cc4"> 4739</a></span><span class="preprocessor">#define CAN_F4R2_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1696522c0eecd85f864be345e40a29ea"> 4740</a></span><span class="preprocessor">#define CAN_F4R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB24_Pos)                    </span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf"> 4741</a></span><span class="preprocessor">#define CAN_F4R2_FB24          CAN_F4R2_FB24_Msk                               </span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7d61b349c5bca004c6af7eaaee0a05"> 4742</a></span><span class="preprocessor">#define CAN_F4R2_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92bfc25c457c753a6e6635781a348471"> 4743</a></span><span class="preprocessor">#define CAN_F4R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB25_Pos)                    </span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98"> 4744</a></span><span class="preprocessor">#define CAN_F4R2_FB25          CAN_F4R2_FB25_Msk                               </span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad5b4c8debdf28b0c25c49b678ea058"> 4745</a></span><span class="preprocessor">#define CAN_F4R2_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b9b82299251b22f45b8ead71dc2675"> 4746</a></span><span class="preprocessor">#define CAN_F4R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB26_Pos)                    </span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee"> 4747</a></span><span class="preprocessor">#define CAN_F4R2_FB26          CAN_F4R2_FB26_Msk                               </span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaf248d9dc1f65a0536fa18819437aea"> 4748</a></span><span class="preprocessor">#define CAN_F4R2_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9295be11108120ae840e8c0f12f0ed5"> 4749</a></span><span class="preprocessor">#define CAN_F4R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB27_Pos)                    </span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774"> 4750</a></span><span class="preprocessor">#define CAN_F4R2_FB27          CAN_F4R2_FB27_Msk                               </span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga380250b4976a40ee70fbe9f86f566de1"> 4751</a></span><span class="preprocessor">#define CAN_F4R2_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d7545d55253cd33e9bc8a186692071"> 4752</a></span><span class="preprocessor">#define CAN_F4R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB28_Pos)                    </span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941"> 4753</a></span><span class="preprocessor">#define CAN_F4R2_FB28          CAN_F4R2_FB28_Msk                               </span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98aa4a050c05406a714f4046fc7e7461"> 4754</a></span><span class="preprocessor">#define CAN_F4R2_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db3158da58bb55ec0b8e038214bf57c"> 4755</a></span><span class="preprocessor">#define CAN_F4R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB29_Pos)                    </span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23"> 4756</a></span><span class="preprocessor">#define CAN_F4R2_FB29          CAN_F4R2_FB29_Msk                               </span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c597a7985c16b24ef4cca5c0a14e60b"> 4757</a></span><span class="preprocessor">#define CAN_F4R2_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172377c09e98ed68359ffe7bb49f556c"> 4758</a></span><span class="preprocessor">#define CAN_F4R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB30_Pos)                    </span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4"> 4759</a></span><span class="preprocessor">#define CAN_F4R2_FB30          CAN_F4R2_FB30_Msk                               </span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43fc86c148a9c62cf94e0c4b1827b4ad"> 4760</a></span><span class="preprocessor">#define CAN_F4R2_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a9da9f03b531cb1019a2a401e9177d6"> 4761</a></span><span class="preprocessor">#define CAN_F4R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB31_Pos)                    </span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9"> 4762</a></span><span class="preprocessor">#define CAN_F4R2_FB31          CAN_F4R2_FB31_Msk                               </span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span><span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31ac96e599e5acbc734ad3ae742ba942"> 4765</a></span><span class="preprocessor">#define CAN_F5R2_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01f1756425341377c80a011da4cfcb1"> 4766</a></span><span class="preprocessor">#define CAN_F5R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB0_Pos)                     </span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09"> 4767</a></span><span class="preprocessor">#define CAN_F5R2_FB0           CAN_F5R2_FB0_Msk                                </span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76834e934a1e6431cc7d604747050e1"> 4768</a></span><span class="preprocessor">#define CAN_F5R2_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa669537bb8f8adf60f0d40d76f5d9fb9"> 4769</a></span><span class="preprocessor">#define CAN_F5R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB1_Pos)                     </span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5"> 4770</a></span><span class="preprocessor">#define CAN_F5R2_FB1           CAN_F5R2_FB1_Msk                                </span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8245d1c94d1b1b37f88fbb8361d0995"> 4771</a></span><span class="preprocessor">#define CAN_F5R2_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa81eadbcd56cc52d9c0b7435ba5b40e9"> 4772</a></span><span class="preprocessor">#define CAN_F5R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB2_Pos)                     </span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e"> 4773</a></span><span class="preprocessor">#define CAN_F5R2_FB2           CAN_F5R2_FB2_Msk                                </span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53e88ec5a445a1a06d1106bb8d306ef6"> 4774</a></span><span class="preprocessor">#define CAN_F5R2_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4271ce693ee149054334055f32083514"> 4775</a></span><span class="preprocessor">#define CAN_F5R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB3_Pos)                     </span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2"> 4776</a></span><span class="preprocessor">#define CAN_F5R2_FB3           CAN_F5R2_FB3_Msk                                </span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4516eaeaa55e303db71ed3ae9babff88"> 4777</a></span><span class="preprocessor">#define CAN_F5R2_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dd49575e4657b373fd5cdc67067e0d"> 4778</a></span><span class="preprocessor">#define CAN_F5R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB4_Pos)                     </span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372"> 4779</a></span><span class="preprocessor">#define CAN_F5R2_FB4           CAN_F5R2_FB4_Msk                                </span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4cd2ba17430db1908a126f95f8b3811"> 4780</a></span><span class="preprocessor">#define CAN_F5R2_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14329fcf8b7c680e02b7967e8cb98ea"> 4781</a></span><span class="preprocessor">#define CAN_F5R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB5_Pos)                     </span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe"> 4782</a></span><span class="preprocessor">#define CAN_F5R2_FB5           CAN_F5R2_FB5_Msk                                </span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c07be713f85a6784c934880b47fac6"> 4783</a></span><span class="preprocessor">#define CAN_F5R2_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119d967c2b9dff5291f892ed55650722"> 4784</a></span><span class="preprocessor">#define CAN_F5R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB6_Pos)                     </span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58"> 4785</a></span><span class="preprocessor">#define CAN_F5R2_FB6           CAN_F5R2_FB6_Msk                                </span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0853bd11144bb38e99488b1bb31899a"> 4786</a></span><span class="preprocessor">#define CAN_F5R2_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72af802de3283727835678b4d783b7e"> 4787</a></span><span class="preprocessor">#define CAN_F5R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB7_Pos)                     </span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2"> 4788</a></span><span class="preprocessor">#define CAN_F5R2_FB7           CAN_F5R2_FB7_Msk                                </span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafef8fdd804993ad8b9cbce7223f888c8"> 4789</a></span><span class="preprocessor">#define CAN_F5R2_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa770d4e9ecd17918854fc97a3d96bdfd"> 4790</a></span><span class="preprocessor">#define CAN_F5R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB8_Pos)                     </span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a"> 4791</a></span><span class="preprocessor">#define CAN_F5R2_FB8           CAN_F5R2_FB8_Msk                                </span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eed4d57ced26b73f1b76bdfbabfe980"> 4792</a></span><span class="preprocessor">#define CAN_F5R2_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d4e4451476d46716de06cef008beb1"> 4793</a></span><span class="preprocessor">#define CAN_F5R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB9_Pos)                     </span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5"> 4794</a></span><span class="preprocessor">#define CAN_F5R2_FB9           CAN_F5R2_FB9_Msk                                </span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3f52dc2809f93b4bc777b1ef062556"> 4795</a></span><span class="preprocessor">#define CAN_F5R2_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860f7fadc560b00fe1878226c9a847be"> 4796</a></span><span class="preprocessor">#define CAN_F5R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB10_Pos)                    </span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891"> 4797</a></span><span class="preprocessor">#define CAN_F5R2_FB10          CAN_F5R2_FB10_Msk                               </span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998e4248e08394cf031b6d25a909a654"> 4798</a></span><span class="preprocessor">#define CAN_F5R2_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3cf1650e026cc5bb83c111dc8e9ce5e"> 4799</a></span><span class="preprocessor">#define CAN_F5R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB11_Pos)                    </span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d"> 4800</a></span><span class="preprocessor">#define CAN_F5R2_FB11          CAN_F5R2_FB11_Msk                               </span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf1445ca1ebcf7eed420cf412e07f05"> 4801</a></span><span class="preprocessor">#define CAN_F5R2_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed02925c42bc722b25c350bc00ec815f"> 4802</a></span><span class="preprocessor">#define CAN_F5R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB12_Pos)                    </span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe"> 4803</a></span><span class="preprocessor">#define CAN_F5R2_FB12          CAN_F5R2_FB12_Msk                               </span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ab623333a37c66175f1b9b239cce27"> 4804</a></span><span class="preprocessor">#define CAN_F5R2_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6a2dbe8f45f7a844a2dd0dcf07786d6"> 4805</a></span><span class="preprocessor">#define CAN_F5R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB13_Pos)                    </span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7"> 4806</a></span><span class="preprocessor">#define CAN_F5R2_FB13          CAN_F5R2_FB13_Msk                               </span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga019a3a59115f5994ef92a14ea8373bef"> 4807</a></span><span class="preprocessor">#define CAN_F5R2_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d471b7cf1edcabeba6eb8af6a2ca83"> 4808</a></span><span class="preprocessor">#define CAN_F5R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB14_Pos)                    </span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed"> 4809</a></span><span class="preprocessor">#define CAN_F5R2_FB14          CAN_F5R2_FB14_Msk                               </span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dac6309c6bf54e66e6fdae4771190ad"> 4810</a></span><span class="preprocessor">#define CAN_F5R2_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dde50a6686b9be1d26d3d855e85f7c"> 4811</a></span><span class="preprocessor">#define CAN_F5R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB15_Pos)                    </span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743"> 4812</a></span><span class="preprocessor">#define CAN_F5R2_FB15          CAN_F5R2_FB15_Msk                               </span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6cb58d414c1819c65d080328db8044"> 4813</a></span><span class="preprocessor">#define CAN_F5R2_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ee326307cb31cf3cc82c36765a14f5f"> 4814</a></span><span class="preprocessor">#define CAN_F5R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB16_Pos)                    </span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7"> 4815</a></span><span class="preprocessor">#define CAN_F5R2_FB16          CAN_F5R2_FB16_Msk                               </span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c8011137b67c4ad3a51b1139a3e0ed"> 4816</a></span><span class="preprocessor">#define CAN_F5R2_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4d64f35fb861a436083a675a4d55087"> 4817</a></span><span class="preprocessor">#define CAN_F5R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB17_Pos)                    </span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717"> 4818</a></span><span class="preprocessor">#define CAN_F5R2_FB17          CAN_F5R2_FB17_Msk                               </span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96dcca6b4fa2e2cf12ffe3af72a1b679"> 4819</a></span><span class="preprocessor">#define CAN_F5R2_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae05e7364c82e1f610e927785ec039d6a"> 4820</a></span><span class="preprocessor">#define CAN_F5R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB18_Pos)                    </span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b"> 4821</a></span><span class="preprocessor">#define CAN_F5R2_FB18          CAN_F5R2_FB18_Msk                               </span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60046c4ebf351deeaf74223758d53675"> 4822</a></span><span class="preprocessor">#define CAN_F5R2_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac707fb2bec18e9152234fc5c58b5cbc9"> 4823</a></span><span class="preprocessor">#define CAN_F5R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB19_Pos)                    </span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e"> 4824</a></span><span class="preprocessor">#define CAN_F5R2_FB19          CAN_F5R2_FB19_Msk                               </span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3ae858c989b3736de3373c42fac5775"> 4825</a></span><span class="preprocessor">#define CAN_F5R2_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543013c958dcfd0719772fcea3ec7442"> 4826</a></span><span class="preprocessor">#define CAN_F5R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB20_Pos)                    </span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053"> 4827</a></span><span class="preprocessor">#define CAN_F5R2_FB20          CAN_F5R2_FB20_Msk                               </span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb635f8a3ff310a99ae6ef459d681ac6"> 4828</a></span><span class="preprocessor">#define CAN_F5R2_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab64136662c15ae221d5a0c1a5dd54b08"> 4829</a></span><span class="preprocessor">#define CAN_F5R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB21_Pos)                    </span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015"> 4830</a></span><span class="preprocessor">#define CAN_F5R2_FB21          CAN_F5R2_FB21_Msk                               </span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684958cea52e6120dcdc40a55c1442e2"> 4831</a></span><span class="preprocessor">#define CAN_F5R2_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b1a77cc46c59213948b974f622090d"> 4832</a></span><span class="preprocessor">#define CAN_F5R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB22_Pos)                    </span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42"> 4833</a></span><span class="preprocessor">#define CAN_F5R2_FB22          CAN_F5R2_FB22_Msk                               </span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8ecdc64db223884f8a2a539045a52a2"> 4834</a></span><span class="preprocessor">#define CAN_F5R2_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99c053ca550685ca82a4068cb35dcf1e"> 4835</a></span><span class="preprocessor">#define CAN_F5R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB23_Pos)                    </span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83"> 4836</a></span><span class="preprocessor">#define CAN_F5R2_FB23          CAN_F5R2_FB23_Msk                               </span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98edeba8a885855d8ab39e4da3b2a23"> 4837</a></span><span class="preprocessor">#define CAN_F5R2_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a78f8f2aa15cad8513b89355533e9c"> 4838</a></span><span class="preprocessor">#define CAN_F5R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB24_Pos)                    </span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52"> 4839</a></span><span class="preprocessor">#define CAN_F5R2_FB24          CAN_F5R2_FB24_Msk                               </span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a4842fb46f7a105bbd49413c6eee911"> 4840</a></span><span class="preprocessor">#define CAN_F5R2_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008957461f388566b56639ecbc17cebb"> 4841</a></span><span class="preprocessor">#define CAN_F5R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB25_Pos)                    </span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354"> 4842</a></span><span class="preprocessor">#define CAN_F5R2_FB25          CAN_F5R2_FB25_Msk                               </span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7170d32e10c78e3fc54d039496f53506"> 4843</a></span><span class="preprocessor">#define CAN_F5R2_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933f9591f9dd20f70ba06053f261fac2"> 4844</a></span><span class="preprocessor">#define CAN_F5R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB26_Pos)                    </span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b"> 4845</a></span><span class="preprocessor">#define CAN_F5R2_FB26          CAN_F5R2_FB26_Msk                               </span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36212c15d8fb9e6fd90221aa199ce898"> 4846</a></span><span class="preprocessor">#define CAN_F5R2_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9d77aef830c128d7c7582c5b05799b"> 4847</a></span><span class="preprocessor">#define CAN_F5R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB27_Pos)                    </span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1"> 4848</a></span><span class="preprocessor">#define CAN_F5R2_FB27          CAN_F5R2_FB27_Msk                               </span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe87106ef6da9830afb1aa98c5e65823"> 4849</a></span><span class="preprocessor">#define CAN_F5R2_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c9aaa77d535cf3323afecae54f2014"> 4850</a></span><span class="preprocessor">#define CAN_F5R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB28_Pos)                    </span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6"> 4851</a></span><span class="preprocessor">#define CAN_F5R2_FB28          CAN_F5R2_FB28_Msk                               </span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae96aac0fb32c68c6803fa56115592c4d"> 4852</a></span><span class="preprocessor">#define CAN_F5R2_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a0ff1fd4b5ea4e84e5ef7c11553ac6"> 4853</a></span><span class="preprocessor">#define CAN_F5R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB29_Pos)                    </span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb"> 4854</a></span><span class="preprocessor">#define CAN_F5R2_FB29          CAN_F5R2_FB29_Msk                               </span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e488b1f7932407cda7b439bf69df464"> 4855</a></span><span class="preprocessor">#define CAN_F5R2_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d4abd59ef329e2a4cdacd80450b71e"> 4856</a></span><span class="preprocessor">#define CAN_F5R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB30_Pos)                    </span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa"> 4857</a></span><span class="preprocessor">#define CAN_F5R2_FB30          CAN_F5R2_FB30_Msk                               </span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb423f7f26c55460925e1d1a7e5a073d"> 4858</a></span><span class="preprocessor">#define CAN_F5R2_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872287cb1dc75d841a74fef1df7d04c4"> 4859</a></span><span class="preprocessor">#define CAN_F5R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB31_Pos)                    </span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05"> 4860</a></span><span class="preprocessor">#define CAN_F5R2_FB31          CAN_F5R2_FB31_Msk                               </span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span><span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20cc3ea8010fbf026315233056de5b0d"> 4863</a></span><span class="preprocessor">#define CAN_F6R2_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f57610bbf8a5efd029417aae54d4bbb"> 4864</a></span><span class="preprocessor">#define CAN_F6R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB0_Pos)                     </span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2"> 4865</a></span><span class="preprocessor">#define CAN_F6R2_FB0           CAN_F6R2_FB0_Msk                                </span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ea3c021bd5598a314a2dc310b2c242"> 4866</a></span><span class="preprocessor">#define CAN_F6R2_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b30db0682c6a7847de91680b2532808"> 4867</a></span><span class="preprocessor">#define CAN_F6R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB1_Pos)                     </span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d"> 4868</a></span><span class="preprocessor">#define CAN_F6R2_FB1           CAN_F6R2_FB1_Msk                                </span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb418d7998996d8fbbbe6a7f9f81a6d3"> 4869</a></span><span class="preprocessor">#define CAN_F6R2_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa901630470057df2e214f14994a714aa"> 4870</a></span><span class="preprocessor">#define CAN_F6R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB2_Pos)                     </span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9"> 4871</a></span><span class="preprocessor">#define CAN_F6R2_FB2           CAN_F6R2_FB2_Msk                                </span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a70af83c83018fdb987a9121ef6bba7"> 4872</a></span><span class="preprocessor">#define CAN_F6R2_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d1bbfb93db519a92310ca7074289e7"> 4873</a></span><span class="preprocessor">#define CAN_F6R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB3_Pos)                     </span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f"> 4874</a></span><span class="preprocessor">#define CAN_F6R2_FB3           CAN_F6R2_FB3_Msk                                </span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff0bb055714dfce4422592cc05805c2"> 4875</a></span><span class="preprocessor">#define CAN_F6R2_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747c01d82b012765a96bf20ae2d1e614"> 4876</a></span><span class="preprocessor">#define CAN_F6R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB4_Pos)                     </span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1"> 4877</a></span><span class="preprocessor">#define CAN_F6R2_FB4           CAN_F6R2_FB4_Msk                                </span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69724e09645446cfec63ef3720f3424e"> 4878</a></span><span class="preprocessor">#define CAN_F6R2_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731205c17b0265b0aed17e7335d665f1"> 4879</a></span><span class="preprocessor">#define CAN_F6R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB5_Pos)                     </span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593"> 4880</a></span><span class="preprocessor">#define CAN_F6R2_FB5           CAN_F6R2_FB5_Msk                                </span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cee5f9332b40105e0594c546910a2e2"> 4881</a></span><span class="preprocessor">#define CAN_F6R2_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab107baf898c53eca495a0cec40383c4a"> 4882</a></span><span class="preprocessor">#define CAN_F6R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB6_Pos)                     </span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf"> 4883</a></span><span class="preprocessor">#define CAN_F6R2_FB6           CAN_F6R2_FB6_Msk                                </span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ca498cfaea259d91ac4f15692a3bcc"> 4884</a></span><span class="preprocessor">#define CAN_F6R2_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec3cbdfadb57b83f4a10629f5ff93a6"> 4885</a></span><span class="preprocessor">#define CAN_F6R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB7_Pos)                     </span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d"> 4886</a></span><span class="preprocessor">#define CAN_F6R2_FB7           CAN_F6R2_FB7_Msk                                </span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8b7c262d5a1e51c7cd479cf7a47719"> 4887</a></span><span class="preprocessor">#define CAN_F6R2_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb8cf6a22127fde7bbef7da331362fa"> 4888</a></span><span class="preprocessor">#define CAN_F6R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB8_Pos)                     </span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c"> 4889</a></span><span class="preprocessor">#define CAN_F6R2_FB8           CAN_F6R2_FB8_Msk                                </span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2541190f9817b863fcaea7925a9ab152"> 4890</a></span><span class="preprocessor">#define CAN_F6R2_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1625345e2205b59ee47e4522833a023f"> 4891</a></span><span class="preprocessor">#define CAN_F6R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB9_Pos)                     </span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2"> 4892</a></span><span class="preprocessor">#define CAN_F6R2_FB9           CAN_F6R2_FB9_Msk                                </span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681ae7ccefdd04ea0b9fac2b6d8ce2c7"> 4893</a></span><span class="preprocessor">#define CAN_F6R2_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611"> 4894</a></span><span class="preprocessor">#define CAN_F6R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB10_Pos)                    </span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f"> 4895</a></span><span class="preprocessor">#define CAN_F6R2_FB10          CAN_F6R2_FB10_Msk                               </span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a088bdcb4c43b019ccc2916cefc597c"> 4896</a></span><span class="preprocessor">#define CAN_F6R2_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbaa9f91a1fc5474ecf6e149dbd309d"> 4897</a></span><span class="preprocessor">#define CAN_F6R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB11_Pos)                    </span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292"> 4898</a></span><span class="preprocessor">#define CAN_F6R2_FB11          CAN_F6R2_FB11_Msk                               </span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1041051f130d6cccb3b866a899bbd865"> 4899</a></span><span class="preprocessor">#define CAN_F6R2_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7899cda2b27c9f78f33a3050f975a22"> 4900</a></span><span class="preprocessor">#define CAN_F6R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB12_Pos)                    </span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468"> 4901</a></span><span class="preprocessor">#define CAN_F6R2_FB12          CAN_F6R2_FB12_Msk                               </span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408b8462d783790125f047604eb7201"> 4902</a></span><span class="preprocessor">#define CAN_F6R2_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07a6c5c781e5f858d27a824a3228ad6"> 4903</a></span><span class="preprocessor">#define CAN_F6R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB13_Pos)                    </span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339"> 4904</a></span><span class="preprocessor">#define CAN_F6R2_FB13          CAN_F6R2_FB13_Msk                               </span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga116e5b298af1faddc25c9a2be1c0f2bf"> 4905</a></span><span class="preprocessor">#define CAN_F6R2_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5ad2ab34322414451520650bf405b8"> 4906</a></span><span class="preprocessor">#define CAN_F6R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB14_Pos)                    </span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7"> 4907</a></span><span class="preprocessor">#define CAN_F6R2_FB14          CAN_F6R2_FB14_Msk                               </span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac87bd58b70908b22b5fd39b0a62a95a3"> 4908</a></span><span class="preprocessor">#define CAN_F6R2_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8109424b373ae93010f98f0c7ad80e5c"> 4909</a></span><span class="preprocessor">#define CAN_F6R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB15_Pos)                    </span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171"> 4910</a></span><span class="preprocessor">#define CAN_F6R2_FB15          CAN_F6R2_FB15_Msk                               </span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2636cde6a4bc3ba023bc4c0fe5de75b4"> 4911</a></span><span class="preprocessor">#define CAN_F6R2_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a59865040cac5815a6a4099e72e0e4"> 4912</a></span><span class="preprocessor">#define CAN_F6R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB16_Pos)                    </span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d"> 4913</a></span><span class="preprocessor">#define CAN_F6R2_FB16          CAN_F6R2_FB16_Msk                               </span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab93f20ff2225a03f65492b6e5d499ddb"> 4914</a></span><span class="preprocessor">#define CAN_F6R2_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1ca2f91f8ea1af952b18ebd27dc725"> 4915</a></span><span class="preprocessor">#define CAN_F6R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB17_Pos)                    </span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e"> 4916</a></span><span class="preprocessor">#define CAN_F6R2_FB17          CAN_F6R2_FB17_Msk                               </span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362d1f3ea3b3bfb78fc3ccb70b813de0"> 4917</a></span><span class="preprocessor">#define CAN_F6R2_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c4bcd69ad9af4bd97c63269e95278a"> 4918</a></span><span class="preprocessor">#define CAN_F6R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB18_Pos)                    </span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e"> 4919</a></span><span class="preprocessor">#define CAN_F6R2_FB18          CAN_F6R2_FB18_Msk                               </span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a05fd66da3b0a785893d7e4ae4c38ec"> 4920</a></span><span class="preprocessor">#define CAN_F6R2_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b19c8600e4c828eab5759dae7cf2fc5"> 4921</a></span><span class="preprocessor">#define CAN_F6R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB19_Pos)                    </span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39"> 4922</a></span><span class="preprocessor">#define CAN_F6R2_FB19          CAN_F6R2_FB19_Msk                               </span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga126bec7490158480e1c8011828bc900b"> 4923</a></span><span class="preprocessor">#define CAN_F6R2_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e7a0134b94773f327e99d20877707b"> 4924</a></span><span class="preprocessor">#define CAN_F6R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB20_Pos)                    </span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1"> 4925</a></span><span class="preprocessor">#define CAN_F6R2_FB20          CAN_F6R2_FB20_Msk                               </span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga003e56f189cb2d03ceb4d86ebbfb1a96"> 4926</a></span><span class="preprocessor">#define CAN_F6R2_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga049c4c90a51a7370af5575dd2ce43b25"> 4927</a></span><span class="preprocessor">#define CAN_F6R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB21_Pos)                    </span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b"> 4928</a></span><span class="preprocessor">#define CAN_F6R2_FB21          CAN_F6R2_FB21_Msk                               </span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga178f147b77209ef59f0d73059ff40734"> 4929</a></span><span class="preprocessor">#define CAN_F6R2_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70456f1faf630198eb6a6aa9d014465b"> 4930</a></span><span class="preprocessor">#define CAN_F6R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB22_Pos)                    </span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e"> 4931</a></span><span class="preprocessor">#define CAN_F6R2_FB22          CAN_F6R2_FB22_Msk                               </span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga252f65a784a6e484323ecbb340a06540"> 4932</a></span><span class="preprocessor">#define CAN_F6R2_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1523937cea2319fb9c692056b8599861"> 4933</a></span><span class="preprocessor">#define CAN_F6R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB23_Pos)                    </span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4"> 4934</a></span><span class="preprocessor">#define CAN_F6R2_FB23          CAN_F6R2_FB23_Msk                               </span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e75f6bf8e5658bb7539704812be0267"> 4935</a></span><span class="preprocessor">#define CAN_F6R2_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b080d0ae18594e56bc64fa67e298d6d"> 4936</a></span><span class="preprocessor">#define CAN_F6R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB24_Pos)                    </span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e"> 4937</a></span><span class="preprocessor">#define CAN_F6R2_FB24          CAN_F6R2_FB24_Msk                               </span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac10f8f8e4e72fae0d0b8f910c1fe96d9"> 4938</a></span><span class="preprocessor">#define CAN_F6R2_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb8abbda99bc68f0dcfe984ee985bd5d"> 4939</a></span><span class="preprocessor">#define CAN_F6R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB25_Pos)                    </span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421"> 4940</a></span><span class="preprocessor">#define CAN_F6R2_FB25          CAN_F6R2_FB25_Msk                               </span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga266f93b0c8f656140718c98f2c93d0bd"> 4941</a></span><span class="preprocessor">#define CAN_F6R2_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5cf38e7dad669f04679189c848749f3"> 4942</a></span><span class="preprocessor">#define CAN_F6R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB26_Pos)                    </span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9"> 4943</a></span><span class="preprocessor">#define CAN_F6R2_FB26          CAN_F6R2_FB26_Msk                               </span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ef9ca5e08378882d65e1f754e8b197c"> 4944</a></span><span class="preprocessor">#define CAN_F6R2_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607397b46ace68583b5b13f6d6f23cb7"> 4945</a></span><span class="preprocessor">#define CAN_F6R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB27_Pos)                    </span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177"> 4946</a></span><span class="preprocessor">#define CAN_F6R2_FB27          CAN_F6R2_FB27_Msk                               </span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea647666f32db62170873fb233f9eeda"> 4947</a></span><span class="preprocessor">#define CAN_F6R2_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed265f9447716d0d3bc7dad1a295630c"> 4948</a></span><span class="preprocessor">#define CAN_F6R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB28_Pos)                    </span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae"> 4949</a></span><span class="preprocessor">#define CAN_F6R2_FB28          CAN_F6R2_FB28_Msk                               </span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68de26372621969702f54818909e3d45"> 4950</a></span><span class="preprocessor">#define CAN_F6R2_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e13bb0d4c0c6e131e3989c5a5d88b0"> 4951</a></span><span class="preprocessor">#define CAN_F6R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB29_Pos)                    </span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef"> 4952</a></span><span class="preprocessor">#define CAN_F6R2_FB29          CAN_F6R2_FB29_Msk                               </span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e57f1bffaa844b03cdb0743f9b78c2b"> 4953</a></span><span class="preprocessor">#define CAN_F6R2_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef6901cea91b3ea9b40c0d40980f554"> 4954</a></span><span class="preprocessor">#define CAN_F6R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB30_Pos)                    </span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598"> 4955</a></span><span class="preprocessor">#define CAN_F6R2_FB30          CAN_F6R2_FB30_Msk                               </span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245979ba9e0a5c2d545fae929eb99892"> 4956</a></span><span class="preprocessor">#define CAN_F6R2_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf6098323e8ea2d82b3dd9b355977d6b"> 4957</a></span><span class="preprocessor">#define CAN_F6R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB31_Pos)                    </span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df"> 4958</a></span><span class="preprocessor">#define CAN_F6R2_FB31          CAN_F6R2_FB31_Msk                               </span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span><span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f4317b3af8e10a0d4b70433d705208f"> 4961</a></span><span class="preprocessor">#define CAN_F7R2_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7e6ac71d87a53fb60da7f7d7bb4a31c"> 4962</a></span><span class="preprocessor">#define CAN_F7R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB0_Pos)                     </span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1"> 4963</a></span><span class="preprocessor">#define CAN_F7R2_FB0           CAN_F7R2_FB0_Msk                                </span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24c69591a6d5b2f86f6e57027640dd73"> 4964</a></span><span class="preprocessor">#define CAN_F7R2_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac046be844d45ddd93b750c2b3fdeffb5"> 4965</a></span><span class="preprocessor">#define CAN_F7R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB1_Pos)                     </span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439"> 4966</a></span><span class="preprocessor">#define CAN_F7R2_FB1           CAN_F7R2_FB1_Msk                                </span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c5dc8630c3f5d987bdbd9000dbde85"> 4967</a></span><span class="preprocessor">#define CAN_F7R2_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae222910542a55154e8b02affd43c1bb1"> 4968</a></span><span class="preprocessor">#define CAN_F7R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB2_Pos)                     </span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb"> 4969</a></span><span class="preprocessor">#define CAN_F7R2_FB2           CAN_F7R2_FB2_Msk                                </span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86e2b7893638f3661915edb722d2adde"> 4970</a></span><span class="preprocessor">#define CAN_F7R2_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47bc62b248184ab11796b147fd12fa4"> 4971</a></span><span class="preprocessor">#define CAN_F7R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB3_Pos)                     </span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11"> 4972</a></span><span class="preprocessor">#define CAN_F7R2_FB3           CAN_F7R2_FB3_Msk                                </span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8f96b4a3fa62b12e2529a91b67f1f4c"> 4973</a></span><span class="preprocessor">#define CAN_F7R2_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6532dbd923dbc1ae43394d64065b01f9"> 4974</a></span><span class="preprocessor">#define CAN_F7R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB4_Pos)                     </span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5"> 4975</a></span><span class="preprocessor">#define CAN_F7R2_FB4           CAN_F7R2_FB4_Msk                                </span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga996bd937bc577755b88acdaee8493640"> 4976</a></span><span class="preprocessor">#define CAN_F7R2_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791664168f6ee37eea4331bf0f17f878"> 4977</a></span><span class="preprocessor">#define CAN_F7R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB5_Pos)                     </span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2"> 4978</a></span><span class="preprocessor">#define CAN_F7R2_FB5           CAN_F7R2_FB5_Msk                                </span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fcf07c4563ff3e099d9d88926d135d5"> 4979</a></span><span class="preprocessor">#define CAN_F7R2_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f12b37158633c7274a01feacbf342c6"> 4980</a></span><span class="preprocessor">#define CAN_F7R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB6_Pos)                     </span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9"> 4981</a></span><span class="preprocessor">#define CAN_F7R2_FB6           CAN_F7R2_FB6_Msk                                </span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe34ced987191e7acda093c4b726148d"> 4982</a></span><span class="preprocessor">#define CAN_F7R2_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae323bdff49096a4afee6dec3d9d9aebd"> 4983</a></span><span class="preprocessor">#define CAN_F7R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB7_Pos)                     </span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c"> 4984</a></span><span class="preprocessor">#define CAN_F7R2_FB7           CAN_F7R2_FB7_Msk                                </span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c5cd0875fa5ecc52ab306eb47020388"> 4985</a></span><span class="preprocessor">#define CAN_F7R2_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ec8c5b0a88b30a17f9afb284bcc95c1"> 4986</a></span><span class="preprocessor">#define CAN_F7R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB8_Pos)                     </span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac"> 4987</a></span><span class="preprocessor">#define CAN_F7R2_FB8           CAN_F7R2_FB8_Msk                                </span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07c159d533af5bd5d2a6733db52e400"> 4988</a></span><span class="preprocessor">#define CAN_F7R2_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf18ed7d215a3e4a3ebbca297626877c"> 4989</a></span><span class="preprocessor">#define CAN_F7R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB9_Pos)                     </span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc"> 4990</a></span><span class="preprocessor">#define CAN_F7R2_FB9           CAN_F7R2_FB9_Msk                                </span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc252c24c4748c4596a5fbd9bcff7b1"> 4991</a></span><span class="preprocessor">#define CAN_F7R2_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81766a9d745aeadd4ba0a34d3ded18e7"> 4992</a></span><span class="preprocessor">#define CAN_F7R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB10_Pos)                    </span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562"> 4993</a></span><span class="preprocessor">#define CAN_F7R2_FB10          CAN_F7R2_FB10_Msk                               </span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f3c2bf58159e154369752dae336477"> 4994</a></span><span class="preprocessor">#define CAN_F7R2_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33730db505f710ba327f8c6c1f04da4f"> 4995</a></span><span class="preprocessor">#define CAN_F7R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB11_Pos)                    </span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06"> 4996</a></span><span class="preprocessor">#define CAN_F7R2_FB11          CAN_F7R2_FB11_Msk                               </span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f505ec544d393c5f905b294bce4401"> 4997</a></span><span class="preprocessor">#define CAN_F7R2_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c278c9bfd9314c34ac6da260c08403"> 4998</a></span><span class="preprocessor">#define CAN_F7R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB12_Pos)                    </span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc"> 4999</a></span><span class="preprocessor">#define CAN_F7R2_FB12          CAN_F7R2_FB12_Msk                               </span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac30df90b8299022e421c729f7088cf11"> 5000</a></span><span class="preprocessor">#define CAN_F7R2_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fec0160eec943f81f05ad9d48ce9b2"> 5001</a></span><span class="preprocessor">#define CAN_F7R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB13_Pos)                    </span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e"> 5002</a></span><span class="preprocessor">#define CAN_F7R2_FB13          CAN_F7R2_FB13_Msk                               </span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8eb41c28b8059b9d0f25f05341cff65"> 5003</a></span><span class="preprocessor">#define CAN_F7R2_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906faed52246a867bbe9675b588c2fe0"> 5004</a></span><span class="preprocessor">#define CAN_F7R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB14_Pos)                    </span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e"> 5005</a></span><span class="preprocessor">#define CAN_F7R2_FB14          CAN_F7R2_FB14_Msk                               </span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66ab5a2d62ff7650618d15f893046efa"> 5006</a></span><span class="preprocessor">#define CAN_F7R2_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf54c82654d230ba010300b9b879f606"> 5007</a></span><span class="preprocessor">#define CAN_F7R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB15_Pos)                    </span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5"> 5008</a></span><span class="preprocessor">#define CAN_F7R2_FB15          CAN_F7R2_FB15_Msk                               </span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b6874b4f61096d8e2f21efddb07831"> 5009</a></span><span class="preprocessor">#define CAN_F7R2_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23ba211219c2ece524f3867e2b1cc4e"> 5010</a></span><span class="preprocessor">#define CAN_F7R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB16_Pos)                    </span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd"> 5011</a></span><span class="preprocessor">#define CAN_F7R2_FB16          CAN_F7R2_FB16_Msk                               </span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9070f003ab14a0a9e619c82acc6d357f"> 5012</a></span><span class="preprocessor">#define CAN_F7R2_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga714ba087c8c662749a5e1db9f82af81d"> 5013</a></span><span class="preprocessor">#define CAN_F7R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB17_Pos)                    </span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c"> 5014</a></span><span class="preprocessor">#define CAN_F7R2_FB17          CAN_F7R2_FB17_Msk                               </span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69277e05f3cfeb8c75d9b008c7db5d37"> 5015</a></span><span class="preprocessor">#define CAN_F7R2_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228a38b1060b3ff498d35aed4e128917"> 5016</a></span><span class="preprocessor">#define CAN_F7R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB18_Pos)                    </span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5"> 5017</a></span><span class="preprocessor">#define CAN_F7R2_FB18          CAN_F7R2_FB18_Msk                               </span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6251821d862bf793711e13753c7ae5a"> 5018</a></span><span class="preprocessor">#define CAN_F7R2_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4893f06f2a927a5e1a38e9faf3edb90"> 5019</a></span><span class="preprocessor">#define CAN_F7R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB19_Pos)                    </span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba"> 5020</a></span><span class="preprocessor">#define CAN_F7R2_FB19          CAN_F7R2_FB19_Msk                               </span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb34c2b052df01aa362473d670d42ed0"> 5021</a></span><span class="preprocessor">#define CAN_F7R2_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9074bda7aca4edf2e11e8125a57cbc5a"> 5022</a></span><span class="preprocessor">#define CAN_F7R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB20_Pos)                    </span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce"> 5023</a></span><span class="preprocessor">#define CAN_F7R2_FB20          CAN_F7R2_FB20_Msk                               </span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d955eb8acf2decac2bd58e6746fd407"> 5024</a></span><span class="preprocessor">#define CAN_F7R2_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8dacdf1e167c8a3f7509e4ddf5757e1"> 5025</a></span><span class="preprocessor">#define CAN_F7R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB21_Pos)                    </span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd"> 5026</a></span><span class="preprocessor">#define CAN_F7R2_FB21          CAN_F7R2_FB21_Msk                               </span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade58525a8af1d2246aea9a8f494dc3a7"> 5027</a></span><span class="preprocessor">#define CAN_F7R2_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad37f85aab2fa384e5d0643b17eae8440"> 5028</a></span><span class="preprocessor">#define CAN_F7R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB22_Pos)                    </span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399"> 5029</a></span><span class="preprocessor">#define CAN_F7R2_FB22          CAN_F7R2_FB22_Msk                               </span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07aee43f61765d654ba4f1a965c3d15"> 5030</a></span><span class="preprocessor">#define CAN_F7R2_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad01aed48c87877406fcd8a0da994b8b6"> 5031</a></span><span class="preprocessor">#define CAN_F7R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB23_Pos)                    </span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417"> 5032</a></span><span class="preprocessor">#define CAN_F7R2_FB23          CAN_F7R2_FB23_Msk                               </span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed455c42e4814928236cee53101a2863"> 5033</a></span><span class="preprocessor">#define CAN_F7R2_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3274b8fc32c7104c1ae6015fe725c63b"> 5034</a></span><span class="preprocessor">#define CAN_F7R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB24_Pos)                    </span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605"> 5035</a></span><span class="preprocessor">#define CAN_F7R2_FB24          CAN_F7R2_FB24_Msk                               </span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebdd728474eecad67ed5816c533f575b"> 5036</a></span><span class="preprocessor">#define CAN_F7R2_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ee9ad1b18fe010798526b61b23773b7"> 5037</a></span><span class="preprocessor">#define CAN_F7R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB25_Pos)                    </span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829"> 5038</a></span><span class="preprocessor">#define CAN_F7R2_FB25          CAN_F7R2_FB25_Msk                               </span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cc77bf1d501625c5e639909e29c118"> 5039</a></span><span class="preprocessor">#define CAN_F7R2_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga649a2979cf8c968b94a82ade9eb7aa77"> 5040</a></span><span class="preprocessor">#define CAN_F7R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB26_Pos)                    </span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae"> 5041</a></span><span class="preprocessor">#define CAN_F7R2_FB26          CAN_F7R2_FB26_Msk                               </span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d61a9597fe302aa59b1bf6944f69aad"> 5042</a></span><span class="preprocessor">#define CAN_F7R2_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005b8dfa3d1f6eb19c33deed337fab12"> 5043</a></span><span class="preprocessor">#define CAN_F7R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB27_Pos)                    </span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91"> 5044</a></span><span class="preprocessor">#define CAN_F7R2_FB27          CAN_F7R2_FB27_Msk                               </span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317154057e36bcfb50408ffa8c106559"> 5045</a></span><span class="preprocessor">#define CAN_F7R2_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa906c94d6d83a7a5c1d8645e814fa3"> 5046</a></span><span class="preprocessor">#define CAN_F7R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB28_Pos)                    </span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb"> 5047</a></span><span class="preprocessor">#define CAN_F7R2_FB28          CAN_F7R2_FB28_Msk                               </span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed2a1e8330f343d50d3ead9b7426715"> 5048</a></span><span class="preprocessor">#define CAN_F7R2_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1f2f87a2de3ef977b9f042559110f7"> 5049</a></span><span class="preprocessor">#define CAN_F7R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB29_Pos)                    </span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37"> 5050</a></span><span class="preprocessor">#define CAN_F7R2_FB29          CAN_F7R2_FB29_Msk                               </span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa60296ad3c0c0597363499038128c431"> 5051</a></span><span class="preprocessor">#define CAN_F7R2_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac67c413d3294aa6762edf76c05352d13"> 5052</a></span><span class="preprocessor">#define CAN_F7R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB30_Pos)                    </span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2"> 5053</a></span><span class="preprocessor">#define CAN_F7R2_FB30          CAN_F7R2_FB30_Msk                               </span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b8852c12eaf0286767bf738087f5774"> 5054</a></span><span class="preprocessor">#define CAN_F7R2_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0df32a1bad3f616506614c53de9a18"> 5055</a></span><span class="preprocessor">#define CAN_F7R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB31_Pos)                    </span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139"> 5056</a></span><span class="preprocessor">#define CAN_F7R2_FB31          CAN_F7R2_FB31_Msk                               </span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span><span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga272fec3946dc588a9c312573c358a162"> 5059</a></span><span class="preprocessor">#define CAN_F8R2_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5424a898996971be642271b0cb305d"> 5060</a></span><span class="preprocessor">#define CAN_F8R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB0_Pos)                     </span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764"> 5061</a></span><span class="preprocessor">#define CAN_F8R2_FB0           CAN_F8R2_FB0_Msk                                </span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5a712e64c1b04b7114f562f2605e87"> 5062</a></span><span class="preprocessor">#define CAN_F8R2_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4bdeb68c24f386e0181eb04937cf109"> 5063</a></span><span class="preprocessor">#define CAN_F8R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB1_Pos)                     </span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953"> 5064</a></span><span class="preprocessor">#define CAN_F8R2_FB1           CAN_F8R2_FB1_Msk                                </span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cead607181f44f52c174e67034ea71"> 5065</a></span><span class="preprocessor">#define CAN_F8R2_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad180babb8dfebb2d725c57d12ee6c434"> 5066</a></span><span class="preprocessor">#define CAN_F8R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB2_Pos)                     </span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2"> 5067</a></span><span class="preprocessor">#define CAN_F8R2_FB2           CAN_F8R2_FB2_Msk                                </span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2a97e11174175e038a5e49de693d81"> 5068</a></span><span class="preprocessor">#define CAN_F8R2_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b411230765103ce07b48d181683a8ff"> 5069</a></span><span class="preprocessor">#define CAN_F8R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB3_Pos)                     </span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420"> 5070</a></span><span class="preprocessor">#define CAN_F8R2_FB3           CAN_F8R2_FB3_Msk                                </span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ad27ee47d20cf06c110a7a921f6bb1"> 5071</a></span><span class="preprocessor">#define CAN_F8R2_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5f223e200cbe85d62785c1c1411780"> 5072</a></span><span class="preprocessor">#define CAN_F8R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB4_Pos)                     </span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316"> 5073</a></span><span class="preprocessor">#define CAN_F8R2_FB4           CAN_F8R2_FB4_Msk                                </span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102d50c9df36acfccfadb2129cc7e933"> 5074</a></span><span class="preprocessor">#define CAN_F8R2_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715b276f569abd0659cef3d6041ca97f"> 5075</a></span><span class="preprocessor">#define CAN_F8R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB5_Pos)                     </span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922"> 5076</a></span><span class="preprocessor">#define CAN_F8R2_FB5           CAN_F8R2_FB5_Msk                                </span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5650f6465760671e23d1ba17e7d1a9fb"> 5077</a></span><span class="preprocessor">#define CAN_F8R2_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc83f8b713c699af6c4a058d97a0212"> 5078</a></span><span class="preprocessor">#define CAN_F8R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB6_Pos)                     </span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383"> 5079</a></span><span class="preprocessor">#define CAN_F8R2_FB6           CAN_F8R2_FB6_Msk                                </span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6913723330621f154c8c69d67fc8eabf"> 5080</a></span><span class="preprocessor">#define CAN_F8R2_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b34be24a3201f24c3c5fb3e4518496a"> 5081</a></span><span class="preprocessor">#define CAN_F8R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB7_Pos)                     </span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c"> 5082</a></span><span class="preprocessor">#define CAN_F8R2_FB7           CAN_F8R2_FB7_Msk                                </span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e6f7d79c9bcd9461cca14ea772df10e"> 5083</a></span><span class="preprocessor">#define CAN_F8R2_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246521830f06fc6e78fa76e3460c0c90"> 5084</a></span><span class="preprocessor">#define CAN_F8R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB8_Pos)                     </span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737"> 5085</a></span><span class="preprocessor">#define CAN_F8R2_FB8           CAN_F8R2_FB8_Msk                                </span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9ccf2f0df421c8136a57c0c60a28bd9"> 5086</a></span><span class="preprocessor">#define CAN_F8R2_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109bccb45d80c850a1753d91810b17e6"> 5087</a></span><span class="preprocessor">#define CAN_F8R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB9_Pos)                     </span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d"> 5088</a></span><span class="preprocessor">#define CAN_F8R2_FB9           CAN_F8R2_FB9_Msk                                </span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9536c00d19421f818bf61a281ca53852"> 5089</a></span><span class="preprocessor">#define CAN_F8R2_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4781d01da4573f59d5bf3d87e3f55c3"> 5090</a></span><span class="preprocessor">#define CAN_F8R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB10_Pos)                    </span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62"> 5091</a></span><span class="preprocessor">#define CAN_F8R2_FB10          CAN_F8R2_FB10_Msk                               </span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c8b3acb216b4a20646195872c91cc3"> 5092</a></span><span class="preprocessor">#define CAN_F8R2_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34eab8d93d53237b1f29ca2989602250"> 5093</a></span><span class="preprocessor">#define CAN_F8R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB11_Pos)                    </span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635"> 5094</a></span><span class="preprocessor">#define CAN_F8R2_FB11          CAN_F8R2_FB11_Msk                               </span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35aa0762c3b9e705075fb629b92f3d52"> 5095</a></span><span class="preprocessor">#define CAN_F8R2_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee44ebdb7cb153d4776813386c72d379"> 5096</a></span><span class="preprocessor">#define CAN_F8R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB12_Pos)                    </span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1"> 5097</a></span><span class="preprocessor">#define CAN_F8R2_FB12          CAN_F8R2_FB12_Msk                               </span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0af605c2d87e6f02f3bfee167a40b818"> 5098</a></span><span class="preprocessor">#define CAN_F8R2_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a533bc42a75cb20b6d2225af3259335"> 5099</a></span><span class="preprocessor">#define CAN_F8R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB13_Pos)                    </span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6"> 5100</a></span><span class="preprocessor">#define CAN_F8R2_FB13          CAN_F8R2_FB13_Msk                               </span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e8448ddc34d6068dad3607d6485056"> 5101</a></span><span class="preprocessor">#define CAN_F8R2_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d8dd791898a26610ad5c99e04c7b85"> 5102</a></span><span class="preprocessor">#define CAN_F8R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB14_Pos)                    </span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3"> 5103</a></span><span class="preprocessor">#define CAN_F8R2_FB14          CAN_F8R2_FB14_Msk                               </span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f802cc15926cffb97f3a6bc7642501d"> 5104</a></span><span class="preprocessor">#define CAN_F8R2_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a10d9b3c535b4c04f30d1976a74003"> 5105</a></span><span class="preprocessor">#define CAN_F8R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB15_Pos)                    </span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1"> 5106</a></span><span class="preprocessor">#define CAN_F8R2_FB15          CAN_F8R2_FB15_Msk                               </span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7064892926519c2643608a52959b7d19"> 5107</a></span><span class="preprocessor">#define CAN_F8R2_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a44278629e098fdeefef5c6e699a21"> 5108</a></span><span class="preprocessor">#define CAN_F8R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB16_Pos)                    </span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214"> 5109</a></span><span class="preprocessor">#define CAN_F8R2_FB16          CAN_F8R2_FB16_Msk                               </span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b91a4fcae3e6ffb8acace86ba3106a"> 5110</a></span><span class="preprocessor">#define CAN_F8R2_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743f3fc9128154a5e10a49378b39dde0"> 5111</a></span><span class="preprocessor">#define CAN_F8R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB17_Pos)                    </span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a"> 5112</a></span><span class="preprocessor">#define CAN_F8R2_FB17          CAN_F8R2_FB17_Msk                               </span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49483e1f9418b80826fb30374977b711"> 5113</a></span><span class="preprocessor">#define CAN_F8R2_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6355102db61d562b19aea995401360f5"> 5114</a></span><span class="preprocessor">#define CAN_F8R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB18_Pos)                    </span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1"> 5115</a></span><span class="preprocessor">#define CAN_F8R2_FB18          CAN_F8R2_FB18_Msk                               </span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0718c73bddee55cbf8c17f5e5393982"> 5116</a></span><span class="preprocessor">#define CAN_F8R2_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd103af2e8859f67477580800625162"> 5117</a></span><span class="preprocessor">#define CAN_F8R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB19_Pos)                    </span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36"> 5118</a></span><span class="preprocessor">#define CAN_F8R2_FB19          CAN_F8R2_FB19_Msk                               </span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8ae876dd909a399bd06bca0e991f9d"> 5119</a></span><span class="preprocessor">#define CAN_F8R2_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32a8af72eea61e6976bb97fdff7fe51"> 5120</a></span><span class="preprocessor">#define CAN_F8R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB20_Pos)                    </span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8"> 5121</a></span><span class="preprocessor">#define CAN_F8R2_FB20          CAN_F8R2_FB20_Msk                               </span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36935ee8104559d55726f7a19ccc510e"> 5122</a></span><span class="preprocessor">#define CAN_F8R2_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47bb6e52fcfdf43778db13faf53a6591"> 5123</a></span><span class="preprocessor">#define CAN_F8R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB21_Pos)                    </span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a"> 5124</a></span><span class="preprocessor">#define CAN_F8R2_FB21          CAN_F8R2_FB21_Msk                               </span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad26f6f6f8960a65ceac0a9ffb52c075"> 5125</a></span><span class="preprocessor">#define CAN_F8R2_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5d496538d2bf3157c80523c0c5fb45"> 5126</a></span><span class="preprocessor">#define CAN_F8R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB22_Pos)                    </span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34"> 5127</a></span><span class="preprocessor">#define CAN_F8R2_FB22          CAN_F8R2_FB22_Msk                               </span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6a23988caae50f093de7fd6ee0442fa"> 5128</a></span><span class="preprocessor">#define CAN_F8R2_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa768932cd5eef5a2ee54bfe8a0ac41ea"> 5129</a></span><span class="preprocessor">#define CAN_F8R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB23_Pos)                    </span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8"> 5130</a></span><span class="preprocessor">#define CAN_F8R2_FB23          CAN_F8R2_FB23_Msk                               </span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3064ef4c61853f56528fb7649e723d4f"> 5131</a></span><span class="preprocessor">#define CAN_F8R2_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0989578ce3e5a1a533853538f3b649ff"> 5132</a></span><span class="preprocessor">#define CAN_F8R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB24_Pos)                    </span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93"> 5133</a></span><span class="preprocessor">#define CAN_F8R2_FB24          CAN_F8R2_FB24_Msk                               </span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a918c2c68e3e3a6ed3208377e7eb11c"> 5134</a></span><span class="preprocessor">#define CAN_F8R2_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a4af539b9ed1e260226c5a2f4c8242"> 5135</a></span><span class="preprocessor">#define CAN_F8R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB25_Pos)                    </span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5"> 5136</a></span><span class="preprocessor">#define CAN_F8R2_FB25          CAN_F8R2_FB25_Msk                               </span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a749b77630a78e7ab323f7f7fcd1930"> 5137</a></span><span class="preprocessor">#define CAN_F8R2_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d064f4e04559c8ceeb38759b0332381"> 5138</a></span><span class="preprocessor">#define CAN_F8R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB26_Pos)                    </span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad"> 5139</a></span><span class="preprocessor">#define CAN_F8R2_FB26          CAN_F8R2_FB26_Msk                               </span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cdc04f6f8ebf42d24d0ea4ad895205e"> 5140</a></span><span class="preprocessor">#define CAN_F8R2_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11bcaf39d0176157117636c373492ded"> 5141</a></span><span class="preprocessor">#define CAN_F8R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB27_Pos)                    </span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab"> 5142</a></span><span class="preprocessor">#define CAN_F8R2_FB27          CAN_F8R2_FB27_Msk                               </span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1387b35a958f97ce27f663dfe35c06"> 5143</a></span><span class="preprocessor">#define CAN_F8R2_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b60416465405bc628ede32f1ca22221"> 5144</a></span><span class="preprocessor">#define CAN_F8R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB28_Pos)                    </span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6"> 5145</a></span><span class="preprocessor">#define CAN_F8R2_FB28          CAN_F8R2_FB28_Msk                               </span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e2428c8fa737c1779f3536d97bff1"> 5146</a></span><span class="preprocessor">#define CAN_F8R2_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62518d43230d7fe0907da3068092020"> 5147</a></span><span class="preprocessor">#define CAN_F8R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB29_Pos)                    </span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf"> 5148</a></span><span class="preprocessor">#define CAN_F8R2_FB29          CAN_F8R2_FB29_Msk                               </span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae383ae7f7183c4fe7ce61ffb0e90b8aa"> 5149</a></span><span class="preprocessor">#define CAN_F8R2_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1cd28b7dd676bb4df664b0f4c886dba"> 5150</a></span><span class="preprocessor">#define CAN_F8R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB30_Pos)                    </span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a"> 5151</a></span><span class="preprocessor">#define CAN_F8R2_FB30          CAN_F8R2_FB30_Msk                               </span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45effc10b4b4f084d64ee099dee2537d"> 5152</a></span><span class="preprocessor">#define CAN_F8R2_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdbb1cd26bdd6c1690ac3b208a27898"> 5153</a></span><span class="preprocessor">#define CAN_F8R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB31_Pos)                    </span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c"> 5154</a></span><span class="preprocessor">#define CAN_F8R2_FB31          CAN_F8R2_FB31_Msk                               </span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"> 5156</span><span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71fb77883884a56d1b3e9d2029007d02"> 5157</a></span><span class="preprocessor">#define CAN_F9R2_FB0_Pos       (0U)</span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47309fd6134f2abe4e3b1b496093d9be"> 5158</a></span><span class="preprocessor">#define CAN_F9R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB0_Pos)                     </span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424"> 5159</a></span><span class="preprocessor">#define CAN_F9R2_FB0           CAN_F9R2_FB0_Msk                                </span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b8c8d47bf8d4009b79c69e629106d8"> 5160</a></span><span class="preprocessor">#define CAN_F9R2_FB1_Pos       (1U)</span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfe55444ba47900acdea02a8e64db98b"> 5161</a></span><span class="preprocessor">#define CAN_F9R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB1_Pos)                     </span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910"> 5162</a></span><span class="preprocessor">#define CAN_F9R2_FB1           CAN_F9R2_FB1_Msk                                </span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36e5b680c042a6052bfd32e8ae58b221"> 5163</a></span><span class="preprocessor">#define CAN_F9R2_FB2_Pos       (2U)</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3aeaa699aed8591a458dbdb8fd3358"> 5164</a></span><span class="preprocessor">#define CAN_F9R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB2_Pos)                     </span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5"> 5165</a></span><span class="preprocessor">#define CAN_F9R2_FB2           CAN_F9R2_FB2_Msk                                </span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c3e1cc66212316557b21298d3852b22"> 5166</a></span><span class="preprocessor">#define CAN_F9R2_FB3_Pos       (3U)</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9bf0ad567bc6a89528616adb3d30cc0"> 5167</a></span><span class="preprocessor">#define CAN_F9R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB3_Pos)                     </span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844"> 5168</a></span><span class="preprocessor">#define CAN_F9R2_FB3           CAN_F9R2_FB3_Msk                                </span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1f6b4960d803c1e388f0f6a7525736"> 5169</a></span><span class="preprocessor">#define CAN_F9R2_FB4_Pos       (4U)</span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5010d303de1ed187fcf3d663cc5b7b3a"> 5170</a></span><span class="preprocessor">#define CAN_F9R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB4_Pos)                     </span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50"> 5171</a></span><span class="preprocessor">#define CAN_F9R2_FB4           CAN_F9R2_FB4_Msk                                </span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9555447cbcc79096f5ae9e132455e2c6"> 5172</a></span><span class="preprocessor">#define CAN_F9R2_FB5_Pos       (5U)</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga596e424fe2e4186174d148aeef611074"> 5173</a></span><span class="preprocessor">#define CAN_F9R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB5_Pos)                     </span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39"> 5174</a></span><span class="preprocessor">#define CAN_F9R2_FB5           CAN_F9R2_FB5_Msk                                </span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0961df6b41382621852dc673c9101f39"> 5175</a></span><span class="preprocessor">#define CAN_F9R2_FB6_Pos       (6U)</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652ee4940983c9766b517598ad270e1f"> 5176</a></span><span class="preprocessor">#define CAN_F9R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB6_Pos)                     </span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f"> 5177</a></span><span class="preprocessor">#define CAN_F9R2_FB6           CAN_F9R2_FB6_Msk                                </span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f7b07d1129f4ea3727306744500577a"> 5178</a></span><span class="preprocessor">#define CAN_F9R2_FB7_Pos       (7U)</span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed416d6141752c65110daae0c617859a"> 5179</a></span><span class="preprocessor">#define CAN_F9R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB7_Pos)                     </span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d"> 5180</a></span><span class="preprocessor">#define CAN_F9R2_FB7           CAN_F9R2_FB7_Msk                                </span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff37f998935141f0cb7203a5b74baeea"> 5181</a></span><span class="preprocessor">#define CAN_F9R2_FB8_Pos       (8U)</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad301a470b47c85751c573fc3579d91a9"> 5182</a></span><span class="preprocessor">#define CAN_F9R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB8_Pos)                     </span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa"> 5183</a></span><span class="preprocessor">#define CAN_F9R2_FB8           CAN_F9R2_FB8_Msk                                </span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga232ef1a0d6455d0f6afe6ae0f7c5a911"> 5184</a></span><span class="preprocessor">#define CAN_F9R2_FB9_Pos       (9U)</span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa912a018c3cc0adcbeacd61b6e5871a6"> 5185</a></span><span class="preprocessor">#define CAN_F9R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB9_Pos)                     </span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477"> 5186</a></span><span class="preprocessor">#define CAN_F9R2_FB9           CAN_F9R2_FB9_Msk                                </span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91dd86a4bf1da1e33c7b56503eebbd52"> 5187</a></span><span class="preprocessor">#define CAN_F9R2_FB10_Pos      (10U)</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f169b5d13d9d6d69d89d99c8451ebd"> 5188</a></span><span class="preprocessor">#define CAN_F9R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB10_Pos)                    </span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd"> 5189</a></span><span class="preprocessor">#define CAN_F9R2_FB10          CAN_F9R2_FB10_Msk                               </span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae624263208ca55d8690f216d3a4dfb78"> 5190</a></span><span class="preprocessor">#define CAN_F9R2_FB11_Pos      (11U)</span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b87e7eba6f9fbe4a1e390599703e4ea"> 5191</a></span><span class="preprocessor">#define CAN_F9R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB11_Pos)                    </span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563"> 5192</a></span><span class="preprocessor">#define CAN_F9R2_FB11          CAN_F9R2_FB11_Msk                               </span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6860cb0d3b72432d7e35b0ade6a3d05"> 5193</a></span><span class="preprocessor">#define CAN_F9R2_FB12_Pos      (12U)</span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b961aa158542f370fd755e37e3ebbf7"> 5194</a></span><span class="preprocessor">#define CAN_F9R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB12_Pos)                    </span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee"> 5195</a></span><span class="preprocessor">#define CAN_F9R2_FB12          CAN_F9R2_FB12_Msk                               </span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5031b931df96b65727ccbb5298e678c1"> 5196</a></span><span class="preprocessor">#define CAN_F9R2_FB13_Pos      (13U)</span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e88250b1d9d44f23df2ddc46397574"> 5197</a></span><span class="preprocessor">#define CAN_F9R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB13_Pos)                    </span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695"> 5198</a></span><span class="preprocessor">#define CAN_F9R2_FB13          CAN_F9R2_FB13_Msk                               </span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f67bd4804724913a1ace948970d584"> 5199</a></span><span class="preprocessor">#define CAN_F9R2_FB14_Pos      (14U)</span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2659b21a47fe2b7475163ef583622c7"> 5200</a></span><span class="preprocessor">#define CAN_F9R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB14_Pos)                    </span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3"> 5201</a></span><span class="preprocessor">#define CAN_F9R2_FB14          CAN_F9R2_FB14_Msk                               </span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a42974dfe7527cbb7e2db8d402393b"> 5202</a></span><span class="preprocessor">#define CAN_F9R2_FB15_Pos      (15U)</span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e40bc2fcebd32d4d77b2b38c68dda"> 5203</a></span><span class="preprocessor">#define CAN_F9R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB15_Pos)                    </span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807"> 5204</a></span><span class="preprocessor">#define CAN_F9R2_FB15          CAN_F9R2_FB15_Msk                               </span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2ba5f0426b80b58ec6842414929185"> 5205</a></span><span class="preprocessor">#define CAN_F9R2_FB16_Pos      (16U)</span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae78b5a3198b22b6590676496caa801"> 5206</a></span><span class="preprocessor">#define CAN_F9R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB16_Pos)                    </span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1"> 5207</a></span><span class="preprocessor">#define CAN_F9R2_FB16          CAN_F9R2_FB16_Msk                               </span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3fde8ece69886d20cd8e258f981645"> 5208</a></span><span class="preprocessor">#define CAN_F9R2_FB17_Pos      (17U)</span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30db50cc21514e923c0bf91374491e91"> 5209</a></span><span class="preprocessor">#define CAN_F9R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB17_Pos)                    </span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d"> 5210</a></span><span class="preprocessor">#define CAN_F9R2_FB17          CAN_F9R2_FB17_Msk                               </span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17263ecd2c5f80d8c32b697f375bff23"> 5211</a></span><span class="preprocessor">#define CAN_F9R2_FB18_Pos      (18U)</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07c3cc02fa2a02058063f3fed95f97c"> 5212</a></span><span class="preprocessor">#define CAN_F9R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB18_Pos)                    </span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692"> 5213</a></span><span class="preprocessor">#define CAN_F9R2_FB18          CAN_F9R2_FB18_Msk                               </span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19083a2e70e921dcb5e560c236c19b97"> 5214</a></span><span class="preprocessor">#define CAN_F9R2_FB19_Pos      (19U)</span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280fd7273494894b41cf8b3e05a94423"> 5215</a></span><span class="preprocessor">#define CAN_F9R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB19_Pos)                    </span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f"> 5216</a></span><span class="preprocessor">#define CAN_F9R2_FB19          CAN_F9R2_FB19_Msk                               </span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd8dc4d422b78b03a7190665e89fc7d"> 5217</a></span><span class="preprocessor">#define CAN_F9R2_FB20_Pos      (20U)</span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebf7e69a5cbb23be0d72df90d938455"> 5218</a></span><span class="preprocessor">#define CAN_F9R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB20_Pos)                    </span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81"> 5219</a></span><span class="preprocessor">#define CAN_F9R2_FB20          CAN_F9R2_FB20_Msk                               </span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ee45801f88c81aa88d1dcb0cb13da8d"> 5220</a></span><span class="preprocessor">#define CAN_F9R2_FB21_Pos      (21U)</span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29e80a00a8a175f05ccec5b2465f707f"> 5221</a></span><span class="preprocessor">#define CAN_F9R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB21_Pos)                    </span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2"> 5222</a></span><span class="preprocessor">#define CAN_F9R2_FB21          CAN_F9R2_FB21_Msk                               </span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a828c3ecaa65b06ed7262618009f645"> 5223</a></span><span class="preprocessor">#define CAN_F9R2_FB22_Pos      (22U)</span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae2e762f3d91189614712c5f708c13ec"> 5224</a></span><span class="preprocessor">#define CAN_F9R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB22_Pos)                    </span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb"> 5225</a></span><span class="preprocessor">#define CAN_F9R2_FB22          CAN_F9R2_FB22_Msk                               </span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac77e06fc859440775bed41060185f84d"> 5226</a></span><span class="preprocessor">#define CAN_F9R2_FB23_Pos      (23U)</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6411880c098bbbe9e746ae660f1d3643"> 5227</a></span><span class="preprocessor">#define CAN_F9R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB23_Pos)                    </span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc"> 5228</a></span><span class="preprocessor">#define CAN_F9R2_FB23          CAN_F9R2_FB23_Msk                               </span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3da3cb77f9bab0b9688ee8ac1ead87"> 5229</a></span><span class="preprocessor">#define CAN_F9R2_FB24_Pos      (24U)</span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9112971db909b1bf0bd272c687ca44ba"> 5230</a></span><span class="preprocessor">#define CAN_F9R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB24_Pos)                    </span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be"> 5231</a></span><span class="preprocessor">#define CAN_F9R2_FB24          CAN_F9R2_FB24_Msk                               </span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784ec53e7bab49da60d9ede528c85b17"> 5232</a></span><span class="preprocessor">#define CAN_F9R2_FB25_Pos      (25U)</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a276cb2e015ee7b075eec7a16686ac3"> 5233</a></span><span class="preprocessor">#define CAN_F9R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB25_Pos)                    </span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4"> 5234</a></span><span class="preprocessor">#define CAN_F9R2_FB25          CAN_F9R2_FB25_Msk                               </span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4802401202cdadbd984547f05b09fd1b"> 5235</a></span><span class="preprocessor">#define CAN_F9R2_FB26_Pos      (26U)</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664cbbe2443064efe7fb3129550c226b"> 5236</a></span><span class="preprocessor">#define CAN_F9R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB26_Pos)                    </span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760"> 5237</a></span><span class="preprocessor">#define CAN_F9R2_FB26          CAN_F9R2_FB26_Msk                               </span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f56af8f8de74632465471450552f8d5"> 5238</a></span><span class="preprocessor">#define CAN_F9R2_FB27_Pos      (27U)</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21473aad3bbd0a024b0e714c9bbf4e47"> 5239</a></span><span class="preprocessor">#define CAN_F9R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB27_Pos)                    </span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc"> 5240</a></span><span class="preprocessor">#define CAN_F9R2_FB27          CAN_F9R2_FB27_Msk                               </span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4d14753760fee8b7edf9c281f43bfa"> 5241</a></span><span class="preprocessor">#define CAN_F9R2_FB28_Pos      (28U)</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23124d9ac50f080e32aebae3449ee1a0"> 5242</a></span><span class="preprocessor">#define CAN_F9R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB28_Pos)                    </span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73"> 5243</a></span><span class="preprocessor">#define CAN_F9R2_FB28          CAN_F9R2_FB28_Msk                               </span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9834ba7e7b11eff8cca5d8ad9845f03"> 5244</a></span><span class="preprocessor">#define CAN_F9R2_FB29_Pos      (29U)</span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c149f89a9b7f6a847fc01fe55304dd2"> 5245</a></span><span class="preprocessor">#define CAN_F9R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB29_Pos)                    </span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b"> 5246</a></span><span class="preprocessor">#define CAN_F9R2_FB29          CAN_F9R2_FB29_Msk                               </span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1765e9fda5089f19109be26e678e6e2d"> 5247</a></span><span class="preprocessor">#define CAN_F9R2_FB30_Pos      (30U)</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d278d95612c8049d4ade5a1a30fabe"> 5248</a></span><span class="preprocessor">#define CAN_F9R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB30_Pos)                    </span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11"> 5249</a></span><span class="preprocessor">#define CAN_F9R2_FB30          CAN_F9R2_FB30_Msk                               </span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e51a4af2c6e972bfd49080723c0ac48"> 5250</a></span><span class="preprocessor">#define CAN_F9R2_FB31_Pos      (31U)</span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3863b24c5580c3f1dcf4dcfccb08796f"> 5251</a></span><span class="preprocessor">#define CAN_F9R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB31_Pos)                    </span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f"> 5252</a></span><span class="preprocessor">#define CAN_F9R2_FB31          CAN_F9R2_FB31_Msk                               </span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"> 5254</span><span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067cb17fa931fc8ec805a317221d553f"> 5255</a></span><span class="preprocessor">#define CAN_F10R2_FB0_Pos      (0U)</span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac774a841f16adc00aaa2ec9fc7e19fcb"> 5256</a></span><span class="preprocessor">#define CAN_F10R2_FB0_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB0_Pos)                    </span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2"> 5257</a></span><span class="preprocessor">#define CAN_F10R2_FB0          CAN_F10R2_FB0_Msk                               </span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742179253216598663252628f54678a8"> 5258</a></span><span class="preprocessor">#define CAN_F10R2_FB1_Pos      (1U)</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a4ed750a26abda88304eac5be92b6a5"> 5259</a></span><span class="preprocessor">#define CAN_F10R2_FB1_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB1_Pos)                    </span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5"> 5260</a></span><span class="preprocessor">#define CAN_F10R2_FB1          CAN_F10R2_FB1_Msk                               </span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36eff8cda50911988d0a0d6d36d8c267"> 5261</a></span><span class="preprocessor">#define CAN_F10R2_FB2_Pos      (2U)</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf87f405ddb1abb90958df292c6fc0a4a"> 5262</a></span><span class="preprocessor">#define CAN_F10R2_FB2_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB2_Pos)                    </span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c"> 5263</a></span><span class="preprocessor">#define CAN_F10R2_FB2          CAN_F10R2_FB2_Msk                               </span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61032600bc3bbd5751c1883555311ae"> 5264</a></span><span class="preprocessor">#define CAN_F10R2_FB3_Pos      (3U)</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fd1293748da16cb1139224b528082c4"> 5265</a></span><span class="preprocessor">#define CAN_F10R2_FB3_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB3_Pos)                    </span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c"> 5266</a></span><span class="preprocessor">#define CAN_F10R2_FB3          CAN_F10R2_FB3_Msk                               </span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bde5e4239f61759d51e0eda6b788e7e"> 5267</a></span><span class="preprocessor">#define CAN_F10R2_FB4_Pos      (4U)</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445fedfbaf84b454483c73e6b72bedfe"> 5268</a></span><span class="preprocessor">#define CAN_F10R2_FB4_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB4_Pos)                    </span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063"> 5269</a></span><span class="preprocessor">#define CAN_F10R2_FB4          CAN_F10R2_FB4_Msk                               </span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdd558b92af16682b2ebd3b573a1a07b"> 5270</a></span><span class="preprocessor">#define CAN_F10R2_FB5_Pos      (5U)</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b37e77455ba2d98eee41464c2fe039"> 5271</a></span><span class="preprocessor">#define CAN_F10R2_FB5_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB5_Pos)                    </span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7"> 5272</a></span><span class="preprocessor">#define CAN_F10R2_FB5          CAN_F10R2_FB5_Msk                               </span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7351a6a4b667479d490e6146b8cd9b41"> 5273</a></span><span class="preprocessor">#define CAN_F10R2_FB6_Pos      (6U)</span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f57e8c16bb81bb9291c5ebb4a04b1a"> 5274</a></span><span class="preprocessor">#define CAN_F10R2_FB6_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB6_Pos)                    </span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca"> 5275</a></span><span class="preprocessor">#define CAN_F10R2_FB6          CAN_F10R2_FB6_Msk                               </span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061fd86dd7cab205318a1b63c443c0f9"> 5276</a></span><span class="preprocessor">#define CAN_F10R2_FB7_Pos      (7U)</span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d86237a0fff09a8f49360d47f28d05"> 5277</a></span><span class="preprocessor">#define CAN_F10R2_FB7_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB7_Pos)                    </span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc"> 5278</a></span><span class="preprocessor">#define CAN_F10R2_FB7          CAN_F10R2_FB7_Msk                               </span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31ba127731d0de563aabf8397b0011ac"> 5279</a></span><span class="preprocessor">#define CAN_F10R2_FB8_Pos      (8U)</span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad459c18ab4e613bb142e5c1f78691bb8"> 5280</a></span><span class="preprocessor">#define CAN_F10R2_FB8_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB8_Pos)                    </span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27"> 5281</a></span><span class="preprocessor">#define CAN_F10R2_FB8          CAN_F10R2_FB8_Msk                               </span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d043efe65c029bd4849d543b3d5b9c4"> 5282</a></span><span class="preprocessor">#define CAN_F10R2_FB9_Pos      (9U)</span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ac6067a7226de096a846276a7770e9"> 5283</a></span><span class="preprocessor">#define CAN_F10R2_FB9_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB9_Pos)                    </span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba"> 5284</a></span><span class="preprocessor">#define CAN_F10R2_FB9          CAN_F10R2_FB9_Msk                               </span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e968d8513a58a5be0ce2cbce6cd7642"> 5285</a></span><span class="preprocessor">#define CAN_F10R2_FB10_Pos     (10U)</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb490d175c5c7ea273dc5a2ed089028"> 5286</a></span><span class="preprocessor">#define CAN_F10R2_FB10_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB10_Pos)                   </span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1"> 5287</a></span><span class="preprocessor">#define CAN_F10R2_FB10         CAN_F10R2_FB10_Msk                              </span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb10c3617ae2bd30b86196797e26ecba"> 5288</a></span><span class="preprocessor">#define CAN_F10R2_FB11_Pos     (11U)</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898eafb1c345981f1feaa3e1750f7c32"> 5289</a></span><span class="preprocessor">#define CAN_F10R2_FB11_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB11_Pos)                   </span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea"> 5290</a></span><span class="preprocessor">#define CAN_F10R2_FB11         CAN_F10R2_FB11_Msk                              </span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedb8df9e02ae3bbe23bba2d1afb8e2e"> 5291</a></span><span class="preprocessor">#define CAN_F10R2_FB12_Pos     (12U)</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d87b23898f43c4c310c9e9098e78b9"> 5292</a></span><span class="preprocessor">#define CAN_F10R2_FB12_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB12_Pos)                   </span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691"> 5293</a></span><span class="preprocessor">#define CAN_F10R2_FB12         CAN_F10R2_FB12_Msk                              </span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec06c12b62b4aa0ee4391e6e663ced3"> 5294</a></span><span class="preprocessor">#define CAN_F10R2_FB13_Pos     (13U)</span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7044a16f8b7a80cfaeaca7c1c8b244f"> 5295</a></span><span class="preprocessor">#define CAN_F10R2_FB13_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB13_Pos)                   </span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81"> 5296</a></span><span class="preprocessor">#define CAN_F10R2_FB13         CAN_F10R2_FB13_Msk                              </span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50210bdcea0f100cf7bb58790cdace47"> 5297</a></span><span class="preprocessor">#define CAN_F10R2_FB14_Pos     (14U)</span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccaaa620579ebfb8e1d78f1c3a0960c8"> 5298</a></span><span class="preprocessor">#define CAN_F10R2_FB14_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB14_Pos)                   </span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff"> 5299</a></span><span class="preprocessor">#define CAN_F10R2_FB14         CAN_F10R2_FB14_Msk                              </span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe557c8dc9f510fed958662e88e3e7a"> 5300</a></span><span class="preprocessor">#define CAN_F10R2_FB15_Pos     (15U)</span></div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad44ba649751e52a75f36d5279ae51668"> 5301</a></span><span class="preprocessor">#define CAN_F10R2_FB15_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB15_Pos)                   </span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1"> 5302</a></span><span class="preprocessor">#define CAN_F10R2_FB15         CAN_F10R2_FB15_Msk                              </span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18123a344ee82992f3a7af5e7f901fa"> 5303</a></span><span class="preprocessor">#define CAN_F10R2_FB16_Pos     (16U)</span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8427af5b1aa6b8275902848c766a6a"> 5304</a></span><span class="preprocessor">#define CAN_F10R2_FB16_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB16_Pos)                   </span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a"> 5305</a></span><span class="preprocessor">#define CAN_F10R2_FB16         CAN_F10R2_FB16_Msk                              </span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae29a19824d47f5c97c8ccbd6f6b663"> 5306</a></span><span class="preprocessor">#define CAN_F10R2_FB17_Pos     (17U)</span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc510b54127fe09c9fc93d265f197fd"> 5307</a></span><span class="preprocessor">#define CAN_F10R2_FB17_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB17_Pos)                   </span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf"> 5308</a></span><span class="preprocessor">#define CAN_F10R2_FB17         CAN_F10R2_FB17_Msk                              </span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05d35a5ccbe652b9d4c5d8ac19a3188"> 5309</a></span><span class="preprocessor">#define CAN_F10R2_FB18_Pos     (18U)</span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15818be97fc1df403386e5fa3791f02f"> 5310</a></span><span class="preprocessor">#define CAN_F10R2_FB18_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB18_Pos)                   </span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066"> 5311</a></span><span class="preprocessor">#define CAN_F10R2_FB18         CAN_F10R2_FB18_Msk                              </span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8425c341a53e4648190d86ea2c452fa7"> 5312</a></span><span class="preprocessor">#define CAN_F10R2_FB19_Pos     (19U)</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc7ed5a571a970931be36e0883c9821"> 5313</a></span><span class="preprocessor">#define CAN_F10R2_FB19_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB19_Pos)                   </span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340"> 5314</a></span><span class="preprocessor">#define CAN_F10R2_FB19         CAN_F10R2_FB19_Msk                              </span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf22b16751fb337af287331048cfcae91"> 5315</a></span><span class="preprocessor">#define CAN_F10R2_FB20_Pos     (20U)</span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31df60197cdd2e5914c14a7dd75e026b"> 5316</a></span><span class="preprocessor">#define CAN_F10R2_FB20_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB20_Pos)                   </span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364"> 5317</a></span><span class="preprocessor">#define CAN_F10R2_FB20         CAN_F10R2_FB20_Msk                              </span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f49963bc7d859f4d79f5f9f55649013"> 5318</a></span><span class="preprocessor">#define CAN_F10R2_FB21_Pos     (21U)</span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19dd43ea7d9942f810f2d93169ff5ca6"> 5319</a></span><span class="preprocessor">#define CAN_F10R2_FB21_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB21_Pos)                   </span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c"> 5320</a></span><span class="preprocessor">#define CAN_F10R2_FB21         CAN_F10R2_FB21_Msk                              </span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb17a1d300b8ffde0b9ef278aead2bbc"> 5321</a></span><span class="preprocessor">#define CAN_F10R2_FB22_Pos     (22U)</span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace06a38396f56ff90887b648c8683acc"> 5322</a></span><span class="preprocessor">#define CAN_F10R2_FB22_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB22_Pos)                   </span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b"> 5323</a></span><span class="preprocessor">#define CAN_F10R2_FB22         CAN_F10R2_FB22_Msk                              </span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d1af80d3c1e3fa6474ccf0509abf83"> 5324</a></span><span class="preprocessor">#define CAN_F10R2_FB23_Pos     (23U)</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2806783fb4a13314098d247596f8ac9c"> 5325</a></span><span class="preprocessor">#define CAN_F10R2_FB23_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB23_Pos)                   </span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787"> 5326</a></span><span class="preprocessor">#define CAN_F10R2_FB23         CAN_F10R2_FB23_Msk                              </span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869fa5f46955a937b321cdc30d0c08b1"> 5327</a></span><span class="preprocessor">#define CAN_F10R2_FB24_Pos     (24U)</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57d7ec2281a4b5a7ecd3db7a80110ba"> 5328</a></span><span class="preprocessor">#define CAN_F10R2_FB24_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB24_Pos)                   </span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce"> 5329</a></span><span class="preprocessor">#define CAN_F10R2_FB24         CAN_F10R2_FB24_Msk                              </span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc7dc1019cca26cba0b729119ba43b1"> 5330</a></span><span class="preprocessor">#define CAN_F10R2_FB25_Pos     (25U)</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b18d4f50852e67f214d2c885ab1d96b"> 5331</a></span><span class="preprocessor">#define CAN_F10R2_FB25_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB25_Pos)                   </span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53"> 5332</a></span><span class="preprocessor">#define CAN_F10R2_FB25         CAN_F10R2_FB25_Msk                              </span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc3ae2b65d3e4aca044242f0f8b4a29"> 5333</a></span><span class="preprocessor">#define CAN_F10R2_FB26_Pos     (26U)</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac022d750541154d1c25ae0b342ff3c8d"> 5334</a></span><span class="preprocessor">#define CAN_F10R2_FB26_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB26_Pos)                   </span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5"> 5335</a></span><span class="preprocessor">#define CAN_F10R2_FB26         CAN_F10R2_FB26_Msk                              </span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa23672b58bce5c01c0964f8588e5bd"> 5336</a></span><span class="preprocessor">#define CAN_F10R2_FB27_Pos     (27U)</span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga441739ed3bdd065bee7417d50afc96ab"> 5337</a></span><span class="preprocessor">#define CAN_F10R2_FB27_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB27_Pos)                   </span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886"> 5338</a></span><span class="preprocessor">#define CAN_F10R2_FB27         CAN_F10R2_FB27_Msk                              </span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b2954975958605274276c9ae1ea7a6"> 5339</a></span><span class="preprocessor">#define CAN_F10R2_FB28_Pos     (28U)</span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906bacdcf21c6bffaa9d45fa6746f80e"> 5340</a></span><span class="preprocessor">#define CAN_F10R2_FB28_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB28_Pos)                   </span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5"> 5341</a></span><span class="preprocessor">#define CAN_F10R2_FB28         CAN_F10R2_FB28_Msk                              </span></div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga382e8caf7bca3cea6323f83220c5f04c"> 5342</a></span><span class="preprocessor">#define CAN_F10R2_FB29_Pos     (29U)</span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe8c560adab03768e49cad994a71cccb"> 5343</a></span><span class="preprocessor">#define CAN_F10R2_FB29_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB29_Pos)                   </span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8"> 5344</a></span><span class="preprocessor">#define CAN_F10R2_FB29         CAN_F10R2_FB29_Msk                              </span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20abbd298e588db3094637ad1b76b0fb"> 5345</a></span><span class="preprocessor">#define CAN_F10R2_FB30_Pos     (30U)</span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7ed61987ecdd8236e5236edc35946f"> 5346</a></span><span class="preprocessor">#define CAN_F10R2_FB30_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB30_Pos)                   </span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08"> 5347</a></span><span class="preprocessor">#define CAN_F10R2_FB30         CAN_F10R2_FB30_Msk                              </span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c0d5f4f54822978cc2fb6d8e46d532f"> 5348</a></span><span class="preprocessor">#define CAN_F10R2_FB31_Pos     (31U)</span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6278728b6cc74ad7d4bc41d6014839f3"> 5349</a></span><span class="preprocessor">#define CAN_F10R2_FB31_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB31_Pos)                   </span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0"> 5350</a></span><span class="preprocessor">#define CAN_F10R2_FB31         CAN_F10R2_FB31_Msk                              </span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"> 5352</span><span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70c5d7ca84956020778f4467b9e66ba"> 5353</a></span><span class="preprocessor">#define CAN_F11R2_FB0_Pos      (0U)</span></div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756b9a7f35ddb243019a737cc9c5d4aa"> 5354</a></span><span class="preprocessor">#define CAN_F11R2_FB0_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB0_Pos)                    </span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe"> 5355</a></span><span class="preprocessor">#define CAN_F11R2_FB0          CAN_F11R2_FB0_Msk                               </span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa225421da3627c8bf8e836c516c36ff9"> 5356</a></span><span class="preprocessor">#define CAN_F11R2_FB1_Pos      (1U)</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73175a30063e3781dd1b5ee2b9ff5c7c"> 5357</a></span><span class="preprocessor">#define CAN_F11R2_FB1_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB1_Pos)                    </span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d"> 5358</a></span><span class="preprocessor">#define CAN_F11R2_FB1          CAN_F11R2_FB1_Msk                               </span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70986cdccec7c3a2997094e5a026ea7d"> 5359</a></span><span class="preprocessor">#define CAN_F11R2_FB2_Pos      (2U)</span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43042d452e6efb4e24fecc0ef71f0b53"> 5360</a></span><span class="preprocessor">#define CAN_F11R2_FB2_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB2_Pos)                    </span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5"> 5361</a></span><span class="preprocessor">#define CAN_F11R2_FB2          CAN_F11R2_FB2_Msk                               </span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4404f58525379b7462074c1f4d94abc"> 5362</a></span><span class="preprocessor">#define CAN_F11R2_FB3_Pos      (3U)</span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603a033a522647ec072b27204f411c27"> 5363</a></span><span class="preprocessor">#define CAN_F11R2_FB3_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB3_Pos)                    </span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5"> 5364</a></span><span class="preprocessor">#define CAN_F11R2_FB3          CAN_F11R2_FB3_Msk                               </span></div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a62db93a855fc670d041db3f95f7ce"> 5365</a></span><span class="preprocessor">#define CAN_F11R2_FB4_Pos      (4U)</span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f3cc6f8734688ffd55f0eae6d8a3e1"> 5366</a></span><span class="preprocessor">#define CAN_F11R2_FB4_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB4_Pos)                    </span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50"> 5367</a></span><span class="preprocessor">#define CAN_F11R2_FB4          CAN_F11R2_FB4_Msk                               </span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24cd2b60689ccae14ae3254487a564b9"> 5368</a></span><span class="preprocessor">#define CAN_F11R2_FB5_Pos      (5U)</span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100d5a8929cac40dc2d8d6bfaf2effb0"> 5369</a></span><span class="preprocessor">#define CAN_F11R2_FB5_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB5_Pos)                    </span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38"> 5370</a></span><span class="preprocessor">#define CAN_F11R2_FB5          CAN_F11R2_FB5_Msk                               </span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga595220fc83b10a19867b00b7bc58221f"> 5371</a></span><span class="preprocessor">#define CAN_F11R2_FB6_Pos      (6U)</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2541f8510aa2f59dd2b2cfbf1bc99c1"> 5372</a></span><span class="preprocessor">#define CAN_F11R2_FB6_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB6_Pos)                    </span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe"> 5373</a></span><span class="preprocessor">#define CAN_F11R2_FB6          CAN_F11R2_FB6_Msk                               </span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196fb045bc38774e8d3b9c18345f799e"> 5374</a></span><span class="preprocessor">#define CAN_F11R2_FB7_Pos      (7U)</span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2739365d7644847c2b2e9424b5361782"> 5375</a></span><span class="preprocessor">#define CAN_F11R2_FB7_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB7_Pos)                    </span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14"> 5376</a></span><span class="preprocessor">#define CAN_F11R2_FB7          CAN_F11R2_FB7_Msk                               </span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94ab78b385a77559abd1bc055656fa5a"> 5377</a></span><span class="preprocessor">#define CAN_F11R2_FB8_Pos      (8U)</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7159e2db436359c52f6db1dda067a7c2"> 5378</a></span><span class="preprocessor">#define CAN_F11R2_FB8_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB8_Pos)                    </span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7"> 5379</a></span><span class="preprocessor">#define CAN_F11R2_FB8          CAN_F11R2_FB8_Msk                               </span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga818a9cf4d1a1ebfc566869487c5ede4e"> 5380</a></span><span class="preprocessor">#define CAN_F11R2_FB9_Pos      (9U)</span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d8d29dcf8047b47275915562036f6e"> 5381</a></span><span class="preprocessor">#define CAN_F11R2_FB9_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB9_Pos)                    </span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102"> 5382</a></span><span class="preprocessor">#define CAN_F11R2_FB9          CAN_F11R2_FB9_Msk                               </span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cda459a8f36d3ebc3b572df16998ad2"> 5383</a></span><span class="preprocessor">#define CAN_F11R2_FB10_Pos     (10U)</span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d867bbf2aeec0751fb8d9bc028a3e20"> 5384</a></span><span class="preprocessor">#define CAN_F11R2_FB10_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB10_Pos)                   </span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce"> 5385</a></span><span class="preprocessor">#define CAN_F11R2_FB10         CAN_F11R2_FB10_Msk                              </span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9aed466e0487ccf8da142590ea6a0c9"> 5386</a></span><span class="preprocessor">#define CAN_F11R2_FB11_Pos     (11U)</span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f02c0270c8560877a6849dc3ec12734"> 5387</a></span><span class="preprocessor">#define CAN_F11R2_FB11_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB11_Pos)                   </span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949"> 5388</a></span><span class="preprocessor">#define CAN_F11R2_FB11         CAN_F11R2_FB11_Msk                              </span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f6c874f151de08d9e16f7f25e69519"> 5389</a></span><span class="preprocessor">#define CAN_F11R2_FB12_Pos     (12U)</span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f27deb61d7cecd98a3707baeee44c33"> 5390</a></span><span class="preprocessor">#define CAN_F11R2_FB12_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB12_Pos)                   </span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8"> 5391</a></span><span class="preprocessor">#define CAN_F11R2_FB12         CAN_F11R2_FB12_Msk                              </span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga466d8e9611e69bfd911aeab18a24f790"> 5392</a></span><span class="preprocessor">#define CAN_F11R2_FB13_Pos     (13U)</span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e89abf41152c9c443eec298c3c4ee0a"> 5393</a></span><span class="preprocessor">#define CAN_F11R2_FB13_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB13_Pos)                   </span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04"> 5394</a></span><span class="preprocessor">#define CAN_F11R2_FB13         CAN_F11R2_FB13_Msk                              </span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06aa722740f4a12a01fcec5930b44e4e"> 5395</a></span><span class="preprocessor">#define CAN_F11R2_FB14_Pos     (14U)</span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf385990b78e0ad2903adf8ca5d31592d"> 5396</a></span><span class="preprocessor">#define CAN_F11R2_FB14_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB14_Pos)                   </span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6"> 5397</a></span><span class="preprocessor">#define CAN_F11R2_FB14         CAN_F11R2_FB14_Msk                              </span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1084133f89fd1b056a0001b496010b9e"> 5398</a></span><span class="preprocessor">#define CAN_F11R2_FB15_Pos     (15U)</span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac617eb6a2c9da89608e9a1fd20bedb05"> 5399</a></span><span class="preprocessor">#define CAN_F11R2_FB15_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB15_Pos)                   </span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e"> 5400</a></span><span class="preprocessor">#define CAN_F11R2_FB15         CAN_F11R2_FB15_Msk                              </span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c28a61b0bd631ca5fe08c4aa30f9567"> 5401</a></span><span class="preprocessor">#define CAN_F11R2_FB16_Pos     (16U)</span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f7a12de16318eca8c069f7a4a107ba4"> 5402</a></span><span class="preprocessor">#define CAN_F11R2_FB16_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB16_Pos)                   </span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f"> 5403</a></span><span class="preprocessor">#define CAN_F11R2_FB16         CAN_F11R2_FB16_Msk                              </span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a696446a3ba4010fe43d401efc22b8"> 5404</a></span><span class="preprocessor">#define CAN_F11R2_FB17_Pos     (17U)</span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6194082f1b79eacc5490d6c4571f2993"> 5405</a></span><span class="preprocessor">#define CAN_F11R2_FB17_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB17_Pos)                   </span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b"> 5406</a></span><span class="preprocessor">#define CAN_F11R2_FB17         CAN_F11R2_FB17_Msk                              </span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87528786c246818857315a7728117d16"> 5407</a></span><span class="preprocessor">#define CAN_F11R2_FB18_Pos     (18U)</span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga578e9b0b0fc78522d232926aa5a474b4"> 5408</a></span><span class="preprocessor">#define CAN_F11R2_FB18_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB18_Pos)                   </span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6"> 5409</a></span><span class="preprocessor">#define CAN_F11R2_FB18         CAN_F11R2_FB18_Msk                              </span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb57ae932a28d7bae3af99c7cc73d6f0"> 5410</a></span><span class="preprocessor">#define CAN_F11R2_FB19_Pos     (19U)</span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa7935ffacb2eb500c03e6f297c9abf"> 5411</a></span><span class="preprocessor">#define CAN_F11R2_FB19_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB19_Pos)                   </span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58"> 5412</a></span><span class="preprocessor">#define CAN_F11R2_FB19         CAN_F11R2_FB19_Msk                              </span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac77f12ec2cab52d721629fe0ae73c093"> 5413</a></span><span class="preprocessor">#define CAN_F11R2_FB20_Pos     (20U)</span></div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecca1f88d1ccfd94c942c1dba195f566"> 5414</a></span><span class="preprocessor">#define CAN_F11R2_FB20_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB20_Pos)                   </span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb"> 5415</a></span><span class="preprocessor">#define CAN_F11R2_FB20         CAN_F11R2_FB20_Msk                              </span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc3adfab5e37044e4b71efcd3e045c3"> 5416</a></span><span class="preprocessor">#define CAN_F11R2_FB21_Pos     (21U)</span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b076a8a45e423f12d66b72888a62c1"> 5417</a></span><span class="preprocessor">#define CAN_F11R2_FB21_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB21_Pos)                   </span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5"> 5418</a></span><span class="preprocessor">#define CAN_F11R2_FB21         CAN_F11R2_FB21_Msk                              </span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb18cb42280379ea211f97dda828964"> 5419</a></span><span class="preprocessor">#define CAN_F11R2_FB22_Pos     (22U)</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a3601ecccef7d68dceacf69694f57c"> 5420</a></span><span class="preprocessor">#define CAN_F11R2_FB22_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB22_Pos)                   </span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417"> 5421</a></span><span class="preprocessor">#define CAN_F11R2_FB22         CAN_F11R2_FB22_Msk                              </span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56baa11c41451f4e27adb7df35046d74"> 5422</a></span><span class="preprocessor">#define CAN_F11R2_FB23_Pos     (23U)</span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9acb53490837c29f03538f37e92ab7b0"> 5423</a></span><span class="preprocessor">#define CAN_F11R2_FB23_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB23_Pos)                   </span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc"> 5424</a></span><span class="preprocessor">#define CAN_F11R2_FB23         CAN_F11R2_FB23_Msk                              </span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09624fe67ae7144c103e70325bb4bbd9"> 5425</a></span><span class="preprocessor">#define CAN_F11R2_FB24_Pos     (24U)</span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54d08ee868e97a722b5e25b145581435"> 5426</a></span><span class="preprocessor">#define CAN_F11R2_FB24_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB24_Pos)                   </span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c"> 5427</a></span><span class="preprocessor">#define CAN_F11R2_FB24         CAN_F11R2_FB24_Msk                              </span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeeb62a3987c1ad5b7bd6ed7424c4a1b"> 5428</a></span><span class="preprocessor">#define CAN_F11R2_FB25_Pos     (25U)</span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e9aaac92b7b5c524dfd488651f66d1b"> 5429</a></span><span class="preprocessor">#define CAN_F11R2_FB25_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB25_Pos)                   </span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761"> 5430</a></span><span class="preprocessor">#define CAN_F11R2_FB25         CAN_F11R2_FB25_Msk                              </span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50568c5112b9d364a4a1a6a7d668ba2"> 5431</a></span><span class="preprocessor">#define CAN_F11R2_FB26_Pos     (26U)</span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769efd27c8d450433589d3a59e4b49b7"> 5432</a></span><span class="preprocessor">#define CAN_F11R2_FB26_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB26_Pos)                   </span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14"> 5433</a></span><span class="preprocessor">#define CAN_F11R2_FB26         CAN_F11R2_FB26_Msk                              </span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc07b263056b681c3834e366c8cb060e"> 5434</a></span><span class="preprocessor">#define CAN_F11R2_FB27_Pos     (27U)</span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38daca04f9249b41d451122bfcb63b2d"> 5435</a></span><span class="preprocessor">#define CAN_F11R2_FB27_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB27_Pos)                   </span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a"> 5436</a></span><span class="preprocessor">#define CAN_F11R2_FB27         CAN_F11R2_FB27_Msk                              </span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70db281007bc66b283e8bb8f0dc05af4"> 5437</a></span><span class="preprocessor">#define CAN_F11R2_FB28_Pos     (28U)</span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb214fcb4208a4d5db09465c5260d5e4"> 5438</a></span><span class="preprocessor">#define CAN_F11R2_FB28_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB28_Pos)                   </span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc"> 5439</a></span><span class="preprocessor">#define CAN_F11R2_FB28         CAN_F11R2_FB28_Msk                              </span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111f04007588ff775bbd03d30f7e1bb7"> 5440</a></span><span class="preprocessor">#define CAN_F11R2_FB29_Pos     (29U)</span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d6ff5e482dc1d88d0f39a0e2329427"> 5441</a></span><span class="preprocessor">#define CAN_F11R2_FB29_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB29_Pos)                   </span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77"> 5442</a></span><span class="preprocessor">#define CAN_F11R2_FB29         CAN_F11R2_FB29_Msk                              </span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga537283f338bc941c2749698732cba679"> 5443</a></span><span class="preprocessor">#define CAN_F11R2_FB30_Pos     (30U)</span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7be4778f941b5287fcc39a5ce3724e71"> 5444</a></span><span class="preprocessor">#define CAN_F11R2_FB30_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB30_Pos)                   </span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687"> 5445</a></span><span class="preprocessor">#define CAN_F11R2_FB30         CAN_F11R2_FB30_Msk                              </span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7120051826cab6e84712aafd60e7f0e"> 5446</a></span><span class="preprocessor">#define CAN_F11R2_FB31_Pos     (31U)</span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f08f45859f87d045ab080dd511302bd"> 5447</a></span><span class="preprocessor">#define CAN_F11R2_FB31_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB31_Pos)                   </span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3"> 5448</a></span><span class="preprocessor">#define CAN_F11R2_FB31         CAN_F11R2_FB31_Msk                              </span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"> 5450</span><span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761234dc8a340812052ad359ca15346e"> 5451</a></span><span class="preprocessor">#define CAN_F12R2_FB0_Pos      (0U)</span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8707c57f295a01f74ba15708f138c27"> 5452</a></span><span class="preprocessor">#define CAN_F12R2_FB0_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB0_Pos)                    </span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d"> 5453</a></span><span class="preprocessor">#define CAN_F12R2_FB0          CAN_F12R2_FB0_Msk                               </span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30aeb440ddfed5b394b5d2a24e3ae6a9"> 5454</a></span><span class="preprocessor">#define CAN_F12R2_FB1_Pos      (1U)</span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c445b90087e01550b4d69a41d01920b"> 5455</a></span><span class="preprocessor">#define CAN_F12R2_FB1_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB1_Pos)                    </span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2"> 5456</a></span><span class="preprocessor">#define CAN_F12R2_FB1          CAN_F12R2_FB1_Msk                               </span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453ef335bb8ebc552ac07085c3c1787b"> 5457</a></span><span class="preprocessor">#define CAN_F12R2_FB2_Pos      (2U)</span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07ef8899e2a3d28d760dfd1ecc26534"> 5458</a></span><span class="preprocessor">#define CAN_F12R2_FB2_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB2_Pos)                    </span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136"> 5459</a></span><span class="preprocessor">#define CAN_F12R2_FB2          CAN_F12R2_FB2_Msk                               </span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaac55989758901512f579aef6dc250d5"> 5460</a></span><span class="preprocessor">#define CAN_F12R2_FB3_Pos      (3U)</span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5918b1d48e5c6e30363e5f5274428f6f"> 5461</a></span><span class="preprocessor">#define CAN_F12R2_FB3_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB3_Pos)                    </span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041"> 5462</a></span><span class="preprocessor">#define CAN_F12R2_FB3          CAN_F12R2_FB3_Msk                               </span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0582dd4f64bdf4f05d1049191cd0ead5"> 5463</a></span><span class="preprocessor">#define CAN_F12R2_FB4_Pos      (4U)</span></div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7278ef3ee9707ed890c9fe0e6100898e"> 5464</a></span><span class="preprocessor">#define CAN_F12R2_FB4_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB4_Pos)                    </span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6"> 5465</a></span><span class="preprocessor">#define CAN_F12R2_FB4          CAN_F12R2_FB4_Msk                               </span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ff5f436b22533d9c3d008b3b5ad936"> 5466</a></span><span class="preprocessor">#define CAN_F12R2_FB5_Pos      (5U)</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db42645316b7d12f6761201dde5266e"> 5467</a></span><span class="preprocessor">#define CAN_F12R2_FB5_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB5_Pos)                    </span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4"> 5468</a></span><span class="preprocessor">#define CAN_F12R2_FB5          CAN_F12R2_FB5_Msk                               </span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f48821b5d51b30776a550c461e9f39e"> 5469</a></span><span class="preprocessor">#define CAN_F12R2_FB6_Pos      (6U)</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105d22692de0996a549d7381117a9343"> 5470</a></span><span class="preprocessor">#define CAN_F12R2_FB6_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB6_Pos)                    </span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383"> 5471</a></span><span class="preprocessor">#define CAN_F12R2_FB6          CAN_F12R2_FB6_Msk                               </span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bda5bd0a94bb8f667f350b5d1bd575"> 5472</a></span><span class="preprocessor">#define CAN_F12R2_FB7_Pos      (7U)</span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef9a09cde9defbbef26f0fdb18e2eab"> 5473</a></span><span class="preprocessor">#define CAN_F12R2_FB7_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB7_Pos)                    </span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9"> 5474</a></span><span class="preprocessor">#define CAN_F12R2_FB7          CAN_F12R2_FB7_Msk                               </span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c35633aeeaa4b60f618d6b59d5450d1"> 5475</a></span><span class="preprocessor">#define CAN_F12R2_FB8_Pos      (8U)</span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997778eae60bd7c86e4ac5f512cf37d1"> 5476</a></span><span class="preprocessor">#define CAN_F12R2_FB8_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB8_Pos)                    </span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512"> 5477</a></span><span class="preprocessor">#define CAN_F12R2_FB8          CAN_F12R2_FB8_Msk                               </span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab378df5d0ef5f7b73f9cc93d9deb28d"> 5478</a></span><span class="preprocessor">#define CAN_F12R2_FB9_Pos      (9U)</span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d597dd76bca430d66ce6cdc1dab0039"> 5479</a></span><span class="preprocessor">#define CAN_F12R2_FB9_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB9_Pos)                    </span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd"> 5480</a></span><span class="preprocessor">#define CAN_F12R2_FB9          CAN_F12R2_FB9_Msk                               </span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3a83fdb8ed55330b72d88624d3eeca"> 5481</a></span><span class="preprocessor">#define CAN_F12R2_FB10_Pos     (10U)</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2fe14171ea2823a2cc42bd77f8285f5"> 5482</a></span><span class="preprocessor">#define CAN_F12R2_FB10_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB10_Pos)                   </span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe"> 5483</a></span><span class="preprocessor">#define CAN_F12R2_FB10         CAN_F12R2_FB10_Msk                              </span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506fa1356769f671cc4ac661aca30df"> 5484</a></span><span class="preprocessor">#define CAN_F12R2_FB11_Pos     (11U)</span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf995048a494eef63803ad6d1ee208669"> 5485</a></span><span class="preprocessor">#define CAN_F12R2_FB11_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB11_Pos)                   </span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51"> 5486</a></span><span class="preprocessor">#define CAN_F12R2_FB11         CAN_F12R2_FB11_Msk                              </span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842fb02b43bc973392d1befc14475398"> 5487</a></span><span class="preprocessor">#define CAN_F12R2_FB12_Pos     (12U)</span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1c705252d4dda9fc1e08a83bf44014"> 5488</a></span><span class="preprocessor">#define CAN_F12R2_FB12_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB12_Pos)                   </span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07"> 5489</a></span><span class="preprocessor">#define CAN_F12R2_FB12         CAN_F12R2_FB12_Msk                              </span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584c1f14c88da55dfb8846e31b6fad4f"> 5490</a></span><span class="preprocessor">#define CAN_F12R2_FB13_Pos     (13U)</span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5720bd6028451390e7e09643a959eb"> 5491</a></span><span class="preprocessor">#define CAN_F12R2_FB13_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB13_Pos)                   </span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"> 5492</a></span><span class="preprocessor">#define CAN_F12R2_FB13         CAN_F12R2_FB13_Msk                              </span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199bffabf961f45cd68a0cafcc4be3e4"> 5493</a></span><span class="preprocessor">#define CAN_F12R2_FB14_Pos     (14U)</span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f9e9d46f1bebfa7abcb094e87536"> 5494</a></span><span class="preprocessor">#define CAN_F12R2_FB14_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB14_Pos)                   </span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99"> 5495</a></span><span class="preprocessor">#define CAN_F12R2_FB14         CAN_F12R2_FB14_Msk                              </span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0f51aaeeb7e039aa521f88a20bacd6"> 5496</a></span><span class="preprocessor">#define CAN_F12R2_FB15_Pos     (15U)</span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1114ed600ca719c7df01b6e0ebd1b46e"> 5497</a></span><span class="preprocessor">#define CAN_F12R2_FB15_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB15_Pos)                   </span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed"> 5498</a></span><span class="preprocessor">#define CAN_F12R2_FB15         CAN_F12R2_FB15_Msk                              </span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02f84ccd7431b78532fed1e1b219cc5f"> 5499</a></span><span class="preprocessor">#define CAN_F12R2_FB16_Pos     (16U)</span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b484b519e43973af447f5f39fa9ea6"> 5500</a></span><span class="preprocessor">#define CAN_F12R2_FB16_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB16_Pos)                   </span></div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d"> 5501</a></span><span class="preprocessor">#define CAN_F12R2_FB16         CAN_F12R2_FB16_Msk                              </span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd4b026306377b126988db6f40b925b"> 5502</a></span><span class="preprocessor">#define CAN_F12R2_FB17_Pos     (17U)</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a2460e4afab4b8dc064ffc0342f4d9d"> 5503</a></span><span class="preprocessor">#define CAN_F12R2_FB17_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB17_Pos)                   </span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86"> 5504</a></span><span class="preprocessor">#define CAN_F12R2_FB17         CAN_F12R2_FB17_Msk                              </span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b9aaf58c37cc1c397c235b6f3359a8e"> 5505</a></span><span class="preprocessor">#define CAN_F12R2_FB18_Pos     (18U)</span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63f4ec2056e1d8cee09e7582dd0cc4f"> 5506</a></span><span class="preprocessor">#define CAN_F12R2_FB18_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB18_Pos)                   </span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918"> 5507</a></span><span class="preprocessor">#define CAN_F12R2_FB18         CAN_F12R2_FB18_Msk                              </span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b87a32833eb49ae6e9d6016b23f1a77"> 5508</a></span><span class="preprocessor">#define CAN_F12R2_FB19_Pos     (19U)</span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17513f0a12a63dd49ef869f7f69c89b0"> 5509</a></span><span class="preprocessor">#define CAN_F12R2_FB19_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB19_Pos)                   </span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b"> 5510</a></span><span class="preprocessor">#define CAN_F12R2_FB19         CAN_F12R2_FB19_Msk                              </span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9723713bf9c96c6e2a843cc4c8851512"> 5511</a></span><span class="preprocessor">#define CAN_F12R2_FB20_Pos     (20U)</span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98344bb2606581ffe2826c660c129f8b"> 5512</a></span><span class="preprocessor">#define CAN_F12R2_FB20_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB20_Pos)                   </span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a"> 5513</a></span><span class="preprocessor">#define CAN_F12R2_FB20         CAN_F12R2_FB20_Msk                              </span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7ede0dcef51b6f58598345d03231b2"> 5514</a></span><span class="preprocessor">#define CAN_F12R2_FB21_Pos     (21U)</span></div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27369d641bde06fff00068460db1fad7"> 5515</a></span><span class="preprocessor">#define CAN_F12R2_FB21_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB21_Pos)                   </span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d"> 5516</a></span><span class="preprocessor">#define CAN_F12R2_FB21         CAN_F12R2_FB21_Msk                              </span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafda2d00458700d6f0d9bc992032c143a"> 5517</a></span><span class="preprocessor">#define CAN_F12R2_FB22_Pos     (22U)</span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0293d477ec5d1c58228b05da05d5ab9a"> 5518</a></span><span class="preprocessor">#define CAN_F12R2_FB22_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB22_Pos)                   </span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0"> 5519</a></span><span class="preprocessor">#define CAN_F12R2_FB22         CAN_F12R2_FB22_Msk                              </span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f0bf90c297ea4e534fa8dc777f84308"> 5520</a></span><span class="preprocessor">#define CAN_F12R2_FB23_Pos     (23U)</span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bb02cff06985ebc935cd0c71033e309"> 5521</a></span><span class="preprocessor">#define CAN_F12R2_FB23_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB23_Pos)                   </span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c"> 5522</a></span><span class="preprocessor">#define CAN_F12R2_FB23         CAN_F12R2_FB23_Msk                              </span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d42baff6206f76c15caec946f2e163f"> 5523</a></span><span class="preprocessor">#define CAN_F12R2_FB24_Pos     (24U)</span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5942038c40cb69a4523cf59d41addaf"> 5524</a></span><span class="preprocessor">#define CAN_F12R2_FB24_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB24_Pos)                   </span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057"> 5525</a></span><span class="preprocessor">#define CAN_F12R2_FB24         CAN_F12R2_FB24_Msk                              </span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf89410be942af8dd01a4a82d2419ebc"> 5526</a></span><span class="preprocessor">#define CAN_F12R2_FB25_Pos     (25U)</span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77c232170c49225690370bd7b94cc34"> 5527</a></span><span class="preprocessor">#define CAN_F12R2_FB25_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB25_Pos)                   </span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9"> 5528</a></span><span class="preprocessor">#define CAN_F12R2_FB25         CAN_F12R2_FB25_Msk                              </span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga099dae9dd45974395166a31031a7a9a4"> 5529</a></span><span class="preprocessor">#define CAN_F12R2_FB26_Pos     (26U)</span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051ec82cb86668c1907e9091bf7db162"> 5530</a></span><span class="preprocessor">#define CAN_F12R2_FB26_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB26_Pos)                   </span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a"> 5531</a></span><span class="preprocessor">#define CAN_F12R2_FB26         CAN_F12R2_FB26_Msk                              </span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed6233846959dbe830448c085f9895d"> 5532</a></span><span class="preprocessor">#define CAN_F12R2_FB27_Pos     (27U)</span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1eb6cc6be0e68041cb7e72b9ef73e22"> 5533</a></span><span class="preprocessor">#define CAN_F12R2_FB27_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB27_Pos)                   </span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce"> 5534</a></span><span class="preprocessor">#define CAN_F12R2_FB27         CAN_F12R2_FB27_Msk                              </span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefa74afb06c20c7d6fdfadd641e55047"> 5535</a></span><span class="preprocessor">#define CAN_F12R2_FB28_Pos     (28U)</span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c63cc29f569c165a9b93cb0cb2d7557"> 5536</a></span><span class="preprocessor">#define CAN_F12R2_FB28_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB28_Pos)                   </span></div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9"> 5537</a></span><span class="preprocessor">#define CAN_F12R2_FB28         CAN_F12R2_FB28_Msk                              </span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d97a557450fc2f40af9032f9e6c123"> 5538</a></span><span class="preprocessor">#define CAN_F12R2_FB29_Pos     (29U)</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58b7118e577b7ea51f92ed3d6a86a56"> 5539</a></span><span class="preprocessor">#define CAN_F12R2_FB29_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB29_Pos)                   </span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4"> 5540</a></span><span class="preprocessor">#define CAN_F12R2_FB29         CAN_F12R2_FB29_Msk                              </span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87899a68fb53be2c0c66183254f8e74c"> 5541</a></span><span class="preprocessor">#define CAN_F12R2_FB30_Pos     (30U)</span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fe16c8a9c44110d181e931e96458cee"> 5542</a></span><span class="preprocessor">#define CAN_F12R2_FB30_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB30_Pos)                   </span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62"> 5543</a></span><span class="preprocessor">#define CAN_F12R2_FB30         CAN_F12R2_FB30_Msk                              </span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6180d0787f865b2a5da3c308dc9df3ee"> 5544</a></span><span class="preprocessor">#define CAN_F12R2_FB31_Pos     (31U)</span></div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677ce6a45ad5da29fbe4b3674294c356"> 5545</a></span><span class="preprocessor">#define CAN_F12R2_FB31_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB31_Pos)                   </span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a"> 5546</a></span><span class="preprocessor">#define CAN_F12R2_FB31         CAN_F12R2_FB31_Msk                              </span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span><span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65fd29198dc6498a41e5fc67ab0092c"> 5549</a></span><span class="preprocessor">#define CAN_F13R2_FB0_Pos      (0U)</span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5829958d09421fd61fcf0b77d51d2da9"> 5550</a></span><span class="preprocessor">#define CAN_F13R2_FB0_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB0_Pos)                    </span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e"> 5551</a></span><span class="preprocessor">#define CAN_F13R2_FB0          CAN_F13R2_FB0_Msk                               </span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44b45587e81d3899b99a4292ef37ea94"> 5552</a></span><span class="preprocessor">#define CAN_F13R2_FB1_Pos      (1U)</span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d158b5eebb1632e54e5be5d97c8ac26"> 5553</a></span><span class="preprocessor">#define CAN_F13R2_FB1_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB1_Pos)                    </span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb"> 5554</a></span><span class="preprocessor">#define CAN_F13R2_FB1          CAN_F13R2_FB1_Msk                               </span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16867534ce37ae3319f3e8a5cf087cb8"> 5555</a></span><span class="preprocessor">#define CAN_F13R2_FB2_Pos      (2U)</span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4433c9b9f1466001eaf2305aa5abcf88"> 5556</a></span><span class="preprocessor">#define CAN_F13R2_FB2_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB2_Pos)                    </span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d"> 5557</a></span><span class="preprocessor">#define CAN_F13R2_FB2          CAN_F13R2_FB2_Msk                               </span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed05bb756f656fb754091e64b176bd78"> 5558</a></span><span class="preprocessor">#define CAN_F13R2_FB3_Pos      (3U)</span></div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab05ac64cc9be63004a672f439a7ab70"> 5559</a></span><span class="preprocessor">#define CAN_F13R2_FB3_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB3_Pos)                    </span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5"> 5560</a></span><span class="preprocessor">#define CAN_F13R2_FB3          CAN_F13R2_FB3_Msk                               </span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44666780046b34e5f5b14ba31f39cefc"> 5561</a></span><span class="preprocessor">#define CAN_F13R2_FB4_Pos      (4U)</span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b936b6b027a2936ab21bd3f46c830aa"> 5562</a></span><span class="preprocessor">#define CAN_F13R2_FB4_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB4_Pos)                    </span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9"> 5563</a></span><span class="preprocessor">#define CAN_F13R2_FB4          CAN_F13R2_FB4_Msk                               </span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84e2ee25ea5266c9ebc55eb15b232ce"> 5564</a></span><span class="preprocessor">#define CAN_F13R2_FB5_Pos      (5U)</span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4ab0ef27b2b9cc09019b73f3cffed1"> 5565</a></span><span class="preprocessor">#define CAN_F13R2_FB5_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB5_Pos)                    </span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42"> 5566</a></span><span class="preprocessor">#define CAN_F13R2_FB5          CAN_F13R2_FB5_Msk                               </span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf66b4b2eff656482af6adcf8afc007b"> 5567</a></span><span class="preprocessor">#define CAN_F13R2_FB6_Pos      (6U)</span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96e3c22df9a1af249c91056375c24dc"> 5568</a></span><span class="preprocessor">#define CAN_F13R2_FB6_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB6_Pos)                    </span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb"> 5569</a></span><span class="preprocessor">#define CAN_F13R2_FB6          CAN_F13R2_FB6_Msk                               </span></div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa23426711b2a872dc4c34147415f101c"> 5570</a></span><span class="preprocessor">#define CAN_F13R2_FB7_Pos      (7U)</span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d3accaea73cb0bb14c61c8327adff66"> 5571</a></span><span class="preprocessor">#define CAN_F13R2_FB7_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB7_Pos)                    </span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324"> 5572</a></span><span class="preprocessor">#define CAN_F13R2_FB7          CAN_F13R2_FB7_Msk                               </span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3559eca84f9b7d1f99f2a7aee2e4393c"> 5573</a></span><span class="preprocessor">#define CAN_F13R2_FB8_Pos      (8U)</span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5134cad65b0825f53f4f4e78f0c8e11c"> 5574</a></span><span class="preprocessor">#define CAN_F13R2_FB8_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB8_Pos)                    </span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de"> 5575</a></span><span class="preprocessor">#define CAN_F13R2_FB8          CAN_F13R2_FB8_Msk                               </span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c54a85b5280816543e0e415fbc96d09"> 5576</a></span><span class="preprocessor">#define CAN_F13R2_FB9_Pos      (9U)</span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf13c3a79fcb1bc2bb884dcda8e10ffd0"> 5577</a></span><span class="preprocessor">#define CAN_F13R2_FB9_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB9_Pos)                    </span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb"> 5578</a></span><span class="preprocessor">#define CAN_F13R2_FB9          CAN_F13R2_FB9_Msk                               </span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9c5a2239ce7d523894181eacd0a52e"> 5579</a></span><span class="preprocessor">#define CAN_F13R2_FB10_Pos     (10U)</span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad8207a0741ab38136b3b5c3b1d3d91"> 5580</a></span><span class="preprocessor">#define CAN_F13R2_FB10_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB10_Pos)                   </span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497"> 5581</a></span><span class="preprocessor">#define CAN_F13R2_FB10         CAN_F13R2_FB10_Msk                              </span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9228d8f828f658636990f7cd5896ccf4"> 5582</a></span><span class="preprocessor">#define CAN_F13R2_FB11_Pos     (11U)</span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001860328be3ee22113d0c10f4d3cf23"> 5583</a></span><span class="preprocessor">#define CAN_F13R2_FB11_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB11_Pos)                   </span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4"> 5584</a></span><span class="preprocessor">#define CAN_F13R2_FB11         CAN_F13R2_FB11_Msk                              </span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae031e0a0fe7facb0d7d56c7efd3aa2ea"> 5585</a></span><span class="preprocessor">#define CAN_F13R2_FB12_Pos     (12U)</span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd232459994d381a778abd4aa43bbb70"> 5586</a></span><span class="preprocessor">#define CAN_F13R2_FB12_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB12_Pos)                   </span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3"> 5587</a></span><span class="preprocessor">#define CAN_F13R2_FB12         CAN_F13R2_FB12_Msk                              </span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5bd52b9aa672bbd50a4a60f2e01c2d1"> 5588</a></span><span class="preprocessor">#define CAN_F13R2_FB13_Pos     (13U)</span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078d3a3cfba178ef1d8b0499e04326e1"> 5589</a></span><span class="preprocessor">#define CAN_F13R2_FB13_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB13_Pos)                   </span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c"> 5590</a></span><span class="preprocessor">#define CAN_F13R2_FB13         CAN_F13R2_FB13_Msk                              </span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab32e372353ed3e56c1aad445b2616c58"> 5591</a></span><span class="preprocessor">#define CAN_F13R2_FB14_Pos     (14U)</span></div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47b3e370df1a4ec6f8a69cd648a823cb"> 5592</a></span><span class="preprocessor">#define CAN_F13R2_FB14_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB14_Pos)                   </span></div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca"> 5593</a></span><span class="preprocessor">#define CAN_F13R2_FB14         CAN_F13R2_FB14_Msk                              </span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6696be0087357ad560cf24aa616021"> 5594</a></span><span class="preprocessor">#define CAN_F13R2_FB15_Pos     (15U)</span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga760672a8bb29f0054fbef52bc3b71c0a"> 5595</a></span><span class="preprocessor">#define CAN_F13R2_FB15_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB15_Pos)                   </span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f"> 5596</a></span><span class="preprocessor">#define CAN_F13R2_FB15         CAN_F13R2_FB15_Msk                              </span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83eca0eb5bea5956eeb4ab174c366f75"> 5597</a></span><span class="preprocessor">#define CAN_F13R2_FB16_Pos     (16U)</span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce486f2da389ec7cf80e6d102b7bc56"> 5598</a></span><span class="preprocessor">#define CAN_F13R2_FB16_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB16_Pos)                   </span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf"> 5599</a></span><span class="preprocessor">#define CAN_F13R2_FB16         CAN_F13R2_FB16_Msk                              </span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8db0458a7ddad624a4fe50458f06ebe7"> 5600</a></span><span class="preprocessor">#define CAN_F13R2_FB17_Pos     (17U)</span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d552599612053845141e0db3c89ca86"> 5601</a></span><span class="preprocessor">#define CAN_F13R2_FB17_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB17_Pos)                   </span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde"> 5602</a></span><span class="preprocessor">#define CAN_F13R2_FB17         CAN_F13R2_FB17_Msk                              </span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga041ea608c1e920eca8e6b12027331761"> 5603</a></span><span class="preprocessor">#define CAN_F13R2_FB18_Pos     (18U)</span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fcf71e30ba700e1b975c6273a99de5"> 5604</a></span><span class="preprocessor">#define CAN_F13R2_FB18_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB18_Pos)                   </span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6"> 5605</a></span><span class="preprocessor">#define CAN_F13R2_FB18         CAN_F13R2_FB18_Msk                              </span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7e96e3beea2a3c1bffb610cebf01012"> 5606</a></span><span class="preprocessor">#define CAN_F13R2_FB19_Pos     (19U)</span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b5c1ede34327d024575f334f3895b7"> 5607</a></span><span class="preprocessor">#define CAN_F13R2_FB19_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB19_Pos)                   </span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9"> 5608</a></span><span class="preprocessor">#define CAN_F13R2_FB19         CAN_F13R2_FB19_Msk                              </span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79bef1cef0cab3783a6351067a28670"> 5609</a></span><span class="preprocessor">#define CAN_F13R2_FB20_Pos     (20U)</span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae823f61c39d0a97b05947308792e122"> 5610</a></span><span class="preprocessor">#define CAN_F13R2_FB20_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB20_Pos)                   </span></div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c"> 5611</a></span><span class="preprocessor">#define CAN_F13R2_FB20         CAN_F13R2_FB20_Msk                              </span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c135cf4d4773022ff4a284d13672082"> 5612</a></span><span class="preprocessor">#define CAN_F13R2_FB21_Pos     (21U)</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea7b7f481ba0bc31d2909460e0bc54e"> 5613</a></span><span class="preprocessor">#define CAN_F13R2_FB21_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB21_Pos)                   </span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061"> 5614</a></span><span class="preprocessor">#define CAN_F13R2_FB21         CAN_F13R2_FB21_Msk                              </span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06db7af2bea27dea18c2c36b0ff73afa"> 5615</a></span><span class="preprocessor">#define CAN_F13R2_FB22_Pos     (22U)</span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fb2f382a4967515fa63a8454131fb9"> 5616</a></span><span class="preprocessor">#define CAN_F13R2_FB22_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB22_Pos)                   </span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999"> 5617</a></span><span class="preprocessor">#define CAN_F13R2_FB22         CAN_F13R2_FB22_Msk                              </span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb354c4f61952c7a85f0ef302163b0e9"> 5618</a></span><span class="preprocessor">#define CAN_F13R2_FB23_Pos     (23U)</span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bee64a9c633df1a34f5435406103085"> 5619</a></span><span class="preprocessor">#define CAN_F13R2_FB23_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB23_Pos)                   </span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0"> 5620</a></span><span class="preprocessor">#define CAN_F13R2_FB23         CAN_F13R2_FB23_Msk                              </span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b46be4b9570584370ce39342df1d8c5"> 5621</a></span><span class="preprocessor">#define CAN_F13R2_FB24_Pos     (24U)</span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b4176f0f14ef22173c436763a6c483e"> 5622</a></span><span class="preprocessor">#define CAN_F13R2_FB24_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB24_Pos)                   </span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d"> 5623</a></span><span class="preprocessor">#define CAN_F13R2_FB24         CAN_F13R2_FB24_Msk                              </span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1923954a761ac8ae84432354317806"> 5624</a></span><span class="preprocessor">#define CAN_F13R2_FB25_Pos     (25U)</span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55a497a172eeaeb711d04f5cc81f411"> 5625</a></span><span class="preprocessor">#define CAN_F13R2_FB25_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB25_Pos)                   </span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160"> 5626</a></span><span class="preprocessor">#define CAN_F13R2_FB25         CAN_F13R2_FB25_Msk                              </span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b86a7f094043e077a15a6b36cab7fe"> 5627</a></span><span class="preprocessor">#define CAN_F13R2_FB26_Pos     (26U)</span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117bfac3184445e41ca1709495cd1603"> 5628</a></span><span class="preprocessor">#define CAN_F13R2_FB26_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB26_Pos)                   </span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff"> 5629</a></span><span class="preprocessor">#define CAN_F13R2_FB26         CAN_F13R2_FB26_Msk                              </span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7f1c6169d847c9acf1cc737ecf4e6f"> 5630</a></span><span class="preprocessor">#define CAN_F13R2_FB27_Pos     (27U)</span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2716a8a28de7a05f7f448d6b581928fe"> 5631</a></span><span class="preprocessor">#define CAN_F13R2_FB27_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB27_Pos)                   </span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d"> 5632</a></span><span class="preprocessor">#define CAN_F13R2_FB27         CAN_F13R2_FB27_Msk                              </span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a19687e787196f324bf380130defc4"> 5633</a></span><span class="preprocessor">#define CAN_F13R2_FB28_Pos     (28U)</span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9c86580fedab6d11c0e935e787fd31"> 5634</a></span><span class="preprocessor">#define CAN_F13R2_FB28_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB28_Pos)                   </span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba"> 5635</a></span><span class="preprocessor">#define CAN_F13R2_FB28         CAN_F13R2_FB28_Msk                              </span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6229421e0e7697e0210ab0281c949f45"> 5636</a></span><span class="preprocessor">#define CAN_F13R2_FB29_Pos     (29U)</span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed854c540fda686a9c51d21cf45cff3"> 5637</a></span><span class="preprocessor">#define CAN_F13R2_FB29_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB29_Pos)                   </span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703"> 5638</a></span><span class="preprocessor">#define CAN_F13R2_FB29         CAN_F13R2_FB29_Msk                              </span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f10ded80a4a78d7cf92f8b6f3ed078"> 5639</a></span><span class="preprocessor">#define CAN_F13R2_FB30_Pos     (30U)</span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga812a202cba22a21b94811b815cc57611"> 5640</a></span><span class="preprocessor">#define CAN_F13R2_FB30_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB30_Pos)                   </span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012"> 5641</a></span><span class="preprocessor">#define CAN_F13R2_FB30         CAN_F13R2_FB30_Msk                              </span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6af7dbbe2d835ab3d050971ac07a0ea3"> 5642</a></span><span class="preprocessor">#define CAN_F13R2_FB31_Pos     (31U)</span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eceafce3dabadee19db4afd0e0884d6"> 5643</a></span><span class="preprocessor">#define CAN_F13R2_FB31_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB31_Pos)                   </span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97"> 5644</a></span><span class="preprocessor">#define CAN_F13R2_FB31         CAN_F13R2_FB31_Msk                              </span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"> 5646</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span><span class="comment">/*                          CRC calculation unit                              */</span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span><span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5"> 5652</a></span><span class="preprocessor">#define CRC_DR_DR_Pos            (0U)</span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 5653</a></span><span class="preprocessor">#define CRC_DR_DR_Msk            (0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)               </span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 5654</a></span><span class="preprocessor">#define CRC_DR_DR                CRC_DR_DR_Msk                                 </span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63759809b1cd1cfdf46d92becc60f85"> 5657</a></span><span class="preprocessor">#define CRC_IDR_IDR_Pos          (0U)</span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a"> 5658</a></span><span class="preprocessor">#define CRC_IDR_IDR_Msk          (0xFFU &lt;&lt; CRC_IDR_IDR_Pos)                    </span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 5659</a></span><span class="preprocessor">#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                               </span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"> 5661</span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1"> 5662</a></span><span class="preprocessor">#define CRC_CR_RESET_Pos         (0U)</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 5663</a></span><span class="preprocessor">#define CRC_CR_RESET_Msk         (0x1UL &lt;&lt; CRC_CR_RESET_Pos)                   </span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 5664</a></span><span class="preprocessor">#define CRC_CR_RESET             CRC_CR_RESET_Msk                              </span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29fa2eebbf573932af772c709cf89841"> 5665</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_Pos      (3U)</span></div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac936837464e128d0a454320353e96857"> 5666</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_Msk      (0x3UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                </span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59a490e24d6d3775e71cf03e347ff03"> 5667</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                           </span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684388729236be158fa8d084003d92ce"> 5668</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_0        (0x1UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                </span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375d58bc44bffc8aac3da25e6f7287e5"> 5669</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_1        (0x2UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                </span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ec504b3e14150346370aa1c1c691a8"> 5670</a></span><span class="preprocessor">#define CRC_CR_REV_IN_Pos        (5U)</span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f"> 5671</a></span><span class="preprocessor">#define CRC_CR_REV_IN_Msk        (0x3UL &lt;&lt; CRC_CR_REV_IN_Pos)                  </span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a"> 5672</a></span><span class="preprocessor">#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                             </span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b"> 5673</a></span><span class="preprocessor">#define CRC_CR_REV_IN_0          (0x1UL &lt;&lt; CRC_CR_REV_IN_Pos)                  </span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef"> 5674</a></span><span class="preprocessor">#define CRC_CR_REV_IN_1          (0x2UL &lt;&lt; CRC_CR_REV_IN_Pos)                  </span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea775e87da619d420bfde9d7eb54e22"> 5675</a></span><span class="preprocessor">#define CRC_CR_REV_OUT_Pos       (7U)</span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959"> 5676</a></span><span class="preprocessor">#define CRC_CR_REV_OUT_Msk       (0x1UL &lt;&lt; CRC_CR_REV_OUT_Pos)                 </span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7"> 5677</a></span><span class="preprocessor">#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                            </span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span><span class="comment">/*******************  Bit definition for CRC_INIT register  *******************/</span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d94ab2c2c2e91e49d8a1bed2c64f070"> 5680</a></span><span class="preprocessor">#define CRC_INIT_INIT_Pos        (0U)</span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542"> 5681</a></span><span class="preprocessor">#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL &lt;&lt; CRC_INIT_INIT_Pos)           </span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2"> 5682</a></span><span class="preprocessor">#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                             </span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"> 5684</span><span class="comment">/*******************  Bit definition for CRC_POL register  ********************/</span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ff396de342974b7bd130abce1ae5d0"> 5685</a></span><span class="preprocessor">#define CRC_POL_POL_Pos          (0U)</span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c"> 5686</a></span><span class="preprocessor">#define CRC_POL_POL_Msk          (0xFFFFFFFFUL &lt;&lt; CRC_POL_POL_Pos)             </span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f"> 5687</a></span><span class="preprocessor">#define CRC_POL_POL              CRC_POL_POL_Msk                               </span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"> 5689</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"> 5691</span><span class="comment">/*                          CRS Clock Recovery System                         */</span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"> 5692</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"> 5693</span> </div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"> 5694</span><span class="comment">/*******************  Bit definition for CRS_CR register  *********************/</span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2602eee59b89c8d130bc24acbcae617e"> 5695</a></span><span class="preprocessor">#define CRS_CR_SYNCOKIE_Pos       (0U)</span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6687d2235aee6208ee83ec71f1bdf30"> 5696</a></span><span class="preprocessor">#define CRS_CR_SYNCOKIE_Msk       (0x1UL &lt;&lt; CRS_CR_SYNCOKIE_Pos)               </span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246a4b3d840b5b9a18f6ea414fc48297"> 5697</a></span><span class="preprocessor">#define CRS_CR_SYNCOKIE           CRS_CR_SYNCOKIE_Msk                          </span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0205a3edb4071f11b12ad8e3909add29"> 5698</a></span><span class="preprocessor">#define CRS_CR_SYNCWARNIE_Pos     (1U)</span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab86637ea9a46d23663912bc2e71283"> 5699</a></span><span class="preprocessor">#define CRS_CR_SYNCWARNIE_Msk     (0x1UL &lt;&lt; CRS_CR_SYNCWARNIE_Pos)             </span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27fb8e1741d3b5c19a527955eb00bad"> 5700</a></span><span class="preprocessor">#define CRS_CR_SYNCWARNIE         CRS_CR_SYNCWARNIE_Msk                        </span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe82fc749bd2c929d741dd3f19c6c833"> 5701</a></span><span class="preprocessor">#define CRS_CR_ERRIE_Pos          (2U)</span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3643f34d2c8309aa12a16eb328eacf8"> 5702</a></span><span class="preprocessor">#define CRS_CR_ERRIE_Msk          (0x1UL &lt;&lt; CRS_CR_ERRIE_Pos)                  </span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac616bbfe903ec7cc2be289db5fba0fe5"> 5703</a></span><span class="preprocessor">#define CRS_CR_ERRIE              CRS_CR_ERRIE_Msk                             </span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f29760d9ada8e7cb687968905c3ad5a"> 5704</a></span><span class="preprocessor">#define CRS_CR_ESYNCIE_Pos        (3U)</span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7020a241ff6a9373ce1ac6659d3e51f"> 5705</a></span><span class="preprocessor">#define CRS_CR_ESYNCIE_Msk        (0x1UL &lt;&lt; CRS_CR_ESYNCIE_Pos)                </span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3831818c762e279f698faf27f4e7db4a"> 5706</a></span><span class="preprocessor">#define CRS_CR_ESYNCIE            CRS_CR_ESYNCIE_Msk                           </span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d0f8a9a99a1a98a1830480e99e2f4"> 5707</a></span><span class="preprocessor">#define CRS_CR_CEN_Pos            (5U)</span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98f433acb2c50755b1d533a1d0f931f1"> 5708</a></span><span class="preprocessor">#define CRS_CR_CEN_Msk            (0x1UL &lt;&lt; CRS_CR_CEN_Pos)                    </span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace21476d647129c935f84daf84d91699"> 5709</a></span><span class="preprocessor">#define CRS_CR_CEN                CRS_CR_CEN_Msk                               </span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc58c855511f7dee3f38862400350951"> 5710</a></span><span class="preprocessor">#define CRS_CR_AUTOTRIMEN_Pos     (6U)</span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd1304e43307ea1f0340ad3a48ab18d"> 5711</a></span><span class="preprocessor">#define CRS_CR_AUTOTRIMEN_Msk     (0x1UL &lt;&lt; CRS_CR_AUTOTRIMEN_Pos)             </span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa48432b942f1896e05a2eff91178edd"> 5712</a></span><span class="preprocessor">#define CRS_CR_AUTOTRIMEN         CRS_CR_AUTOTRIMEN_Msk                        </span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1aaab3255d1a601461b0af51ee2b71"> 5713</a></span><span class="preprocessor">#define CRS_CR_SWSYNC_Pos         (7U)</span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a66457a1fdc77dd7839847ed240edd"> 5714</a></span><span class="preprocessor">#define CRS_CR_SWSYNC_Msk         (0x1UL &lt;&lt; CRS_CR_SWSYNC_Pos)                 </span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d79706214ba4ee9310e4b678d67e44"> 5715</a></span><span class="preprocessor">#define CRS_CR_SWSYNC             CRS_CR_SWSYNC_Msk                            </span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8403e00f9da8b5d82edf71bad235fdfe"> 5716</a></span><span class="preprocessor">#define CRS_CR_TRIM_Pos           (8U)</span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d20d27668870ca66125aa3de5b18dfb"> 5717</a></span><span class="preprocessor">#define CRS_CR_TRIM_Msk           (0x3FUL &lt;&lt; CRS_CR_TRIM_Pos)                  </span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga755d695431db14c1b3b15a48ede61c13"> 5718</a></span><span class="preprocessor">#define CRS_CR_TRIM               CRS_CR_TRIM_Msk                              </span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38969dc98bd17c6d0d982ef4fa0589cf"> 5719</a></span><span class="preprocessor">#define CRS_CR_TRIM_0             (0x01UL &lt;&lt; CRS_CR_TRIM_Pos)                  </span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c24b264f5e3cfd08d54354daf8dcd99"> 5720</a></span><span class="preprocessor">#define CRS_CR_TRIM_1             (0x02UL &lt;&lt; CRS_CR_TRIM_Pos)                  </span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6ea0689030678a8dd51eb232dcb2df"> 5721</a></span><span class="preprocessor">#define CRS_CR_TRIM_2             (0x04UL &lt;&lt; CRS_CR_TRIM_Pos)                  </span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2fb40405e83c23431388965a2c729b9"> 5722</a></span><span class="preprocessor">#define CRS_CR_TRIM_3             (0x08UL &lt;&lt; CRS_CR_TRIM_Pos)                  </span></div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb666a5b929d012c70ad1bb3a3d86851"> 5723</a></span><span class="preprocessor">#define CRS_CR_TRIM_4             (0x10UL &lt;&lt; CRS_CR_TRIM_Pos)                  </span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd8b8848c8158cfb6b826ac3026fd8d"> 5724</a></span><span class="preprocessor">#define CRS_CR_TRIM_5             (0x20UL &lt;&lt; CRS_CR_TRIM_Pos)                  </span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span><span class="comment">/*******************  Bit definition for CRS_CFGR register  *********************/</span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga391a7b80ee20474bda366e0f915a4923"> 5727</a></span><span class="preprocessor">#define CRS_CFGR_RELOAD_Pos       (0U)</span></div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c32c7f8486233dce5d3822e151a0735"> 5728</a></span><span class="preprocessor">#define CRS_CFGR_RELOAD_Msk       (0xFFFFUL &lt;&lt; CRS_CFGR_RELOAD_Pos)            </span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e54b011ada0eeb4b6ed9cdd24d517f9"> 5729</a></span><span class="preprocessor">#define CRS_CFGR_RELOAD           CRS_CFGR_RELOAD_Msk                          </span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e716be61ad7e9eec068b4dff4a96a7b"> 5730</a></span><span class="preprocessor">#define CRS_CFGR_FELIM_Pos        (16U)</span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e52d17a9bd1633cb72269a9a76f1d9"> 5731</a></span><span class="preprocessor">#define CRS_CFGR_FELIM_Msk        (0xFFUL &lt;&lt; CRS_CFGR_FELIM_Pos)               </span></div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48c70ae21b6a35ed520a2b30df2c4852"> 5732</a></span><span class="preprocessor">#define CRS_CFGR_FELIM            CRS_CFGR_FELIM_Msk                           </span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae220e1c695560c1f50d1024f72b28ca6"> 5734</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_Pos      (24U)</span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3eb9195dc02a8cfbeb1d7ea2e09e8d9"> 5735</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_Msk      (0x7UL &lt;&lt; CRS_CFGR_SYNCDIV_Pos)              </span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0b3ee2ab042802997e57d788c640647"> 5736</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV          CRS_CFGR_SYNCDIV_Msk                         </span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386136633d2d7330e0ac5ca183c292de"> 5737</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_0        (0x1UL &lt;&lt; CRS_CFGR_SYNCDIV_Pos)              </span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae595c852cabc78e8bc9055625d68ca54"> 5738</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_1        (0x2UL &lt;&lt; CRS_CFGR_SYNCDIV_Pos)              </span></div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a4d4b65dbf3623f93cf14ed953fd42"> 5739</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_2        (0x4UL &lt;&lt; CRS_CFGR_SYNCDIV_Pos)              </span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd75675b0c334e51593824c5e86d07cb"> 5741</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC_Pos      (28U)</span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3dabb857d6e68374c542d1d2abe7ba6"> 5742</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC_Msk      (0x3UL &lt;&lt; CRS_CFGR_SYNCSRC_Pos)              </span></div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga441881d5e657b04236e440918fe63d20"> 5743</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC          CRS_CFGR_SYNCSRC_Msk                         </span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85cd0182bf6bbb7088991ff04c612e20"> 5744</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC_0        (0x1UL &lt;&lt; CRS_CFGR_SYNCSRC_Pos)              </span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d2f4200ea8754386aab5947b40721d"> 5745</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC_1        (0x2UL &lt;&lt; CRS_CFGR_SYNCSRC_Pos)              </span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17292cfc2b863a84285a128d7eaf625"> 5747</a></span><span class="preprocessor">#define CRS_CFGR_SYNCPOL_Pos      (31U)</span></div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga669fff4b2146c481e612c641f9b7d157"> 5748</a></span><span class="preprocessor">#define CRS_CFGR_SYNCPOL_Msk      (0x1UL &lt;&lt; CRS_CFGR_SYNCPOL_Pos)              </span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28395cefb0927f2118a9a840a2e2d71"> 5749</a></span><span class="preprocessor">#define CRS_CFGR_SYNCPOL          CRS_CFGR_SYNCPOL_Msk                         </span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span><span class="comment">/*******************  Bit definition for CRS_ISR register  *********************/</span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cad9f7318b877203879d5ec49015ab0"> 5752</a></span><span class="preprocessor">#define CRS_ISR_SYNCOKF_Pos       (0U)</span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1700d1d21e42d6e2c1ccebaaa532fd4"> 5753</a></span><span class="preprocessor">#define CRS_ISR_SYNCOKF_Msk       (0x1UL &lt;&lt; CRS_ISR_SYNCOKF_Pos)               </span></div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9b5f8992ead0ad76fbb08a5e32419"> 5754</a></span><span class="preprocessor">#define CRS_ISR_SYNCOKF           CRS_ISR_SYNCOKF_Msk                          </span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199cf60cb527d7747226b93207678a43"> 5755</a></span><span class="preprocessor">#define CRS_ISR_SYNCWARNF_Pos     (1U)</span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5bab4a943dd56436fa284f16eae065"> 5756</a></span><span class="preprocessor">#define CRS_ISR_SYNCWARNF_Msk     (0x1UL &lt;&lt; CRS_ISR_SYNCWARNF_Pos)             </span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33a79fec47400ab363bbf5b4b9f2b5"> 5757</a></span><span class="preprocessor">#define CRS_ISR_SYNCWARNF         CRS_ISR_SYNCWARNF_Msk                        </span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6426c4c71ca35a66e20123850a8e9195"> 5758</a></span><span class="preprocessor">#define CRS_ISR_ERRF_Pos          (2U)</span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaa9ecbd7d32798d79ec221f7d434b2f"> 5759</a></span><span class="preprocessor">#define CRS_ISR_ERRF_Msk          (0x1UL &lt;&lt; CRS_ISR_ERRF_Pos)                  </span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963b451a4ca8890ee3d323304f0b9298"> 5760</a></span><span class="preprocessor">#define CRS_ISR_ERRF              CRS_ISR_ERRF_Msk                             </span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398066ef15fc2c63e94950dc25e295e1"> 5761</a></span><span class="preprocessor">#define CRS_ISR_ESYNCF_Pos        (3U)</span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac003c4f10cbcb01a21b5b74d2a0a2747"> 5762</a></span><span class="preprocessor">#define CRS_ISR_ESYNCF_Msk        (0x1UL &lt;&lt; CRS_ISR_ESYNCF_Pos)                </span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4d424be7915f9660ecb19c234a8f"> 5763</a></span><span class="preprocessor">#define CRS_ISR_ESYNCF            CRS_ISR_ESYNCF_Msk                           </span></div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e76bab664a3ad12739a614a080768d1"> 5764</a></span><span class="preprocessor">#define CRS_ISR_SYNCERR_Pos       (8U)</span></div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc683b5b8bbad43929bea1de7cf5e2de"> 5765</a></span><span class="preprocessor">#define CRS_ISR_SYNCERR_Msk       (0x1UL &lt;&lt; CRS_ISR_SYNCERR_Pos)               </span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d05ae1142788a65444c0463a26bcfb"> 5766</a></span><span class="preprocessor">#define CRS_ISR_SYNCERR           CRS_ISR_SYNCERR_Msk                          </span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657799c36d5058daa82a73ccfd56b521"> 5767</a></span><span class="preprocessor">#define CRS_ISR_SYNCMISS_Pos      (9U)</span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab843d7aa1168df9df83d1c2ec43ada98"> 5768</a></span><span class="preprocessor">#define CRS_ISR_SYNCMISS_Msk      (0x1UL &lt;&lt; CRS_ISR_SYNCMISS_Pos)              </span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2241bd51b436f7b381ad410124aec5"> 5769</a></span><span class="preprocessor">#define CRS_ISR_SYNCMISS          CRS_ISR_SYNCMISS_Msk                         </span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67931e35e54d02c3e363383fb8cfb06e"> 5770</a></span><span class="preprocessor">#define CRS_ISR_TRIMOVF_Pos       (10U)</span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bf95f5466540ed9b60bb2673bbfd98"> 5771</a></span><span class="preprocessor">#define CRS_ISR_TRIMOVF_Msk       (0x1UL &lt;&lt; CRS_ISR_TRIMOVF_Pos)               </span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3852f10eb46159b7888c71e6d9cec3b"> 5772</a></span><span class="preprocessor">#define CRS_ISR_TRIMOVF           CRS_ISR_TRIMOVF_Msk                          </span></div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcb80aba05f7db27d4b5436f6b4b4ba"> 5773</a></span><span class="preprocessor">#define CRS_ISR_FEDIR_Pos         (15U)</span></div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98392380324f255298ef5a0a37ddde80"> 5774</a></span><span class="preprocessor">#define CRS_ISR_FEDIR_Msk         (0x1UL &lt;&lt; CRS_ISR_FEDIR_Pos)                 </span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91196b059d8ff52c4f28bc964c8a446a"> 5775</a></span><span class="preprocessor">#define CRS_ISR_FEDIR             CRS_ISR_FEDIR_Msk                            </span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fbc555cf26b952581829f83c57764"> 5776</a></span><span class="preprocessor">#define CRS_ISR_FECAP_Pos         (16U)</span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbafe96eb97cd10ee5df017a3958b73"> 5777</a></span><span class="preprocessor">#define CRS_ISR_FECAP_Msk         (0xFFFFUL &lt;&lt; CRS_ISR_FECAP_Pos)              </span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b8a9757678f28814b1a0c1baca63e2"> 5778</a></span><span class="preprocessor">#define CRS_ISR_FECAP             CRS_ISR_FECAP_Msk                            </span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span><span class="comment">/*******************  Bit definition for CRS_ICR register  *********************/</span></div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd5606f68fdf973bcd6ab87113c65d89"> 5781</a></span><span class="preprocessor">#define CRS_ICR_SYNCOKC_Pos       (0U)</span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53745cc683c8b0e1e296e0eb5629a0ff"> 5782</a></span><span class="preprocessor">#define CRS_ICR_SYNCOKC_Msk       (0x1UL &lt;&lt; CRS_ICR_SYNCOKC_Pos)               </span></div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa42110e626aeef3ca9d76c8bda1f08d6"> 5783</a></span><span class="preprocessor">#define CRS_ICR_SYNCOKC           CRS_ICR_SYNCOKC_Msk                          </span></div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551f8858ee99dc8d6bc12da5fd9df91c"> 5784</a></span><span class="preprocessor">#define CRS_ICR_SYNCWARNC_Pos     (1U)</span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb26aae877992c6c09ead21145fd08d5"> 5785</a></span><span class="preprocessor">#define CRS_ICR_SYNCWARNC_Msk     (0x1UL &lt;&lt; CRS_ICR_SYNCWARNC_Pos)             </span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab772d21f8bc42ad5761a270d663be1ce"> 5786</a></span><span class="preprocessor">#define CRS_ICR_SYNCWARNC         CRS_ICR_SYNCWARNC_Msk                        </span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8710e0e3b549ad47e6c7a6d545e67ece"> 5787</a></span><span class="preprocessor">#define CRS_ICR_ERRC_Pos          (2U)</span></div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4def6621c455b0a5b3353cd4e3af021"> 5788</a></span><span class="preprocessor">#define CRS_ICR_ERRC_Msk          (0x1UL &lt;&lt; CRS_ICR_ERRC_Pos)                  </span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67dc4a9e576468b0c322902c7c47793"> 5789</a></span><span class="preprocessor">#define CRS_ICR_ERRC              CRS_ICR_ERRC_Msk                             </span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d6c51e3f9a13ed71aed2083d5059a0"> 5790</a></span><span class="preprocessor">#define CRS_ICR_ESYNCC_Pos        (3U)</span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddcb111c81613365f15ba3fb1974d2c5"> 5791</a></span><span class="preprocessor">#define CRS_ICR_ESYNCC_Msk        (0x1UL &lt;&lt; CRS_ICR_ESYNCC_Pos)                </span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfaa0b3004143ca5b1a7fe5ed23daccf"> 5792</a></span><span class="preprocessor">#define CRS_ICR_ESYNCC            CRS_ICR_ESYNCC_Msk                           </span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"> 5794</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"> 5795</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"> 5796</span><span class="comment">/*                      Digital to Analog Converter                           */</span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"> 5798</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span><span class="comment">/*</span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span><span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32L4 serie)</span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span><span class="comment"> */</span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88aaf7e89ddcd648227fd514315c9838"> 5802</a></span><span class="preprocessor">#define DAC_CHANNEL2_SUPPORT                           </span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span><span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7663eb8440e12383fc88241acbfc99cf"> 5805</a></span><span class="preprocessor">#define DAC_CR_EN1_Pos              (0U)</span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70"> 5806</a></span><span class="preprocessor">#define DAC_CR_EN1_Msk              (0x1UL &lt;&lt; DAC_CR_EN1_Pos)                  </span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 5807</a></span><span class="preprocessor">#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             </span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ef4ab719505604c7a41e31c27fd05dd"> 5808</a></span><span class="preprocessor">#define DAC_CR_TEN1_Pos             (2U)</span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437"> 5809</a></span><span class="preprocessor">#define DAC_CR_TEN1_Msk             (0x1UL &lt;&lt; DAC_CR_TEN1_Pos)                 </span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 5810</a></span><span class="preprocessor">#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            </span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b"> 5812</a></span><span class="preprocessor">#define DAC_CR_TSEL1_Pos            (3U)</span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd"> 5813</a></span><span class="preprocessor">#define DAC_CR_TSEL1_Msk            (0x7UL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 5814</a></span><span class="preprocessor">#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           </span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 5815</a></span><span class="preprocessor">#define DAC_CR_TSEL1_0              (0x1UL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 5816</a></span><span class="preprocessor">#define DAC_CR_TSEL1_1              (0x2UL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 5817</a></span><span class="preprocessor">#define DAC_CR_TSEL1_2              (0x4UL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a0202d6e3295400dc21b2088d333e1"> 5819</a></span><span class="preprocessor">#define DAC_CR_WAVE1_Pos            (6U)</span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3"> 5820</a></span><span class="preprocessor">#define DAC_CR_WAVE1_Msk            (0x3UL &lt;&lt; DAC_CR_WAVE1_Pos)                </span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 5821</a></span><span class="preprocessor">#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           </span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 5822</a></span><span class="preprocessor">#define DAC_CR_WAVE1_0              (0x1UL &lt;&lt; DAC_CR_WAVE1_Pos)                </span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 5823</a></span><span class="preprocessor">#define DAC_CR_WAVE1_1              (0x2UL &lt;&lt; DAC_CR_WAVE1_Pos)                </span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015"> 5825</a></span><span class="preprocessor">#define DAC_CR_MAMP1_Pos            (8U)</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a"> 5826</a></span><span class="preprocessor">#define DAC_CR_MAMP1_Msk            (0xFUL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 5827</a></span><span class="preprocessor">#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           </span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 5828</a></span><span class="preprocessor">#define DAC_CR_MAMP1_0              (0x1UL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 5829</a></span><span class="preprocessor">#define DAC_CR_MAMP1_1              (0x2UL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 5830</a></span><span class="preprocessor">#define DAC_CR_MAMP1_2              (0x4UL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 5831</a></span><span class="preprocessor">#define DAC_CR_MAMP1_3              (0x8UL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1caf9621895f2a99c4b33a0908247b6"> 5833</a></span><span class="preprocessor">#define DAC_CR_DMAEN1_Pos           (12U)</span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356"> 5834</a></span><span class="preprocessor">#define DAC_CR_DMAEN1_Msk           (0x1UL &lt;&lt; DAC_CR_DMAEN1_Pos)               </span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 5835</a></span><span class="preprocessor">#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          </span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a11a25b89aa18648594cb72bf3918bf"> 5836</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1_Pos        (13U)</span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91"> 5837</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1_Msk        (0x1UL &lt;&lt; DAC_CR_DMAUDRIE1_Pos)            </span></div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 5838</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       </span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67a3e52de3c39242c86764de3f2abf9"> 5839</a></span><span class="preprocessor">#define DAC_CR_CEN1_Pos             (14U)</span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4e84b0b68c51df7a31150f62c73406"> 5840</a></span><span class="preprocessor">#define DAC_CR_CEN1_Msk             (0x1UL &lt;&lt; DAC_CR_CEN1_Pos)                 </span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a32a17d51b856044c8e085f8ed0c940"> 5841</a></span><span class="preprocessor">#define DAC_CR_CEN1                 DAC_CR_CEN1_Msk                            </span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2dbea8c55239069a24139f398785af4"> 5843</a></span><span class="preprocessor">#define DAC_CR_EN2_Pos              (16U)</span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7"> 5844</a></span><span class="preprocessor">#define DAC_CR_EN2_Msk              (0x1UL &lt;&lt; DAC_CR_EN2_Pos)                  </span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 5845</a></span><span class="preprocessor">#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             </span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2ef8fa2150330a16a2b19f17caa051e"> 5846</a></span><span class="preprocessor">#define DAC_CR_TEN2_Pos             (18U)</span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df"> 5847</a></span><span class="preprocessor">#define DAC_CR_TEN2_Msk             (0x1UL &lt;&lt; DAC_CR_TEN2_Pos)                 </span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 5848</a></span><span class="preprocessor">#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            </span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277"> 5850</a></span><span class="preprocessor">#define DAC_CR_TSEL2_Pos            (19U)</span></div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333"> 5851</a></span><span class="preprocessor">#define DAC_CR_TSEL2_Msk            (0x7UL &lt;&lt; DAC_CR_TSEL2_Pos)                </span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 5852</a></span><span class="preprocessor">#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           </span></div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 5853</a></span><span class="preprocessor">#define DAC_CR_TSEL2_0              (0x1UL &lt;&lt; DAC_CR_TSEL2_Pos)                </span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 5854</a></span><span class="preprocessor">#define DAC_CR_TSEL2_1              (0x2UL &lt;&lt; DAC_CR_TSEL2_Pos)                </span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 5855</a></span><span class="preprocessor">#define DAC_CR_TSEL2_2              (0x4UL &lt;&lt; DAC_CR_TSEL2_Pos)                </span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7795c9de47dc6747045ee7e2e6fb8ba9"> 5857</a></span><span class="preprocessor">#define DAC_CR_WAVE2_Pos            (22U)</span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893"> 5858</a></span><span class="preprocessor">#define DAC_CR_WAVE2_Msk            (0x3UL &lt;&lt; DAC_CR_WAVE2_Pos)                </span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 5859</a></span><span class="preprocessor">#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           </span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 5860</a></span><span class="preprocessor">#define DAC_CR_WAVE2_0              (0x1UL &lt;&lt; DAC_CR_WAVE2_Pos)                </span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 5861</a></span><span class="preprocessor">#define DAC_CR_WAVE2_1              (0x2UL &lt;&lt; DAC_CR_WAVE2_Pos)                </span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50"> 5863</a></span><span class="preprocessor">#define DAC_CR_MAMP2_Pos            (24U)</span></div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725"> 5864</a></span><span class="preprocessor">#define DAC_CR_MAMP2_Msk            (0xFUL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 5865</a></span><span class="preprocessor">#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           </span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 5866</a></span><span class="preprocessor">#define DAC_CR_MAMP2_0              (0x1UL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 5867</a></span><span class="preprocessor">#define DAC_CR_MAMP2_1              (0x2UL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 5868</a></span><span class="preprocessor">#define DAC_CR_MAMP2_2              (0x4UL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 5869</a></span><span class="preprocessor">#define DAC_CR_MAMP2_3              (0x8UL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga264e3d328584463c5164a7cca726cabb"> 5871</a></span><span class="preprocessor">#define DAC_CR_DMAEN2_Pos           (28U)</span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4"> 5872</a></span><span class="preprocessor">#define DAC_CR_DMAEN2_Msk           (0x1UL &lt;&lt; DAC_CR_DMAEN2_Pos)               </span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 5873</a></span><span class="preprocessor">#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          </span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bf1e308092f2ef72387eb0fc5a8412"> 5874</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE2_Pos        (29U)</span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da"> 5875</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE2_Msk        (0x1UL &lt;&lt; DAC_CR_DMAUDRIE2_Pos)            </span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 5876</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       </span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d339f112a3f9aa31022406d8829bf1f"> 5877</a></span><span class="preprocessor">#define DAC_CR_CEN2_Pos             (30U)</span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af867ef3f1cad485aee0da8c74b7ba"> 5878</a></span><span class="preprocessor">#define DAC_CR_CEN2_Msk             (0x1UL &lt;&lt; DAC_CR_CEN2_Pos)                 </span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ccfa330c76c4dd4129e385b895552e"> 5879</a></span><span class="preprocessor">#define DAC_CR_CEN2                 DAC_CR_CEN2_Msk                            </span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d8b5dafe7a5f4963e5f12656e48ee1"> 5882</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)</span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 5883</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)         </span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 5884</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    </span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb85dac71ddd76ce877fad49a47634b5"> 5885</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)</span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05"> 5886</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)         </span></div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 5887</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    </span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"> 5889</span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3250ec13530e0e363f0ab92c149774f"> 5890</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos    (0U)</span></div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 5891</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos)      </span></div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 5892</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"> 5894</span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1dcdc73fc338b3548cddcf84fb0c951"> 5895</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos    (4U)</span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 5896</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos)      </span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 5897</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"> 5899</span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b874c02d121c755a1d4523f2e39134e"> 5900</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos     (0U)</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 5901</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos)        </span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 5902</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    </span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"> 5904</span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd13752ec5bc912023c608426e47908e"> 5905</a></span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Pos    (0U)</span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0"> 5906</a></span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos)      </span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 5907</a></span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"> 5909</span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span></div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe559f6278c4abd3b5db6277e82925b"> 5910</a></span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Pos    (4U)</span></div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8"> 5911</a></span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos)      </span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 5912</a></span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"> 5914</span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a8082de99f7eef453237a409763718b"> 5915</a></span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Pos     (0U)</span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658"> 5916</a></span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos)        </span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 5917</a></span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    </span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"> 5919</span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1a7b56cdc34694e1aa032be202e79d"> 5920</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos    (0U)</span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 5921</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos)      </span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 5922</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae522220c8b02ab4bcf82f122a45997d3"> 5923</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Pos    (16U)</span></div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437"> 5924</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos)      </span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 5925</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"> 5927</span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa367fe7ed3f9b2d5114dcc46ccab7468"> 5928</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos    (4U)</span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 5929</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos)      </span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 5930</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1db665f01f9d179045057d0e857da0"> 5931</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Pos    (20U)</span></div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23"> 5932</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos)      </span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 5933</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac004fb7fdc93225fb835b27e39229a57"> 5936</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos     (0U)</span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678"> 5937</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos)        </span></div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 5938</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    </span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf849d0278349997f891d987def91224"> 5939</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Pos     (8U)</span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6"> 5940</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos)        </span></div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 5941</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    </span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"> 5943</span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacef98a0af264fa6b23a187e74d7c82d"> 5944</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR_Pos       (0U)</span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4"> 5945</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR1_DACC1DOR_Pos)         </span></div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 5946</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      </span></div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"> 5948</span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17aa70d42a524b2dd911326fa65630f1"> 5949</a></span><span class="preprocessor">#define DAC_DOR2_DACC2DOR_Pos       (0U)</span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe"> 5950</a></span><span class="preprocessor">#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR2_DACC2DOR_Pos)         </span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 5951</a></span><span class="preprocessor">#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      </span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"> 5953</span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span></div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeeefee596334ca7c00e9dfa12cfdd83"> 5954</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1_Pos          (13U)</span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64"> 5955</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR1_Pos)              </span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 5956</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         </span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b49f9b328db92931cf5f9656d380367"> 5957</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG1_Pos        (14U)</span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11f12c0c3ad12a1df216b909e183a5e"> 5958</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG1_Msk        (0x1UL &lt;&lt; DAC_SR_CAL_FLAG1_Pos)            </span></div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a28933728ad7218c1a35a28f369f237"> 5959</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG1            DAC_SR_CAL_FLAG1_Msk                       </span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcbe37f1b63d8f40553c8f7345b0aadb"> 5960</a></span><span class="preprocessor">#define DAC_SR_BWST1_Pos            (15U)</span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6f1dcf843c40e189f723b6cf0ccd1f"> 5961</a></span><span class="preprocessor">#define DAC_SR_BWST1_Msk            (0x1UL &lt;&lt; DAC_SR_BWST1_Pos)                </span></div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4bb7ec09f274673a0bc638e628a48eb"> 5962</a></span><span class="preprocessor">#define DAC_SR_BWST1                DAC_SR_BWST1_Msk                           </span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa918fd0130e9edc2b4a21ff4ba17aa5e"> 5964</a></span><span class="preprocessor">#define DAC_SR_DMAUDR2_Pos          (29U)</span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74"> 5965</a></span><span class="preprocessor">#define DAC_SR_DMAUDR2_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR2_Pos)              </span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 5966</a></span><span class="preprocessor">#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         </span></div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45b2cfa48b2909f2fae883a6d0c219"> 5967</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG2_Pos        (30U)</span></div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98e69300cee9ea99e6a4efbe90ad8650"> 5968</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG2_Msk        (0x1UL &lt;&lt; DAC_SR_CAL_FLAG2_Pos)            </span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8625d64b52916aecec4ad1af2151611"> 5969</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG2            DAC_SR_CAL_FLAG2_Msk                       </span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2d9c271cc675df0dedc6dece40d451"> 5970</a></span><span class="preprocessor">#define DAC_SR_BWST2_Pos            (31U)</span></div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e5d6c95247cc576dc6079a1fee4921b"> 5971</a></span><span class="preprocessor">#define DAC_SR_BWST2_Msk            (0x1UL &lt;&lt; DAC_SR_BWST2_Pos)                </span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e3b39075eab930b643022442c28cc4"> 5972</a></span><span class="preprocessor">#define DAC_SR_BWST2                DAC_SR_BWST2_Msk                           </span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"> 5974</span><span class="comment">/*******************  Bit definition for DAC_CCR register  ********************/</span></div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca600c6fc49d1b14468544d73b0f7ec9"> 5975</a></span><span class="preprocessor">#define DAC_CCR_OTRIM1_Pos          (0U)</span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68d2bd7ed83bfa562b100be5125c1ac"> 5976</a></span><span class="preprocessor">#define DAC_CCR_OTRIM1_Msk          (0x1FUL &lt;&lt; DAC_CCR_OTRIM1_Pos)             </span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b249a9e80c32dfe3cdcf6965a8ab5e5"> 5977</a></span><span class="preprocessor">#define DAC_CCR_OTRIM1              DAC_CCR_OTRIM1_Msk                         </span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3197ee4697f2b1dba56ae81ec50e5435"> 5978</a></span><span class="preprocessor">#define DAC_CCR_OTRIM2_Pos          (16U)</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57760c458a22d9a8aaa3acca319d6023"> 5979</a></span><span class="preprocessor">#define DAC_CCR_OTRIM2_Msk          (0x1FUL &lt;&lt; DAC_CCR_OTRIM2_Pos)             </span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8fbda0c44d5861b07aa5c41ca8951c"> 5980</a></span><span class="preprocessor">#define DAC_CCR_OTRIM2              DAC_CCR_OTRIM2_Msk                         </span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span><span class="comment">/*******************  Bit definition for DAC_MCR register  *******************/</span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62fb14d7f23156ad148907817be113df"> 5983</a></span><span class="preprocessor">#define DAC_MCR_MODE1_Pos           (0U)</span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01bf0067ef0566b80d64f72bc4049a0a"> 5984</a></span><span class="preprocessor">#define DAC_MCR_MODE1_Msk           (0x7UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e19ac9791c5f2d43bfa773d73e7cce9"> 5985</a></span><span class="preprocessor">#define DAC_MCR_MODE1               DAC_MCR_MODE1_Msk                          </span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea553823e38bb50c5ff2e39e147b3f25"> 5986</a></span><span class="preprocessor">#define DAC_MCR_MODE1_0             (0x1UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0521d00c2a858985fae3690b53c90d78"> 5987</a></span><span class="preprocessor">#define DAC_MCR_MODE1_1             (0x2UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0900c5706930ec452f3b53507755b9e"> 5988</a></span><span class="preprocessor">#define DAC_MCR_MODE1_2             (0x4UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac558ff55fac85b19aa942aab49ec8f0a"> 5990</a></span><span class="preprocessor">#define DAC_MCR_MODE2_Pos           (16U)</span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a70ff5f0e0024c1cc8f021f6cac404"> 5991</a></span><span class="preprocessor">#define DAC_MCR_MODE2_Msk           (0x7UL &lt;&lt; DAC_MCR_MODE2_Pos)               </span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838e39ec4ee55b31228f2e9bba8ef16a"> 5992</a></span><span class="preprocessor">#define DAC_MCR_MODE2               DAC_MCR_MODE2_Msk                          </span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dfc664918a2b4807e06ca22cb7aa3cf"> 5993</a></span><span class="preprocessor">#define DAC_MCR_MODE2_0             (0x1UL &lt;&lt; DAC_MCR_MODE2_Pos)               </span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2d83718521b0a334ecdcc2995d30d1"> 5994</a></span><span class="preprocessor">#define DAC_MCR_MODE2_1             (0x2UL &lt;&lt; DAC_MCR_MODE2_Pos)               </span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2a5c85e16c4bc3bf18973851af6fbe"> 5995</a></span><span class="preprocessor">#define DAC_MCR_MODE2_2             (0x4UL &lt;&lt; DAC_MCR_MODE2_Pos)               </span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"> 5997</span><span class="comment">/******************  Bit definition for DAC_SHSR1 register  ******************/</span></div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4af69ae3e073ff8fc90e9c41031ab491"> 5998</a></span><span class="preprocessor">#define DAC_SHSR1_TSAMPLE1_Pos      (0U)</span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7de216bb4a7ca4a346e906f7fbe0efd1"> 5999</a></span><span class="preprocessor">#define DAC_SHSR1_TSAMPLE1_Msk      (0x3FFUL &lt;&lt; DAC_SHSR1_TSAMPLE1_Pos)        </span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92ad9b7f256f60de753a805d0406b66"> 6000</a></span><span class="preprocessor">#define DAC_SHSR1_TSAMPLE1          DAC_SHSR1_TSAMPLE1_Msk                     </span></div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span><span class="comment">/******************  Bit definition for DAC_SHSR2 register  ******************/</span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d2a99067ac378e8168102f99bb86787"> 6003</a></span><span class="preprocessor">#define DAC_SHSR2_TSAMPLE2_Pos      (0U)</span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117e1085c39769e751a8a487fe667c0d"> 6004</a></span><span class="preprocessor">#define DAC_SHSR2_TSAMPLE2_Msk      (0x3FFUL &lt;&lt; DAC_SHSR2_TSAMPLE2_Pos)        </span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1789069a20befec8ba351561c675a88"> 6005</a></span><span class="preprocessor">#define DAC_SHSR2_TSAMPLE2          DAC_SHSR2_TSAMPLE2_Msk                     </span></div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"> 6007</span><span class="comment">/******************  Bit definition for DAC_SHHR register  ******************/</span></div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23ebca8cc23a7df9eb1630d14622eaa9"> 6008</a></span><span class="preprocessor">#define DAC_SHHR_THOLD1_Pos         (0U)</span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee0bdb9d126ca8efe3e79e7df8a8175"> 6009</a></span><span class="preprocessor">#define DAC_SHHR_THOLD1_Msk         (0x3FFUL &lt;&lt; DAC_SHHR_THOLD1_Pos)           </span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d74eeffe6401b619b9a98a4c1ea39c1"> 6010</a></span><span class="preprocessor">#define DAC_SHHR_THOLD1             DAC_SHHR_THOLD1_Msk                        </span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae46194329053659fb0998e904a0d92c5"> 6011</a></span><span class="preprocessor">#define DAC_SHHR_THOLD2_Pos         (16U)</span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab848ec898eaad60b545dea7fda7c8f08"> 6012</a></span><span class="preprocessor">#define DAC_SHHR_THOLD2_Msk         (0x3FFUL &lt;&lt; DAC_SHHR_THOLD2_Pos)           </span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab068ca42052be65caf0fd598e7b29287"> 6013</a></span><span class="preprocessor">#define DAC_SHHR_THOLD2             DAC_SHHR_THOLD2_Msk                        </span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"> 6015</span><span class="comment">/******************  Bit definition for DAC_SHRR register  ******************/</span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16520d809c15201f411be3c41856f1a7"> 6016</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH1_Pos      (0U)</span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc55aac5a00d288a3b850bb3524abd61"> 6017</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH1_Msk      (0xFFUL &lt;&lt; DAC_SHRR_TREFRESH1_Pos)         </span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0109eb0ed545d5cd473389a8af1f618e"> 6018</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH1          DAC_SHRR_TREFRESH1_Msk                     </span></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adfed2014816658281ac71df83529df"> 6019</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH2_Pos      (16U)</span></div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8b52d49b6a1389f7c9e46ce0e0fee2f"> 6020</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH2_Msk      (0xFFUL &lt;&lt; DAC_SHRR_TREFRESH2_Pos)         </span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fea504a1cb1688942e4b121eb2173d3"> 6021</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH2          DAC_SHRR_TREFRESH2_Msk                     </span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span><span class="comment">/*                           DMA Controller (DMA)                             */</span></div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"> 6026</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"> 6027</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"> 6028</span> </div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"> 6029</span><span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087ec211a08c8241dad366d1785cda52"> 6030</a></span><span class="preprocessor">#define DMA_ISR_GIF1_Pos       (0U)</span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 6031</a></span><span class="preprocessor">#define DMA_ISR_GIF1_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF1_Pos)                     </span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 6032</a></span><span class="preprocessor">#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                </span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac085bfd33abd74b8fea8fdb2c0d50281"> 6033</a></span><span class="preprocessor">#define DMA_ISR_TCIF1_Pos      (1U)</span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 6034</a></span><span class="preprocessor">#define DMA_ISR_TCIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF1_Pos)                    </span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 6035</a></span><span class="preprocessor">#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               </span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca211fa8d7b7129ebee6385bfe3c74b"> 6036</a></span><span class="preprocessor">#define DMA_ISR_HTIF1_Pos      (2U)</span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 6037</a></span><span class="preprocessor">#define DMA_ISR_HTIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF1_Pos)                    </span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 6038</a></span><span class="preprocessor">#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               </span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01017e80e2ef95bf33e48cd5f1c464"> 6039</a></span><span class="preprocessor">#define DMA_ISR_TEIF1_Pos      (3U)</span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 6040</a></span><span class="preprocessor">#define DMA_ISR_TEIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF1_Pos)                    </span></div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 6041</a></span><span class="preprocessor">#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               </span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0012c596aa1189cfe65548fe251335ed"> 6042</a></span><span class="preprocessor">#define DMA_ISR_GIF2_Pos       (4U)</span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 6043</a></span><span class="preprocessor">#define DMA_ISR_GIF2_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF2_Pos)                     </span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 6044</a></span><span class="preprocessor">#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                </span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab069ba1399d2868037f766a08dbe1e4a"> 6045</a></span><span class="preprocessor">#define DMA_ISR_TCIF2_Pos      (5U)</span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 6046</a></span><span class="preprocessor">#define DMA_ISR_TCIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF2_Pos)                    </span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 6047</a></span><span class="preprocessor">#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               </span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad85456b2273dd7dfbb08fe92ac61b1e4"> 6048</a></span><span class="preprocessor">#define DMA_ISR_HTIF2_Pos      (6U)</span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 6049</a></span><span class="preprocessor">#define DMA_ISR_HTIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF2_Pos)                    </span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 6050</a></span><span class="preprocessor">#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               </span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cdbf8d2aa171d79890a087f1c43dbd6"> 6051</a></span><span class="preprocessor">#define DMA_ISR_TEIF2_Pos      (7U)</span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2"> 6052</a></span><span class="preprocessor">#define DMA_ISR_TEIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF2_Pos)                    </span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 6053</a></span><span class="preprocessor">#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               </span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54fef9be564548137ad7c2445b20c335"> 6054</a></span><span class="preprocessor">#define DMA_ISR_GIF3_Pos       (8U)</span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71"> 6055</a></span><span class="preprocessor">#define DMA_ISR_GIF3_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF3_Pos)                     </span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 6056</a></span><span class="preprocessor">#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                </span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1479bcdda36f67b6337b034b920fc6d"> 6057</a></span><span class="preprocessor">#define DMA_ISR_TCIF3_Pos      (9U)</span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432"> 6058</a></span><span class="preprocessor">#define DMA_ISR_TCIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF3_Pos)                    </span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 6059</a></span><span class="preprocessor">#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               </span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga126264bff9e43ab1e8f833762fe83c1d"> 6060</a></span><span class="preprocessor">#define DMA_ISR_HTIF3_Pos      (10U)</span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 6061</a></span><span class="preprocessor">#define DMA_ISR_HTIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF3_Pos)                    </span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 6062</a></span><span class="preprocessor">#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               </span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248a455a5f3c5fee0cc45ab365d7b516"> 6063</a></span><span class="preprocessor">#define DMA_ISR_TEIF3_Pos      (11U)</span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 6064</a></span><span class="preprocessor">#define DMA_ISR_TEIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF3_Pos)                    </span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 6065</a></span><span class="preprocessor">#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               </span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a333a9204a12b733075b76fe405e073"> 6066</a></span><span class="preprocessor">#define DMA_ISR_GIF4_Pos       (12U)</span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 6067</a></span><span class="preprocessor">#define DMA_ISR_GIF4_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF4_Pos)                     </span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 6068</a></span><span class="preprocessor">#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                </span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c55dfd31b2060f1fb68338588a859e"> 6069</a></span><span class="preprocessor">#define DMA_ISR_TCIF4_Pos      (13U)</span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512"> 6070</a></span><span class="preprocessor">#define DMA_ISR_TCIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF4_Pos)                    </span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 6071</a></span><span class="preprocessor">#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               </span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa14ca3e688cfacb5f01b8e236b2dc8"> 6072</a></span><span class="preprocessor">#define DMA_ISR_HTIF4_Pos      (14U)</span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6"> 6073</a></span><span class="preprocessor">#define DMA_ISR_HTIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF4_Pos)                    </span></div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 6074</a></span><span class="preprocessor">#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               </span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5a506abd056cdecd143aa6b453a3c0"> 6075</a></span><span class="preprocessor">#define DMA_ISR_TEIF4_Pos      (15U)</span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 6076</a></span><span class="preprocessor">#define DMA_ISR_TEIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF4_Pos)                    </span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 6077</a></span><span class="preprocessor">#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               </span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2a17e91ebc38899d49756cb90bf4ad"> 6078</a></span><span class="preprocessor">#define DMA_ISR_GIF5_Pos       (16U)</span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c"> 6079</a></span><span class="preprocessor">#define DMA_ISR_GIF5_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF5_Pos)                     </span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 6080</a></span><span class="preprocessor">#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                </span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3df7a4b5b5522c858efb983e147e521"> 6081</a></span><span class="preprocessor">#define DMA_ISR_TCIF5_Pos      (17U)</span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 6082</a></span><span class="preprocessor">#define DMA_ISR_TCIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF5_Pos)                    </span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 6083</a></span><span class="preprocessor">#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               </span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9052b436400d7e915f8f5bfff90f90e1"> 6084</a></span><span class="preprocessor">#define DMA_ISR_HTIF5_Pos      (18U)</span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 6085</a></span><span class="preprocessor">#define DMA_ISR_HTIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF5_Pos)                    </span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 6086</a></span><span class="preprocessor">#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               </span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c21cfd99b9042aae0c09646f194400d"> 6087</a></span><span class="preprocessor">#define DMA_ISR_TEIF5_Pos      (19U)</span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1"> 6088</a></span><span class="preprocessor">#define DMA_ISR_TEIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF5_Pos)                    </span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 6089</a></span><span class="preprocessor">#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               </span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4eabd1be5d69031f89e738b5c74b67"> 6090</a></span><span class="preprocessor">#define DMA_ISR_GIF6_Pos       (20U)</span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e"> 6091</a></span><span class="preprocessor">#define DMA_ISR_GIF6_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF6_Pos)                     </span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 6092</a></span><span class="preprocessor">#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                </span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51a0e94ffea3d92ae1dc0eb5747cecc1"> 6093</a></span><span class="preprocessor">#define DMA_ISR_TCIF6_Pos      (21U)</span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62"> 6094</a></span><span class="preprocessor">#define DMA_ISR_TCIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF6_Pos)                    </span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 6095</a></span><span class="preprocessor">#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               </span></div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04cbdca367113e9af5ded68c90e8523"> 6096</a></span><span class="preprocessor">#define DMA_ISR_HTIF6_Pos      (22U)</span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90"> 6097</a></span><span class="preprocessor">#define DMA_ISR_HTIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF6_Pos)                    </span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 6098</a></span><span class="preprocessor">#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               </span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963d5205894b028565a3845600f4ffd6"> 6099</a></span><span class="preprocessor">#define DMA_ISR_TEIF6_Pos      (23U)</span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e"> 6100</a></span><span class="preprocessor">#define DMA_ISR_TEIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF6_Pos)                    </span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 6101</a></span><span class="preprocessor">#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               </span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e8c37f4c5e50c523965acdd6fb68407"> 6102</a></span><span class="preprocessor">#define DMA_ISR_GIF7_Pos       (24U)</span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb"> 6103</a></span><span class="preprocessor">#define DMA_ISR_GIF7_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF7_Pos)                     </span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 6104</a></span><span class="preprocessor">#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                </span></div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf045c89aa989b77cd4a81d5995a35350"> 6105</a></span><span class="preprocessor">#define DMA_ISR_TCIF7_Pos      (25U)</span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02"> 6106</a></span><span class="preprocessor">#define DMA_ISR_TCIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF7_Pos)                    </span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 6107</a></span><span class="preprocessor">#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               </span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797a964a31272c1fcab6b10f248f01b2"> 6108</a></span><span class="preprocessor">#define DMA_ISR_HTIF7_Pos      (26U)</span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da"> 6109</a></span><span class="preprocessor">#define DMA_ISR_HTIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF7_Pos)                    </span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 6110</a></span><span class="preprocessor">#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               </span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206b3332efbd7d8fdd094e791de94812"> 6111</a></span><span class="preprocessor">#define DMA_ISR_TEIF7_Pos      (27U)</span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde"> 6112</a></span><span class="preprocessor">#define DMA_ISR_TEIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF7_Pos)                    </span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 6113</a></span><span class="preprocessor">#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               </span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span></div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384a232196033f388924f3f598f63777"> 6116</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1_Pos     (0U)</span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a"> 6117</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF1_Pos)                   </span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 6118</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              </span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4602952d83692098965c92eb075ba8f2"> 6119</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos    (1U)</span></div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 6120</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF1_Pos)                  </span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 6121</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             </span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga429ea8f924228f3c9c769a1dd10fccd2"> 6122</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos    (2U)</span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 6123</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF1_Pos)                  </span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 6124</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             </span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae398bd469325b42df8d631c2c7648c03"> 6125</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos    (3U)</span></div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 6126</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF1_Pos)                  </span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 6127</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             </span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a87eeb6e68e40c01607eb3055b2c802"> 6128</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2_Pos     (4U)</span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd"> 6129</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF2_Pos)                   </span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 6130</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              </span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfd856f903bc2bb83b5e33bdcfbb72a8"> 6131</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos    (5U)</span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 6132</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF2_Pos)                  </span></div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 6133</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             </span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae42f9ec920fc45409fca256fc1c094"> 6134</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos    (6U)</span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 6135</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF2_Pos)                  </span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 6136</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             </span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c81071e0ad5e28ca23e87a3bef63f78"> 6137</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos    (7U)</span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 6138</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF2_Pos)                  </span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 6139</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             </span></div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8abc8c7851622f66870e25e698befa2"> 6140</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3_Pos     (8U)</span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 6141</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF3_Pos)                   </span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 6142</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              </span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa340e56f4bfd8bf669b3cb636940a21"> 6143</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos    (9U)</span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0"> 6144</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF3_Pos)                  </span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 6145</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             </span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9188b1e168f052779be66773b2132d6"> 6146</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos    (10U)</span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 6147</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF3_Pos)                  </span></div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 6148</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             </span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57eb58cc21d13c4e954049cffe43853a"> 6149</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos    (11U)</span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 6150</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF3_Pos)                  </span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 6151</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             </span></div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad4c91830b4d46fcd53d414a91735273"> 6152</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4_Pos     (12U)</span></div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 6153</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF4_Pos)                   </span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 6154</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              </span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f092ea2c52ba0b5137c06702776f95"> 6155</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos    (13U)</span></div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 6156</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF4_Pos)                  </span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 6157</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             </span></div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8373c904a0574577398d22fe2d1872"> 6158</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos    (14U)</span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 6159</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF4_Pos)                  </span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 6160</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             </span></div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cfe132853ae9bea3b745104f6c6bf7"> 6161</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos    (15U)</span></div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 6162</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF4_Pos)                  </span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 6163</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             </span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3885a548a01240f4b093215c9940ef70"> 6164</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5_Pos     (16U)</span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a"> 6165</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF5_Pos)                   </span></div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 6166</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              </span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacccd6618430fcc0515973f1335ea1cd7"> 6167</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos    (17U)</span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684"> 6168</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF5_Pos)                  </span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 6169</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             </span></div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ff720ba13ea5f68b85d13cf881798a"> 6170</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos    (18U)</span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 6171</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF5_Pos)                  </span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 6172</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             </span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f212a62195d09ebbdfcdf2811a3798a"> 6173</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos    (19U)</span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 6174</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF5_Pos)                  </span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 6175</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             </span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947a2b4d94e4d611a087a9a9d26069"> 6176</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6_Pos     (20U)</span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d"> 6177</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF6_Pos)                   </span></div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 6178</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              </span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94e93900522ede13863a0419ebedc67e"> 6179</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6_Pos    (21U)</span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020"> 6180</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF6_Pos)                  </span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 6181</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             </span></div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93f0d87ce3ac10330dc041aba3a26476"> 6182</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6_Pos    (22U)</span></div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb"> 6183</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF6_Pos)                  </span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 6184</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             </span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55707c4ab09e3bb7905a7ccd9e15cb02"> 6185</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6_Pos    (23U)</span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0"> 6186</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF6_Pos)                  </span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 6187</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             </span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga191c8a88496206410e22515c1dc8f726"> 6188</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7_Pos     (24U)</span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed"> 6189</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF7_Pos)                   </span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 6190</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              </span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00709a6aa2ad9e2a2bd93ecaea62a47b"> 6191</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7_Pos    (25U)</span></div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc"> 6192</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF7_Pos)                  </span></div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 6193</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             </span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03149a3b9b879b9f8ad6ba03021df818"> 6194</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7_Pos    (26U)</span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d"> 6195</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF7_Pos)                  </span></div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 6196</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             </span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61cdda5706c58ca9294f1457576c3d87"> 6197</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7_Pos    (27U)</span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c"> 6198</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF7_Pos)                  </span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 6199</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             </span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"> 6201</span><span class="comment">/*******************  Bit definition for DMA_CCR register  ********************/</span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4112f52d39f2b8046af889c49c504c"> 6202</a></span><span class="preprocessor">#define DMA_CCR_EN_Pos         (0U)</span></div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 6203</a></span><span class="preprocessor">#define DMA_CCR_EN_Msk         (0x1UL &lt;&lt; DMA_CCR_EN_Pos)                       </span></div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 6204</a></span><span class="preprocessor">#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  </span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3b07726862ce6f3a0007de1553330a"> 6205</a></span><span class="preprocessor">#define DMA_CCR_TCIE_Pos       (1U)</span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 6206</a></span><span class="preprocessor">#define DMA_CCR_TCIE_Msk       (0x1UL &lt;&lt; DMA_CCR_TCIE_Pos)                     </span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 6207</a></span><span class="preprocessor">#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                </span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5675e39ff8c23a18657c52281efc4c7e"> 6208</a></span><span class="preprocessor">#define DMA_CCR_HTIE_Pos       (2U)</span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 6209</a></span><span class="preprocessor">#define DMA_CCR_HTIE_Msk       (0x1UL &lt;&lt; DMA_CCR_HTIE_Pos)                     </span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 6210</a></span><span class="preprocessor">#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                </span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2744612a297431a80718a67c7c79f19"> 6211</a></span><span class="preprocessor">#define DMA_CCR_TEIE_Pos       (3U)</span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 6212</a></span><span class="preprocessor">#define DMA_CCR_TEIE_Msk       (0x1UL &lt;&lt; DMA_CCR_TEIE_Pos)                     </span></div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 6213</a></span><span class="preprocessor">#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                </span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcc441150b42892a6ae5a4ae784d85e"> 6214</a></span><span class="preprocessor">#define DMA_CCR_DIR_Pos        (4U)</span></div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 6215</a></span><span class="preprocessor">#define DMA_CCR_DIR_Msk        (0x1UL &lt;&lt; DMA_CCR_DIR_Pos)                      </span></div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 6216</a></span><span class="preprocessor">#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 </span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a4138896fef96641f9ad5eb269f4c4"> 6217</a></span><span class="preprocessor">#define DMA_CCR_CIRC_Pos       (5U)</span></div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43"> 6218</a></span><span class="preprocessor">#define DMA_CCR_CIRC_Msk       (0x1UL &lt;&lt; DMA_CCR_CIRC_Pos)                     </span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 6219</a></span><span class="preprocessor">#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                </span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga165bb032ce1148af49048daec69508e9"> 6220</a></span><span class="preprocessor">#define DMA_CCR_PINC_Pos       (6U)</span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437"> 6221</a></span><span class="preprocessor">#define DMA_CCR_PINC_Msk       (0x1UL &lt;&lt; DMA_CCR_PINC_Pos)                     </span></div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 6222</a></span><span class="preprocessor">#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                </span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f07a706a1a1b3b351151aff8b48be2"> 6223</a></span><span class="preprocessor">#define DMA_CCR_MINC_Pos       (7U)</span></div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 6224</a></span><span class="preprocessor">#define DMA_CCR_MINC_Msk       (0x1UL &lt;&lt; DMA_CCR_MINC_Pos)                     </span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 6225</a></span><span class="preprocessor">#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                </span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83"> 6227</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_Pos      (8U)</span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 6228</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_Msk      (0x3UL &lt;&lt; DMA_CCR_PSIZE_Pos)                    </span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 6229</a></span><span class="preprocessor">#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               </span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 6230</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_0        (0x1UL &lt;&lt; DMA_CCR_PSIZE_Pos)                    </span></div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 6231</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_1        (0x2UL &lt;&lt; DMA_CCR_PSIZE_Pos)                    </span></div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36"> 6233</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_Pos      (10U)</span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 6234</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_Msk      (0x3UL &lt;&lt; DMA_CCR_MSIZE_Pos)                    </span></div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 6235</a></span><span class="preprocessor">#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               </span></div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 6236</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_0        (0x1UL &lt;&lt; DMA_CCR_MSIZE_Pos)                    </span></div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 6237</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_1        (0x2UL &lt;&lt; DMA_CCR_MSIZE_Pos)                    </span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b"> 6239</a></span><span class="preprocessor">#define DMA_CCR_PL_Pos         (12U)</span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 6240</a></span><span class="preprocessor">#define DMA_CCR_PL_Msk         (0x3UL &lt;&lt; DMA_CCR_PL_Pos)                       </span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 6241</a></span><span class="preprocessor">#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  </span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 6242</a></span><span class="preprocessor">#define DMA_CCR_PL_0           (0x1UL &lt;&lt; DMA_CCR_PL_Pos)                       </span></div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 6243</a></span><span class="preprocessor">#define DMA_CCR_PL_1           (0x2UL &lt;&lt; DMA_CCR_PL_Pos)                       </span></div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5d87d39e76e413ecfd4135d1d069aa2"> 6245</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos    (14U)</span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 6246</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk    (0x1UL &lt;&lt; DMA_CCR_MEM2MEM_Pos)                  </span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 6247</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             </span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"> 6249</span><span class="comment">/******************  Bit definition for DMA_CNDTR register  *******************/</span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96337334b23e814de339a9697b8cfe52"> 6250</a></span><span class="preprocessor">#define DMA_CNDTR_NDT_Pos      (0U)</span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430"> 6251</a></span><span class="preprocessor">#define DMA_CNDTR_NDT_Msk      (0xFFFFUL &lt;&lt; DMA_CNDTR_NDT_Pos)                 </span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 6252</a></span><span class="preprocessor">#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               </span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"> 6254</span><span class="comment">/******************  Bit definition for DMA_CPAR register  ********************/</span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbe38bfd0952b6490a0517143030eb0"> 6255</a></span><span class="preprocessor">#define DMA_CPAR_PA_Pos        (0U)</span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a"> 6256</a></span><span class="preprocessor">#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL &lt;&lt; DMA_CPAR_PA_Pos)               </span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 6257</a></span><span class="preprocessor">#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 </span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"> 6259</span><span class="comment">/******************  Bit definition for DMA_CMAR register  ********************/</span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8680eed5bbb2c59ececcacbdb9cdd5b"> 6260</a></span><span class="preprocessor">#define DMA_CMAR_MA_Pos        (0U)</span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 6261</a></span><span class="preprocessor">#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL &lt;&lt; DMA_CMAR_MA_Pos)               </span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 6262</a></span><span class="preprocessor">#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 </span></div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"> 6265</span><span class="comment">/*******************  Bit definition for DMA_CSELR register  *******************/</span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga704c75ec3547eae7c8fd167fa5532157"> 6266</a></span><span class="preprocessor">#define DMA_CSELR_C1S_Pos      (0U)</span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedd53db80746c6060aba454e4db7af03"> 6267</a></span><span class="preprocessor">#define DMA_CSELR_C1S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C1S_Pos)                    </span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae14cb7e311c0b6368694302d65dc8b2c"> 6268</a></span><span class="preprocessor">#define DMA_CSELR_C1S          DMA_CSELR_C1S_Msk                               </span></div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae65397c79b27b69bb93a98835b3ee3ca"> 6269</a></span><span class="preprocessor">#define DMA_CSELR_C2S_Pos      (4U)</span></div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3952266eb2f32d31d5ccc9aba2ced1c5"> 6270</a></span><span class="preprocessor">#define DMA_CSELR_C2S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C2S_Pos)                    </span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9360427bc45cbe8b5d821b0b08344e32"> 6271</a></span><span class="preprocessor">#define DMA_CSELR_C2S          DMA_CSELR_C2S_Msk                               </span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab9f538b42dc07b970c2f065262298e"> 6272</a></span><span class="preprocessor">#define DMA_CSELR_C3S_Pos      (8U)</span></div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace242dfd00b84c920fb33172ecb01dfb"> 6273</a></span><span class="preprocessor">#define DMA_CSELR_C3S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C3S_Pos)                    </span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c2fdf6c3f7cb1a4e73f4b832263806"> 6274</a></span><span class="preprocessor">#define DMA_CSELR_C3S          DMA_CSELR_C3S_Msk                               </span></div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1238e3621e64e5062c44e977d43eef7"> 6275</a></span><span class="preprocessor">#define DMA_CSELR_C4S_Pos      (12U)</span></div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7309d87144e86335daf2c3dc7e296c7"> 6276</a></span><span class="preprocessor">#define DMA_CSELR_C4S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C4S_Pos)                    </span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1de39e3828fd46a91674b5eaa3c93a68"> 6277</a></span><span class="preprocessor">#define DMA_CSELR_C4S          DMA_CSELR_C4S_Msk                               </span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a89860d50105452ef4113a86512f77e"> 6278</a></span><span class="preprocessor">#define DMA_CSELR_C5S_Pos      (16U)</span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c492256daf1208d514d346af38e7599"> 6279</a></span><span class="preprocessor">#define DMA_CSELR_C5S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C5S_Pos)                    </span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72157f1b7ffd73b62c931ee18b18ee63"> 6280</a></span><span class="preprocessor">#define DMA_CSELR_C5S          DMA_CSELR_C5S_Msk                               </span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2982eea2ee976e24d1067d7e54eccb25"> 6281</a></span><span class="preprocessor">#define DMA_CSELR_C6S_Pos      (20U)</span></div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06db7a3a6447c5c68092c4d85d05e190"> 6282</a></span><span class="preprocessor">#define DMA_CSELR_C6S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C6S_Pos)                    </span></div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b8ba99f8996370b4fe2e410a3d512a3"> 6283</a></span><span class="preprocessor">#define DMA_CSELR_C6S          DMA_CSELR_C6S_Msk                               </span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc95b4056d6bfd26d32e411c9e0d7602"> 6284</a></span><span class="preprocessor">#define DMA_CSELR_C7S_Pos      (24U)</span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917910bf2ce4a15696b5eb38bb45ab11"> 6285</a></span><span class="preprocessor">#define DMA_CSELR_C7S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C7S_Pos)                    </span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1fa46ea50b120c90999cb32e59d6d9a"> 6286</a></span><span class="preprocessor">#define DMA_CSELR_C7S          DMA_CSELR_C7S_Msk                               </span></div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"> 6288</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"> 6289</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"> 6290</span><span class="comment">/*                    External Interrupt/Event Controller                     */</span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"> 6291</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"> 6292</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"> 6293</span><span class="comment">/*******************  Bit definition for EXTI_IMR1 register  ******************/</span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga671c8c0c00399207b70a1efc8c62a8a8"> 6294</a></span><span class="preprocessor">#define EXTI_IMR1_IM0_Pos        (0U)</span></div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f42b06020fcd7ff375a0ead3f85db0"> 6295</a></span><span class="preprocessor">#define EXTI_IMR1_IM0_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM0_Pos)                  </span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa272f68e9e26fdbfa4c7f54d23bd8ae1"> 6296</a></span><span class="preprocessor">#define EXTI_IMR1_IM0            EXTI_IMR1_IM0_Msk                             </span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbd11e155480aeb0ce2fec7569626cc"> 6297</a></span><span class="preprocessor">#define EXTI_IMR1_IM1_Pos        (1U)</span></div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08d0f559fdac46d60a21522da41a863c"> 6298</a></span><span class="preprocessor">#define EXTI_IMR1_IM1_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM1_Pos)                  </span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c3931dfef9b112e4ea9417d6f5d2aa"> 6299</a></span><span class="preprocessor">#define EXTI_IMR1_IM1            EXTI_IMR1_IM1_Msk                             </span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c919c599a076c075513d73401b03c28"> 6300</a></span><span class="preprocessor">#define EXTI_IMR1_IM2_Pos        (2U)</span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92306287f95d4950e4bd1568d1951a6"> 6301</a></span><span class="preprocessor">#define EXTI_IMR1_IM2_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM2_Pos)                  </span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb98616b792bfc0c7b298129a6a3673"> 6302</a></span><span class="preprocessor">#define EXTI_IMR1_IM2            EXTI_IMR1_IM2_Msk                             </span></div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393298c43ddd64996cf5d25d824dd81b"> 6303</a></span><span class="preprocessor">#define EXTI_IMR1_IM3_Pos        (3U)</span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga658f5141d6d71b5fb352e99f44ee6938"> 6304</a></span><span class="preprocessor">#define EXTI_IMR1_IM3_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM3_Pos)                  </span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ef33d1cc58c973df7c4e36ec3174cf"> 6305</a></span><span class="preprocessor">#define EXTI_IMR1_IM3            EXTI_IMR1_IM3_Msk                             </span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b45b0939175299b6c1b5f44be44a24a"> 6306</a></span><span class="preprocessor">#define EXTI_IMR1_IM4_Pos        (4U)</span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3014b3c3642a6fb2968dbcc56eb4535d"> 6307</a></span><span class="preprocessor">#define EXTI_IMR1_IM4_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM4_Pos)                  </span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01a37b70f0864c9f66856da5cf66d245"> 6308</a></span><span class="preprocessor">#define EXTI_IMR1_IM4            EXTI_IMR1_IM4_Msk                             </span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921ecae350e236e667c90e43c2c33f84"> 6309</a></span><span class="preprocessor">#define EXTI_IMR1_IM5_Pos        (5U)</span></div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75f31f2c17f0304f194e3804c919548c"> 6310</a></span><span class="preprocessor">#define EXTI_IMR1_IM5_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM5_Pos)                  </span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae26c5e58b2239d0868c92046dc0e05f1"> 6311</a></span><span class="preprocessor">#define EXTI_IMR1_IM5            EXTI_IMR1_IM5_Msk                             </span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119e5c4b29e239bf82cea0f2dc8f42d2"> 6312</a></span><span class="preprocessor">#define EXTI_IMR1_IM6_Pos        (6U)</span></div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga025f4616ee47a1f79910fcf3c65d5672"> 6313</a></span><span class="preprocessor">#define EXTI_IMR1_IM6_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM6_Pos)                  </span></div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b985aee183566ac4ed97eda517234dd"> 6314</a></span><span class="preprocessor">#define EXTI_IMR1_IM6            EXTI_IMR1_IM6_Msk                             </span></div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0379673284a1c66cfbdb7a6c62021f26"> 6315</a></span><span class="preprocessor">#define EXTI_IMR1_IM7_Pos        (7U)</span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906e5935713dcdd32cccfea7536ec547"> 6316</a></span><span class="preprocessor">#define EXTI_IMR1_IM7_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM7_Pos)                  </span></div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb28e642123c5651492ece188bced09b"> 6317</a></span><span class="preprocessor">#define EXTI_IMR1_IM7            EXTI_IMR1_IM7_Msk                             </span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4fd2a61cf772a7f793f371c7eee11b"> 6318</a></span><span class="preprocessor">#define EXTI_IMR1_IM8_Pos        (8U)</span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7853c80efeb994f31ae59dcbf5b832e7"> 6319</a></span><span class="preprocessor">#define EXTI_IMR1_IM8_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM8_Pos)                  </span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaded3e1e03ee9568073fe43e55b2da0"> 6320</a></span><span class="preprocessor">#define EXTI_IMR1_IM8            EXTI_IMR1_IM8_Msk                             </span></div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb637bb49a9c82073440cb9980b74d00"> 6321</a></span><span class="preprocessor">#define EXTI_IMR1_IM9_Pos        (9U)</span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e81862a1dad239df8b9afa8cfcf484"> 6322</a></span><span class="preprocessor">#define EXTI_IMR1_IM9_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM9_Pos)                  </span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18193265978bd173dedfb912e2e5c1d"> 6323</a></span><span class="preprocessor">#define EXTI_IMR1_IM9            EXTI_IMR1_IM9_Msk                             </span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aed9a0e6c0c59b9e29b57b2d89d6488"> 6324</a></span><span class="preprocessor">#define EXTI_IMR1_IM10_Pos       (10U)</span></div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014dfa194dac37af3ebddbe7efb54b72"> 6325</a></span><span class="preprocessor">#define EXTI_IMR1_IM10_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM10_Pos)                 </span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8153cb7b84f435c263bdbb4c9f1602e"> 6326</a></span><span class="preprocessor">#define EXTI_IMR1_IM10           EXTI_IMR1_IM10_Msk                            </span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39742f95325bf74638906b7efb156c9"> 6327</a></span><span class="preprocessor">#define EXTI_IMR1_IM11_Pos       (11U)</span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab20090ec310bbc616f438a4207f7dd8f"> 6328</a></span><span class="preprocessor">#define EXTI_IMR1_IM11_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM11_Pos)                 </span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db66607c1039a11a8e49393d7093697"> 6329</a></span><span class="preprocessor">#define EXTI_IMR1_IM11           EXTI_IMR1_IM11_Msk                            </span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga706fa77f4d6b18eec622928ee10e92f9"> 6330</a></span><span class="preprocessor">#define EXTI_IMR1_IM12_Pos       (12U)</span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bbac77a8cd4244e9e8d70b5a0d515ef"> 6331</a></span><span class="preprocessor">#define EXTI_IMR1_IM12_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM12_Pos)                 </span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadafb7b965518887a3e3098c12f73c3c7"> 6332</a></span><span class="preprocessor">#define EXTI_IMR1_IM12           EXTI_IMR1_IM12_Msk                            </span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d59e203edbf057f2902392b17f4813d"> 6333</a></span><span class="preprocessor">#define EXTI_IMR1_IM13_Pos       (13U)</span></div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5848b42ddaed3e12eb420f8aef1b80e3"> 6334</a></span><span class="preprocessor">#define EXTI_IMR1_IM13_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM13_Pos)                 </span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4962c2025662416f8dfd486f294dfd7e"> 6335</a></span><span class="preprocessor">#define EXTI_IMR1_IM13           EXTI_IMR1_IM13_Msk                            </span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0893b14f754043eccfa17cb25c8c8f5"> 6336</a></span><span class="preprocessor">#define EXTI_IMR1_IM14_Pos       (14U)</span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b4d5142a2d53010d20087b63e91d33"> 6337</a></span><span class="preprocessor">#define EXTI_IMR1_IM14_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM14_Pos)                 </span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1563fa3b791a788e15ae48c8408d3f06"> 6338</a></span><span class="preprocessor">#define EXTI_IMR1_IM14           EXTI_IMR1_IM14_Msk                            </span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61c29a888c7d5f860a18dbac2cd4eeda"> 6339</a></span><span class="preprocessor">#define EXTI_IMR1_IM15_Pos       (15U)</span></div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694e7e09df7b5b2a942b88335913e4f0"> 6340</a></span><span class="preprocessor">#define EXTI_IMR1_IM15_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM15_Pos)                 </span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b89e1052116258842b0cc0935d72fc6"> 6341</a></span><span class="preprocessor">#define EXTI_IMR1_IM15           EXTI_IMR1_IM15_Msk                            </span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94957ed408e9705d5e02d17232a063c8"> 6342</a></span><span class="preprocessor">#define EXTI_IMR1_IM16_Pos       (16U)</span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga349a7d1869b0c0916f48c7a99e9dfdaa"> 6343</a></span><span class="preprocessor">#define EXTI_IMR1_IM16_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM16_Pos)                 </span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bac4551decbfbbb98e8a5e19f526a39"> 6344</a></span><span class="preprocessor">#define EXTI_IMR1_IM16           EXTI_IMR1_IM16_Msk                            </span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bc4ec9a5f3c64969c0ea28ae7b3643a"> 6345</a></span><span class="preprocessor">#define EXTI_IMR1_IM17_Pos       (17U)</span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7adf120051dcc543abdb29c008694b"> 6346</a></span><span class="preprocessor">#define EXTI_IMR1_IM17_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM17_Pos)                 </span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga279a6b8fad429681c2d78085cb0c6f5a"> 6347</a></span><span class="preprocessor">#define EXTI_IMR1_IM17           EXTI_IMR1_IM17_Msk                            </span></div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae39b617c105dae53272053318462a081"> 6348</a></span><span class="preprocessor">#define EXTI_IMR1_IM18_Pos       (18U)</span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20817f14762d0f47d94d2fee7e19980c"> 6349</a></span><span class="preprocessor">#define EXTI_IMR1_IM18_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM18_Pos)                 </span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226e1af2518349964010b359a27dea2e"> 6350</a></span><span class="preprocessor">#define EXTI_IMR1_IM18           EXTI_IMR1_IM18_Msk                            </span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed1476b3f1d2fefbcda13efb4a4bfbe"> 6351</a></span><span class="preprocessor">#define EXTI_IMR1_IM19_Pos       (19U)</span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adb626e8129960e971bd2a07790dfe5"> 6352</a></span><span class="preprocessor">#define EXTI_IMR1_IM19_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM19_Pos)                 </span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1f64187c69e561662e99b8d1cac3ac4"> 6353</a></span><span class="preprocessor">#define EXTI_IMR1_IM19           EXTI_IMR1_IM19_Msk                            </span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc171e97384363d1c2e7963e0ad2aa"> 6354</a></span><span class="preprocessor">#define EXTI_IMR1_IM20_Pos       (20U)</span></div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c5dbf4d08dbd8344aca850f46851b3"> 6355</a></span><span class="preprocessor">#define EXTI_IMR1_IM20_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM20_Pos)                 </span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c906952cfd83d59c5db12a50f0cd8d1"> 6356</a></span><span class="preprocessor">#define EXTI_IMR1_IM20           EXTI_IMR1_IM20_Msk                            </span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c5dce173af30ddd8836b8000373ab8"> 6357</a></span><span class="preprocessor">#define EXTI_IMR1_IM21_Pos       (21U)</span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf181a6ae97c2f3d24a099cfc580e0f07"> 6358</a></span><span class="preprocessor">#define EXTI_IMR1_IM21_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM21_Pos)                 </span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dcc1164a7c9628817e0be18db178a2e"> 6359</a></span><span class="preprocessor">#define EXTI_IMR1_IM21           EXTI_IMR1_IM21_Msk                            </span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c5f672dce74848255a788486e80211"> 6360</a></span><span class="preprocessor">#define EXTI_IMR1_IM22_Pos       (22U)</span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa1468a68343da3412682e012ba69ba"> 6361</a></span><span class="preprocessor">#define EXTI_IMR1_IM22_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM22_Pos)                 </span></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4a588942e7cd5fe77afcb0d8d43b8c5"> 6362</a></span><span class="preprocessor">#define EXTI_IMR1_IM22           EXTI_IMR1_IM22_Msk                            </span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b30caffc8ec7047f18456fdeceda5a9"> 6363</a></span><span class="preprocessor">#define EXTI_IMR1_IM23_Pos       (23U)</span></div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9b5b078ed53b1f76c105398c9d33180"> 6364</a></span><span class="preprocessor">#define EXTI_IMR1_IM23_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM23_Pos)                 </span></div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace4d3c64cb86bad3f7f1f43f614ef34f"> 6365</a></span><span class="preprocessor">#define EXTI_IMR1_IM23           EXTI_IMR1_IM23_Msk                            </span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c4d64cb1fad733bf3ad7b11d81da97"> 6366</a></span><span class="preprocessor">#define EXTI_IMR1_IM24_Pos       (24U)</span></div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga031caa7c15af0ae0d54b3e69de1623e5"> 6367</a></span><span class="preprocessor">#define EXTI_IMR1_IM24_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM24_Pos)                 </span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25f38f19a139df71bfe597f649c96f08"> 6368</a></span><span class="preprocessor">#define EXTI_IMR1_IM24           EXTI_IMR1_IM24_Msk                            </span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga734d6ae0de0d65bc1243614985c63fb4"> 6369</a></span><span class="preprocessor">#define EXTI_IMR1_IM25_Pos       (25U)</span></div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27b09d02d1e543e201b563cbf1f1182"> 6370</a></span><span class="preprocessor">#define EXTI_IMR1_IM25_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM25_Pos)                 </span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad02bd55120cd25badd4cb3785b152f"> 6371</a></span><span class="preprocessor">#define EXTI_IMR1_IM25           EXTI_IMR1_IM25_Msk                            </span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1ef21cc205591aa4b29b8faada4bfc"> 6372</a></span><span class="preprocessor">#define EXTI_IMR1_IM26_Pos       (26U)</span></div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b08af846b714a4ab718336ea6c5fb9"> 6373</a></span><span class="preprocessor">#define EXTI_IMR1_IM26_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM26_Pos)                 </span></div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317909c5bf2a6ef54fd2d5e6fb1fbfa6"> 6374</a></span><span class="preprocessor">#define EXTI_IMR1_IM26           EXTI_IMR1_IM26_Msk                            </span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga864700105590f7c56502c31956475ad2"> 6375</a></span><span class="preprocessor">#define EXTI_IMR1_IM27_Pos       (27U)</span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1d81584fc0834f4b6d0af327be12b6"> 6376</a></span><span class="preprocessor">#define EXTI_IMR1_IM27_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM27_Pos)                 </span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3983785743d35d1cab919a25de1a583"> 6377</a></span><span class="preprocessor">#define EXTI_IMR1_IM27           EXTI_IMR1_IM27_Msk                            </span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce9d3ccde1e51678171200f6a422b54"> 6378</a></span><span class="preprocessor">#define EXTI_IMR1_IM28_Pos       (28U)</span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbef0da2107e184320bdfb70f183088c"> 6379</a></span><span class="preprocessor">#define EXTI_IMR1_IM28_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM28_Pos)                 </span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045dfba3673ba30828bcf63b03c768f7"> 6380</a></span><span class="preprocessor">#define EXTI_IMR1_IM28           EXTI_IMR1_IM28_Msk                            </span></div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a04521e6853d9de0273912699c2d7fa"> 6381</a></span><span class="preprocessor">#define EXTI_IMR1_IM31_Pos       (31U)</span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7307fd01ac2d3123bd4de805330a89aa"> 6382</a></span><span class="preprocessor">#define EXTI_IMR1_IM31_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM31_Pos)                 </span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae587966adfea396ebe0b1ef5e1f683f4"> 6383</a></span><span class="preprocessor">#define EXTI_IMR1_IM31           EXTI_IMR1_IM31_Msk                            </span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga287b717474bb8b050e413750fe468ccb"> 6384</a></span><span class="preprocessor">#define EXTI_IMR1_IM_Pos         (0U)</span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6de5e725478878d8c3250db79c8fa5"> 6385</a></span><span class="preprocessor">#define EXTI_IMR1_IM_Msk         (0x9FFFFFFFUL &lt;&lt; EXTI_IMR1_IM_Pos)            </span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fdcb30cc5bf0a600f5894f84012202c"> 6386</a></span><span class="preprocessor">#define EXTI_IMR1_IM             EXTI_IMR1_IM_Msk                              </span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"> 6388</span><span class="comment">/*******************  Bit definition for EXTI_EMR1 register  ******************/</span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37880a4049c51d17e5259a41c6c01bc0"> 6389</a></span><span class="preprocessor">#define EXTI_EMR1_EM0_Pos        (0U)</span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53e11b6b839fe35d1970a3b691afdd26"> 6390</a></span><span class="preprocessor">#define EXTI_EMR1_EM0_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM0_Pos)                  </span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2afd48d09cfb87d68809c58a95472fb6"> 6391</a></span><span class="preprocessor">#define EXTI_EMR1_EM0            EXTI_EMR1_EM0_Msk                             </span></div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04f7d9975dbad33ad26c3258fdac004b"> 6392</a></span><span class="preprocessor">#define EXTI_EMR1_EM1_Pos        (1U)</span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb79c5f6557919ba0fb37687f4694f5f"> 6393</a></span><span class="preprocessor">#define EXTI_EMR1_EM1_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM1_Pos)                  </span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae06a6a531ec53ff20dde0456ca5c638c"> 6394</a></span><span class="preprocessor">#define EXTI_EMR1_EM1            EXTI_EMR1_EM1_Msk                             </span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc885252b14aa2a38b46339e4c47b7e"> 6395</a></span><span class="preprocessor">#define EXTI_EMR1_EM2_Pos        (2U)</span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga531e4ba6d4d5bf294324ac7307ab363a"> 6396</a></span><span class="preprocessor">#define EXTI_EMR1_EM2_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM2_Pos)                  </span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f7253dc04390084158db4ac4cf55aa0"> 6397</a></span><span class="preprocessor">#define EXTI_EMR1_EM2            EXTI_EMR1_EM2_Msk                             </span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0937aa2030d0dbab175e877c62f4113b"> 6398</a></span><span class="preprocessor">#define EXTI_EMR1_EM3_Pos        (3U)</span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3164d6ea1aefb1e92a742cbb027e1497"> 6399</a></span><span class="preprocessor">#define EXTI_EMR1_EM3_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM3_Pos)                  </span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05bbdaa2b221154fd847f5d857a17080"> 6400</a></span><span class="preprocessor">#define EXTI_EMR1_EM3            EXTI_EMR1_EM3_Msk                             </span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48bcd796f115f6ca56b1bf811d01ec87"> 6401</a></span><span class="preprocessor">#define EXTI_EMR1_EM4_Pos        (4U)</span></div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2672f92c8e414edd6ae0d628a6956db"> 6402</a></span><span class="preprocessor">#define EXTI_EMR1_EM4_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM4_Pos)                  </span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46368343defa0387fb67a748eae20dfb"> 6403</a></span><span class="preprocessor">#define EXTI_EMR1_EM4            EXTI_EMR1_EM4_Msk                             </span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd6ccb9da460754343959e8554b9f17f"> 6404</a></span><span class="preprocessor">#define EXTI_EMR1_EM5_Pos        (5U)</span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988b22dd34c206f4ed7e1854c3d02262"> 6405</a></span><span class="preprocessor">#define EXTI_EMR1_EM5_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM5_Pos)                  </span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71acf82905a434d12cb76dc2338ace66"> 6406</a></span><span class="preprocessor">#define EXTI_EMR1_EM5            EXTI_EMR1_EM5_Msk                             </span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa157fa69d55169c1d0413015046aa8e2"> 6407</a></span><span class="preprocessor">#define EXTI_EMR1_EM6_Pos        (6U)</span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace57a3c3958d21af417d242760bdfd5a"> 6408</a></span><span class="preprocessor">#define EXTI_EMR1_EM6_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM6_Pos)                  </span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b1a2278ad2235095804912fb1a45b7"> 6409</a></span><span class="preprocessor">#define EXTI_EMR1_EM6            EXTI_EMR1_EM6_Msk                             </span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed6e5bcc0befb03e1af90068fffcd42"> 6410</a></span><span class="preprocessor">#define EXTI_EMR1_EM7_Pos        (7U)</span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8769ae0218c535263164bab3b623346"> 6411</a></span><span class="preprocessor">#define EXTI_EMR1_EM7_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM7_Pos)                  </span></div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352600168d2da5960124d01fc404f15d"> 6412</a></span><span class="preprocessor">#define EXTI_EMR1_EM7            EXTI_EMR1_EM7_Msk                             </span></div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961082a9f108bfde0a5d0738f9ba9dca"> 6413</a></span><span class="preprocessor">#define EXTI_EMR1_EM8_Pos        (8U)</span></div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8642b695914cbf948298e1afa4cba891"> 6414</a></span><span class="preprocessor">#define EXTI_EMR1_EM8_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM8_Pos)                  </span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d7e479303396cc59c0f5e46a3ec205"> 6415</a></span><span class="preprocessor">#define EXTI_EMR1_EM8            EXTI_EMR1_EM8_Msk                             </span></div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3b5f7d9d1ef92014a1bfd666db726ca"> 6416</a></span><span class="preprocessor">#define EXTI_EMR1_EM9_Pos        (9U)</span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77194467df298b0692e14f6ca06c7ca3"> 6417</a></span><span class="preprocessor">#define EXTI_EMR1_EM9_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM9_Pos)                  </span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bf4417d17ee6dbe04fd23746281014"> 6418</a></span><span class="preprocessor">#define EXTI_EMR1_EM9            EXTI_EMR1_EM9_Msk                             </span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2564e9d6e468e17f1e12b32c33a2cf0f"> 6419</a></span><span class="preprocessor">#define EXTI_EMR1_EM10_Pos       (10U)</span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998699f2707182f3ebad67b9745c4e5"> 6420</a></span><span class="preprocessor">#define EXTI_EMR1_EM10_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM10_Pos)                 </span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc7bfe67d1747aa934a035766d75b3c9"> 6421</a></span><span class="preprocessor">#define EXTI_EMR1_EM10           EXTI_EMR1_EM10_Msk                            </span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga123b291eb4bdefc75fe3e8867e7f103c"> 6422</a></span><span class="preprocessor">#define EXTI_EMR1_EM11_Pos       (11U)</span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d4b20b706b12ec6df472db1d377b88"> 6423</a></span><span class="preprocessor">#define EXTI_EMR1_EM11_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM11_Pos)                 </span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6fe632805ed87a13ceead43312a3f47"> 6424</a></span><span class="preprocessor">#define EXTI_EMR1_EM11           EXTI_EMR1_EM11_Msk                            </span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861387326c6db78de356104b36f8ed0b"> 6425</a></span><span class="preprocessor">#define EXTI_EMR1_EM12_Pos       (12U)</span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac45a400878cfb23979b72c48a268f3"> 6426</a></span><span class="preprocessor">#define EXTI_EMR1_EM12_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM12_Pos)                 </span></div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d7d8f172638887e1cbe8b45675ac6a"> 6427</a></span><span class="preprocessor">#define EXTI_EMR1_EM12           EXTI_EMR1_EM12_Msk                            </span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a24d7c75b589933296a145f5080879d"> 6428</a></span><span class="preprocessor">#define EXTI_EMR1_EM13_Pos       (13U)</span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9686157418e65ec2c03108aff803ff"> 6429</a></span><span class="preprocessor">#define EXTI_EMR1_EM13_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM13_Pos)                 </span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e767c6892865a0ec12b89b254a8bc3"> 6430</a></span><span class="preprocessor">#define EXTI_EMR1_EM13           EXTI_EMR1_EM13_Msk                            </span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b085fa2b7edd97e2d2cd0c17b290da"> 6431</a></span><span class="preprocessor">#define EXTI_EMR1_EM14_Pos       (14U)</span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a5493bbf61f6b582c84fdc8ebdfabe9"> 6432</a></span><span class="preprocessor">#define EXTI_EMR1_EM14_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM14_Pos)                 </span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17bea6be6d7a32d2460c36a7d524c1b7"> 6433</a></span><span class="preprocessor">#define EXTI_EMR1_EM14           EXTI_EMR1_EM14_Msk                            </span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dcd183fae91af4abc18351112a4708d"> 6434</a></span><span class="preprocessor">#define EXTI_EMR1_EM15_Pos       (15U)</span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cab17bc35637455413f3025f1b41acc"> 6435</a></span><span class="preprocessor">#define EXTI_EMR1_EM15_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM15_Pos)                 </span></div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590b66e93724f03d4d07ab1ae3842934"> 6436</a></span><span class="preprocessor">#define EXTI_EMR1_EM15           EXTI_EMR1_EM15_Msk                            </span></div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac08577ab3e95ea094125ba834d63d39b"> 6437</a></span><span class="preprocessor">#define EXTI_EMR1_EM16_Pos       (16U)</span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6c0843c6f6e8fc77fc87567ad1ae00"> 6438</a></span><span class="preprocessor">#define EXTI_EMR1_EM16_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM16_Pos)                 </span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbbc56e042dc83b1be5551305b07cc0c"> 6439</a></span><span class="preprocessor">#define EXTI_EMR1_EM16           EXTI_EMR1_EM16_Msk                            </span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga798b1d8cc4d172fcb8120012b105263a"> 6440</a></span><span class="preprocessor">#define EXTI_EMR1_EM17_Pos       (17U)</span></div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6892a50c2596f4efd0d73fa6fb7863d2"> 6441</a></span><span class="preprocessor">#define EXTI_EMR1_EM17_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM17_Pos)                 </span></div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47aed69544022d8e5c09446e16fccacf"> 6442</a></span><span class="preprocessor">#define EXTI_EMR1_EM17           EXTI_EMR1_EM17_Msk                            </span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4745b9b8152f041efcb8eb13e987f59"> 6443</a></span><span class="preprocessor">#define EXTI_EMR1_EM18_Pos       (18U)</span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4109175184f0832af835ae75fcde4a14"> 6444</a></span><span class="preprocessor">#define EXTI_EMR1_EM18_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM18_Pos)                 </span></div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab4eb503317046815b203c3ca11db31"> 6445</a></span><span class="preprocessor">#define EXTI_EMR1_EM18           EXTI_EMR1_EM18_Msk                            </span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ecce1d669209a32557f0ffcc523e90d"> 6446</a></span><span class="preprocessor">#define EXTI_EMR1_EM19_Pos       (19U)</span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3968a578a56b157d4da68e8654b55d0f"> 6447</a></span><span class="preprocessor">#define EXTI_EMR1_EM19_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM19_Pos)                 </span></div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315bd5207cd3292266d1218fa39b9bf5"> 6448</a></span><span class="preprocessor">#define EXTI_EMR1_EM19           EXTI_EMR1_EM19_Msk                            </span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2450568c6c226b8d4a0b84d88201e48b"> 6449</a></span><span class="preprocessor">#define EXTI_EMR1_EM20_Pos       (20U)</span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f0aeb59f234122592d381155d31a92c"> 6450</a></span><span class="preprocessor">#define EXTI_EMR1_EM20_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM20_Pos)                 </span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dec367d98c133c3f6902f3716c67dbb"> 6451</a></span><span class="preprocessor">#define EXTI_EMR1_EM20           EXTI_EMR1_EM20_Msk                            </span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a2c22ffb9ac88094f0555aa222089c"> 6452</a></span><span class="preprocessor">#define EXTI_EMR1_EM21_Pos       (21U)</span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac802bfea19ceb03059c8fbf330d042c3"> 6453</a></span><span class="preprocessor">#define EXTI_EMR1_EM21_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM21_Pos)                 </span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29f4e00086202963c7c1bf226efaea1c"> 6454</a></span><span class="preprocessor">#define EXTI_EMR1_EM21           EXTI_EMR1_EM21_Msk                            </span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7658a13fcdcedde5fefc6739c59b32c5"> 6455</a></span><span class="preprocessor">#define EXTI_EMR1_EM22_Pos       (22U)</span></div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a7ca91266eba269dbc8469c1e0b92a"> 6456</a></span><span class="preprocessor">#define EXTI_EMR1_EM22_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM22_Pos)                 </span></div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e72400d7177abb5fa53ea0335fcf6ae"> 6457</a></span><span class="preprocessor">#define EXTI_EMR1_EM22           EXTI_EMR1_EM22_Msk                            </span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d38611feaf51ff647c7a24a6862aa1"> 6458</a></span><span class="preprocessor">#define EXTI_EMR1_EM23_Pos       (23U)</span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a64fa5d603050f5599b262582521d7"> 6459</a></span><span class="preprocessor">#define EXTI_EMR1_EM23_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM23_Pos)                 </span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7806f42e02a5a2abcde24acc024c8e96"> 6460</a></span><span class="preprocessor">#define EXTI_EMR1_EM23           EXTI_EMR1_EM23_Msk                            </span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4db32ae7a5c52fb15151f1e612af8bf7"> 6461</a></span><span class="preprocessor">#define EXTI_EMR1_EM24_Pos       (24U)</span></div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea41a6d2bef55ff5bfb93828ee5b458"> 6462</a></span><span class="preprocessor">#define EXTI_EMR1_EM24_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM24_Pos)                 </span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6a06313c55836447926088dc793c4fd"> 6463</a></span><span class="preprocessor">#define EXTI_EMR1_EM24           EXTI_EMR1_EM24_Msk                            </span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2ecf7d528fde777d51699c1a6657117"> 6464</a></span><span class="preprocessor">#define EXTI_EMR1_EM25_Pos       (25U)</span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33aeb5e97432f52e3ed720bf87f0f2b"> 6465</a></span><span class="preprocessor">#define EXTI_EMR1_EM25_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM25_Pos)                 </span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7216555b4148f5c5ae1654ee697b6f6"> 6466</a></span><span class="preprocessor">#define EXTI_EMR1_EM25           EXTI_EMR1_EM25_Msk                            </span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcab07af90636f88bbc0eeaba48b45a2"> 6467</a></span><span class="preprocessor">#define EXTI_EMR1_EM26_Pos       (26U)</span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ddaa2d5e96d034a0f4167ef02b3da8e"> 6468</a></span><span class="preprocessor">#define EXTI_EMR1_EM26_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM26_Pos)                 </span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae44d904647e0b78b2b0b1ebff48565"> 6469</a></span><span class="preprocessor">#define EXTI_EMR1_EM26           EXTI_EMR1_EM26_Msk                            </span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eb5c84f80fb6469c9f4e24cf886c023"> 6470</a></span><span class="preprocessor">#define EXTI_EMR1_EM27_Pos       (27U)</span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376aa0e429cf09d2a0efe013ecb3daa9"> 6471</a></span><span class="preprocessor">#define EXTI_EMR1_EM27_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM27_Pos)                 </span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a72a1ccdba10ba1c02c86ad424a9f4"> 6472</a></span><span class="preprocessor">#define EXTI_EMR1_EM27           EXTI_EMR1_EM27_Msk                            </span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd3074c52eb41ee15e960345551c6e17"> 6473</a></span><span class="preprocessor">#define EXTI_EMR1_EM28_Pos       (28U)</span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71214595a88cddb3eb5d027068d545d7"> 6474</a></span><span class="preprocessor">#define EXTI_EMR1_EM28_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM28_Pos)                 </span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a517efb55e7251705875d9faa3fcde4"> 6475</a></span><span class="preprocessor">#define EXTI_EMR1_EM28           EXTI_EMR1_EM28_Msk                            </span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga759652f07fac36e197b8f39217f3b5d0"> 6476</a></span><span class="preprocessor">#define EXTI_EMR1_EM31_Pos       (31U)</span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051f33bd2802184038103fc8d07e2079"> 6477</a></span><span class="preprocessor">#define EXTI_EMR1_EM31_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM31_Pos)                 </span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a031566208f2eb94309d82a80a38541"> 6478</a></span><span class="preprocessor">#define EXTI_EMR1_EM31           EXTI_EMR1_EM31_Msk                            </span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"> 6480</span><span class="comment">/******************  Bit definition for EXTI_RTSR1 register  ******************/</span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b462add4180763c4e01668a4260ebea"> 6481</a></span><span class="preprocessor">#define EXTI_RTSR1_RT0_Pos       (0U)</span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f056e8145a1820697f5fca602b6fe6c"> 6482</a></span><span class="preprocessor">#define EXTI_RTSR1_RT0_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT0_Pos)                 </span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bff21e548722b17199668dec68acf2"> 6483</a></span><span class="preprocessor">#define EXTI_RTSR1_RT0           EXTI_RTSR1_RT0_Msk                            </span></div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac09504ddcd216f9dd23230c83bc49563"> 6484</a></span><span class="preprocessor">#define EXTI_RTSR1_RT1_Pos       (1U)</span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514d6a2d57e5845bfbe1b1d68ec29b7a"> 6485</a></span><span class="preprocessor">#define EXTI_RTSR1_RT1_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT1_Pos)                 </span></div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc675bd41bb0a76b878624663c21a7e"> 6486</a></span><span class="preprocessor">#define EXTI_RTSR1_RT1           EXTI_RTSR1_RT1_Msk                            </span></div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da31c13fdfe809796cd07045e8c8991"> 6487</a></span><span class="preprocessor">#define EXTI_RTSR1_RT2_Pos       (2U)</span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbec6fc8f14f968da630271973bb6d6"> 6488</a></span><span class="preprocessor">#define EXTI_RTSR1_RT2_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT2_Pos)                 </span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0782791f56d09bb8e274d769afdb3c8"> 6489</a></span><span class="preprocessor">#define EXTI_RTSR1_RT2           EXTI_RTSR1_RT2_Msk                            </span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ca8bbd0d41110cd7e9564d5e5dcc36"> 6490</a></span><span class="preprocessor">#define EXTI_RTSR1_RT3_Pos       (3U)</span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29a3b171faaadbac744fc82528182073"> 6491</a></span><span class="preprocessor">#define EXTI_RTSR1_RT3_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT3_Pos)                 </span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4974072d53fc9bd190763935e60f8a7e"> 6492</a></span><span class="preprocessor">#define EXTI_RTSR1_RT3           EXTI_RTSR1_RT3_Msk                            </span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77a537a7dd20ab85d40299581518c9ed"> 6493</a></span><span class="preprocessor">#define EXTI_RTSR1_RT4_Pos       (4U)</span></div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cbe00ac4348e348ff78c3a6eb20f26b"> 6494</a></span><span class="preprocessor">#define EXTI_RTSR1_RT4_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT4_Pos)                 </span></div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0bdaec8755d6d4269dd64324ab6c07"> 6495</a></span><span class="preprocessor">#define EXTI_RTSR1_RT4           EXTI_RTSR1_RT4_Msk                            </span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0f0152598cc40642f4efafa5edb31d"> 6496</a></span><span class="preprocessor">#define EXTI_RTSR1_RT5_Pos       (5U)</span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3951b511294cc7eb2e78867517077f6c"> 6497</a></span><span class="preprocessor">#define EXTI_RTSR1_RT5_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT5_Pos)                 </span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1abd80aa759bb8050a387960f7c495"> 6498</a></span><span class="preprocessor">#define EXTI_RTSR1_RT5           EXTI_RTSR1_RT5_Msk                            </span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2db7b610f39a799b774e6d21dcda34f8"> 6499</a></span><span class="preprocessor">#define EXTI_RTSR1_RT6_Pos       (6U)</span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3095350dcf21464fea9359475a17cdb"> 6500</a></span><span class="preprocessor">#define EXTI_RTSR1_RT6_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT6_Pos)                 </span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39de90819a3d912de47f4f843709d789"> 6501</a></span><span class="preprocessor">#define EXTI_RTSR1_RT6           EXTI_RTSR1_RT6_Msk                            </span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e8dc498b2412fcd1d26d202363041"> 6502</a></span><span class="preprocessor">#define EXTI_RTSR1_RT7_Pos       (7U)</span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8859722cd5ddbe02582b4fc15ecbea4f"> 6503</a></span><span class="preprocessor">#define EXTI_RTSR1_RT7_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT7_Pos)                 </span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae77ba5dcf668a513ef5b84533e45e919"> 6504</a></span><span class="preprocessor">#define EXTI_RTSR1_RT7           EXTI_RTSR1_RT7_Msk                            </span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90715bf6f63242c2567d1544678d1293"> 6505</a></span><span class="preprocessor">#define EXTI_RTSR1_RT8_Pos       (8U)</span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d4f3c2fb61fa96c0cc1154e47a81ab"> 6506</a></span><span class="preprocessor">#define EXTI_RTSR1_RT8_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT8_Pos)                 </span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff997b170ecbe5557cde1fd6f03fc9df"> 6507</a></span><span class="preprocessor">#define EXTI_RTSR1_RT8           EXTI_RTSR1_RT8_Msk                            </span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79fbdc88062b9408087fce4413b0021"> 6508</a></span><span class="preprocessor">#define EXTI_RTSR1_RT9_Pos       (9U)</span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f6ee70b7bcd9d625a9ef9779e70486a"> 6509</a></span><span class="preprocessor">#define EXTI_RTSR1_RT9_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT9_Pos)                 </span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a502af1250a5dfa7af888160e74e6f7"> 6510</a></span><span class="preprocessor">#define EXTI_RTSR1_RT9           EXTI_RTSR1_RT9_Msk                            </span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aff72956a096625aaf3bbb734fc943b"> 6511</a></span><span class="preprocessor">#define EXTI_RTSR1_RT10_Pos      (10U)</span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97711fc12146b3ea9db1ed74b032a66b"> 6512</a></span><span class="preprocessor">#define EXTI_RTSR1_RT10_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT10_Pos)                </span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b34fb6c6d11203cba1e7a904cfc1868"> 6513</a></span><span class="preprocessor">#define EXTI_RTSR1_RT10          EXTI_RTSR1_RT10_Msk                           </span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fd884fdcae8882ed4b168b99e3df3f"> 6514</a></span><span class="preprocessor">#define EXTI_RTSR1_RT11_Pos      (11U)</span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6bb17971dc44db19715e2da5ed7ae45"> 6515</a></span><span class="preprocessor">#define EXTI_RTSR1_RT11_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT11_Pos)                </span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4e16b30acaa8c4c2bb547baf3ec9b3a"> 6516</a></span><span class="preprocessor">#define EXTI_RTSR1_RT11          EXTI_RTSR1_RT11_Msk                           </span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b0323935c8f32508513dad6ceed6e0e"> 6517</a></span><span class="preprocessor">#define EXTI_RTSR1_RT12_Pos      (12U)</span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fcfd6f193368b54f873b94f97c0de4"> 6518</a></span><span class="preprocessor">#define EXTI_RTSR1_RT12_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT12_Pos)                </span></div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc1748eecd4bfceaa36dd1d79b94d36"> 6519</a></span><span class="preprocessor">#define EXTI_RTSR1_RT12          EXTI_RTSR1_RT12_Msk                           </span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcf4feb3061a446814e00f8debdeabe"> 6520</a></span><span class="preprocessor">#define EXTI_RTSR1_RT13_Pos      (13U)</span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cb81e99ceef7b6b8ddbce37bb8c4984"> 6521</a></span><span class="preprocessor">#define EXTI_RTSR1_RT13_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT13_Pos)                </span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bf9a6dbd973e8e9202c1d3c3d4eb040"> 6522</a></span><span class="preprocessor">#define EXTI_RTSR1_RT13          EXTI_RTSR1_RT13_Msk                           </span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c9960845715b8349dc3381aa01078a"> 6523</a></span><span class="preprocessor">#define EXTI_RTSR1_RT14_Pos      (14U)</span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed62b0987df41cb626d75348898f7e3"> 6524</a></span><span class="preprocessor">#define EXTI_RTSR1_RT14_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT14_Pos)                </span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53737548b255936ed026b36048a0732f"> 6525</a></span><span class="preprocessor">#define EXTI_RTSR1_RT14          EXTI_RTSR1_RT14_Msk                           </span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa6dc897bab56600792ca94283e3aeb3"> 6526</a></span><span class="preprocessor">#define EXTI_RTSR1_RT15_Pos      (15U)</span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0062425d59c225405b2d5cafa76d10f4"> 6527</a></span><span class="preprocessor">#define EXTI_RTSR1_RT15_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT15_Pos)                </span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed959bca0fc5892a10e066ccd2dd7bf"> 6528</a></span><span class="preprocessor">#define EXTI_RTSR1_RT15          EXTI_RTSR1_RT15_Msk                           </span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a540bda7c3992238858d1a06520852"> 6529</a></span><span class="preprocessor">#define EXTI_RTSR1_RT16_Pos      (16U)</span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26ae52a0d0f2711e4972f1b1728f3466"> 6530</a></span><span class="preprocessor">#define EXTI_RTSR1_RT16_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT16_Pos)                </span></div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97869a710206ddbd450690296e103466"> 6531</a></span><span class="preprocessor">#define EXTI_RTSR1_RT16          EXTI_RTSR1_RT16_Msk                           </span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad86cf127844d04a660a5ca66d33fca86"> 6532</a></span><span class="preprocessor">#define EXTI_RTSR1_RT18_Pos      (18U)</span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6a38757e1896b99685310c4df911e05"> 6533</a></span><span class="preprocessor">#define EXTI_RTSR1_RT18_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT18_Pos)                </span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafae4290eca004780f5bcc0e85681fbdc"> 6534</a></span><span class="preprocessor">#define EXTI_RTSR1_RT18          EXTI_RTSR1_RT18_Msk                           </span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93939d62979fd34618f3ede45eca5cb4"> 6535</a></span><span class="preprocessor">#define EXTI_RTSR1_RT19_Pos      (19U)</span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79588a3642f41c89ea7ba11d08fc9f7b"> 6536</a></span><span class="preprocessor">#define EXTI_RTSR1_RT19_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT19_Pos)                </span></div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f9f8a3b97a8ab03b16d1fec8fb0e006"> 6537</a></span><span class="preprocessor">#define EXTI_RTSR1_RT19          EXTI_RTSR1_RT19_Msk                           </span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e4d8b260f9123d34e91411e1332c780"> 6538</a></span><span class="preprocessor">#define EXTI_RTSR1_RT20_Pos      (20U)</span></div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d621c5a913e2466766e051aec54a558"> 6539</a></span><span class="preprocessor">#define EXTI_RTSR1_RT20_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT20_Pos)                </span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga721a6f14367cd9e96966057321ac1bfb"> 6540</a></span><span class="preprocessor">#define EXTI_RTSR1_RT20          EXTI_RTSR1_RT20_Msk                           </span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b33766040e6f7892db0d032a6b1af4"> 6541</a></span><span class="preprocessor">#define EXTI_RTSR1_RT21_Pos      (21U)</span></div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9797bae407294939871ceb00afc80beb"> 6542</a></span><span class="preprocessor">#define EXTI_RTSR1_RT21_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT21_Pos)                </span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2248e0a7413a0ed28784ef8752628639"> 6543</a></span><span class="preprocessor">#define EXTI_RTSR1_RT21          EXTI_RTSR1_RT21_Msk                           </span></div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabd6b345b4cf9bacfd2b4c745ab7d15a"> 6544</a></span><span class="preprocessor">#define EXTI_RTSR1_RT22_Pos      (22U)</span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad95adf212da62cac2f4a0af0a0cf26fb"> 6545</a></span><span class="preprocessor">#define EXTI_RTSR1_RT22_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT22_Pos)                </span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8132bb47cc6f36482abe82d01e147149"> 6546</a></span><span class="preprocessor">#define EXTI_RTSR1_RT22          EXTI_RTSR1_RT22_Msk                           </span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"> 6548</span><span class="comment">/******************  Bit definition for EXTI_FTSR1 register  ******************/</span></div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga042fdebea1b7876406f032cc37d1e490"> 6549</a></span><span class="preprocessor">#define EXTI_FTSR1_FT0_Pos       (0U)</span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed26148136ad51468b9d0a66ea5f12e2"> 6550</a></span><span class="preprocessor">#define EXTI_FTSR1_FT0_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT0_Pos)                 </span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209889f21ba08ebf88d6c9457beb77cf"> 6551</a></span><span class="preprocessor">#define EXTI_FTSR1_FT0           EXTI_FTSR1_FT0_Msk                            </span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafacde35087aad9127a0b4f161eaca86e"> 6552</a></span><span class="preprocessor">#define EXTI_FTSR1_FT1_Pos       (1U)</span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5300a230371896b925e5a2f3fb4be480"> 6553</a></span><span class="preprocessor">#define EXTI_FTSR1_FT1_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT1_Pos)                 </span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ecbb9c921eda4885e3cf81a458ab45"> 6554</a></span><span class="preprocessor">#define EXTI_FTSR1_FT1           EXTI_FTSR1_FT1_Msk                            </span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30059d7d746c4d017d1b10a88143004d"> 6555</a></span><span class="preprocessor">#define EXTI_FTSR1_FT2_Pos       (2U)</span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d6a2e29c6db6c3fc0cdea6acf3c1b5"> 6556</a></span><span class="preprocessor">#define EXTI_FTSR1_FT2_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT2_Pos)                 </span></div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213cb9c3578baa0cacf9927eed8863f9"> 6557</a></span><span class="preprocessor">#define EXTI_FTSR1_FT2           EXTI_FTSR1_FT2_Msk                            </span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a162a89049b223bbf9068ca05b3a03b"> 6558</a></span><span class="preprocessor">#define EXTI_FTSR1_FT3_Pos       (3U)</span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec2b117f32b307b167c7592d4624b9b9"> 6559</a></span><span class="preprocessor">#define EXTI_FTSR1_FT3_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT3_Pos)                 </span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255fe73433e37c6fe1615dd0098c6260"> 6560</a></span><span class="preprocessor">#define EXTI_FTSR1_FT3           EXTI_FTSR1_FT3_Msk                            </span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cabbd107d34007d9ac2aa9dcf981e7"> 6561</a></span><span class="preprocessor">#define EXTI_FTSR1_FT4_Pos       (4U)</span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ad7bb9c52dee32a35e285bf1538d97c"> 6562</a></span><span class="preprocessor">#define EXTI_FTSR1_FT4_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT4_Pos)                 </span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb954d551c600e8b9e08c22c310d9e03"> 6563</a></span><span class="preprocessor">#define EXTI_FTSR1_FT4           EXTI_FTSR1_FT4_Msk                            </span></div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d212225e0915ae0d91bae73fcd8d0af"> 6564</a></span><span class="preprocessor">#define EXTI_FTSR1_FT5_Pos       (5U)</span></div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d3992ed0d850f814be539aabb91eda"> 6565</a></span><span class="preprocessor">#define EXTI_FTSR1_FT5_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT5_Pos)                 </span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99872e576c9227a5aae6872743d0d8c3"> 6566</a></span><span class="preprocessor">#define EXTI_FTSR1_FT5           EXTI_FTSR1_FT5_Msk                            </span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6a7509f26a42c07e812b118409c160b"> 6567</a></span><span class="preprocessor">#define EXTI_FTSR1_FT6_Pos       (6U)</span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe0c32b25c265a1efa448733d276221"> 6568</a></span><span class="preprocessor">#define EXTI_FTSR1_FT6_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT6_Pos)                 </span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7da46f6c3212ad6ac7db4b447f6ff01"> 6569</a></span><span class="preprocessor">#define EXTI_FTSR1_FT6           EXTI_FTSR1_FT6_Msk                            </span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ed0721433f25c5f5057027b9e95e6b"> 6570</a></span><span class="preprocessor">#define EXTI_FTSR1_FT7_Pos       (7U)</span></div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930ed7defb8024ee51badba8f3342d51"> 6571</a></span><span class="preprocessor">#define EXTI_FTSR1_FT7_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT7_Pos)                 </span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81471817661fc0b1b2b7d77a69c419e7"> 6572</a></span><span class="preprocessor">#define EXTI_FTSR1_FT7           EXTI_FTSR1_FT7_Msk                            </span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c28473b2dc9e15adac89c916aed12c2"> 6573</a></span><span class="preprocessor">#define EXTI_FTSR1_FT8_Pos       (8U)</span></div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15115f5a34273b2f0790db563915bd20"> 6574</a></span><span class="preprocessor">#define EXTI_FTSR1_FT8_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT8_Pos)                 </span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea7326e04f8a9ab9459ba7685ed86b9"> 6575</a></span><span class="preprocessor">#define EXTI_FTSR1_FT8           EXTI_FTSR1_FT8_Msk                            </span></div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1568e86a12a6cfd5d9c9f5f69b819e27"> 6576</a></span><span class="preprocessor">#define EXTI_FTSR1_FT9_Pos       (9U)</span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89c06b57f23683c733ad316f46cd9f06"> 6577</a></span><span class="preprocessor">#define EXTI_FTSR1_FT9_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT9_Pos)                 </span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadff1452aaa80ba824f1c9512d153b8dc"> 6578</a></span><span class="preprocessor">#define EXTI_FTSR1_FT9           EXTI_FTSR1_FT9_Msk                            </span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98a41f294b875c0cc265c544cb535f5"> 6579</a></span><span class="preprocessor">#define EXTI_FTSR1_FT10_Pos      (10U)</span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c1ba0b4f3a85863a2674f57514a0fa"> 6580</a></span><span class="preprocessor">#define EXTI_FTSR1_FT10_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT10_Pos)                </span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77ab895851c3c41f0723b0c72bc5fab"> 6581</a></span><span class="preprocessor">#define EXTI_FTSR1_FT10          EXTI_FTSR1_FT10_Msk                           </span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee21639f24959459480012cd9bad641a"> 6582</a></span><span class="preprocessor">#define EXTI_FTSR1_FT11_Pos      (11U)</span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94450fe67ed7859ca7456ec83ca7beeb"> 6583</a></span><span class="preprocessor">#define EXTI_FTSR1_FT11_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT11_Pos)                </span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12f3c98bbbc82aaacd33e26cd2789ba"> 6584</a></span><span class="preprocessor">#define EXTI_FTSR1_FT11          EXTI_FTSR1_FT11_Msk                           </span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga257f1ae311d2c2d8415481cfa9581a3a"> 6585</a></span><span class="preprocessor">#define EXTI_FTSR1_FT12_Pos      (12U)</span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9514ff56f15b6392dbbd5239f099dba6"> 6586</a></span><span class="preprocessor">#define EXTI_FTSR1_FT12_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT12_Pos)                </span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6ba9c06451ebc2fcba3639a6a779a0"> 6587</a></span><span class="preprocessor">#define EXTI_FTSR1_FT12          EXTI_FTSR1_FT12_Msk                           </span></div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d99fd7f61651fa0e533c572cde03d8f"> 6588</a></span><span class="preprocessor">#define EXTI_FTSR1_FT13_Pos      (13U)</span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga853424f0e742b96897995c6edab65a0f"> 6589</a></span><span class="preprocessor">#define EXTI_FTSR1_FT13_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT13_Pos)                </span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f9accd948d854fdba6493d8e03744bb"> 6590</a></span><span class="preprocessor">#define EXTI_FTSR1_FT13          EXTI_FTSR1_FT13_Msk                           </span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37645a2c3788ce244e0544031c2e49e2"> 6591</a></span><span class="preprocessor">#define EXTI_FTSR1_FT14_Pos      (14U)</span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d"> 6592</a></span><span class="preprocessor">#define EXTI_FTSR1_FT14_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT14_Pos)                </span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b0f0ea270f54aa0ecd3af4023a9858"> 6593</a></span><span class="preprocessor">#define EXTI_FTSR1_FT14          EXTI_FTSR1_FT14_Msk                           </span></div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1885f7599fc62c86b7f5e397b8c75569"> 6594</a></span><span class="preprocessor">#define EXTI_FTSR1_FT15_Pos      (15U)</span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a39999e90335f31f19f34b90f0e5ac2"> 6595</a></span><span class="preprocessor">#define EXTI_FTSR1_FT15_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT15_Pos)                </span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ef0426c67b6dafbf4aae002847ac2ce"> 6596</a></span><span class="preprocessor">#define EXTI_FTSR1_FT15          EXTI_FTSR1_FT15_Msk                           </span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5daaebb02819f7d9a3a1af9b8dec2326"> 6597</a></span><span class="preprocessor">#define EXTI_FTSR1_FT16_Pos      (16U)</span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c0ef9eae39e592af4f7d31f484fbaaa"> 6598</a></span><span class="preprocessor">#define EXTI_FTSR1_FT16_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT16_Pos)                </span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff41d474247f6b2c8b76f793988fa6a6"> 6599</a></span><span class="preprocessor">#define EXTI_FTSR1_FT16          EXTI_FTSR1_FT16_Msk                           </span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52211b18a0a8627b70bfa095604ef2b4"> 6600</a></span><span class="preprocessor">#define EXTI_FTSR1_FT18_Pos      (18U)</span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9848d93616d80bf1d5eb18a3220e002"> 6601</a></span><span class="preprocessor">#define EXTI_FTSR1_FT18_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT18_Pos)                </span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga072268a681b4ea3f4b9f8d876faeaa87"> 6602</a></span><span class="preprocessor">#define EXTI_FTSR1_FT18          EXTI_FTSR1_FT18_Msk                           </span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a72607eab937e82a60874881d561d7"> 6603</a></span><span class="preprocessor">#define EXTI_FTSR1_FT19_Pos      (19U)</span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27c0ceceeac3a7b41c78daff962b3360"> 6604</a></span><span class="preprocessor">#define EXTI_FTSR1_FT19_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT19_Pos)                </span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e911aa29e35ff19d8f61691c4eb77d1"> 6605</a></span><span class="preprocessor">#define EXTI_FTSR1_FT19          EXTI_FTSR1_FT19_Msk                           </span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33dc42fc56a43a21b23d937395885ca7"> 6606</a></span><span class="preprocessor">#define EXTI_FTSR1_FT20_Pos      (20U)</span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc68e3996949580b11c36240fb5995e6"> 6607</a></span><span class="preprocessor">#define EXTI_FTSR1_FT20_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT20_Pos)                </span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc072696ac885d802663ef95e1d8fe86"> 6608</a></span><span class="preprocessor">#define EXTI_FTSR1_FT20          EXTI_FTSR1_FT20_Msk                           </span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19502973c11563ccad8eb51673723740"> 6609</a></span><span class="preprocessor">#define EXTI_FTSR1_FT21_Pos      (21U)</span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb2318fd101bbb4599df74ecbb11680"> 6610</a></span><span class="preprocessor">#define EXTI_FTSR1_FT21_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT21_Pos)                </span></div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga103caad0cc333cff4d3c75045969fd0b"> 6611</a></span><span class="preprocessor">#define EXTI_FTSR1_FT21          EXTI_FTSR1_FT21_Msk                           </span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a246c22f0f03d34f3d109c1476f08cb"> 6612</a></span><span class="preprocessor">#define EXTI_FTSR1_FT22_Pos      (22U)</span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99cb3667b8d0c4f20cebfe641abb3984"> 6613</a></span><span class="preprocessor">#define EXTI_FTSR1_FT22_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT22_Pos)                </span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8949e3c06562ffd37295d68793cf3d77"> 6614</a></span><span class="preprocessor">#define EXTI_FTSR1_FT22          EXTI_FTSR1_FT22_Msk                           </span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"> 6616</span><span class="comment">/******************  Bit definition for EXTI_SWIER1 register  *****************/</span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8d23f07d962f34ac900159cce0faafe"> 6617</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI0_Pos     (0U)</span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga822c499ef4b35cd172e18a35f64bd8a8"> 6618</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI0_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI0_Pos)               </span></div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05b5a8cb63bf02e4134aa189fae34ab"> 6619</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI0         EXTI_SWIER1_SWI0_Msk                          </span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73eda7e54f80e40a0ec0fb9af1bbaa4a"> 6620</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI1_Pos     (1U)</span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebe229858cdcebcc40011241fae18f65"> 6621</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI1_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI1_Pos)               </span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52fb19b1afc008d8d7b6ad0926acdcd2"> 6622</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI1         EXTI_SWIER1_SWI1_Msk                          </span></div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59dd774e8cbcba437212a13a86be11e1"> 6623</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI2_Pos     (2U)</span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c35db86e88dacc2b1ec76c47fabac"> 6624</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI2_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI2_Pos)               </span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa12ac7e4e39988eab687da8f3debf40b"> 6625</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI2         EXTI_SWIER1_SWI2_Msk                          </span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga529a325616c7faf903af912ba0c2da3d"> 6626</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI3_Pos     (3U)</span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac38e309327428244171bc6d2351b25d"> 6627</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI3_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI3_Pos)               </span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1e997989e38c8e9debdd12c145e6f0"> 6628</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI3         EXTI_SWIER1_SWI3_Msk                          </span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d894a668fc4baea03f8cce61412f7d7"> 6629</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI4_Pos     (4U)</span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443d31484bc70ffce21cc1f2c935b8ab"> 6630</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI4_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI4_Pos)               </span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b506b5e6e42bda664de59d131df87da"> 6631</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI4         EXTI_SWIER1_SWI4_Msk                          </span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e356ac4960f3af7079cd804d80d623"> 6632</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI5_Pos     (5U)</span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99647953e08cc233a35934f50563d103"> 6633</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI5_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI5_Pos)               </span></div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3f0e59ced76a37ab7dd308f20ad14d"> 6634</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI5         EXTI_SWIER1_SWI5_Msk                          </span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ff962ee70ec720397fe18531a6dad4e"> 6635</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI6_Pos     (6U)</span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafae218d06e25cfcdf95cf018eb7b9a17"> 6636</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI6_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI6_Pos)               </span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9df63e324e9549e08ee2a16eed32983"> 6637</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI6         EXTI_SWIER1_SWI6_Msk                          </span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2735f37abc7aca8855f87ac5c316d501"> 6638</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI7_Pos     (7U)</span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdfb4ea767acf34a5e4b9e329d916fd2"> 6639</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI7_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI7_Pos)               </span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3a565bf8039395ee1018fbc96b9ee2"> 6640</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI7         EXTI_SWIER1_SWI7_Msk                          </span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad96bb4c82db94f5090643c81d0b7be40"> 6641</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI8_Pos     (8U)</span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c285f73d5ec5a7663dd82f6b41e8ada"> 6642</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI8_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI8_Pos)               </span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9c2ad6d4d483c3a0477fce1df67d3e"> 6643</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI8         EXTI_SWIER1_SWI8_Msk                          </span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga479be9443fdc18f7f4fa2012cafada5a"> 6644</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI9_Pos     (9U)</span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2e4fca258d49450f0e8be423e8a32da"> 6645</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI9_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI9_Pos)               </span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73a5bcb04aefed10128844fa296e7a1a"> 6646</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI9         EXTI_SWIER1_SWI9_Msk                          </span></div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ff027ca3cc1aae42e0d3e14c2b6432"> 6647</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI10_Pos    (10U)</span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga286a63af757f3e1bbeccd5c00ad5615a"> 6648</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI10_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI10_Pos)              </span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d129999fcb4318b0df6b84438866235"> 6649</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI10        EXTI_SWIER1_SWI10_Msk                         </span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ae1de813f7896ca82ae0211c0438b0"> 6650</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI11_Pos    (11U)</span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2dc9b212e328572900472d2dcf455a"> 6651</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI11_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI11_Pos)              </span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43fa9277109423f6baed6a423916cab"> 6652</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI11        EXTI_SWIER1_SWI11_Msk                         </span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f976e6ef04e1458e8798066c933a3d"> 6653</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI12_Pos    (12U)</span></div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6239a825b527ba1ebc321bdc741768d5"> 6654</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI12_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI12_Pos)              </span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf501ac61fc9bd206a1ed05af5034a7cc"> 6655</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI12        EXTI_SWIER1_SWI12_Msk                         </span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86c47057c661d09bbb7ef4b4be343d9e"> 6656</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI13_Pos    (13U)</span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43778c8c1b2dd1799564e2b9e86cb8a8"> 6657</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI13_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI13_Pos)              </span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac18cc42ba779ebbad2328ba1e2f6506b"> 6658</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI13        EXTI_SWIER1_SWI13_Msk                         </span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6e72365de06d3d055b9b6e3ccbfcc"> 6659</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI14_Pos    (14U)</span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fca442fcaa6ba70488fd0653d61139c"> 6660</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI14_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI14_Pos)              </span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e1b93e6892ced86e4831a4a8b170c17"> 6661</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI14        EXTI_SWIER1_SWI14_Msk                         </span></div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed7f9ddefff57267d96feced518c459d"> 6662</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI15_Pos    (15U)</span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff260e44c114c2edae69ddbd0c377b58"> 6663</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI15_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI15_Pos)              </span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46560400f33953bf74d67444f648edae"> 6664</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI15        EXTI_SWIER1_SWI15_Msk                         </span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9cf367bf69ff5724aa1adad193ba673"> 6665</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI16_Pos    (16U)</span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea54f1e542f9fe029f8149098ab18bd8"> 6666</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI16_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI16_Pos)              </span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1e56adfd1b75170f0439a3b2b179f"> 6667</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI16        EXTI_SWIER1_SWI16_Msk                         </span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad174982bda606ffb32438a5cc7ba772b"> 6668</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI18_Pos    (18U)</span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6822a6bca437cd743d5a3d2d5e19875"> 6669</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI18_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI18_Pos)              </span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e26b178056f2732f4b2074d5b1321f"> 6670</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI18        EXTI_SWIER1_SWI18_Msk                         </span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabada318c1c210072d84c33658fc111c6"> 6671</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI19_Pos    (19U)</span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04839ee46b8f53210a97a1355cf44a4"> 6672</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI19_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI19_Pos)              </span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66ebecc5b5757363603d016399c30a55"> 6673</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI19        EXTI_SWIER1_SWI19_Msk                         </span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9d31e73b8058cb03f5be76ca8c3c2d7"> 6674</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI20_Pos    (20U)</span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e40d8db1af85ce3d9367c78b1ee3f8b"> 6675</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI20_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI20_Pos)              </span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c57c9517e94390f5191ff5cb8c87bb"> 6676</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI20        EXTI_SWIER1_SWI20_Msk                         </span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29317a3494d798e523559ff1095bffc7"> 6677</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI21_Pos    (21U)</span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac2e74a2213778c2e959f5f5f589330"> 6678</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI21_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI21_Pos)              </span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf664b5aed998eaa5aed9ad58c676d70"> 6679</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI21        EXTI_SWIER1_SWI21_Msk                         </span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77787e5532394bfd1bff249c3f36328b"> 6680</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI22_Pos    (22U)</span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36e430f985250afc82f6ac62f8790a6b"> 6681</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI22_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI22_Pos)              </span></div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690f9e84c454e329196a6e82483a9213"> 6682</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI22        EXTI_SWIER1_SWI22_Msk                         </span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"> 6684</span><span class="comment">/*******************  Bit definition for EXTI_PR1 register  *******************/</span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cab11fe26bc766ee4bf19a755eb4bc1"> 6685</a></span><span class="preprocessor">#define EXTI_PR1_PIF0_Pos        (0U)</span></div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10457635259f8079c4ff5777ba1071e8"> 6686</a></span><span class="preprocessor">#define EXTI_PR1_PIF0_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF0_Pos)                  </span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a15d5ce3274be23c659744a1b7fd25f"> 6687</a></span><span class="preprocessor">#define EXTI_PR1_PIF0            EXTI_PR1_PIF0_Msk                             </span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37dce655ff01e026eba46858067811bb"> 6688</a></span><span class="preprocessor">#define EXTI_PR1_PIF1_Pos        (1U)</span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac156a121bbef00120d29a85ad7f2c1b2"> 6689</a></span><span class="preprocessor">#define EXTI_PR1_PIF1_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF1_Pos)                  </span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga739e136817f54771016f77daea08102d"> 6690</a></span><span class="preprocessor">#define EXTI_PR1_PIF1            EXTI_PR1_PIF1_Msk                             </span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5f30139739cff30d31ee389ddf01bf"> 6691</a></span><span class="preprocessor">#define EXTI_PR1_PIF2_Pos        (2U)</span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93f45a4b8b7bd41194a9ff25e68f520"> 6692</a></span><span class="preprocessor">#define EXTI_PR1_PIF2_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF2_Pos)                  </span></div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga828ad2828782a115cab34700499b330e"> 6693</a></span><span class="preprocessor">#define EXTI_PR1_PIF2            EXTI_PR1_PIF2_Msk                             </span></div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a8998c3795ef96705dd4150c06e6c90"> 6694</a></span><span class="preprocessor">#define EXTI_PR1_PIF3_Pos        (3U)</span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab327a738c5979868e4bea255cd5763f3"> 6695</a></span><span class="preprocessor">#define EXTI_PR1_PIF3_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF3_Pos)                  </span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cf380cffdf5d4eab1c881df0e00686f"> 6696</a></span><span class="preprocessor">#define EXTI_PR1_PIF3            EXTI_PR1_PIF3_Msk                             </span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98846759da895e01a65aa757835425c8"> 6697</a></span><span class="preprocessor">#define EXTI_PR1_PIF4_Pos        (4U)</span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122d977807478936fc7406c3f139bcf6"> 6698</a></span><span class="preprocessor">#define EXTI_PR1_PIF4_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF4_Pos)                  </span></div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga291bcd9c3bb8aa3b878dcdffbc72822d"> 6699</a></span><span class="preprocessor">#define EXTI_PR1_PIF4            EXTI_PR1_PIF4_Msk                             </span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2519f71daf76d8fee3d376a0f8c39218"> 6700</a></span><span class="preprocessor">#define EXTI_PR1_PIF5_Pos        (5U)</span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga461e9ea65e9764cf18be791ca5a1a8a9"> 6701</a></span><span class="preprocessor">#define EXTI_PR1_PIF5_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF5_Pos)                  </span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0659bc32e4cc2c7f9f188c9fce67746e"> 6702</a></span><span class="preprocessor">#define EXTI_PR1_PIF5            EXTI_PR1_PIF5_Msk                             </span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e07268cf0c2d06a2dbeb4781824224"> 6703</a></span><span class="preprocessor">#define EXTI_PR1_PIF6_Pos        (6U)</span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7e90ad8230427fdd2a7e9fe644666fe"> 6704</a></span><span class="preprocessor">#define EXTI_PR1_PIF6_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF6_Pos)                  </span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4410b8a994cbb681fd1652a21087b7f5"> 6705</a></span><span class="preprocessor">#define EXTI_PR1_PIF6            EXTI_PR1_PIF6_Msk                             </span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da81870393e124f99bead53350046b5"> 6706</a></span><span class="preprocessor">#define EXTI_PR1_PIF7_Pos        (7U)</span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66dbcfe3233eb2d0e650fde3bc14ef7"> 6707</a></span><span class="preprocessor">#define EXTI_PR1_PIF7_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF7_Pos)                  </span></div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e81851f1c71d274c3da1891f60be30c"> 6708</a></span><span class="preprocessor">#define EXTI_PR1_PIF7            EXTI_PR1_PIF7_Msk                             </span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac77277ed4e5424be358b908c559f4855"> 6709</a></span><span class="preprocessor">#define EXTI_PR1_PIF8_Pos        (8U)</span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa919b977684430cc30236169d4425d6b"> 6710</a></span><span class="preprocessor">#define EXTI_PR1_PIF8_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF8_Pos)                  </span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga509be357198911032a9135076f95033e"> 6711</a></span><span class="preprocessor">#define EXTI_PR1_PIF8            EXTI_PR1_PIF8_Msk                             </span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a9338b90ae40b6e97501accf50c6f9"> 6712</a></span><span class="preprocessor">#define EXTI_PR1_PIF9_Pos        (9U)</span></div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08c06e9b632cefb95e0de83d8f9f61a"> 6713</a></span><span class="preprocessor">#define EXTI_PR1_PIF9_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF9_Pos)                  </span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9e6983c2c35d089467e1814bd6c1ad"> 6714</a></span><span class="preprocessor">#define EXTI_PR1_PIF9            EXTI_PR1_PIF9_Msk                             </span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac49d543cdfd26af76625246ed1fe26ca"> 6715</a></span><span class="preprocessor">#define EXTI_PR1_PIF10_Pos       (10U)</span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481579973729f68fca32cb2dd26cdb7b"> 6716</a></span><span class="preprocessor">#define EXTI_PR1_PIF10_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF10_Pos)                 </span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89a542c450c3297062e07456b5700fec"> 6717</a></span><span class="preprocessor">#define EXTI_PR1_PIF10           EXTI_PR1_PIF10_Msk                            </span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99beed2e2f326f18c48a8b7f773fba4d"> 6718</a></span><span class="preprocessor">#define EXTI_PR1_PIF11_Pos       (11U)</span></div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef1380de67a96cad335c1863c19f9798"> 6719</a></span><span class="preprocessor">#define EXTI_PR1_PIF11_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF11_Pos)                 </span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325b8aea6b33a7b14d6f2171069d95ca"> 6720</a></span><span class="preprocessor">#define EXTI_PR1_PIF11           EXTI_PR1_PIF11_Msk                            </span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ace2821fc593af5765173c750b89c31"> 6721</a></span><span class="preprocessor">#define EXTI_PR1_PIF12_Pos       (12U)</span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88671277972e4a3579b7f70877646f6d"> 6722</a></span><span class="preprocessor">#define EXTI_PR1_PIF12_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF12_Pos)                 </span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaecc60519bff381ae5e449a5fc630c2a"> 6723</a></span><span class="preprocessor">#define EXTI_PR1_PIF12           EXTI_PR1_PIF12_Msk                            </span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61c99ad0e1fd3746e3874456b5c74a8b"> 6724</a></span><span class="preprocessor">#define EXTI_PR1_PIF13_Pos       (13U)</span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e5be5f2a26fa3d2d26827a0375b7d1c"> 6725</a></span><span class="preprocessor">#define EXTI_PR1_PIF13_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF13_Pos)                 </span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga818df633e6c3320a2de6297774185197"> 6726</a></span><span class="preprocessor">#define EXTI_PR1_PIF13           EXTI_PR1_PIF13_Msk                            </span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e517b325fd5a8fdbb9ebaae6b946de"> 6727</a></span><span class="preprocessor">#define EXTI_PR1_PIF14_Pos       (14U)</span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc1bc8d5831e5d2ebfd04eb9e62ecc1"> 6728</a></span><span class="preprocessor">#define EXTI_PR1_PIF14_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF14_Pos)                 </span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ceef88b2ddd4555020a8b2784cca4f"> 6729</a></span><span class="preprocessor">#define EXTI_PR1_PIF14           EXTI_PR1_PIF14_Msk                            </span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142747c6a4480c8fed9885d83314de6a"> 6730</a></span><span class="preprocessor">#define EXTI_PR1_PIF15_Pos       (15U)</span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad73bdb9aad3c12bbe2cecc3745004f5d"> 6731</a></span><span class="preprocessor">#define EXTI_PR1_PIF15_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF15_Pos)                 </span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f98978924a53ccdb77fcc03d7174fde"> 6732</a></span><span class="preprocessor">#define EXTI_PR1_PIF15           EXTI_PR1_PIF15_Msk                            </span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b55add3dcff6805e5c94b9786df4083"> 6733</a></span><span class="preprocessor">#define EXTI_PR1_PIF16_Pos       (16U)</span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08cf49821914f84ab220fa8b91451674"> 6734</a></span><span class="preprocessor">#define EXTI_PR1_PIF16_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF16_Pos)                 </span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c511277c9965314d6c2c6355e14d3e4"> 6735</a></span><span class="preprocessor">#define EXTI_PR1_PIF16           EXTI_PR1_PIF16_Msk                            </span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0986bb187ba8a52e0ede65b596fcf68"> 6736</a></span><span class="preprocessor">#define EXTI_PR1_PIF18_Pos       (18U)</span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6362c830d4fa0ce4732f2aeb032cf2b"> 6737</a></span><span class="preprocessor">#define EXTI_PR1_PIF18_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF18_Pos)                 </span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206513ed1272a83f804fd0163f3e2d04"> 6738</a></span><span class="preprocessor">#define EXTI_PR1_PIF18           EXTI_PR1_PIF18_Msk                            </span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4a2bb9ccdc2a0184f43af87aaa6ec8"> 6739</a></span><span class="preprocessor">#define EXTI_PR1_PIF19_Pos       (19U)</span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1411be0343e9eca5c4cd9f1aff8ffc9"> 6740</a></span><span class="preprocessor">#define EXTI_PR1_PIF19_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF19_Pos)                 </span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga816e423db0662553aeded23405949145"> 6741</a></span><span class="preprocessor">#define EXTI_PR1_PIF19           EXTI_PR1_PIF19_Msk                            </span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0544d06dc6e262be9c8dcf8335426513"> 6742</a></span><span class="preprocessor">#define EXTI_PR1_PIF20_Pos       (20U)</span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace0195cdda7f1fa02835d97fc220ba55"> 6743</a></span><span class="preprocessor">#define EXTI_PR1_PIF20_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF20_Pos)                 </span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34bd548367e6b2225c27ca2a569affa3"> 6744</a></span><span class="preprocessor">#define EXTI_PR1_PIF20           EXTI_PR1_PIF20_Msk                            </span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga609b92b2732484dac795b28a3f9f5d39"> 6745</a></span><span class="preprocessor">#define EXTI_PR1_PIF21_Pos       (21U)</span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60236251e550e233db4b7851a75f0e38"> 6746</a></span><span class="preprocessor">#define EXTI_PR1_PIF21_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF21_Pos)                 </span></div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82fd747315627c7acd8a870c8d743930"> 6747</a></span><span class="preprocessor">#define EXTI_PR1_PIF21           EXTI_PR1_PIF21_Msk                            </span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0dc113c0e9a49cd91c5cac04561eaf"> 6748</a></span><span class="preprocessor">#define EXTI_PR1_PIF22_Pos       (22U)</span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764a4e5b37f0049282640e2403f087b"> 6749</a></span><span class="preprocessor">#define EXTI_PR1_PIF22_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF22_Pos)                 </span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38d3b54143cc4f9f82d2f6ee80b8a298"> 6750</a></span><span class="preprocessor">#define EXTI_PR1_PIF22           EXTI_PR1_PIF22_Msk                            </span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"> 6752</span><span class="comment">/*******************  Bit definition for EXTI_IMR2 register  ******************/</span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1897c4f739fd55d161eb75cba13b2920"> 6753</a></span><span class="preprocessor">#define EXTI_IMR2_IM32_Pos       (0U)</span></div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8135a63f1099eb607872249ecec558f6"> 6754</a></span><span class="preprocessor">#define EXTI_IMR2_IM32_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM32_Pos)                 </span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ef7117f4a02d3b0091032e2333ab90"> 6755</a></span><span class="preprocessor">#define EXTI_IMR2_IM32           EXTI_IMR2_IM32_Msk                            </span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3d3597ed03c16883d0e2148f46281cc"> 6756</a></span><span class="preprocessor">#define EXTI_IMR2_IM33_Pos       (1U)</span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5211c6c9f8b28b3f1f6a6b970f42dd"> 6757</a></span><span class="preprocessor">#define EXTI_IMR2_IM33_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM33_Pos)                 </span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fdeeaf7fc1d77abd9d973a14fda650b"> 6758</a></span><span class="preprocessor">#define EXTI_IMR2_IM33           EXTI_IMR2_IM33_Msk                            </span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafacc5b88204dc246ace7952f8a120186"> 6759</a></span><span class="preprocessor">#define EXTI_IMR2_IM34_Pos       (2U)</span></div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca63ef9908faf98055e62f00ae63e69"> 6760</a></span><span class="preprocessor">#define EXTI_IMR2_IM34_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM34_Pos)                 </span></div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc35e911e950e87830b0ce7696168204"> 6761</a></span><span class="preprocessor">#define EXTI_IMR2_IM34           EXTI_IMR2_IM34_Msk                            </span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac389618c23eda0ce77b68ef7f00e19dd"> 6762</a></span><span class="preprocessor">#define EXTI_IMR2_IM35_Pos       (3U)</span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf11b2e818a950f14e5dfe043ee8a232a"> 6763</a></span><span class="preprocessor">#define EXTI_IMR2_IM35_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM35_Pos)                 </span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ecc8d0d6db5a9d9e08d5274c45e726"> 6764</a></span><span class="preprocessor">#define EXTI_IMR2_IM35           EXTI_IMR2_IM35_Msk                            </span></div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe801f147d50a37e121ab666bd63d875"> 6765</a></span><span class="preprocessor">#define EXTI_IMR2_IM37_Pos       (5U)</span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd53ce59460d42263711b46c0113e8aa"> 6766</a></span><span class="preprocessor">#define EXTI_IMR2_IM37_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM37_Pos)                 </span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee539b1022ffcdc64430836c8102952f"> 6767</a></span><span class="preprocessor">#define EXTI_IMR2_IM37           EXTI_IMR2_IM37_Msk                            </span></div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33337e0abddba114c2f650751db7f54"> 6768</a></span><span class="preprocessor">#define EXTI_IMR2_IM38_Pos       (6U)</span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde171be889b878c3c36daddb0b609e4"> 6769</a></span><span class="preprocessor">#define EXTI_IMR2_IM38_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM38_Pos)                 </span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c7613cc983adec4e575946d914be50"> 6770</a></span><span class="preprocessor">#define EXTI_IMR2_IM38           EXTI_IMR2_IM38_Msk                            </span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga591b9a70404566ba09cb98209df93926"> 6771</a></span><span class="preprocessor">#define EXTI_IMR2_IM_Pos         (0U)</span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a9736ea3bf615cbc74991a73aa7859"> 6772</a></span><span class="preprocessor">#define EXTI_IMR2_IM_Msk         (0x6FUL &lt;&lt; EXTI_IMR2_IM_Pos)                  </span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeac58f586011ddbcf64ed6ea965e7a1"> 6773</a></span><span class="preprocessor">#define EXTI_IMR2_IM             EXTI_IMR2_IM_Msk                              </span></div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"> 6775</span><span class="comment">/*******************  Bit definition for EXTI_EMR2 register  ******************/</span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae22296843137b1aa219715d4b0396681"> 6776</a></span><span class="preprocessor">#define EXTI_EMR2_EM32_Pos       (0U)</span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79208c18aeb1348306879f2c62af8789"> 6777</a></span><span class="preprocessor">#define EXTI_EMR2_EM32_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM32_Pos)                 </span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26be1e9bacf99f2be09c5d0585dedabc"> 6778</a></span><span class="preprocessor">#define EXTI_EMR2_EM32           EXTI_EMR2_EM32_Msk                            </span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89fbf00bf653bdb05bcc83ae0162c1d6"> 6779</a></span><span class="preprocessor">#define EXTI_EMR2_EM33_Pos       (1U)</span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad632598dd075dfc900f7c3d61bb71546"> 6780</a></span><span class="preprocessor">#define EXTI_EMR2_EM33_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM33_Pos)                 </span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad77ca88e9cf602a79086c1cc0a623f95"> 6781</a></span><span class="preprocessor">#define EXTI_EMR2_EM33           EXTI_EMR2_EM33_Msk                            </span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081e9dbbe0c3f231638f8d5e8efab05d"> 6782</a></span><span class="preprocessor">#define EXTI_EMR2_EM34_Pos       (2U)</span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59732ecb1dad1e5ded2cfe730b5f312e"> 6783</a></span><span class="preprocessor">#define EXTI_EMR2_EM34_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM34_Pos)                 </span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21b27e9d6e3192dae8d5a0a84abe48f8"> 6784</a></span><span class="preprocessor">#define EXTI_EMR2_EM34           EXTI_EMR2_EM34_Msk                            </span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e1b535ae30a5e016d99e55ed436a7b7"> 6785</a></span><span class="preprocessor">#define EXTI_EMR2_EM35_Pos       (3U)</span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f9f29c7c664f6abc3a3aff40bf30c00"> 6786</a></span><span class="preprocessor">#define EXTI_EMR2_EM35_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM35_Pos)                 </span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb772d3c4f30b6a502d70d94ebd1169b"> 6787</a></span><span class="preprocessor">#define EXTI_EMR2_EM35           EXTI_EMR2_EM35_Msk                            </span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4635c5dc729b3c6844d356d834f81d1"> 6788</a></span><span class="preprocessor">#define EXTI_EMR2_EM37_Pos       (5U)</span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga811c656c535a87a63990f61153ee0ab1"> 6789</a></span><span class="preprocessor">#define EXTI_EMR2_EM37_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM37_Pos)                 </span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86904cef72908be8734827f2754c48ee"> 6790</a></span><span class="preprocessor">#define EXTI_EMR2_EM37           EXTI_EMR2_EM37_Msk                            </span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e49568092d971859df65f090c30812"> 6791</a></span><span class="preprocessor">#define EXTI_EMR2_EM38_Pos       (6U)</span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c705cbbe1d8b65795ae7980ba3a02b8"> 6792</a></span><span class="preprocessor">#define EXTI_EMR2_EM38_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM38_Pos)                 </span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dd58e4f519d31dd9ed5681416d634e"> 6793</a></span><span class="preprocessor">#define EXTI_EMR2_EM38           EXTI_EMR2_EM38_Msk                            </span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0dd40da6635e5f859d24077a215551c"> 6794</a></span><span class="preprocessor">#define EXTI_EMR2_EM_Pos         (0U)</span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b3f5fe087e155f87fc6c786a2e58e6"> 6795</a></span><span class="preprocessor">#define EXTI_EMR2_EM_Msk         (0x6FUL &lt;&lt; EXTI_EMR2_EM_Pos)                  </span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284f9c90df0546f54d5b5f472a8a7e02"> 6796</a></span><span class="preprocessor">#define EXTI_EMR2_EM             EXTI_EMR2_EM_Msk                              </span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"> 6798</span><span class="comment">/******************  Bit definition for EXTI_RTSR2 register  ******************/</span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7878e141b743de18298b4ed34863957"> 6799</a></span><span class="preprocessor">#define EXTI_RTSR2_RT35_Pos      (3U)</span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebdd78e04bf88b491595a86a40be0c2a"> 6800</a></span><span class="preprocessor">#define EXTI_RTSR2_RT35_Msk      (0x1UL &lt;&lt; EXTI_RTSR2_RT35_Pos)                </span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75eb5ec83d357b12458f967cec55d693"> 6801</a></span><span class="preprocessor">#define EXTI_RTSR2_RT35          EXTI_RTSR2_RT35_Msk                           </span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a3fccb455b4a4127575aee4d4de585"> 6802</a></span><span class="preprocessor">#define EXTI_RTSR2_RT37_Pos      (5U)</span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57c2ecc10f75ed59b3d2d25c1819cdc0"> 6803</a></span><span class="preprocessor">#define EXTI_RTSR2_RT37_Msk      (0x1UL &lt;&lt; EXTI_RTSR2_RT37_Pos)                </span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352db8a1c0cea0368f5223552ee64c95"> 6804</a></span><span class="preprocessor">#define EXTI_RTSR2_RT37          EXTI_RTSR2_RT37_Msk                           </span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c78d70d5f3edc8af832ae9fc6d985f7"> 6805</a></span><span class="preprocessor">#define EXTI_RTSR2_RT38_Pos      (6U)</span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6f1cea3f389c5e9178548287933a371"> 6806</a></span><span class="preprocessor">#define EXTI_RTSR2_RT38_Msk      (0x1UL &lt;&lt; EXTI_RTSR2_RT38_Pos)                </span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga679c525ada9c4c7e8132a05d46087859"> 6807</a></span><span class="preprocessor">#define EXTI_RTSR2_RT38          EXTI_RTSR2_RT38_Msk                           </span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"> 6809</span><span class="comment">/******************  Bit definition for EXTI_FTSR2 register  ******************/</span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9977e9b7237ef5ae5454239378343ba6"> 6810</a></span><span class="preprocessor">#define EXTI_FTSR2_FT35_Pos      (3U)</span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26113237fe289cd785532fbb1009692b"> 6811</a></span><span class="preprocessor">#define EXTI_FTSR2_FT35_Msk      (0x1UL &lt;&lt; EXTI_FTSR2_FT35_Pos)                </span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacc5c542983297f29737b33f7d62f3c2"> 6812</a></span><span class="preprocessor">#define EXTI_FTSR2_FT35          EXTI_FTSR2_FT35_Msk                           </span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce4264ac6de2c042a237727a9b79660"> 6813</a></span><span class="preprocessor">#define EXTI_FTSR2_FT37_Pos      (5U)</span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade46279c9edb6e58e179fc7ac554479d"> 6814</a></span><span class="preprocessor">#define EXTI_FTSR2_FT37_Msk      (0x1UL &lt;&lt; EXTI_FTSR2_FT37_Pos)                </span></div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e1d86c2cbfdcb5130afe8ff174b521"> 6815</a></span><span class="preprocessor">#define EXTI_FTSR2_FT37          EXTI_FTSR2_FT37_Msk                           </span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35a71759281c2f01a7208d3870edd997"> 6816</a></span><span class="preprocessor">#define EXTI_FTSR2_FT38_Pos      (6U)</span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd90787a2a6cc644abe64bad6361f6b"> 6817</a></span><span class="preprocessor">#define EXTI_FTSR2_FT38_Msk      (0x1UL &lt;&lt; EXTI_FTSR2_FT38_Pos)                </span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c071cec097857d6d3599bf743079d95"> 6818</a></span><span class="preprocessor">#define EXTI_FTSR2_FT38          EXTI_FTSR2_FT38_Msk                           </span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"> 6820</span><span class="comment">/******************  Bit definition for EXTI_SWIER2 register  *****************/</span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34feb99beb85b77ac5afacc8ffc36209"> 6821</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI35_Pos    (3U)</span></div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f3f9ac926dc1636fa70074f710eb5c"> 6822</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI35_Msk    (0x1UL &lt;&lt; EXTI_SWIER2_SWI35_Pos)              </span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9453ce6fc270292b457378bbd45983bc"> 6823</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI35        EXTI_SWIER2_SWI35_Msk                         </span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82265ef5b228ca53eaf0142c523c38db"> 6824</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI37_Pos    (5U)</span></div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24ae478bb40250c3c9329a5327f6bbb6"> 6825</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI37_Msk    (0x1UL &lt;&lt; EXTI_SWIER2_SWI37_Pos)              </span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39c78621e300c4f67dd1d0bcf051f16"> 6826</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI37        EXTI_SWIER2_SWI37_Msk                         </span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff5b7a6b9c49d10980dcd5d3de75485"> 6827</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI38_Pos    (6U)</span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae82ea58896cefab56738cfd0463a8ca7"> 6828</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI38_Msk    (0x1UL &lt;&lt; EXTI_SWIER2_SWI38_Pos)              </span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga538446209596aff09cf19a23806ffc1b"> 6829</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI38        EXTI_SWIER2_SWI38_Msk                         </span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"> 6831</span><span class="comment">/*******************  Bit definition for EXTI_PR2 register  *******************/</span></div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cbf5a07ff7f654cf699f8ed8075d322"> 6832</a></span><span class="preprocessor">#define EXTI_PR2_PIF35_Pos       (3U)</span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5934cc62ff384d86a2fa8b59b7ab2a75"> 6833</a></span><span class="preprocessor">#define EXTI_PR2_PIF35_Msk       (0x1UL &lt;&lt; EXTI_PR2_PIF35_Pos)                 </span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a2cdf766f561110036eb52ebeed0c23"> 6834</a></span><span class="preprocessor">#define EXTI_PR2_PIF35           EXTI_PR2_PIF35_Msk                            </span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab814338e026b7a4bf87fc073c8a773d4"> 6835</a></span><span class="preprocessor">#define EXTI_PR2_PIF37_Pos       (5U)</span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1147214c7d624ee80a633f4ef152b54"> 6836</a></span><span class="preprocessor">#define EXTI_PR2_PIF37_Msk       (0x1UL &lt;&lt; EXTI_PR2_PIF37_Pos)                 </span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9189255b7081174b12cf4d1b44e1c68d"> 6837</a></span><span class="preprocessor">#define EXTI_PR2_PIF37           EXTI_PR2_PIF37_Msk                            </span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb889f810e932cc2d72f79b802bc57e"> 6838</a></span><span class="preprocessor">#define EXTI_PR2_PIF38_Pos       (6U)</span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga794937f66865dc3fb190218e6bc699ae"> 6839</a></span><span class="preprocessor">#define EXTI_PR2_PIF38_Msk       (0x1UL &lt;&lt; EXTI_PR2_PIF38_Pos)                 </span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fa96add686bac9aed047fa0549fc8d"> 6840</a></span><span class="preprocessor">#define EXTI_PR2_PIF38           EXTI_PR2_PIF38_Msk                            </span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"> 6843</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"> 6844</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"> 6845</span><span class="comment">/*                                    FLASH                                   */</span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"> 6846</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"> 6847</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"> 6848</span><span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4"> 6849</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_Pos             (0U)</span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 6850</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_Msk             (0x7UL &lt;&lt; FLASH_ACR_LATENCY_Pos)     </span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 6851</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY                 FLASH_ACR_LATENCY_Msk</span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga936324709ea40109331b76849da2c8b2"> 6852</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_0WS             (0x00000000UL)</span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec66af244e6afb5bbf9816d7c76e1621"> 6853</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_1WS             (0x00000001UL)</span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b09ca8db6df455d0b8f810f8521257"> 6854</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_2WS             (0x00000002UL)</span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3437dcee177845a407919d3b2d9bd063"> 6855</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_3WS             (0x00000003UL)</span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3594f2a9e12213efe75cd7df646e1ad"> 6856</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_4WS             (0x00000004UL)</span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b"> 6857</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Pos              (8U)</span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179"> 6858</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Msk              (0x1UL &lt;&lt; FLASH_ACR_PRFTEN_Pos)      </span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0"> 6859</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN                  FLASH_ACR_PRFTEN_Msk</span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2045375967b3774ee2a00f3f3de10ad"> 6860</a></span><span class="preprocessor">#define FLASH_ACR_ICEN_Pos                (9U)</span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9"> 6861</a></span><span class="preprocessor">#define FLASH_ACR_ICEN_Msk                (0x1UL &lt;&lt; FLASH_ACR_ICEN_Pos)        </span></div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711"> 6862</a></span><span class="preprocessor">#define FLASH_ACR_ICEN                    FLASH_ACR_ICEN_Msk</span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga168563c4043c04251fc1524f6780a18e"> 6863</a></span><span class="preprocessor">#define FLASH_ACR_DCEN_Pos                (10U)</span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d8386ca0c38a2a5546714a068e63d5"> 6864</a></span><span class="preprocessor">#define FLASH_ACR_DCEN_Msk                (0x1UL &lt;&lt; FLASH_ACR_DCEN_Pos)        </span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896"> 6865</a></span><span class="preprocessor">#define FLASH_ACR_DCEN                    FLASH_ACR_DCEN_Msk</span></div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8676f7e028638743d0097921be11e5"> 6866</a></span><span class="preprocessor">#define FLASH_ACR_ICRST_Pos               (11U)</span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea"> 6867</a></span><span class="preprocessor">#define FLASH_ACR_ICRST_Msk               (0x1UL &lt;&lt; FLASH_ACR_ICRST_Pos)       </span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923ff88475799eea9285f77f5383ced5"> 6868</a></span><span class="preprocessor">#define FLASH_ACR_ICRST                   FLASH_ACR_ICRST_Msk</span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab97b6c3668fe60543b9d5a4f14e18f06"> 6869</a></span><span class="preprocessor">#define FLASH_ACR_DCRST_Pos               (12U)</span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab292276bf617270acde9e91828cbaede"> 6870</a></span><span class="preprocessor">#define FLASH_ACR_DCRST_Msk               (0x1UL &lt;&lt; FLASH_ACR_DCRST_Pos)       </span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac53d7c85551a9829014d6027d67ce6c7"> 6871</a></span><span class="preprocessor">#define FLASH_ACR_DCRST                   FLASH_ACR_DCRST_Msk</span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae52f201d06af41d5bf0e70981fd40891"> 6872</a></span><span class="preprocessor">#define FLASH_ACR_RUN_PD_Pos              (13U)</span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdefe9f6d86431c2b254aa5cd02616d1"> 6873</a></span><span class="preprocessor">#define FLASH_ACR_RUN_PD_Msk              (0x1UL &lt;&lt; FLASH_ACR_RUN_PD_Pos)      </span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e344e1a7d1c78c8c9b22e83cb96cda"> 6874</a></span><span class="preprocessor">#define FLASH_ACR_RUN_PD                  FLASH_ACR_RUN_PD_Msk                 </span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193a03524bd8f2673a99c7847af55f90"> 6875</a></span><span class="preprocessor">#define FLASH_ACR_SLEEP_PD_Pos            (14U)</span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab550ccebb2fcea69b39f4de976666bb8"> 6876</a></span><span class="preprocessor">#define FLASH_ACR_SLEEP_PD_Msk            (0x1UL &lt;&lt; FLASH_ACR_SLEEP_PD_Pos)    </span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe351b40c2a8d34733c07234d3bcba4"> 6877</a></span><span class="preprocessor">#define FLASH_ACR_SLEEP_PD                FLASH_ACR_SLEEP_PD_Msk               </span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"> 6879</span><span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1"> 6880</a></span><span class="preprocessor">#define FLASH_SR_EOP_Pos                  (0U)</span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 6881</a></span><span class="preprocessor">#define FLASH_SR_EOP_Msk                  (0x1UL &lt;&lt; FLASH_SR_EOP_Pos)          </span></div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 6882</a></span><span class="preprocessor">#define FLASH_SR_EOP                      FLASH_SR_EOP_Msk</span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66326a667d2cae284b5cfcc54074c286"> 6883</a></span><span class="preprocessor">#define FLASH_SR_OPERR_Pos                (1U)</span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc6b83794dbfe429f2f2e78f3806962"> 6884</a></span><span class="preprocessor">#define FLASH_SR_OPERR_Msk                (0x1UL &lt;&lt; FLASH_SR_OPERR_Pos)        </span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga572ae889294e816eb130362cdb6193b2"> 6885</a></span><span class="preprocessor">#define FLASH_SR_OPERR                    FLASH_SR_OPERR_Msk</span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68991e09c74ca049836a7a082941b46d"> 6886</a></span><span class="preprocessor">#define FLASH_SR_PROGERR_Pos              (3U)</span></div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd47983e10b1ce9c0cc5f42c34d373"> 6887</a></span><span class="preprocessor">#define FLASH_SR_PROGERR_Msk              (0x1UL &lt;&lt; FLASH_SR_PROGERR_Pos)      </span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94268613a9ded4f23d2f2ddfdcd64e52"> 6888</a></span><span class="preprocessor">#define FLASH_SR_PROGERR                  FLASH_SR_PROGERR_Msk</span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80"> 6889</a></span><span class="preprocessor">#define FLASH_SR_WRPERR_Pos               (4U)</span></div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659"> 6890</a></span><span class="preprocessor">#define FLASH_SR_WRPERR_Msk               (0x1UL &lt;&lt; FLASH_SR_WRPERR_Pos)       </span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 6891</a></span><span class="preprocessor">#define FLASH_SR_WRPERR                   FLASH_SR_WRPERR_Msk</span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f"> 6892</a></span><span class="preprocessor">#define FLASH_SR_PGAERR_Pos               (5U)</span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de"> 6893</a></span><span class="preprocessor">#define FLASH_SR_PGAERR_Msk               (0x1UL &lt;&lt; FLASH_SR_PGAERR_Pos)       </span></div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0"> 6894</a></span><span class="preprocessor">#define FLASH_SR_PGAERR                   FLASH_SR_PGAERR_Msk</span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc7a92c0d6e0133bf9225a7c57464ff5"> 6895</a></span><span class="preprocessor">#define FLASH_SR_SIZERR_Pos               (6U)</span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db57d912111108537a3eaf9eb758ae7"> 6896</a></span><span class="preprocessor">#define FLASH_SR_SIZERR_Msk               (0x1UL &lt;&lt; FLASH_SR_SIZERR_Pos)       </span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16d3e511fc0a438812ae9bb44e93e387"> 6897</a></span><span class="preprocessor">#define FLASH_SR_SIZERR                   FLASH_SR_SIZERR_Msk</span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa714dc154587b83701170e6795646f36"> 6898</a></span><span class="preprocessor">#define FLASH_SR_PGSERR_Pos               (7U)</span></div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be"> 6899</a></span><span class="preprocessor">#define FLASH_SR_PGSERR_Msk               (0x1UL &lt;&lt; FLASH_SR_PGSERR_Pos)       </span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d76ad3629a288bee0136b8b34f274f4"> 6900</a></span><span class="preprocessor">#define FLASH_SR_PGSERR                   FLASH_SR_PGSERR_Msk</span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4db50373d858ad6e39867358ad433133"> 6901</a></span><span class="preprocessor">#define FLASH_SR_MISERR_Pos               (8U)</span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83861ee6528a0e3a397b2f9e096fab29"> 6902</a></span><span class="preprocessor">#define FLASH_SR_MISERR_Msk               (0x1UL &lt;&lt; FLASH_SR_MISERR_Pos)       </span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb8f37b970a127db71bb4409ff276629"> 6903</a></span><span class="preprocessor">#define FLASH_SR_MISERR                   FLASH_SR_MISERR_Msk</span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169b636b4513c45bc86f1b5b6062cdf2"> 6904</a></span><span class="preprocessor">#define FLASH_SR_FASTERR_Pos              (9U)</span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48fb95ef8e7e6b31a11fede8b86bad33"> 6905</a></span><span class="preprocessor">#define FLASH_SR_FASTERR_Msk              (0x1UL &lt;&lt; FLASH_SR_FASTERR_Pos)      </span></div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c0ca5e45806c2b63b22b9d94f589b3"> 6906</a></span><span class="preprocessor">#define FLASH_SR_FASTERR                  FLASH_SR_FASTERR_Msk</span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f9df04f2a8711d3a14d2ce54c732a7"> 6907</a></span><span class="preprocessor">#define FLASH_SR_RDERR_Pos                (14U)</span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8"> 6908</a></span><span class="preprocessor">#define FLASH_SR_RDERR_Msk                (0x1UL &lt;&lt; FLASH_SR_RDERR_Pos)        </span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaee278396daaec501ff5a98bb68bd01"> 6909</a></span><span class="preprocessor">#define FLASH_SR_RDERR                    FLASH_SR_RDERR_Msk</span></div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a832133d2e3a66409e463eeed484"> 6910</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR_Pos              (15U)</span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae279970931fdbe11b18608b0a58c83e7"> 6911</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR_Msk              (0x1UL &lt;&lt; FLASH_SR_OPTVERR_Pos)      </span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4f055b363ae642d291d73a68eb787d"> 6912</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR                  FLASH_SR_OPTVERR_Msk</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fff488dcd0ba14694a05d8c061441e0"> 6913</a></span><span class="preprocessor">#define FLASH_SR_BSY_Pos                  (16U)</span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 6914</a></span><span class="preprocessor">#define FLASH_SR_BSY_Msk                  (0x1UL &lt;&lt; FLASH_SR_BSY_Pos)          </span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 6915</a></span><span class="preprocessor">#define FLASH_SR_BSY                      FLASH_SR_BSY_Msk</span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c2f98c264241025c0711e44998b7b17"> 6916</a></span><span class="preprocessor">#define FLASH_SR_PEMPTY_Pos               (17U)</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f83ad2695cbf734b23a66eb29806b5"> 6917</a></span><span class="preprocessor">#define FLASH_SR_PEMPTY_Msk               (0x1UL &lt;&lt; FLASH_SR_PEMPTY_Pos)       </span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd327051b2578adb05313cd0d89e6228"> 6918</a></span><span class="preprocessor">#define FLASH_SR_PEMPTY                   FLASH_SR_PEMPTY_Msk</span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span> </div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"> 6920</span><span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5addaa1ee5049b0c99023d91dd4a70"> 6921</a></span><span class="preprocessor">#define FLASH_CR_PG_Pos                   (0U)</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 6922</a></span><span class="preprocessor">#define FLASH_CR_PG_Msk                   (0x1UL &lt;&lt; FLASH_CR_PG_Pos)           </span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 6923</a></span><span class="preprocessor">#define FLASH_CR_PG                       FLASH_CR_PG_Msk</span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae43572c697cddd88e48b945828c526"> 6924</a></span><span class="preprocessor">#define FLASH_CR_PER_Pos                  (1U)</span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b"> 6925</a></span><span class="preprocessor">#define FLASH_CR_PER_Msk                  (0x1UL &lt;&lt; FLASH_CR_PER_Pos)          </span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23"> 6926</a></span><span class="preprocessor">#define FLASH_CR_PER                      FLASH_CR_PER_Msk</span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2e36d63de9681d3a5df10c963a20ad8"> 6927</a></span><span class="preprocessor">#define FLASH_CR_MER1_Pos                 (2U)</span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60750e83578469bb065bc073919e3e45"> 6928</a></span><span class="preprocessor">#define FLASH_CR_MER1_Msk                 (0x1UL &lt;&lt; FLASH_CR_MER1_Pos)         </span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga035fdd19649827a4231d9e718fff67be"> 6929</a></span><span class="preprocessor">#define FLASH_CR_MER1                     FLASH_CR_MER1_Msk</span></div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d7104fdc5d81ed68d2f4d80b2217a12"> 6930</a></span><span class="preprocessor">#define FLASH_CR_PNB_Pos                  (3U)</span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f55759d1dd1b685b59a59662aa4e47"> 6931</a></span><span class="preprocessor">#define FLASH_CR_PNB_Msk                  (0x7FUL &lt;&lt; FLASH_CR_PNB_Pos)         </span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9ffeae3a2b74fe82a637d22b904c193"> 6932</a></span><span class="preprocessor">#define FLASH_CR_PNB                      FLASH_CR_PNB_Msk</span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7925df36a4d15838d8cb457f671e7532"> 6933</a></span><span class="preprocessor">#define FLASH_CR_STRT_Pos                 (16U)</span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 6934</a></span><span class="preprocessor">#define FLASH_CR_STRT_Msk                 (0x1UL &lt;&lt; FLASH_CR_STRT_Pos)         </span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 6935</a></span><span class="preprocessor">#define FLASH_CR_STRT                     FLASH_CR_STRT_Msk</span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfcf0f47c9aadf67131a0b7bffbff64a"> 6936</a></span><span class="preprocessor">#define FLASH_CR_OPTSTRT_Pos              (17U)</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81b32caccb440e31387c7c668d4cffa7"> 6937</a></span><span class="preprocessor">#define FLASH_CR_OPTSTRT_Msk              (0x1UL &lt;&lt; FLASH_CR_OPTSTRT_Pos)      </span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18a9eedbfec08065066d34e0124fb20"> 6938</a></span><span class="preprocessor">#define FLASH_CR_OPTSTRT                  FLASH_CR_OPTSTRT_Msk</span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefa6dc4fdedf7e85eb99e8d32ecd0104"> 6939</a></span><span class="preprocessor">#define FLASH_CR_FSTPG_Pos                (18U)</span></div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0b70f82a409108a90cb35c0cbf8b00"> 6940</a></span><span class="preprocessor">#define FLASH_CR_FSTPG_Msk                (0x1UL &lt;&lt; FLASH_CR_FSTPG_Pos)        </span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga612c895365dc78ab2b7d17584f435e9d"> 6941</a></span><span class="preprocessor">#define FLASH_CR_FSTPG                    FLASH_CR_FSTPG_Msk</span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e162a7fa45cb85ba0df0942a2519478"> 6942</a></span><span class="preprocessor">#define FLASH_CR_EOPIE_Pos                (24U)</span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 6943</a></span><span class="preprocessor">#define FLASH_CR_EOPIE_Msk                (0x1UL &lt;&lt; FLASH_CR_EOPIE_Pos)        </span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 6944</a></span><span class="preprocessor">#define FLASH_CR_EOPIE                    FLASH_CR_EOPIE_Msk</span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab075c4eeff509cfe0f34040c29edfb05"> 6945</a></span><span class="preprocessor">#define FLASH_CR_ERRIE_Pos                (25U)</span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526"> 6946</a></span><span class="preprocessor">#define FLASH_CR_ERRIE_Msk                (0x1UL &lt;&lt; FLASH_CR_ERRIE_Pos)        </span></div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2"> 6947</a></span><span class="preprocessor">#define FLASH_CR_ERRIE                    FLASH_CR_ERRIE_Msk</span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4f2684cfc9c4407e626767bf0434aa"> 6948</a></span><span class="preprocessor">#define FLASH_CR_RDERRIE_Pos              (26U)</span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd3a080e6c25fb66b1521928a00c855"> 6949</a></span><span class="preprocessor">#define FLASH_CR_RDERRIE_Msk              (0x1UL &lt;&lt; FLASH_CR_RDERRIE_Pos)      </span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f54ae022dd6410180073c659c7807d"> 6950</a></span><span class="preprocessor">#define FLASH_CR_RDERRIE                  FLASH_CR_RDERRIE_Msk</span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8231d4e01a380967de158db5eccbcb2c"> 6951</a></span><span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Pos           (27U)</span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d932ff27f0cdc1a36e8af25d369081"> 6952</a></span><span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Msk           (0x1UL &lt;&lt; FLASH_CR_OBL_LAUNCH_Pos)   </span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae39d20c1cf47080881d5c054146e8863"> 6953</a></span><span class="preprocessor">#define FLASH_CR_OBL_LAUNCH               FLASH_CR_OBL_LAUNCH_Msk</span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga286cfb7f2be2593c768e7dfd50b0c965"> 6954</a></span><span class="preprocessor">#define FLASH_CR_OPTLOCK_Pos              (30U)</span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ffe81601a398cefe6f047f772a512a"> 6955</a></span><span class="preprocessor">#define FLASH_CR_OPTLOCK_Msk              (0x1UL &lt;&lt; FLASH_CR_OPTLOCK_Pos)      </span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d6b8d395266a214a18813f7d30ce56"> 6956</a></span><span class="preprocessor">#define FLASH_CR_OPTLOCK                  FLASH_CR_OPTLOCK_Msk</span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74509adc6db3db66803966b25423cae"> 6957</a></span><span class="preprocessor">#define FLASH_CR_LOCK_Pos                 (31U)</span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966"> 6958</a></span><span class="preprocessor">#define FLASH_CR_LOCK_Msk                 (0x1UL &lt;&lt; FLASH_CR_LOCK_Pos)         </span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 6959</a></span><span class="preprocessor">#define FLASH_CR_LOCK                     FLASH_CR_LOCK_Msk</span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span> </div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"> 6961</span><span class="comment">/*******************  Bits definition for FLASH_ECCR register  ***************/</span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406f0ce6e1caa80033a43c659338d69f"> 6962</a></span><span class="preprocessor">#define FLASH_ECCR_ADDR_ECC_Pos           (0U)</span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608d6fad4d124cc2a92253ca121fa97f"> 6963</a></span><span class="preprocessor">#define FLASH_ECCR_ADDR_ECC_Msk           (0x7FFFFUL &lt;&lt; FLASH_ECCR_ADDR_ECC_Pos) </span></div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f22f7b7af3b8723095a60666ba536e1"> 6964</a></span><span class="preprocessor">#define FLASH_ECCR_ADDR_ECC               FLASH_ECCR_ADDR_ECC_Msk</span></div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97ce8ba189c1731611f7fe6ded4c422"> 6965</a></span><span class="preprocessor">#define FLASH_ECCR_SYSF_ECC_Pos           (20U)</span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee260455ce39ba4b855df6aa84f038c"> 6966</a></span><span class="preprocessor">#define FLASH_ECCR_SYSF_ECC_Msk           (0x1UL &lt;&lt; FLASH_ECCR_SYSF_ECC_Pos)   </span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d811d62f6d66af5d70f2005581e212"> 6967</a></span><span class="preprocessor">#define FLASH_ECCR_SYSF_ECC               FLASH_ECCR_SYSF_ECC_Msk</span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03474aa99c57b42dce6788e1dd9ca03"> 6968</a></span><span class="preprocessor">#define FLASH_ECCR_ECCIE_Pos              (24U)</span></div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cb5bcc2f952eea305a849a34f87ee5a"> 6969</a></span><span class="preprocessor">#define FLASH_ECCR_ECCIE_Msk              (0x1UL &lt;&lt; FLASH_ECCR_ECCIE_Pos)      </span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5296c9ff3e4e2ed6f1468edcb625563e"> 6970</a></span><span class="preprocessor">#define FLASH_ECCR_ECCIE                  FLASH_ECCR_ECCIE_Msk</span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada8c599defb92b97d3b22ad4d92d7dde"> 6971</a></span><span class="preprocessor">#define FLASH_ECCR_ECCC_Pos               (30U)</span></div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905bed05e9ada2f968a4abc5a1f308f3"> 6972</a></span><span class="preprocessor">#define FLASH_ECCR_ECCC_Msk               (0x1UL &lt;&lt; FLASH_ECCR_ECCC_Pos)       </span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40cab0c6a65c9922df7b4f62d844dfd8"> 6973</a></span><span class="preprocessor">#define FLASH_ECCR_ECCC                   FLASH_ECCR_ECCC_Msk</span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aef3ce67e593729a6d587d8ac71bacd"> 6974</a></span><span class="preprocessor">#define FLASH_ECCR_ECCD_Pos               (31U)</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbad1648ebc2138c85d3e4e3870f772"> 6975</a></span><span class="preprocessor">#define FLASH_ECCR_ECCD_Msk               (0x1UL &lt;&lt; FLASH_ECCR_ECCD_Pos)       </span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cd3feaaefc97caa91a79019ee68aaf"> 6976</a></span><span class="preprocessor">#define FLASH_ECCR_ECCD                   FLASH_ECCR_ECCD_Msk</span></div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span> </div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span><span class="comment">/*******************  Bits definition for FLASH_OPTR register  ***************/</span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4a8c118a435dad9d517da9f3f2f43b6"> 6979</a></span><span class="preprocessor">#define FLASH_OPTR_RDP_Pos                (0U)</span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef7a914d7c984b49f310256f2917208"> 6980</a></span><span class="preprocessor">#define FLASH_OPTR_RDP_Msk                (0xFFUL &lt;&lt; FLASH_OPTR_RDP_Pos)       </span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c63f5377cbfd3947a49a86a4590534"> 6981</a></span><span class="preprocessor">#define FLASH_OPTR_RDP                    FLASH_OPTR_RDP_Msk</span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bdd84a314467e93f9127d8011ff7109"> 6982</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_Pos            (8U)</span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1bf0815f5a0ac875792a80d00d6b728"> 6983</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_Msk            (0x7UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)    </span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a47af57fca3d6e4ec02ce1501c51860"> 6984</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV                FLASH_OPTR_BOR_LEV_Msk</span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d4565fab0d7bc0d0d716f5cca2c74e5"> 6985</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_0              (0x0UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)    </span></div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363dcbb44b36b39793ffca4b853c7ab4"> 6986</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_1              (0x1UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)    </span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf7343e5c2156b55af67e2f289583b5"> 6987</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_2              (0x2UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)    </span></div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70135fcd60396a801bf22da5712fabe0"> 6988</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_3              (0x3UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)    </span></div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f2064814810437d1db18555fb746aa9"> 6989</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_4              (0x4UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)    </span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ee79551163b624fef36ade9d54a3ca"> 6990</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP_Pos          (12U)</span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a661846fb85a87a54375078047f2330"> 6991</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP_Msk          (0x1UL &lt;&lt; FLASH_OPTR_nRST_STOP_Pos)  </span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1d7d6e7eff66678a365e41d8bfa0a"> 6992</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP              FLASH_OPTR_nRST_STOP_Msk</span></div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb42e1f235b48117e0097d794a810fa9"> 6993</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY_Pos         (13U)</span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35c9de7bd3fdf80e8d19962b2636e87"> 6994</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY_Msk         (0x1UL &lt;&lt; FLASH_OPTR_nRST_STDBY_Pos) </span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcdd563c7e71e0783c4ebd4a1d55187f"> 6995</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY             FLASH_OPTR_nRST_STDBY_Msk</span></div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21c165b3fa0ada3c7d48fc73ac48b74d"> 6996</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_SHDW_Pos          (14U)</span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f4b3af56ffe8d024b6fe158d0611e9"> 6997</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_SHDW_Msk          (0x1UL &lt;&lt; FLASH_OPTR_nRST_SHDW_Pos)  </span></div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75d9c8c7eb8902f8b4c021da0b7ccccb"> 6998</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_SHDW              FLASH_OPTR_nRST_SHDW_Msk</span></div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a82d7e1eaeb73157f1ee5803a866d1"> 6999</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW_Pos            (16U)</span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e00145c01a860a10b533c5509807696"> 7000</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW_Msk            (0x1UL &lt;&lt; FLASH_OPTR_IWDG_SW_Pos)    </span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c393c989958d4839a5085f93e9611dd"> 7001</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW                FLASH_OPTR_IWDG_SW_Msk</span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85b7a5ee28f5eafe67b1df6869567be"> 7002</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STOP_Pos          (17U)</span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac608586327b23f907d92637d3a3b5b77"> 7003</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STOP_Msk          (0x1UL &lt;&lt; FLASH_OPTR_IWDG_STOP_Pos)  </span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7e18ae68b0e19a4ebb84c208e5ef18"> 7004</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STOP              FLASH_OPTR_IWDG_STOP_Msk</span></div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f692bec37d8d549bd393d54eadf24b9"> 7005</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STDBY_Pos         (18U)</span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c8c82333fc841a4b2d57c520e25c343"> 7006</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STDBY_Msk         (0x1UL &lt;&lt; FLASH_OPTR_IWDG_STDBY_Pos) </span></div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f51efadbac7ced5adc340325575386"> 7007</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STDBY             FLASH_OPTR_IWDG_STDBY_Msk</span></div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65b10b1ae37f247aa3c49249c7752a45"> 7008</a></span><span class="preprocessor">#define FLASH_OPTR_WWDG_SW_Pos            (19U)</span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84398d7ac1a9a3f6e5ea9b346394ec85"> 7009</a></span><span class="preprocessor">#define FLASH_OPTR_WWDG_SW_Msk            (0x1UL &lt;&lt; FLASH_OPTR_WWDG_SW_Pos)    </span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6293710a5145793a40d4ad7cd6071141"> 7010</a></span><span class="preprocessor">#define FLASH_OPTR_WWDG_SW                FLASH_OPTR_WWDG_SW_Msk</span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919fa31243267560270308e233a73ca5"> 7011</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT1_Pos             (23U)</span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258f688bad4199c6aa053c9c4ad1bb43"> 7012</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT1_Msk             (0x1UL &lt;&lt; FLASH_OPTR_nBOOT1_Pos)     </span></div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf943c30e99bf56e7949aecd3c9771d2"> 7013</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT1                 FLASH_OPTR_nBOOT1_Msk</span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e1fbe88ddef81839a4951e705d8955"> 7014</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM2_PE_Pos           (24U)</span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a3afd40f028cc88b5bcd0a5e392882f"> 7015</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM2_PE_Msk           (0x1UL &lt;&lt; FLASH_OPTR_SRAM2_PE_Pos)   </span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58ce9e3e53450799d3e6dfd0af13755a"> 7016</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM2_PE               FLASH_OPTR_SRAM2_PE_Msk</span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab06ae413629860bc281293b7d2f9b476"> 7017</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM2_RST_Pos          (25U)</span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259510b55797ea574e549d4facced86b"> 7018</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM2_RST_Msk          (0x1UL &lt;&lt; FLASH_OPTR_SRAM2_RST_Pos)  </span></div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f0e29f08a97fb3e2775add1fa58cd4"> 7019</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM2_RST              FLASH_OPTR_SRAM2_RST_Msk</span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51a7c1a53ad1a092d6cfc6033903274d"> 7020</a></span><span class="preprocessor">#define FLASH_OPTR_nSWBOOT0_Pos           (26U)</span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa34319f81d3b826640c71194ee3a8443"> 7021</a></span><span class="preprocessor">#define FLASH_OPTR_nSWBOOT0_Msk           (0x1UL &lt;&lt; FLASH_OPTR_nSWBOOT0_Pos)   </span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629db36db96d94a33f3062e1d89391f8"> 7022</a></span><span class="preprocessor">#define FLASH_OPTR_nSWBOOT0               FLASH_OPTR_nSWBOOT0_Msk</span></div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c13291f5cf1e36535f1a8cf9b766d87"> 7023</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT0_Pos             (27U)</span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf72274975956b76344041eec180b81a7"> 7024</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT0_Msk             (0x1UL &lt;&lt; FLASH_OPTR_nBOOT0_Pos)     </span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82520452ad7060939806e9f962891d8"> 7025</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT0                 FLASH_OPTR_nBOOT0_Msk</span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"> 7026</span> </div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"> 7027</span><span class="comment">/******************  Bits definition for FLASH_PCROP1SR register  **********/</span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0146e05a474a1c70ee5c13f96d53d657"> 7028</a></span><span class="preprocessor">#define FLASH_PCROP1SR_PCROP1_STRT_Pos    (0U)</span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891b8c7381019f4fd48599f4c5b10253"> 7029</a></span><span class="preprocessor">#define FLASH_PCROP1SR_PCROP1_STRT_Msk    (0x7FFFUL &lt;&lt; FLASH_PCROP1SR_PCROP1_STRT_Pos) </span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0efedaa97b845124fd90514ec12d1ba"> 7030</a></span><span class="preprocessor">#define FLASH_PCROP1SR_PCROP1_STRT        FLASH_PCROP1SR_PCROP1_STRT_Msk</span></div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"> 7031</span> </div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"> 7032</span><span class="comment">/******************  Bits definition for FLASH_PCROP1ER register  ***********/</span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a99eedad7fa46d460ca8801fa1022a"> 7033</a></span><span class="preprocessor">#define FLASH_PCROP1ER_PCROP1_END_Pos     (0U)</span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ec1c9a08d33a2756b2eaae00cc705f"> 7034</a></span><span class="preprocessor">#define FLASH_PCROP1ER_PCROP1_END_Msk     (0x7FFFUL &lt;&lt; FLASH_PCROP1ER_PCROP1_END_Pos) </span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad013b29a3b3c7b8ba954fbd743f1f0e3"> 7035</a></span><span class="preprocessor">#define FLASH_PCROP1ER_PCROP1_END         FLASH_PCROP1ER_PCROP1_END_Msk</span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124299ca3db64908771a5c87ff71149c"> 7036</a></span><span class="preprocessor">#define FLASH_PCROP1ER_PCROP_RDP_Pos      (31U)</span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3afcd401bb7265097723026385dfc7a4"> 7037</a></span><span class="preprocessor">#define FLASH_PCROP1ER_PCROP_RDP_Msk      (0x1UL &lt;&lt; FLASH_PCROP1ER_PCROP_RDP_Pos) </span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3eb922812abe14a2bab6710f08872e7"> 7038</a></span><span class="preprocessor">#define FLASH_PCROP1ER_PCROP_RDP          FLASH_PCROP1ER_PCROP_RDP_Msk</span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"> 7039</span> </div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"> 7040</span><span class="comment">/******************  Bits definition for FLASH_WRP1AR register  ***************/</span></div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf53fdf833646877da9d332249ed49da4"> 7041</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_STRT_Pos       (0U)</span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be90ea8d520502e62641dd0e834f096"> 7042</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_STRT_Msk       (0x7FUL &lt;&lt; FLASH_WRP1AR_WRP1A_STRT_Pos) </span></div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a291b58da1227fe829bece94e7fde5c"> 7043</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_STRT           FLASH_WRP1AR_WRP1A_STRT_Msk</span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadef6e7d7459fa195b76937f43c455cca"> 7044</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_END_Pos        (16U)</span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a22ddd46eea1f85710528d5eb33bb4"> 7045</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_END_Msk        (0x7FUL &lt;&lt; FLASH_WRP1AR_WRP1A_END_Pos)  </span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db176c75c7b7e274c9a50082fd87c42"> 7046</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_END            FLASH_WRP1AR_WRP1A_END_Msk</span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"> 7047</span> </div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"> 7048</span><span class="comment">/******************  Bits definition for FLASH_WRPB1R register  ***************/</span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1067c3f08c22639e884e3bf634f29ec9"> 7049</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_STRT_Pos       (0U)</span></div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga576b462c86a539f578618f35b1c372ee"> 7050</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_STRT_Msk       (0x7FUL &lt;&lt; FLASH_WRP1BR_WRP1B_STRT_Pos) </span></div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa12398bf262d8bdb94c0d9e024f749c0"> 7051</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_STRT           FLASH_WRP1BR_WRP1B_STRT_Msk</span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dc8de976331655347b49159f9c46ec7"> 7052</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_END_Pos        (16U)</span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3ec1eebfe8573aae9b9c59e0b6264f"> 7053</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_END_Msk        (0x7FUL &lt;&lt; FLASH_WRP1BR_WRP1B_END_Pos)  </span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e134571f5ceef7888d88a7ee950df9e"> 7054</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_END            FLASH_WRP1BR_WRP1B_END_Msk</span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"> 7055</span> </div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"> 7056</span> </div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"> 7057</span> </div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"> 7058</span> </div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"> 7059</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"> 7060</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"> 7061</span><span class="comment">/*                       General Purpose IOs (GPIO)                           */</span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"> 7062</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"> 7063</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"> 7064</span><span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f"> 7065</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_Pos           (0U)</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953"> 7066</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabad45500839e6f801c64ee9474e4da33"> 7067</a></span><span class="preprocessor">#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk</span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21859652224406f970f4c99d5198d16"> 7068</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_0             (0x1UL &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7a47a04b8e25a1de3250bd4921eeddc"> 7069</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_1             (0x2UL &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8"> 7070</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_Pos           (2U)</span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f"> 7071</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d7c80c5afbf9bf5aada55d91d59ecb"> 7072</a></span><span class="preprocessor">#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdd2690fbea56b2d7dd8af222370cc95"> 7073</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_0             (0x1UL &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a240f6f0b335fe9595019531b4607b9"> 7074</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_1             (0x2UL &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f"> 7075</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_Pos           (4U)</span></div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf"> 7076</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90970df916fe323664322ecbe516993d"> 7077</a></span><span class="preprocessor">#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk</span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a90c798fa54047f30b83f3eec1821b"> 7078</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_0             (0x1UL &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae88847b33d3c78142f99e5d1753451e"> 7079</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_1             (0x2UL &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422"> 7080</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_Pos           (6U)</span></div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94"> 7081</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9062e2f2d10271c05e5f963be522db96"> 7082</a></span><span class="preprocessor">#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d"> 7083</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_0             (0x1UL &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99db34fd563915c2fc4eb16ef2505c98"> 7084</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_1             (0x2UL &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6"> 7085</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_Pos           (8U)</span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47"> 7086</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11faa17747d422f5d88ced879e09bb6"> 7087</a></span><span class="preprocessor">#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk</span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2336f60fe03642339cbfd4e994812875"> 7088</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_0             (0x1UL &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae946375c36dfb3b3669864ee62002e62"> 7089</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_1             (0x2UL &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9"> 7090</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_Pos           (10U)</span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3"> 7091</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b40ba8ed0964516f512bb55a7783425"> 7092</a></span><span class="preprocessor">#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk</span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9"> 7093</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_0             (0x1UL &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fd33570c7059e94708cb99a1d88e55"> 7094</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_1             (0x2UL &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74"> 7095</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_Pos           (12U)</span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b"> 7096</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b263a1b49cc5db86e5e6fe5d0d59c"> 7097</a></span><span class="preprocessor">#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk</span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678"> 7098</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_0             (0x1UL &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f"> 7099</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_1             (0x2UL &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db"> 7100</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_Pos           (14U)</span></div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee"> 7101</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff70c209574ca7023aa0a853a341e2b"> 7102</a></span><span class="preprocessor">#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk</span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac77ebcfb844a2b8893641ee9de058178"> 7103</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_0             (0x1UL &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f64e364157865520082d72aa98ab0ee"> 7104</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_1             (0x2UL &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c"> 7105</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_Pos           (16U)</span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5"> 7106</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7027e90da284883872b827f78fbc26"> 7107</a></span><span class="preprocessor">#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk</span></div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1715680209944bc7593cedf31f491b"> 7108</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_0             (0x1UL &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3197ca6a90d936e5a564d377bd4126fd"> 7109</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_1             (0x2UL &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0"> 7110</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_Pos           (18U)</span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74"> 7111</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81e4a6121d0fe0ee5bc3fbe0f245572"> 7112</a></span><span class="preprocessor">#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk</span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659899030e816750c2e4ecbf4250cc91"> 7113</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_0             (0x1UL &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a408c473d172282468a1fccad482bb"> 7114</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_1             (0x2UL &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197"> 7115</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_Pos          (20U)</span></div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4"> 7116</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10461308203bd8e510c3205e6a499c20"> 7117</a></span><span class="preprocessor">#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk</span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa2a41e913180598b59b20ffafc4a47"> 7118</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_0            (0x1UL &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59d8ec1da352c55b9cb65b751f193e1"> 7119</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_1            (0x2UL &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530"> 7120</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_Pos          (22U)</span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d"> 7121</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d968b108aa28b20cd40a7746004d2c"> 7122</a></span><span class="preprocessor">#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk</span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb4ecb54a0dc7f304007367e112725d"> 7123</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_0            (0x1UL &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7b954225f0a664d602cba0ed1e03d4"> 7124</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_1            (0x2UL &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05"> 7125</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_Pos          (24U)</span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008"> 7126</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac09cecc889ead7bc7a079d4889da0578"> 7127</a></span><span class="preprocessor">#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk</span></div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6"> 7128</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_0            (0x1UL &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe"> 7129</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_1            (0x2UL &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66"> 7130</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_Pos          (26U)</span></div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217"> 7131</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38e8e70d58b97d462d45e6e116115be"> 7132</a></span><span class="preprocessor">#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk</span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga575519f151a9dda7c8e24d7c9e625b0f"> 7133</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_0            (0x1UL &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad93a355f773bc67b68b0a665c5a15136"> 7134</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_1            (0x2UL &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705"> 7135</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_Pos          (28U)</span></div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25"> 7136</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e67512a90147ccad6991e5b16821811"> 7137</a></span><span class="preprocessor">#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk</span></div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa664199b48953065ec3b16e7de90d9b"> 7138</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_0            (0x1UL &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e8638837bc4e6d69cd7635296a51730"> 7139</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_1            (0x2UL &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7"> 7140</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_Pos          (30U)</span></div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b"> 7141</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8027405e42e74b5065861c067e0b9f77"> 7142</a></span><span class="preprocessor">#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk</span></div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace9ec013afbf2e01286ca61726e92332"> 7143</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_0            (0x1UL &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4"> 7144</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_1            (0x2UL &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"> 7146</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93"> 7147</a></span><span class="preprocessor">#define GPIO_MODER_MODER0                   GPIO_MODER_MODE0</span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 7148</a></span><span class="preprocessor">#define GPIO_MODER_MODER0_0                 GPIO_MODER_MODE0_0</span></div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 7149</a></span><span class="preprocessor">#define GPIO_MODER_MODER0_1                 GPIO_MODER_MODE0_1</span></div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a"> 7150</a></span><span class="preprocessor">#define GPIO_MODER_MODER1                   GPIO_MODER_MODE1</span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 7151</a></span><span class="preprocessor">#define GPIO_MODER_MODER1_0                 GPIO_MODER_MODE1_0</span></div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 7152</a></span><span class="preprocessor">#define GPIO_MODER_MODER1_1                 GPIO_MODER_MODE1_1</span></div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c"> 7153</a></span><span class="preprocessor">#define GPIO_MODER_MODER2                   GPIO_MODER_MODE2</span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 7154</a></span><span class="preprocessor">#define GPIO_MODER_MODER2_0                 GPIO_MODER_MODE2_0</span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 7155</a></span><span class="preprocessor">#define GPIO_MODER_MODER2_1                 GPIO_MODER_MODE2_1</span></div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5"> 7156</a></span><span class="preprocessor">#define GPIO_MODER_MODER3                   GPIO_MODER_MODE3</span></div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 7157</a></span><span class="preprocessor">#define GPIO_MODER_MODER3_0                 GPIO_MODER_MODE3_0</span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 7158</a></span><span class="preprocessor">#define GPIO_MODER_MODER3_1                 GPIO_MODER_MODE3_1</span></div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41"> 7159</a></span><span class="preprocessor">#define GPIO_MODER_MODER4                   GPIO_MODER_MODE4</span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 7160</a></span><span class="preprocessor">#define GPIO_MODER_MODER4_0                 GPIO_MODER_MODE4_0</span></div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 7161</a></span><span class="preprocessor">#define GPIO_MODER_MODER4_1                 GPIO_MODER_MODE4_1</span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360"> 7162</a></span><span class="preprocessor">#define GPIO_MODER_MODER5                   GPIO_MODER_MODE5</span></div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 7163</a></span><span class="preprocessor">#define GPIO_MODER_MODER5_0                 GPIO_MODER_MODE5_0</span></div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 7164</a></span><span class="preprocessor">#define GPIO_MODER_MODER5_1                 GPIO_MODER_MODE5_1</span></div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282"> 7165</a></span><span class="preprocessor">#define GPIO_MODER_MODER6                   GPIO_MODER_MODE6</span></div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 7166</a></span><span class="preprocessor">#define GPIO_MODER_MODER6_0                 GPIO_MODER_MODE6_0</span></div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 7167</a></span><span class="preprocessor">#define GPIO_MODER_MODER6_1                 GPIO_MODER_MODE6_1</span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0"> 7168</a></span><span class="preprocessor">#define GPIO_MODER_MODER7                   GPIO_MODER_MODE7</span></div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 7169</a></span><span class="preprocessor">#define GPIO_MODER_MODER7_0                 GPIO_MODER_MODE7_0</span></div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 7170</a></span><span class="preprocessor">#define GPIO_MODER_MODER7_1                 GPIO_MODER_MODE7_1</span></div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678"> 7171</a></span><span class="preprocessor">#define GPIO_MODER_MODER8                   GPIO_MODER_MODE8</span></div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 7172</a></span><span class="preprocessor">#define GPIO_MODER_MODER8_0                 GPIO_MODER_MODE8_0</span></div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 7173</a></span><span class="preprocessor">#define GPIO_MODER_MODER8_1                 GPIO_MODER_MODE8_1</span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20"> 7174</a></span><span class="preprocessor">#define GPIO_MODER_MODER9                   GPIO_MODER_MODE9</span></div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 7175</a></span><span class="preprocessor">#define GPIO_MODER_MODER9_0                 GPIO_MODER_MODE9_0</span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 7176</a></span><span class="preprocessor">#define GPIO_MODER_MODER9_1                 GPIO_MODER_MODE9_1</span></div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563"> 7177</a></span><span class="preprocessor">#define GPIO_MODER_MODER10                  GPIO_MODER_MODE10</span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 7178</a></span><span class="preprocessor">#define GPIO_MODER_MODER10_0                GPIO_MODER_MODE10_0</span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 7179</a></span><span class="preprocessor">#define GPIO_MODER_MODER10_1                GPIO_MODER_MODE10_1</span></div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474"> 7180</a></span><span class="preprocessor">#define GPIO_MODER_MODER11                  GPIO_MODER_MODE11</span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 7181</a></span><span class="preprocessor">#define GPIO_MODER_MODER11_0                GPIO_MODER_MODE11_0</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 7182</a></span><span class="preprocessor">#define GPIO_MODER_MODER11_1                GPIO_MODER_MODE11_1</span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597"> 7183</a></span><span class="preprocessor">#define GPIO_MODER_MODER12                  GPIO_MODER_MODE12</span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 7184</a></span><span class="preprocessor">#define GPIO_MODER_MODER12_0                GPIO_MODER_MODE12_0</span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 7185</a></span><span class="preprocessor">#define GPIO_MODER_MODER12_1                GPIO_MODER_MODE12_1</span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3"> 7186</a></span><span class="preprocessor">#define GPIO_MODER_MODER13                  GPIO_MODER_MODE13</span></div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 7187</a></span><span class="preprocessor">#define GPIO_MODER_MODER13_0                GPIO_MODER_MODE13_0</span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 7188</a></span><span class="preprocessor">#define GPIO_MODER_MODER13_1                GPIO_MODER_MODE13_1</span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1"> 7189</a></span><span class="preprocessor">#define GPIO_MODER_MODER14                  GPIO_MODER_MODE14</span></div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 7190</a></span><span class="preprocessor">#define GPIO_MODER_MODER14_0                GPIO_MODER_MODE14_0</span></div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 7191</a></span><span class="preprocessor">#define GPIO_MODER_MODER14_1                GPIO_MODER_MODE14_1</span></div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8"> 7192</a></span><span class="preprocessor">#define GPIO_MODER_MODER15                  GPIO_MODER_MODE15</span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 7193</a></span><span class="preprocessor">#define GPIO_MODER_MODER15_0                GPIO_MODER_MODE15_0</span></div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 7194</a></span><span class="preprocessor">#define GPIO_MODER_MODER15_1                GPIO_MODER_MODE15_1</span></div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"> 7195</span> </div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"> 7196</span><span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d59a7c3218b146d61516cabb81588d1"> 7197</a></span><span class="preprocessor">#define GPIO_OTYPER_OT0_Pos            (0U)</span></div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162"> 7198</a></span><span class="preprocessor">#define GPIO_OTYPER_OT0_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT0_Pos)          </span></div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aebd85688999595239036bd63eac4a3"> 7199</a></span><span class="preprocessor">#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk</span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592defc7541ea5c2463d0a5c9566a337"> 7200</a></span><span class="preprocessor">#define GPIO_OTYPER_OT1_Pos            (1U)</span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e"> 7201</a></span><span class="preprocessor">#define GPIO_OTYPER_OT1_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT1_Pos)          </span></div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2e6db60417e319c9a8de701ab4d93d"> 7202</a></span><span class="preprocessor">#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk</span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3a3f4f3a5a9a13e74861ada55fe8373"> 7203</a></span><span class="preprocessor">#define GPIO_OTYPER_OT2_Pos            (2U)</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd"> 7204</a></span><span class="preprocessor">#define GPIO_OTYPER_OT2_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT2_Pos)          </span></div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5478c1782217eec4b8d09fcc930a55c1"> 7205</a></span><span class="preprocessor">#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk</span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad678ac2b9b55a718f1e81237ee4a5b30"> 7206</a></span><span class="preprocessor">#define GPIO_OTYPER_OT3_Pos            (3U)</span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9"> 7207</a></span><span class="preprocessor">#define GPIO_OTYPER_OT3_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT3_Pos)          </span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52cbd557435c2173e390b534cc6a893b"> 7208</a></span><span class="preprocessor">#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk</span></div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9104ccbb9f57282217df7a4af2fa149"> 7209</a></span><span class="preprocessor">#define GPIO_OTYPER_OT4_Pos            (4U)</span></div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f"> 7210</a></span><span class="preprocessor">#define GPIO_OTYPER_OT4_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT4_Pos)          </span></div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedd72ae7a6ef61cb01d7b31e7ac3f02f"> 7211</a></span><span class="preprocessor">#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk</span></div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffcd8be7000a751ac97b432e6f8febcd"> 7212</a></span><span class="preprocessor">#define GPIO_OTYPER_OT5_Pos            (5U)</span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc"> 7213</a></span><span class="preprocessor">#define GPIO_OTYPER_OT5_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT5_Pos)          </span></div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfa602db904a1c4ac0bfe2f57e044f03"> 7214</a></span><span class="preprocessor">#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk</span></div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5673f4acd1ca97723538455ce2ad8fa5"> 7215</a></span><span class="preprocessor">#define GPIO_OTYPER_OT6_Pos            (6U)</span></div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340"> 7216</a></span><span class="preprocessor">#define GPIO_OTYPER_OT6_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT6_Pos)          </span></div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872f2008be45e90a2663c31f5e3858ee"> 7217</a></span><span class="preprocessor">#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk</span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5567f31bc7165b0a55e42a392306faf5"> 7218</a></span><span class="preprocessor">#define GPIO_OTYPER_OT7_Pos            (7U)</span></div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7"> 7219</a></span><span class="preprocessor">#define GPIO_OTYPER_OT7_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT7_Pos)          </span></div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac22a8999bf349459af4bd58fe319d03"> 7220</a></span><span class="preprocessor">#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk</span></div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df4811f95aae5d25c63d1e6645914e4"> 7221</a></span><span class="preprocessor">#define GPIO_OTYPER_OT8_Pos            (8U)</span></div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd"> 7222</a></span><span class="preprocessor">#define GPIO_OTYPER_OT8_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT8_Pos)          </span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b89d7c4cc8986895b4e4cbc8455f912"> 7223</a></span><span class="preprocessor">#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk</span></div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a517c02253d8081d006ba12b939ddb7"> 7224</a></span><span class="preprocessor">#define GPIO_OTYPER_OT9_Pos            (9U)</span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520"> 7225</a></span><span class="preprocessor">#define GPIO_OTYPER_OT9_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT9_Pos)          </span></div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae53d4f666ee3410123ab941ee29fc886"> 7226</a></span><span class="preprocessor">#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk</span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae2d866e0737d3b40919d877a321dbe"> 7227</a></span><span class="preprocessor">#define GPIO_OTYPER_OT10_Pos           (10U)</span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6"> 7228</a></span><span class="preprocessor">#define GPIO_OTYPER_OT10_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT10_Pos)         </span></div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc9516ce236e7d3429066b16a7dfa9a"> 7229</a></span><span class="preprocessor">#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk</span></div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72764b8f1eaca4407ddce7f3313d045d"> 7230</a></span><span class="preprocessor">#define GPIO_OTYPER_OT11_Pos           (11U)</span></div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269"> 7231</a></span><span class="preprocessor">#define GPIO_OTYPER_OT11_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT11_Pos)         </span></div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d842d0b79b54cd990a819197a0ecc6f"> 7232</a></span><span class="preprocessor">#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk</span></div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cbdcf0cf8146de12cb5ff36c6cbdc35"> 7233</a></span><span class="preprocessor">#define GPIO_OTYPER_OT12_Pos           (12U)</span></div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6"> 7234</a></span><span class="preprocessor">#define GPIO_OTYPER_OT12_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT12_Pos)         </span></div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ab821f1edc7c879a34e51d85be89927"> 7235</a></span><span class="preprocessor">#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk</span></div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25fc93b49714517d14b95c51496f4dde"> 7236</a></span><span class="preprocessor">#define GPIO_OTYPER_OT13_Pos           (13U)</span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9"> 7237</a></span><span class="preprocessor">#define GPIO_OTYPER_OT13_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT13_Pos)         </span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84f78f6726211e6183ec7fcd3a40d2a8"> 7238</a></span><span class="preprocessor">#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk</span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed656d73e74d6e4dc451d61cdd4529f9"> 7239</a></span><span class="preprocessor">#define GPIO_OTYPER_OT14_Pos           (14U)</span></div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690"> 7240</a></span><span class="preprocessor">#define GPIO_OTYPER_OT14_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT14_Pos)         </span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1323319e1db0678046b6f77c45bfee8b"> 7241</a></span><span class="preprocessor">#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk</span></div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5efa1dc79a92b77579d2fd7fe2612c1b"> 7242</a></span><span class="preprocessor">#define GPIO_OTYPER_OT15_Pos           (15U)</span></div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5"> 7243</a></span><span class="preprocessor">#define GPIO_OTYPER_OT15_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT15_Pos)         </span></div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c309a7ab680e01fcb7d001ea0a98c70"> 7244</a></span><span class="preprocessor">#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk</span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"> 7245</span> </div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"> 7246</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305"> 7247</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_0                    GPIO_OTYPER_OT0</span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f"> 7248</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_1                    GPIO_OTYPER_OT1</span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817"> 7249</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_2                    GPIO_OTYPER_OT2</span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361"> 7250</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_3                    GPIO_OTYPER_OT3</span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258"> 7251</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_4                    GPIO_OTYPER_OT4</span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d"> 7252</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_5                    GPIO_OTYPER_OT5</span></div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b"> 7253</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_6                    GPIO_OTYPER_OT6</span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e"> 7254</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_7                    GPIO_OTYPER_OT7</span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f"> 7255</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_8                    GPIO_OTYPER_OT8</span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa"> 7256</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_9                    GPIO_OTYPER_OT9</span></div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b"> 7257</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_10                   GPIO_OTYPER_OT10</span></div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7"> 7258</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_11                   GPIO_OTYPER_OT11</span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c"> 7259</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_12                   GPIO_OTYPER_OT12</span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8"> 7260</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_13                   GPIO_OTYPER_OT13</span></div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50"> 7261</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_14                   GPIO_OTYPER_OT14</span></div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb"> 7262</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_15                   GPIO_OTYPER_OT15</span></div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"> 7263</span> </div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"> 7264</span><span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2"> 7265</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)</span></div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b"> 7266</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)     </span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d567c6d24df0adb6402498fd5eb582"> 7267</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk</span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7"> 7268</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)     </span></div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c"> 7269</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)     </span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25"> 7270</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)</span></div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e"> 7271</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)     </span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8996628496af3a04fb060e7be6b4af6"> 7272</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk</span></div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c"> 7273</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)     </span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d"> 7274</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)     </span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9"> 7275</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)</span></div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934"> 7276</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)     </span></div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00c3e1150ff05598e93fdee8dd68936e"> 7277</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk</span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b"> 7278</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)     </span></div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141"> 7279</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)     </span></div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3"> 7280</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)</span></div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022"> 7281</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)     </span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a77f985b46c258894f35dd089b0d20"> 7282</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk</span></div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15"> 7283</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)     </span></div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e"> 7284</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)     </span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b"> 7285</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)</span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e"> 7286</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)     </span></div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44b7462b3a8eac83a6190a9d4ed94733"> 7287</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk</span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729"> 7288</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)     </span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e"> 7289</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)     </span></div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345"> 7290</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)</span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76"> 7291</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)     </span></div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a76e505a04bac8df5b801bc759d9cf"> 7292</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk</span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8"> 7293</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)     </span></div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900"> 7294</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)     </span></div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826"> 7295</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)</span></div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc"> 7296</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)     </span></div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220c76017b851a0861252cdc19e5ad8e"> 7297</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk</span></div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5"> 7298</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)     </span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe"> 7299</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)     </span></div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0"> 7300</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)</span></div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba"> 7301</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)     </span></div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada868726c50880ee3f5e3cf35bf7be07"> 7302</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk</span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3"> 7303</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)     </span></div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82"> 7304</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)     </span></div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702"> 7305</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)</span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361"> 7306</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)     </span></div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48fc91b25c5e9b44cb2c5281e430b530"> 7307</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk</span></div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f"> 7308</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)     </span></div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74"> 7309</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)     </span></div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5"> 7310</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)</span></div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da"> 7311</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)     </span></div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa18d29dd7797e82889241af2394d9bac"> 7312</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk</span></div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75"> 7313</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)     </span></div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e"> 7314</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)     </span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e"> 7315</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)</span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae"> 7316</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)    </span></div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d96748028e1d2c05fb5a12d6ec6148"> 7317</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk</span></div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db"> 7318</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)    </span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481"> 7319</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)    </span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d"> 7320</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)</span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f"> 7321</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)    </span></div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71fee4a9fee0076207522f7b05d3e7b"> 7322</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk</span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0"> 7323</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)    </span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c"> 7324</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)    </span></div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054"> 7325</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)</span></div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa"> 7326</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)    </span></div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c0b6ceee5147b85871df78f1b7ae38"> 7327</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk</span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b"> 7328</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)    </span></div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427"> 7329</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)    </span></div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d"> 7330</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)</span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9"> 7331</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)    </span></div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec7c4b2c0464c31b94d819b458294bc"> 7332</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk</span></div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d"> 7333</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)    </span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a"> 7334</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)    </span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769"> 7335</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)</span></div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b"> 7336</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)    </span></div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27efa359dedf4559a0cae3b4ccbb866"> 7337</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk</span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932"> 7338</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)    </span></div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2"> 7339</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)    </span></div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9"> 7340</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)</span></div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6"> 7341</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)    </span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62066038e31f29b2d96a9c9756b47007"> 7342</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk</span></div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2"> 7343</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)    </span></div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9"> 7344</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)    </span></div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"> 7346</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6"> 7347</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0              GPIO_OSPEEDR_OSPEED0</span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730"> 7348</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0            GPIO_OSPEEDR_OSPEED0_0</span></div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59"> 7349</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1            GPIO_OSPEEDR_OSPEED0_1</span></div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5"> 7350</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1              GPIO_OSPEEDR_OSPEED1</span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156"> 7351</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0            GPIO_OSPEEDR_OSPEED1_0</span></div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6"> 7352</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1            GPIO_OSPEEDR_OSPEED1_1</span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff"> 7353</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2              GPIO_OSPEEDR_OSPEED2</span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e"> 7354</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0            GPIO_OSPEEDR_OSPEED2_0</span></div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2"> 7355</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1            GPIO_OSPEEDR_OSPEED2_1</span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6"> 7356</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3              GPIO_OSPEEDR_OSPEED3</span></div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd"> 7357</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0            GPIO_OSPEEDR_OSPEED3_0</span></div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3"> 7358</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1            GPIO_OSPEEDR_OSPEED3_1</span></div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97"> 7359</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4              GPIO_OSPEEDR_OSPEED4</span></div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9"> 7360</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0            GPIO_OSPEEDR_OSPEED4_0</span></div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc"> 7361</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1            GPIO_OSPEEDR_OSPEED4_1</span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add"> 7362</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5              GPIO_OSPEEDR_OSPEED5</span></div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d"> 7363</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0            GPIO_OSPEEDR_OSPEED5_0</span></div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de"> 7364</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1            GPIO_OSPEEDR_OSPEED5_1</span></div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76"> 7365</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6              GPIO_OSPEEDR_OSPEED6</span></div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46"> 7366</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0            GPIO_OSPEEDR_OSPEED6_0</span></div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b"> 7367</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1            GPIO_OSPEEDR_OSPEED6_1</span></div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9"> 7368</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7              GPIO_OSPEEDR_OSPEED7</span></div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e"> 7369</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0            GPIO_OSPEEDR_OSPEED7_0</span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3"> 7370</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1            GPIO_OSPEEDR_OSPEED7_1</span></div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335"> 7371</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8              GPIO_OSPEEDR_OSPEED8</span></div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6"> 7372</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0            GPIO_OSPEEDR_OSPEED8_0</span></div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117"> 7373</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1            GPIO_OSPEEDR_OSPEED8_1</span></div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5"> 7374</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9              GPIO_OSPEEDR_OSPEED9</span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1"> 7375</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0            GPIO_OSPEEDR_OSPEED9_0</span></div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95"> 7376</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1            GPIO_OSPEEDR_OSPEED9_1</span></div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706"> 7377</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10             GPIO_OSPEEDR_OSPEED10</span></div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d"> 7378</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0           GPIO_OSPEEDR_OSPEED10_0</span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8"> 7379</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1           GPIO_OSPEEDR_OSPEED10_1</span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f"> 7380</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11             GPIO_OSPEEDR_OSPEED11</span></div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec"> 7381</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0           GPIO_OSPEEDR_OSPEED11_0</span></div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc"> 7382</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1           GPIO_OSPEEDR_OSPEED11_1</span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99"> 7383</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12             GPIO_OSPEEDR_OSPEED12</span></div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af"> 7384</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0           GPIO_OSPEEDR_OSPEED12_0</span></div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae"> 7385</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1           GPIO_OSPEEDR_OSPEED12_1</span></div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468"> 7386</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13             GPIO_OSPEEDR_OSPEED13</span></div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557"> 7387</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0           GPIO_OSPEEDR_OSPEED13_0</span></div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029"> 7388</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1           GPIO_OSPEEDR_OSPEED13_1</span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f"> 7389</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14             GPIO_OSPEEDR_OSPEED14</span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1"> 7390</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0           GPIO_OSPEEDR_OSPEED14_0</span></div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d"> 7391</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1           GPIO_OSPEEDR_OSPEED14_1</span></div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65"> 7392</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15             GPIO_OSPEEDR_OSPEED15</span></div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8"> 7393</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0           GPIO_OSPEEDR_OSPEED15_0</span></div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7"> 7394</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1           GPIO_OSPEEDR_OSPEED15_1</span></div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"> 7395</span> </div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"> 7396</span><span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60"> 7397</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Pos           (0U)</span></div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20"> 7398</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757af1d9f0ba5f4ed76320b6932e3741"> 7399</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk</span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235"> 7400</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034"> 7401</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991"> 7402</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Pos           (2U)</span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882"> 7403</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8da0bf95f1973c18a4a4b7c0aa3d1404"> 7404</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk</span></div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c"> 7405</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8"> 7406</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367"> 7407</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Pos           (4U)</span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a"> 7408</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8cc32256e605234ec8bfba9ebbe2d2"> 7409</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk</span></div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef"> 7410</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c"> 7411</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16"> 7412</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Pos           (6U)</span></div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3"> 7413</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6217b6d33bf54771323d7f55e6fa9c"> 7414</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk</span></div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449"> 7415</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a"> 7416</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581"> 7417</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Pos           (8U)</span></div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf"> 7418</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02aa5885737e111d98770d67b858d8e"> 7419</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk</span></div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c"> 7420</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e"> 7421</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div>
<div class="line"><a id="l07422" name="l07422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02"> 7422</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Pos           (10U)</span></div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222"> 7423</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe54b8696e32251e874a821819d7c94d"> 7424</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk</span></div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058"> 7425</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d"> 7426</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b"> 7427</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Pos           (12U)</span></div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072"> 7428</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa52d8b944af9bb59f52c2fd46559abdb"> 7429</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk</span></div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b"> 7430</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87"> 7431</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536"> 7432</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Pos           (14U)</span></div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad"> 7433</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18557333a95ca1a26bcd1d7f9fe207be"> 7434</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk</span></div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4"> 7435</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08"> 7436</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba"> 7437</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Pos           (16U)</span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c"> 7438</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e71b61abf42a76033e458460793f940"> 7439</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk</span></div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49"> 7440</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89"> 7441</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e"> 7442</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Pos           (18U)</span></div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8"> 7443</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c7ece6fe1df8b61fd7f11f6751693a9"> 7444</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk</span></div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2"> 7445</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2"> 7446</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8"> 7447</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Pos          (20U)</span></div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1"> 7448</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f1c72b27ac3f18d6e8c7b366416ba6"> 7449</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk</span></div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f"> 7450</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a"> 7451</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815"> 7452</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Pos          (22U)</span></div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429"> 7453</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85596aa60b034d0de6ecb98f94a8d036"> 7454</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk</span></div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b"> 7455</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430"> 7456</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783"> 7457</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Pos          (24U)</span></div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc"> 7458</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834911368392a16ff6b7e051a7e7ae9c"> 7459</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk</span></div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74"> 7460</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600"> 7461</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b"> 7462</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Pos          (26U)</span></div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd"> 7463</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga746478979825dcad6323b002906581b9"> 7464</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk</span></div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8"> 7465</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050"> 7466</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88"> 7467</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Pos          (28U)</span></div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4"> 7468</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398c010d45105e8e37b1995430a52a94"> 7469</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk</span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39"> 7470</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146"> 7471</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e"> 7472</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Pos          (30U)</span></div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67"> 7473</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd5cdc50a6f6ee671aa1ac39c9048241"> 7474</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk</span></div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46"> 7475</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4"> 7476</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"> 7478</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277"> 7479</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0                   GPIO_PUPDR_PUPD0</span></div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6"> 7480</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0                 GPIO_PUPDR_PUPD0_0</span></div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54"> 7481</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1                 GPIO_PUPDR_PUPD0_1</span></div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29"> 7482</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1                   GPIO_PUPDR_PUPD1</span></div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f"> 7483</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0                 GPIO_PUPDR_PUPD1_0</span></div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7"> 7484</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1                 GPIO_PUPDR_PUPD1_1</span></div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4"> 7485</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2                   GPIO_PUPDR_PUPD2</span></div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f"> 7486</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0                 GPIO_PUPDR_PUPD2_0</span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21"> 7487</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1                 GPIO_PUPDR_PUPD2_1</span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d"> 7488</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3                   GPIO_PUPDR_PUPD3</span></div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"> 7489</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0                 GPIO_PUPDR_PUPD3_0</span></div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83"> 7490</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1                 GPIO_PUPDR_PUPD3_1</span></div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e"> 7491</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4                   GPIO_PUPDR_PUPD4</span></div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787"> 7492</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0                 GPIO_PUPDR_PUPD4_0</span></div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e"> 7493</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1                 GPIO_PUPDR_PUPD4_1</span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3"> 7494</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5                   GPIO_PUPDR_PUPD5</span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324"> 7495</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0                 GPIO_PUPDR_PUPD5_0</span></div>
<div class="line"><a id="l07496" name="l07496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3"> 7496</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1                 GPIO_PUPDR_PUPD5_1</span></div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426"> 7497</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6                   GPIO_PUPDR_PUPD6</span></div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e"> 7498</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0                 GPIO_PUPDR_PUPD6_0</span></div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b"> 7499</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1                 GPIO_PUPDR_PUPD6_1</span></div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f"> 7500</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7                   GPIO_PUPDR_PUPD7</span></div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b"> 7501</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0                 GPIO_PUPDR_PUPD7_0</span></div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb"> 7502</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1                 GPIO_PUPDR_PUPD7_1</span></div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81"> 7503</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8                   GPIO_PUPDR_PUPD8</span></div>
<div class="line"><a id="l07504" name="l07504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31"> 7504</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0                 GPIO_PUPDR_PUPD8_0</span></div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986"> 7505</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1                 GPIO_PUPDR_PUPD8_1</span></div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8"> 7506</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9                   GPIO_PUPDR_PUPD9</span></div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537"> 7507</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0                 GPIO_PUPDR_PUPD9_0</span></div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67"> 7508</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1                 GPIO_PUPDR_PUPD9_1</span></div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09"> 7509</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10                  GPIO_PUPDR_PUPD10</span></div>
<div class="line"><a id="l07510" name="l07510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9"> 7510</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0                GPIO_PUPDR_PUPD10_0</span></div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335"> 7511</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1                GPIO_PUPDR_PUPD10_1</span></div>
<div class="line"><a id="l07512" name="l07512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46"> 7512</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11                  GPIO_PUPDR_PUPD11</span></div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831"> 7513</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0                GPIO_PUPDR_PUPD11_0</span></div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8"> 7514</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1                GPIO_PUPDR_PUPD11_1</span></div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006"> 7515</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12                  GPIO_PUPDR_PUPD12</span></div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0"> 7516</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0                GPIO_PUPDR_PUPD12_0</span></div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb"> 7517</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1                GPIO_PUPDR_PUPD12_1</span></div>
<div class="line"><a id="l07518" name="l07518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e"> 7518</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13                  GPIO_PUPDR_PUPD13</span></div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194"> 7519</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0                GPIO_PUPDR_PUPD13_0</span></div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d"> 7520</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1                GPIO_PUPDR_PUPD13_1</span></div>
<div class="line"><a id="l07521" name="l07521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570"> 7521</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14                  GPIO_PUPDR_PUPD14</span></div>
<div class="line"><a id="l07522" name="l07522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f"> 7522</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0                GPIO_PUPDR_PUPD14_0</span></div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3"> 7523</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1                GPIO_PUPDR_PUPD14_1</span></div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475"> 7524</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15                  GPIO_PUPDR_PUPD15</span></div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c"> 7525</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0                GPIO_PUPDR_PUPD15_0</span></div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f"> 7526</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1                GPIO_PUPDR_PUPD15_1</span></div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"> 7527</span> </div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"> 7528</span><span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1"> 7529</a></span><span class="preprocessor">#define GPIO_IDR_ID0_Pos               (0U)</span></div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321"> 7530</a></span><span class="preprocessor">#define GPIO_IDR_ID0_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID0_Pos)             </span></div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64aa379a4bcfe84ae33383d689373096"> 7531</a></span><span class="preprocessor">#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk</span></div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9"> 7532</a></span><span class="preprocessor">#define GPIO_IDR_ID1_Pos               (1U)</span></div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba"> 7533</a></span><span class="preprocessor">#define GPIO_IDR_ID1_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID1_Pos)             </span></div>
<div class="line"><a id="l07534" name="l07534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e44bbc1d39579b027765f259dc897ea"> 7534</a></span><span class="preprocessor">#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk</span></div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef"> 7535</a></span><span class="preprocessor">#define GPIO_IDR_ID2_Pos               (2U)</span></div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340"> 7536</a></span><span class="preprocessor">#define GPIO_IDR_ID2_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID2_Pos)             </span></div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2b06b287f35a0b048d8f5fbe4a06a9c"> 7537</a></span><span class="preprocessor">#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk</span></div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd"> 7538</a></span><span class="preprocessor">#define GPIO_IDR_ID3_Pos               (3U)</span></div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3"> 7539</a></span><span class="preprocessor">#define GPIO_IDR_ID3_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID3_Pos)             </span></div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c3adefa4cafaf0455139b4e80b70eb"> 7540</a></span><span class="preprocessor">#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk</span></div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae"> 7541</a></span><span class="preprocessor">#define GPIO_IDR_ID4_Pos               (4U)</span></div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207"> 7542</a></span><span class="preprocessor">#define GPIO_IDR_ID4_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID4_Pos)             </span></div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7454dab87916ca6076b287a21c2e4cd7"> 7543</a></span><span class="preprocessor">#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk</span></div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45"> 7544</a></span><span class="preprocessor">#define GPIO_IDR_ID5_Pos               (5U)</span></div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148"> 7545</a></span><span class="preprocessor">#define GPIO_IDR_ID5_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID5_Pos)             </span></div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cbfa2ff564030d912ce8f327850a3bf"> 7546</a></span><span class="preprocessor">#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk</span></div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203"> 7547</a></span><span class="preprocessor">#define GPIO_IDR_ID6_Pos               (6U)</span></div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa"> 7548</a></span><span class="preprocessor">#define GPIO_IDR_ID6_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID6_Pos)             </span></div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac933b9235cae5f9fccbd2fc41f9a2dc4"> 7549</a></span><span class="preprocessor">#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk</span></div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8"> 7550</a></span><span class="preprocessor">#define GPIO_IDR_ID7_Pos               (7U)</span></div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a"> 7551</a></span><span class="preprocessor">#define GPIO_IDR_ID7_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID7_Pos)             </span></div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ce75fcb48ac0db30f99ba312e8538a"> 7552</a></span><span class="preprocessor">#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk</span></div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883"> 7553</a></span><span class="preprocessor">#define GPIO_IDR_ID8_Pos               (8U)</span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74"> 7554</a></span><span class="preprocessor">#define GPIO_IDR_ID8_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID8_Pos)             </span></div>
<div class="line"><a id="l07555" name="l07555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa193633720d142ceca6c6b27c4e87f02"> 7555</a></span><span class="preprocessor">#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk</span></div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012"> 7556</a></span><span class="preprocessor">#define GPIO_IDR_ID9_Pos               (9U)</span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315"> 7557</a></span><span class="preprocessor">#define GPIO_IDR_ID9_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID9_Pos)             </span></div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888325b6581f9ae181f3e4fe904b0c44"> 7558</a></span><span class="preprocessor">#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk</span></div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078"> 7559</a></span><span class="preprocessor">#define GPIO_IDR_ID10_Pos              (10U)</span></div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54"> 7560</a></span><span class="preprocessor">#define GPIO_IDR_ID10_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID10_Pos)            </span></div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cd53d2742d0ace30b835bd0f44f5ebf"> 7561</a></span><span class="preprocessor">#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk</span></div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687"> 7562</a></span><span class="preprocessor">#define GPIO_IDR_ID11_Pos              (11U)</span></div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758"> 7563</a></span><span class="preprocessor">#define GPIO_IDR_ID11_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID11_Pos)            </span></div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5e087b267f95733cc4328522b7890d"> 7564</a></span><span class="preprocessor">#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk</span></div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f"> 7565</a></span><span class="preprocessor">#define GPIO_IDR_ID12_Pos              (12U)</span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c"> 7566</a></span><span class="preprocessor">#define GPIO_IDR_ID12_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID12_Pos)            </span></div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33564d1679db8201389f806595d000d9"> 7567</a></span><span class="preprocessor">#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk</span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4"> 7568</a></span><span class="preprocessor">#define GPIO_IDR_ID13_Pos              (13U)</span></div>
<div class="line"><a id="l07569" name="l07569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e"> 7569</a></span><span class="preprocessor">#define GPIO_IDR_ID13_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID13_Pos)            </span></div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82e0ce0fca46443e3cbaf887a3a35713"> 7570</a></span><span class="preprocessor">#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk</span></div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084"> 7571</a></span><span class="preprocessor">#define GPIO_IDR_ID14_Pos              (14U)</span></div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3"> 7572</a></span><span class="preprocessor">#define GPIO_IDR_ID14_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID14_Pos)            </span></div>
<div class="line"><a id="l07573" name="l07573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac716fc8a3853431b69697ea5ee0aa8d2"> 7573</a></span><span class="preprocessor">#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk</span></div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f"> 7574</a></span><span class="preprocessor">#define GPIO_IDR_ID15_Pos              (15U)</span></div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5"> 7575</a></span><span class="preprocessor">#define GPIO_IDR_ID15_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID15_Pos)            </span></div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72c80e97c41b8143cf299c078459ea4"> 7576</a></span><span class="preprocessor">#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk</span></div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"> 7577</span> </div>
<div class="line"><a id="l07578" name="l07578"></a><span class="lineno"> 7578</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7691154d734ec08089eb3dc28a369726"> 7579</a></span><span class="preprocessor">#define GPIO_IDR_IDR_0                      GPIO_IDR_ID0</span></div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b3e9ceaa683b7cbc89f2507ef0f110"> 7580</a></span><span class="preprocessor">#define GPIO_IDR_IDR_1                      GPIO_IDR_ID1</span></div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf32691b8213a6b9c7ddb164bcc66af7f"> 7581</a></span><span class="preprocessor">#define GPIO_IDR_IDR_2                      GPIO_IDR_ID2</span></div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172dc9a76f772c8e386ac0162e0a52fa"> 7582</a></span><span class="preprocessor">#define GPIO_IDR_IDR_3                      GPIO_IDR_ID3</span></div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aded5247a4fa0834a311679c593fcd7"> 7583</a></span><span class="preprocessor">#define GPIO_IDR_IDR_4                      GPIO_IDR_ID4</span></div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7bf44f34ab51218a24b6b9467e9166"> 7584</a></span><span class="preprocessor">#define GPIO_IDR_IDR_5                      GPIO_IDR_ID5</span></div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa5a3c8353ab0ce15d6500baf902e8b"> 7585</a></span><span class="preprocessor">#define GPIO_IDR_IDR_6                      GPIO_IDR_ID6</span></div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeccc9232d1758570c7dd9d8733d9f5b6"> 7586</a></span><span class="preprocessor">#define GPIO_IDR_IDR_7                      GPIO_IDR_ID7</span></div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5f3c629daa6d4dd3ace095a127f9e1"> 7587</a></span><span class="preprocessor">#define GPIO_IDR_IDR_8                      GPIO_IDR_ID8</span></div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd452f85fa151363ffbf1d263185ef0d"> 7588</a></span><span class="preprocessor">#define GPIO_IDR_IDR_9                      GPIO_IDR_ID9</span></div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff38e1078878bdd79375295e7ab829b5"> 7589</a></span><span class="preprocessor">#define GPIO_IDR_IDR_10                     GPIO_IDR_ID10</span></div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c3f48e386abf1f6d97e4fb86cbaa7c"> 7590</a></span><span class="preprocessor">#define GPIO_IDR_IDR_11                     GPIO_IDR_ID11</span></div>
<div class="line"><a id="l07591" name="l07591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec151d78711f0274d3ab5b239884e645"> 7591</a></span><span class="preprocessor">#define GPIO_IDR_IDR_12                     GPIO_IDR_ID12</span></div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6771a14a3c52f397295737e509633b05"> 7592</a></span><span class="preprocessor">#define GPIO_IDR_IDR_13                     GPIO_IDR_ID13</span></div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0b8882f4473b5d65266792ed631f0bb"> 7593</a></span><span class="preprocessor">#define GPIO_IDR_IDR_14                     GPIO_IDR_ID14</span></div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fa9b2bca3451f0be4560333692fb5a4"> 7594</a></span><span class="preprocessor">#define GPIO_IDR_IDR_15                     GPIO_IDR_ID15</span></div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"> 7595</span> </div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"> 7596</span><span class="comment">/* Old GPIO_IDR register bits definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5485fbd720ed7ddb22eb3ec11245efbc"> 7597</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_0                   GPIO_IDR_ID0</span></div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf13669e5ac3f49834766cd99be03a0d7"> 7598</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_1                   GPIO_IDR_ID1</span></div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3936b414ffd9d8a7a546ecf5bee71c3"> 7599</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_2                   GPIO_IDR_ID2</span></div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba6136975598a69ca053a924534829f2"> 7600</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_3                   GPIO_IDR_ID3</span></div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4b22966bfccc5de30156b87a60db42a"> 7601</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_4                   GPIO_IDR_ID4</span></div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503034ab19d01c3c5535208dbdaa5160"> 7602</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_5                   GPIO_IDR_ID5</span></div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b972f5d1e519823d58098533346aa2"> 7603</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_6                   GPIO_IDR_ID6</span></div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1360495ee0a8ee3f1a6e858744b76693"> 7604</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_7                   GPIO_IDR_ID7</span></div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0999b31939326c4558ff7383fb1d45c3"> 7605</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_8                   GPIO_IDR_ID8</span></div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86496faba77364680e3abb58b99636b3"> 7606</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_9                   GPIO_IDR_ID9</span></div>
<div class="line"><a id="l07607" name="l07607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f82a10903250be4e628771b0276761"> 7607</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_10                  GPIO_IDR_ID10</span></div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3d81079aa482c4670efbe56da9c827"> 7608</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_11                  GPIO_IDR_ID11</span></div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf53e6338143d8457b3db5c6846349910"> 7609</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_12                  GPIO_IDR_ID12</span></div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afdc7a368dcf575096f85deaea5ef01"> 7610</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_13                  GPIO_IDR_ID13</span></div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ecbcd9d656d45bb5de5da1506ed1234"> 7611</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_14                  GPIO_IDR_ID14</span></div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63220a77d16ca7e1475c67cfdf1ad8fd"> 7612</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_15                  GPIO_IDR_ID15</span></div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"> 7613</span> </div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"> 7614</span><span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31"> 7615</a></span><span class="preprocessor">#define GPIO_ODR_OD0_Pos               (0U)</span></div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f"> 7616</a></span><span class="preprocessor">#define GPIO_ODR_OD0_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD0_Pos)             </span></div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e7937b0a505e771361804a211c7656f"> 7617</a></span><span class="preprocessor">#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk</span></div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722"> 7618</a></span><span class="preprocessor">#define GPIO_ODR_OD1_Pos               (1U)</span></div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767"> 7619</a></span><span class="preprocessor">#define GPIO_ODR_OD1_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD1_Pos)             </span></div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104dff849ee2c6a0b58777a336912583"> 7620</a></span><span class="preprocessor">#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk</span></div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596"> 7621</a></span><span class="preprocessor">#define GPIO_ODR_OD2_Pos               (2U)</span></div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063"> 7622</a></span><span class="preprocessor">#define GPIO_ODR_OD2_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD2_Pos)             </span></div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff3ff4b6fa52aac52991053b26d8dd80"> 7623</a></span><span class="preprocessor">#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk</span></div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c"> 7624</a></span><span class="preprocessor">#define GPIO_ODR_OD3_Pos               (3U)</span></div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c"> 7625</a></span><span class="preprocessor">#define GPIO_ODR_OD3_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD3_Pos)             </span></div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5790d50582befba7f91037df94b159"> 7626</a></span><span class="preprocessor">#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk</span></div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5"> 7627</a></span><span class="preprocessor">#define GPIO_ODR_OD4_Pos               (4U)</span></div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13"> 7628</a></span><span class="preprocessor">#define GPIO_ODR_OD4_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD4_Pos)             </span></div>
<div class="line"><a id="l07629" name="l07629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd275e221a79cf7a3ac0c98ee15af3c5"> 7629</a></span><span class="preprocessor">#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk</span></div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff"> 7630</a></span><span class="preprocessor">#define GPIO_ODR_OD5_Pos               (5U)</span></div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631"> 7631</a></span><span class="preprocessor">#define GPIO_ODR_OD5_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD5_Pos)             </span></div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4046ad484b858f3c49eb0449f45e3af5"> 7632</a></span><span class="preprocessor">#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk</span></div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a"> 7633</a></span><span class="preprocessor">#define GPIO_ODR_OD6_Pos               (6U)</span></div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622"> 7634</a></span><span class="preprocessor">#define GPIO_ODR_OD6_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD6_Pos)             </span></div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34550e0c5098cf24a2ab86e2ecc67c14"> 7635</a></span><span class="preprocessor">#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk</span></div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1"> 7636</a></span><span class="preprocessor">#define GPIO_ODR_OD7_Pos               (7U)</span></div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25"> 7637</a></span><span class="preprocessor">#define GPIO_ODR_OD7_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD7_Pos)             </span></div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7559603648f95b76d128f0a637675c"> 7638</a></span><span class="preprocessor">#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk</span></div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca"> 7639</a></span><span class="preprocessor">#define GPIO_ODR_OD8_Pos               (8U)</span></div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b"> 7640</a></span><span class="preprocessor">#define GPIO_ODR_OD8_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD8_Pos)             </span></div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a61ea7de95ccdcb674e8b972969a1f"> 7641</a></span><span class="preprocessor">#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk</span></div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e"> 7642</a></span><span class="preprocessor">#define GPIO_ODR_OD9_Pos               (9U)</span></div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87"> 7643</a></span><span class="preprocessor">#define GPIO_ODR_OD9_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD9_Pos)             </span></div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bfdb1e3526890736b0c1238adda99c"> 7644</a></span><span class="preprocessor">#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk</span></div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5"> 7645</a></span><span class="preprocessor">#define GPIO_ODR_OD10_Pos              (10U)</span></div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae"> 7646</a></span><span class="preprocessor">#define GPIO_ODR_OD10_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD10_Pos)            </span></div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5c6ba137db2753434a1253e111ff6a2"> 7647</a></span><span class="preprocessor">#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk</span></div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf"> 7648</a></span><span class="preprocessor">#define GPIO_ODR_OD11_Pos              (11U)</span></div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d"> 7649</a></span><span class="preprocessor">#define GPIO_ODR_OD11_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD11_Pos)            </span></div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7e487eb914e276c92534eab7b1efdc"> 7650</a></span><span class="preprocessor">#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk</span></div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44"> 7651</a></span><span class="preprocessor">#define GPIO_ODR_OD12_Pos              (12U)</span></div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23"> 7652</a></span><span class="preprocessor">#define GPIO_ODR_OD12_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD12_Pos)            </span></div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42a77f0ced79d51a5952d929a7e0528"> 7653</a></span><span class="preprocessor">#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk</span></div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c"> 7654</a></span><span class="preprocessor">#define GPIO_ODR_OD13_Pos              (13U)</span></div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13"> 7655</a></span><span class="preprocessor">#define GPIO_ODR_OD13_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD13_Pos)            </span></div>
<div class="line"><a id="l07656" name="l07656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582584ba2995b3b9993728b02a98f2c1"> 7656</a></span><span class="preprocessor">#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk</span></div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70"> 7657</a></span><span class="preprocessor">#define GPIO_ODR_OD14_Pos              (14U)</span></div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062"> 7658</a></span><span class="preprocessor">#define GPIO_ODR_OD14_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD14_Pos)            </span></div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c2ec83ded91512630244d2d1e1c300b"> 7659</a></span><span class="preprocessor">#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk</span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21"> 7660</a></span><span class="preprocessor">#define GPIO_ODR_OD15_Pos              (15U)</span></div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288"> 7661</a></span><span class="preprocessor">#define GPIO_ODR_OD15_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD15_Pos)            </span></div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e411f3d6f91e5218dc9ca1b6739f053"> 7662</a></span><span class="preprocessor">#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk</span></div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"> 7663</span> </div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"> 7664</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42386f40895bc86ff49eefe80708bbc6"> 7665</a></span><span class="preprocessor">#define GPIO_ODR_ODR_0                      GPIO_ODR_OD0</span></div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7680b11616859cd0f462703224511fb2"> 7666</a></span><span class="preprocessor">#define GPIO_ODR_ODR_1                      GPIO_ODR_OD1</span></div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93b86fd4c1bfcfafc42bf820c17c019"> 7667</a></span><span class="preprocessor">#define GPIO_ODR_ODR_2                      GPIO_ODR_OD2</span></div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fffcd41fa6347ce4b61e6abbae55c7a"> 7668</a></span><span class="preprocessor">#define GPIO_ODR_ODR_3                      GPIO_ODR_OD3</span></div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b5f55a1f9dda2285576a276d0fb0e2"> 7669</a></span><span class="preprocessor">#define GPIO_ODR_ODR_4                      GPIO_ODR_OD4</span></div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6723e4adf0b6b333f74e15e00a60a4db"> 7670</a></span><span class="preprocessor">#define GPIO_ODR_ODR_5                      GPIO_ODR_OD5</span></div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202234d8f40086f6343e30597b52c838"> 7671</a></span><span class="preprocessor">#define GPIO_ODR_ODR_6                      GPIO_ODR_OD6</span></div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c713b846aa56d5a31b2e4525d705679"> 7672</a></span><span class="preprocessor">#define GPIO_ODR_ODR_7                      GPIO_ODR_OD7</span></div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe9c0b33000bbfe71f107cce0af0eb2"> 7673</a></span><span class="preprocessor">#define GPIO_ODR_ODR_8                      GPIO_ODR_OD8</span></div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25f53481a7575ebb0eb5477950673188"> 7674</a></span><span class="preprocessor">#define GPIO_ODR_ODR_9                      GPIO_ODR_OD9</span></div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2817e62685ec81d3ca6674d8e75187"> 7675</a></span><span class="preprocessor">#define GPIO_ODR_ODR_10                     GPIO_ODR_OD10</span></div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6022058342e528d097d2d352ccb3210c"> 7676</a></span><span class="preprocessor">#define GPIO_ODR_ODR_11                     GPIO_ODR_OD11</span></div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df2c7bfa97e4536c3c112fa6dc00992"> 7677</a></span><span class="preprocessor">#define GPIO_ODR_ODR_12                     GPIO_ODR_OD12</span></div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7a51e706f1931e6ac3ddd117242da23"> 7678</a></span><span class="preprocessor">#define GPIO_ODR_ODR_13                     GPIO_ODR_OD13</span></div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090cea405c38fd8c48f77e561deaaa07"> 7679</a></span><span class="preprocessor">#define GPIO_ODR_ODR_14                     GPIO_ODR_OD14</span></div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527b7d78707f17edfe826be72aa59fdc"> 7680</a></span><span class="preprocessor">#define GPIO_ODR_ODR_15                     GPIO_ODR_OD15</span></div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"> 7681</span> </div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"> 7682</span><span class="comment">/* Old GPIO_ODR register bits definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29dbb08cef82cec8fac9a0044f80d31b"> 7683</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_0                   GPIO_ODR_OD0</span></div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b10e532cafe20fe2c2e7afa91150b3"> 7684</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_1                   GPIO_ODR_OD1</span></div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d55284e587dfd6357e124fc8ab4014"> 7685</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_2                   GPIO_ODR_OD2</span></div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f7272497c2d79c2651812c716f5f00"> 7686</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_3                   GPIO_ODR_OD3</span></div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1b9031a6c8ae6e1c1b7f8affb5689e"> 7687</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_4                   GPIO_ODR_OD4</span></div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd860ae29854fe80c9e410e7e6cc957"> 7688</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_5                   GPIO_ODR_OD5</span></div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b2cd9cf5cae35759f2b38cc0020a06"> 7689</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_6                   GPIO_ODR_OD6</span></div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6427032856cd00e7a0b87279cf8e85"> 7690</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_7                   GPIO_ODR_OD7</span></div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f30b73464b5d452c0217349b5294fe2"> 7691</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_8                   GPIO_ODR_OD8</span></div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20b3f0dd86d1dd8edbe20c09412e2297"> 7692</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_9                   GPIO_ODR_OD9</span></div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf471b28dec1fdf0916e7beaa87d902a4"> 7693</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_10                  GPIO_ODR_OD10</span></div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac73a7dd714babf1ab5894b4460dacc"> 7694</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_11                  GPIO_ODR_OD11</span></div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcfc202ec3ee578aee32375a092a23d"> 7695</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_12                  GPIO_ODR_OD12</span></div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f9a8a4dcf381e58a0ab84c3744d063"> 7696</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_13                  GPIO_ODR_OD13</span></div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b35b661a670ae2afd11258398b7fb1"> 7697</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_14                  GPIO_ODR_OD14</span></div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga267734cd2559e9cbf5c4041720e16d1e"> 7698</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_15                  GPIO_ODR_OD15</span></div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"> 7699</span> </div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"> 7700</span><span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409d8650af1aa0e1958cc1ed2f96acda"> 7701</a></span><span class="preprocessor">#define GPIO_BSRR_BS0_Pos              (0U)</span></div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc"> 7702</a></span><span class="preprocessor">#define GPIO_BSRR_BS0_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS0_Pos)            </span></div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d"> 7703</a></span><span class="preprocessor">#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk</span></div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7457f610b20ffdd73c97d90724ed4d4e"> 7704</a></span><span class="preprocessor">#define GPIO_BSRR_BS1_Pos              (1U)</span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49"> 7705</a></span><span class="preprocessor">#define GPIO_BSRR_BS1_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS1_Pos)            </span></div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51"> 7706</a></span><span class="preprocessor">#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk</span></div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3af1acce0c96a515284b6f8bd12b8436"> 7707</a></span><span class="preprocessor">#define GPIO_BSRR_BS2_Pos              (2U)</span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac"> 7708</a></span><span class="preprocessor">#define GPIO_BSRR_BS2_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS2_Pos)            </span></div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb"> 7709</a></span><span class="preprocessor">#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk</span></div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0837604e1baac4b8b86fc3e660b17ad"> 7710</a></span><span class="preprocessor">#define GPIO_BSRR_BS3_Pos              (3U)</span></div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099"> 7711</a></span><span class="preprocessor">#define GPIO_BSRR_BS3_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS3_Pos)            </span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f"> 7712</a></span><span class="preprocessor">#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk</span></div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae421b6676ce8b2865cbb6e15fc45d495"> 7713</a></span><span class="preprocessor">#define GPIO_BSRR_BS4_Pos              (4U)</span></div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf"> 7714</a></span><span class="preprocessor">#define GPIO_BSRR_BS4_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS4_Pos)            </span></div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75"> 7715</a></span><span class="preprocessor">#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk</span></div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad686100d76807920229b49d233cbd96d"> 7716</a></span><span class="preprocessor">#define GPIO_BSRR_BS5_Pos              (5U)</span></div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8"> 7717</a></span><span class="preprocessor">#define GPIO_BSRR_BS5_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS5_Pos)            </span></div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b"> 7718</a></span><span class="preprocessor">#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk</span></div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f4268de41bba2e411879d3fa900af7"> 7719</a></span><span class="preprocessor">#define GPIO_BSRR_BS6_Pos              (6U)</span></div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63"> 7720</a></span><span class="preprocessor">#define GPIO_BSRR_BS6_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS6_Pos)            </span></div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929"> 7721</a></span><span class="preprocessor">#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk</span></div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1dd4ddac06be768bb7727bcb657081"> 7722</a></span><span class="preprocessor">#define GPIO_BSRR_BS7_Pos              (7U)</span></div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6"> 7723</a></span><span class="preprocessor">#define GPIO_BSRR_BS7_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS7_Pos)            </span></div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0"> 7724</a></span><span class="preprocessor">#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk</span></div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga595b5fd07dcafd23fd6ed6e23cb43b5a"> 7725</a></span><span class="preprocessor">#define GPIO_BSRR_BS8_Pos              (8U)</span></div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a"> 7726</a></span><span class="preprocessor">#define GPIO_BSRR_BS8_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS8_Pos)            </span></div>
<div class="line"><a id="l07727" name="l07727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f"> 7727</a></span><span class="preprocessor">#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk</span></div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab415c303400428fa585419e57aa2513d"> 7728</a></span><span class="preprocessor">#define GPIO_BSRR_BS9_Pos              (9U)</span></div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0"> 7729</a></span><span class="preprocessor">#define GPIO_BSRR_BS9_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS9_Pos)            </span></div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07"> 7730</a></span><span class="preprocessor">#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk</span></div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85195c9fb5642687151366b0f363441"> 7731</a></span><span class="preprocessor">#define GPIO_BSRR_BS10_Pos             (10U)</span></div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1"> 7732</a></span><span class="preprocessor">#define GPIO_BSRR_BS10_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS10_Pos)           </span></div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32"> 7733</a></span><span class="preprocessor">#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk</span></div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f79cf6b45de75813ed9d2af64f0d91b"> 7734</a></span><span class="preprocessor">#define GPIO_BSRR_BS11_Pos             (11U)</span></div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769"> 7735</a></span><span class="preprocessor">#define GPIO_BSRR_BS11_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS11_Pos)           </span></div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c"> 7736</a></span><span class="preprocessor">#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk</span></div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4302c8e25dd2711d37262b73865f3c19"> 7737</a></span><span class="preprocessor">#define GPIO_BSRR_BS12_Pos             (12U)</span></div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393"> 7738</a></span><span class="preprocessor">#define GPIO_BSRR_BS12_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS12_Pos)           </span></div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846"> 7739</a></span><span class="preprocessor">#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk</span></div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe11d923932261f904c089da78e7ebc"> 7740</a></span><span class="preprocessor">#define GPIO_BSRR_BS13_Pos             (13U)</span></div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe"> 7741</a></span><span class="preprocessor">#define GPIO_BSRR_BS13_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS13_Pos)           </span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c"> 7742</a></span><span class="preprocessor">#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk</span></div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c86de2a9b2e7394040a65bf114131bc"> 7743</a></span><span class="preprocessor">#define GPIO_BSRR_BS14_Pos             (14U)</span></div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5"> 7744</a></span><span class="preprocessor">#define GPIO_BSRR_BS14_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS14_Pos)           </span></div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17"> 7745</a></span><span class="preprocessor">#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk</span></div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93dccdbf7e8ef41da1b847975cf0eac"> 7746</a></span><span class="preprocessor">#define GPIO_BSRR_BS15_Pos             (15U)</span></div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb"> 7747</a></span><span class="preprocessor">#define GPIO_BSRR_BS15_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS15_Pos)           </span></div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80"> 7748</a></span><span class="preprocessor">#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk</span></div>
<div class="line"><a id="l07749" name="l07749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9e4440bb44a4ab919e9a0171af788b"> 7749</a></span><span class="preprocessor">#define GPIO_BSRR_BR0_Pos              (16U)</span></div>
<div class="line"><a id="l07750" name="l07750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5"> 7750</a></span><span class="preprocessor">#define GPIO_BSRR_BR0_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR0_Pos)            </span></div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf"> 7751</a></span><span class="preprocessor">#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk</span></div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga075d239db694cea8f30c70534ddf7be9"> 7752</a></span><span class="preprocessor">#define GPIO_BSRR_BR1_Pos              (17U)</span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df"> 7753</a></span><span class="preprocessor">#define GPIO_BSRR_BR1_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR1_Pos)            </span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8"> 7754</a></span><span class="preprocessor">#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk</span></div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5825e38ef02071bf0d888ab636d241"> 7755</a></span><span class="preprocessor">#define GPIO_BSRR_BR2_Pos              (18U)</span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1"> 7756</a></span><span class="preprocessor">#define GPIO_BSRR_BR2_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR2_Pos)            </span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a"> 7757</a></span><span class="preprocessor">#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk</span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef6b53609ca5d188a6916d8574d6030"> 7758</a></span><span class="preprocessor">#define GPIO_BSRR_BR3_Pos              (19U)</span></div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1"> 7759</a></span><span class="preprocessor">#define GPIO_BSRR_BR3_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR3_Pos)            </span></div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9"> 7760</a></span><span class="preprocessor">#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk</span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb"> 7761</a></span><span class="preprocessor">#define GPIO_BSRR_BR4_Pos              (20U)</span></div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f"> 7762</a></span><span class="preprocessor">#define GPIO_BSRR_BR4_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR4_Pos)            </span></div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0"> 7763</a></span><span class="preprocessor">#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk</span></div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa565b7acd495e70be1b68204ef2910db"> 7764</a></span><span class="preprocessor">#define GPIO_BSRR_BR5_Pos              (21U)</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af"> 7765</a></span><span class="preprocessor">#define GPIO_BSRR_BR5_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR5_Pos)            </span></div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d"> 7766</a></span><span class="preprocessor">#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk</span></div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce8dd4c2ed3764a234fc40ad192ae03"> 7767</a></span><span class="preprocessor">#define GPIO_BSRR_BR6_Pos              (22U)</span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad"> 7768</a></span><span class="preprocessor">#define GPIO_BSRR_BR6_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR6_Pos)            </span></div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce"> 7769</a></span><span class="preprocessor">#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk</span></div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e114c3d131dbb2abc05837b9c20fff"> 7770</a></span><span class="preprocessor">#define GPIO_BSRR_BR7_Pos              (23U)</span></div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74"> 7771</a></span><span class="preprocessor">#define GPIO_BSRR_BR7_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR7_Pos)            </span></div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a"> 7772</a></span><span class="preprocessor">#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk</span></div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebc6e8a656a3adbff46f398b5bcb3d4"> 7773</a></span><span class="preprocessor">#define GPIO_BSRR_BR8_Pos              (24U)</span></div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b"> 7774</a></span><span class="preprocessor">#define GPIO_BSRR_BR8_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR8_Pos)            </span></div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee"> 7775</a></span><span class="preprocessor">#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk</span></div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d98b977fc86581e566299bd363176d"> 7776</a></span><span class="preprocessor">#define GPIO_BSRR_BR9_Pos              (25U)</span></div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19"> 7777</a></span><span class="preprocessor">#define GPIO_BSRR_BR9_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR9_Pos)            </span></div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3"> 7778</a></span><span class="preprocessor">#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk</span></div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga968f494c3928ba28bfa7c87da5f2cbaa"> 7779</a></span><span class="preprocessor">#define GPIO_BSRR_BR10_Pos             (26U)</span></div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd"> 7780</a></span><span class="preprocessor">#define GPIO_BSRR_BR10_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR10_Pos)           </span></div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81"> 7781</a></span><span class="preprocessor">#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk</span></div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b421b338b145649e8937806472a59c6"> 7782</a></span><span class="preprocessor">#define GPIO_BSRR_BR11_Pos             (27U)</span></div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f"> 7783</a></span><span class="preprocessor">#define GPIO_BSRR_BR11_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR11_Pos)           </span></div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b"> 7784</a></span><span class="preprocessor">#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk</span></div>
<div class="line"><a id="l07785" name="l07785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79f141572b1c065dcabbc7ddfe4092f2"> 7785</a></span><span class="preprocessor">#define GPIO_BSRR_BR12_Pos             (28U)</span></div>
<div class="line"><a id="l07786" name="l07786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8"> 7786</a></span><span class="preprocessor">#define GPIO_BSRR_BR12_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR12_Pos)           </span></div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958"> 7787</a></span><span class="preprocessor">#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk</span></div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53a07a77a4bb0457b13abfee48ed3e39"> 7788</a></span><span class="preprocessor">#define GPIO_BSRR_BR13_Pos             (29U)</span></div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422"> 7789</a></span><span class="preprocessor">#define GPIO_BSRR_BR13_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR13_Pos)           </span></div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea"> 7790</a></span><span class="preprocessor">#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk</span></div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e6b3f0c1a866cd39319f28cacbb768e"> 7791</a></span><span class="preprocessor">#define GPIO_BSRR_BR14_Pos             (30U)</span></div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f"> 7792</a></span><span class="preprocessor">#define GPIO_BSRR_BR14_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR14_Pos)           </span></div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf"> 7793</a></span><span class="preprocessor">#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk</span></div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d885f9a72889c6f1070b6da4d4d782"> 7794</a></span><span class="preprocessor">#define GPIO_BSRR_BR15_Pos             (31U)</span></div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79"> 7795</a></span><span class="preprocessor">#define GPIO_BSRR_BR15_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR15_Pos)           </span></div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd"> 7796</a></span><span class="preprocessor">#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk</span></div>
<div class="line"><a id="l07797" name="l07797"></a><span class="lineno"> 7797</span> </div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"> 7798</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5"> 7799</a></span><span class="preprocessor">#define GPIO_BSRR_BS_0                      GPIO_BSRR_BS0</span></div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a"> 7800</a></span><span class="preprocessor">#define GPIO_BSRR_BS_1                      GPIO_BSRR_BS1</span></div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a"> 7801</a></span><span class="preprocessor">#define GPIO_BSRR_BS_2                      GPIO_BSRR_BS2</span></div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152"> 7802</a></span><span class="preprocessor">#define GPIO_BSRR_BS_3                      GPIO_BSRR_BS3</span></div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231"> 7803</a></span><span class="preprocessor">#define GPIO_BSRR_BS_4                      GPIO_BSRR_BS4</span></div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763"> 7804</a></span><span class="preprocessor">#define GPIO_BSRR_BS_5                      GPIO_BSRR_BS5</span></div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6"> 7805</a></span><span class="preprocessor">#define GPIO_BSRR_BS_6                      GPIO_BSRR_BS6</span></div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6"> 7806</a></span><span class="preprocessor">#define GPIO_BSRR_BS_7                      GPIO_BSRR_BS7</span></div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9"> 7807</a></span><span class="preprocessor">#define GPIO_BSRR_BS_8                      GPIO_BSRR_BS8</span></div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88"> 7808</a></span><span class="preprocessor">#define GPIO_BSRR_BS_9                      GPIO_BSRR_BS9</span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137"> 7809</a></span><span class="preprocessor">#define GPIO_BSRR_BS_10                     GPIO_BSRR_BS10</span></div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036"> 7810</a></span><span class="preprocessor">#define GPIO_BSRR_BS_11                     GPIO_BSRR_BS11</span></div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208"> 7811</a></span><span class="preprocessor">#define GPIO_BSRR_BS_12                     GPIO_BSRR_BS12</span></div>
<div class="line"><a id="l07812" name="l07812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be"> 7812</a></span><span class="preprocessor">#define GPIO_BSRR_BS_13                     GPIO_BSRR_BS13</span></div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41"> 7813</a></span><span class="preprocessor">#define GPIO_BSRR_BS_14                     GPIO_BSRR_BS14</span></div>
<div class="line"><a id="l07814" name="l07814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d"> 7814</a></span><span class="preprocessor">#define GPIO_BSRR_BS_15                     GPIO_BSRR_BS15</span></div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742"> 7815</a></span><span class="preprocessor">#define GPIO_BSRR_BR_0                      GPIO_BSRR_BR0</span></div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07"> 7816</a></span><span class="preprocessor">#define GPIO_BSRR_BR_1                      GPIO_BSRR_BR1</span></div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893"> 7817</a></span><span class="preprocessor">#define GPIO_BSRR_BR_2                      GPIO_BSRR_BR2</span></div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796"> 7818</a></span><span class="preprocessor">#define GPIO_BSRR_BR_3                      GPIO_BSRR_BR3</span></div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88"> 7819</a></span><span class="preprocessor">#define GPIO_BSRR_BR_4                      GPIO_BSRR_BR4</span></div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27"> 7820</a></span><span class="preprocessor">#define GPIO_BSRR_BR_5                      GPIO_BSRR_BR5</span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe"> 7821</a></span><span class="preprocessor">#define GPIO_BSRR_BR_6                      GPIO_BSRR_BR6</span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8"> 7822</a></span><span class="preprocessor">#define GPIO_BSRR_BR_7                      GPIO_BSRR_BR7</span></div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd"> 7823</a></span><span class="preprocessor">#define GPIO_BSRR_BR_8                      GPIO_BSRR_BR8</span></div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58"> 7824</a></span><span class="preprocessor">#define GPIO_BSRR_BR_9                      GPIO_BSRR_BR9</span></div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef"> 7825</a></span><span class="preprocessor">#define GPIO_BSRR_BR_10                     GPIO_BSRR_BR10</span></div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9"> 7826</a></span><span class="preprocessor">#define GPIO_BSRR_BR_11                     GPIO_BSRR_BR11</span></div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff"> 7827</a></span><span class="preprocessor">#define GPIO_BSRR_BR_12                     GPIO_BSRR_BR12</span></div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af"> 7828</a></span><span class="preprocessor">#define GPIO_BSRR_BR_13                     GPIO_BSRR_BR13</span></div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1"> 7829</a></span><span class="preprocessor">#define GPIO_BSRR_BR_14                     GPIO_BSRR_BR14</span></div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544"> 7830</a></span><span class="preprocessor">#define GPIO_BSRR_BR_15                     GPIO_BSRR_BR15</span></div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"> 7831</span> </div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"> 7832</span><span class="comment">/****************** Bit definition for GPIO_LCKR register *********************/</span></div>
<div class="line"><a id="l07833" name="l07833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc"> 7833</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0_Pos             (0U)</span></div>
<div class="line"><a id="l07834" name="l07834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 7834</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)           </span></div>
<div class="line"><a id="l07835" name="l07835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 7835</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk</span></div>
<div class="line"><a id="l07836" name="l07836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7"> 7836</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1_Pos             (1U)</span></div>
<div class="line"><a id="l07837" name="l07837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 7837</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)           </span></div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a"> 7838</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk</span></div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3"> 7839</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2_Pos             (2U)</span></div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 7840</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)           </span></div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 7841</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk</span></div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf"> 7842</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3_Pos             (3U)</span></div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 7843</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)           </span></div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402"> 7844</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk</span></div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df"> 7845</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4_Pos             (4U)</span></div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 7846</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)           </span></div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5"> 7847</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk</span></div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2"> 7848</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5_Pos             (5U)</span></div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 7849</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)           </span></div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 7850</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk</span></div>
<div class="line"><a id="l07851" name="l07851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144"> 7851</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6_Pos             (6U)</span></div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 7852</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)           </span></div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 7853</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk</span></div>
<div class="line"><a id="l07854" name="l07854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4"> 7854</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7_Pos             (7U)</span></div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 7855</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)           </span></div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4"> 7856</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk</span></div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859"> 7857</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8_Pos             (8U)</span></div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 7858</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)           </span></div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404"> 7859</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk</span></div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42"> 7860</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9_Pos             (9U)</span></div>
<div class="line"><a id="l07861" name="l07861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 7861</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)           </span></div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 7862</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk</span></div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348"> 7863</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10_Pos            (10U)</span></div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 7864</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)          </span></div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812"> 7865</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk</span></div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216"> 7866</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11_Pos            (11U)</span></div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 7867</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)          </span></div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab"> 7868</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk</span></div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e"> 7869</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12_Pos            (12U)</span></div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 7870</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)          </span></div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508"> 7871</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk</span></div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11"> 7872</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13_Pos            (13U)</span></div>
<div class="line"><a id="l07873" name="l07873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 7873</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)          </span></div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5"> 7874</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk</span></div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9"> 7875</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14_Pos            (14U)</span></div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 7876</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)          </span></div>
<div class="line"><a id="l07877" name="l07877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 7877</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk</span></div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3"> 7878</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15_Pos            (15U)</span></div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 7879</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)          </span></div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 7880</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk</span></div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d"> 7881</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK_Pos             (16U)</span></div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 7882</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)           </span></div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 7883</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk</span></div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"> 7884</span> </div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"> 7885</span><span class="comment">/****************** Bit definition for GPIO_AFRL register *********************/</span></div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60"> 7886</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Pos           (0U)</span></div>
<div class="line"><a id="l07887" name="l07887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f"> 7887</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l07888" name="l07888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594"> 7888</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk</span></div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a"> 7889</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a"> 7890</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43"> 7891</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52"> 7892</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a"> 7893</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Pos           (4U)</span></div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b"> 7894</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2"> 7895</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk</span></div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06"> 7896</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754"> 7897</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l07898" name="l07898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56"> 7898</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l07899" name="l07899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d"> 7899</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l07900" name="l07900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b"> 7900</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Pos           (8U)</span></div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4"> 7901</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da"> 7902</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk</span></div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb"> 7903</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e"> 7904</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l07905" name="l07905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c"> 7905</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l07906" name="l07906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc"> 7906</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l07907" name="l07907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4"> 7907</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Pos           (12U)</span></div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d"> 7908</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l07909" name="l07909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426"> 7909</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk</span></div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d"> 7910</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015"> 7911</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab"> 7912</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l07913" name="l07913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e"> 7913</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36"> 7914</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Pos           (16U)</span></div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a"> 7915</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l07916" name="l07916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4"> 7916</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk</span></div>
<div class="line"><a id="l07917" name="l07917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443"> 7917</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l07918" name="l07918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846"> 7918</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf"> 7919</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8"> 7920</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba"> 7921</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Pos           (20U)</span></div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051"> 7922</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c"> 7923</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk</span></div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb"> 7924</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l07925" name="l07925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6"> 7925</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7"> 7926</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l07927" name="l07927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc"> 7927</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l07928" name="l07928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803"> 7928</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Pos           (24U)</span></div>
<div class="line"><a id="l07929" name="l07929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade"> 7929</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503"> 7930</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk</span></div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159"> 7931</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de"> 7932</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72"> 7933</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280"> 7934</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2"> 7935</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Pos           (28U)</span></div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0"> 7936</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11"> 7937</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk</span></div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d"> 7938</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85"> 7939</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l07940" name="l07940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f"> 7940</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3"> 7941</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"> 7943</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4af89daf61c25562733d281e9acde3d"> 7944</a></span><span class="preprocessor">#define GPIO_AFRL_AFRL0                      GPIO_AFRL_AFSEL0</span></div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122cbed720d27776f0cfa6dab1fbc84c"> 7945</a></span><span class="preprocessor">#define GPIO_AFRL_AFRL1                      GPIO_AFRL_AFSEL1</span></div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafda8ce333741832561e1e3e76abcee7a"> 7946</a></span><span class="preprocessor">#define GPIO_AFRL_AFRL2                      GPIO_AFRL_AFSEL2</span></div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee969704e28b7b0159838a8aec5f1e65"> 7947</a></span><span class="preprocessor">#define GPIO_AFRL_AFRL3                      GPIO_AFRL_AFSEL3</span></div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac862d4f115fd881871356418943a4446"> 7948</a></span><span class="preprocessor">#define GPIO_AFRL_AFRL4                      GPIO_AFRL_AFSEL4</span></div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481f4065077c16365632e6a647cdcb4e"> 7949</a></span><span class="preprocessor">#define GPIO_AFRL_AFRL5                      GPIO_AFRL_AFSEL5</span></div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac87a55d05f6d16cbfbce6e04a2c6888e"> 7950</a></span><span class="preprocessor">#define GPIO_AFRL_AFRL6                      GPIO_AFRL_AFSEL6</span></div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a41237468859702de7ea91dad62ed8"> 7951</a></span><span class="preprocessor">#define GPIO_AFRL_AFRL7                      GPIO_AFRL_AFSEL7</span></div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"> 7952</span> </div>
<div class="line"><a id="l07953" name="l07953"></a><span class="lineno"> 7953</span><span class="comment">/****************** Bit definition for GPIO_AFRH register *********************/</span></div>
<div class="line"><a id="l07954" name="l07954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f"> 7954</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Pos           (0U)</span></div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2"> 7955</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Msk           (0xFUL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2"> 7956</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk</span></div>
<div class="line"><a id="l07957" name="l07957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d"> 7957</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_0             (0x1UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92"> 7958</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_1             (0x2UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3"> 7959</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_2             (0x4UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e"> 7960</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_3             (0x8UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80"> 7961</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Pos           (4U)</span></div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71"> 7962</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Msk           (0xFUL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef"> 7963</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk</span></div>
<div class="line"><a id="l07964" name="l07964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e"> 7964</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_0             (0x1UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f"> 7965</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_1             (0x2UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56"> 7966</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_2             (0x4UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689"> 7967</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_3             (0x8UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07"> 7968</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Pos          (8U)</span></div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105"> 7969</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30"> 7970</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk</span></div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe"> 7971</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832"> 7972</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598"> 7973</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5"> 7974</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b"> 7975</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Pos          (12U)</span></div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8"> 7976</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa"> 7977</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk</span></div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d"> 7978</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195"> 7979</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647"> 7980</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321"> 7981</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3"> 7982</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Pos          (16U)</span></div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f"> 7983</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l07984" name="l07984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351"> 7984</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk</span></div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea"> 7985</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa"> 7986</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf"> 7987</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183"> 7988</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180"> 7989</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Pos          (20U)</span></div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91"> 7990</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da"> 7991</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk</span></div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf"> 7992</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7"> 7993</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb"> 7994</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c"> 7995</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942"> 7996</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Pos          (24U)</span></div>
<div class="line"><a id="l07997" name="l07997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8"> 7997</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78"> 7998</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk</span></div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99"> 7999</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02"> 8000</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f"> 8001</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l08002" name="l08002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d"> 8002</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46"> 8003</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Pos          (28U)</span></div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6"> 8004</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l08005" name="l08005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a"> 8005</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk</span></div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348"> 8006</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274"> 8007</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861"> 8008</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf"> 8009</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"> 8011</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5bb516e3b29af807cf4772787dfd0d"> 8012</a></span><span class="preprocessor">#define GPIO_AFRH_AFRH0                      GPIO_AFRH_AFSEL8</span></div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ca2458aef597ebfcd1eb6b83035acd"> 8013</a></span><span class="preprocessor">#define GPIO_AFRH_AFRH1                      GPIO_AFRH_AFSEL9</span></div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc39c907cd02befde4b7681b2fa070b"> 8014</a></span><span class="preprocessor">#define GPIO_AFRH_AFRH2                      GPIO_AFRH_AFSEL10</span></div>
<div class="line"><a id="l08015" name="l08015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7043cbf3ca044ba36d59a8844c50552b"> 8015</a></span><span class="preprocessor">#define GPIO_AFRH_AFRH3                      GPIO_AFRH_AFSEL11</span></div>
<div class="line"><a id="l08016" name="l08016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae24d162b9e5a99064a81ba6a8d01d8"> 8016</a></span><span class="preprocessor">#define GPIO_AFRH_AFRH4                      GPIO_AFRH_AFSEL12</span></div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b1d2c7b5ed5804798660a3e86214c4"> 8017</a></span><span class="preprocessor">#define GPIO_AFRH_AFRH5                      GPIO_AFRH_AFSEL13</span></div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c388b4718d2257b4af362bec67a74a"> 8018</a></span><span class="preprocessor">#define GPIO_AFRH_AFRH6                      GPIO_AFRH_AFSEL14</span></div>
<div class="line"><a id="l08019" name="l08019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga770397420d63cb6e8317ae401e6b2977"> 8019</a></span><span class="preprocessor">#define GPIO_AFRH_AFRH7                      GPIO_AFRH_AFSEL15</span></div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"> 8020</span> </div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"> 8021</span><span class="comment">/******************  Bits definition for GPIO_BRR register  ******************/</span></div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4adfe8c79c3cf7e0fb7e8714ae15adf"> 8022</a></span><span class="preprocessor">#define GPIO_BRR_BR0_Pos               (0U)</span></div>
<div class="line"><a id="l08023" name="l08023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f"> 8023</a></span><span class="preprocessor">#define GPIO_BRR_BR0_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR0_Pos)             </span></div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc"> 8024</a></span><span class="preprocessor">#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk</span></div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483e475a913145601000fc57ef63afcd"> 8025</a></span><span class="preprocessor">#define GPIO_BRR_BR1_Pos               (1U)</span></div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454"> 8026</a></span><span class="preprocessor">#define GPIO_BRR_BR1_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR1_Pos)             </span></div>
<div class="line"><a id="l08027" name="l08027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645"> 8027</a></span><span class="preprocessor">#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk</span></div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb13164bb973d1a4591ca626903e66b7"> 8028</a></span><span class="preprocessor">#define GPIO_BRR_BR2_Pos               (2U)</span></div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895"> 8029</a></span><span class="preprocessor">#define GPIO_BRR_BR2_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR2_Pos)             </span></div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09"> 8030</a></span><span class="preprocessor">#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk</span></div>
<div class="line"><a id="l08031" name="l08031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac814288cc968b01d3e7ee1b6d340a8dd"> 8031</a></span><span class="preprocessor">#define GPIO_BRR_BR3_Pos               (3U)</span></div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64"> 8032</a></span><span class="preprocessor">#define GPIO_BRR_BR3_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR3_Pos)             </span></div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c"> 8033</a></span><span class="preprocessor">#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk</span></div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f7fabe9e3187ac070c2ed6e4ae7725"> 8034</a></span><span class="preprocessor">#define GPIO_BRR_BR4_Pos               (4U)</span></div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803"> 8035</a></span><span class="preprocessor">#define GPIO_BRR_BR4_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR4_Pos)             </span></div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a"> 8036</a></span><span class="preprocessor">#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk</span></div>
<div class="line"><a id="l08037" name="l08037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b24f01f67db366ff6adf86f5f940669"> 8037</a></span><span class="preprocessor">#define GPIO_BRR_BR5_Pos               (5U)</span></div>
<div class="line"><a id="l08038" name="l08038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e"> 8038</a></span><span class="preprocessor">#define GPIO_BRR_BR5_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR5_Pos)             </span></div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b"> 8039</a></span><span class="preprocessor">#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk</span></div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e8aaa7e05c2f824d6fc1ae83f04913"> 8040</a></span><span class="preprocessor">#define GPIO_BRR_BR6_Pos               (6U)</span></div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc"> 8041</a></span><span class="preprocessor">#define GPIO_BRR_BR6_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR6_Pos)             </span></div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a"> 8042</a></span><span class="preprocessor">#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk</span></div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga321d9cc2bc9fd4601694780ac4fcc7f6"> 8043</a></span><span class="preprocessor">#define GPIO_BRR_BR7_Pos               (7U)</span></div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0"> 8044</a></span><span class="preprocessor">#define GPIO_BRR_BR7_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR7_Pos)             </span></div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4"> 8045</a></span><span class="preprocessor">#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk</span></div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45a746e5bb2a1c132093a2844d22683"> 8046</a></span><span class="preprocessor">#define GPIO_BRR_BR8_Pos               (8U)</span></div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77"> 8047</a></span><span class="preprocessor">#define GPIO_BRR_BR8_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR8_Pos)             </span></div>
<div class="line"><a id="l08048" name="l08048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e"> 8048</a></span><span class="preprocessor">#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk</span></div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ae3878f9088d349453430a79e26810"> 8049</a></span><span class="preprocessor">#define GPIO_BRR_BR9_Pos               (9U)</span></div>
<div class="line"><a id="l08050" name="l08050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d"> 8050</a></span><span class="preprocessor">#define GPIO_BRR_BR9_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR9_Pos)             </span></div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58"> 8051</a></span><span class="preprocessor">#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk</span></div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c89c18c00e1747d1392245f4fdeb19"> 8052</a></span><span class="preprocessor">#define GPIO_BRR_BR10_Pos              (10U)</span></div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023"> 8053</a></span><span class="preprocessor">#define GPIO_BRR_BR10_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR10_Pos)            </span></div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31"> 8054</a></span><span class="preprocessor">#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk</span></div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a92027f04f25fd1b7ec7ad660052b42"> 8055</a></span><span class="preprocessor">#define GPIO_BRR_BR11_Pos              (11U)</span></div>
<div class="line"><a id="l08056" name="l08056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a"> 8056</a></span><span class="preprocessor">#define GPIO_BRR_BR11_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR11_Pos)            </span></div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294"> 8057</a></span><span class="preprocessor">#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk</span></div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372754b6a71cbf3d09b959b2eef5fa7f"> 8058</a></span><span class="preprocessor">#define GPIO_BRR_BR12_Pos              (12U)</span></div>
<div class="line"><a id="l08059" name="l08059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca"> 8059</a></span><span class="preprocessor">#define GPIO_BRR_BR12_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR12_Pos)            </span></div>
<div class="line"><a id="l08060" name="l08060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e"> 8060</a></span><span class="preprocessor">#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk</span></div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd4f25b9a855fb50ddc394a2384ccf2"> 8061</a></span><span class="preprocessor">#define GPIO_BRR_BR13_Pos              (13U)</span></div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f"> 8062</a></span><span class="preprocessor">#define GPIO_BRR_BR13_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR13_Pos)            </span></div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc"> 8063</a></span><span class="preprocessor">#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk</span></div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10e2ac4dac68a55a7c574736a2964312"> 8064</a></span><span class="preprocessor">#define GPIO_BRR_BR14_Pos              (14U)</span></div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724"> 8065</a></span><span class="preprocessor">#define GPIO_BRR_BR14_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR14_Pos)            </span></div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713"> 8066</a></span><span class="preprocessor">#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk</span></div>
<div class="line"><a id="l08067" name="l08067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d13b2c8e758203e32008267734f961f"> 8067</a></span><span class="preprocessor">#define GPIO_BRR_BR15_Pos              (15U)</span></div>
<div class="line"><a id="l08068" name="l08068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e"> 8068</a></span><span class="preprocessor">#define GPIO_BRR_BR15_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR15_Pos)            </span></div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df"> 8069</a></span><span class="preprocessor">#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk</span></div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"> 8070</span> </div>
<div class="line"><a id="l08071" name="l08071"></a><span class="lineno"> 8071</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l08072" name="l08072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6c5dead6e63e465d3dd35721588d5c"> 8072</a></span><span class="preprocessor">#define GPIO_BRR_BR_0                       GPIO_BRR_BR0</span></div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda9d92d0f57d43516c85e944bd64400"> 8073</a></span><span class="preprocessor">#define GPIO_BRR_BR_1                       GPIO_BRR_BR1</span></div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81e99700a2e21bf21b375470cd317e2"> 8074</a></span><span class="preprocessor">#define GPIO_BRR_BR_2                       GPIO_BRR_BR2</span></div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7bb778b6bb5ddd310b528e3b82bbe76"> 8075</a></span><span class="preprocessor">#define GPIO_BRR_BR_3                       GPIO_BRR_BR3</span></div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b80c9791422f4ea4bf02c42eda764ae"> 8076</a></span><span class="preprocessor">#define GPIO_BRR_BR_4                       GPIO_BRR_BR4</span></div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga454cc680ddcb8ea12839d8f9d757ef9a"> 8077</a></span><span class="preprocessor">#define GPIO_BRR_BR_5                       GPIO_BRR_BR5</span></div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63cf8d8b42975cad19b9a975a4e86b54"> 8078</a></span><span class="preprocessor">#define GPIO_BRR_BR_6                       GPIO_BRR_BR6</span></div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ccbb7d590751a21eb4d7b633b3f8f7b"> 8079</a></span><span class="preprocessor">#define GPIO_BRR_BR_7                       GPIO_BRR_BR7</span></div>
<div class="line"><a id="l08080" name="l08080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f1f288af99dec35cd3f8902ea00d1f"> 8080</a></span><span class="preprocessor">#define GPIO_BRR_BR_8                       GPIO_BRR_BR8</span></div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41c94420455e4a4612cc79e65896cd8"> 8081</a></span><span class="preprocessor">#define GPIO_BRR_BR_9                       GPIO_BRR_BR9</span></div>
<div class="line"><a id="l08082" name="l08082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga540c72734acc4b83b8c74e00d6b38e23"> 8082</a></span><span class="preprocessor">#define GPIO_BRR_BR_10                      GPIO_BRR_BR10</span></div>
<div class="line"><a id="l08083" name="l08083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4deb4f0a721626fede80600832271abf"> 8083</a></span><span class="preprocessor">#define GPIO_BRR_BR_11                      GPIO_BRR_BR11</span></div>
<div class="line"><a id="l08084" name="l08084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6556a5dac11aa5e026f4c986da24fa"> 8084</a></span><span class="preprocessor">#define GPIO_BRR_BR_12                      GPIO_BRR_BR12</span></div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107d0ec4a73f450f5b74025a83816e45"> 8085</a></span><span class="preprocessor">#define GPIO_BRR_BR_13                      GPIO_BRR_BR13</span></div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79648c08656ee2cf44e3b810d80a923b"> 8086</a></span><span class="preprocessor">#define GPIO_BRR_BR_14                      GPIO_BRR_BR14</span></div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde10d4faed8879e517d31af8689f6c7"> 8087</a></span><span class="preprocessor">#define GPIO_BRR_BR_15                      GPIO_BRR_BR15</span></div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"> 8088</span> </div>
<div class="line"><a id="l08089" name="l08089"></a><span class="lineno"> 8089</span> </div>
<div class="line"><a id="l08090" name="l08090"></a><span class="lineno"> 8090</span> </div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"> 8091</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08092" name="l08092"></a><span class="lineno"> 8092</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"> 8093</span><span class="comment">/*                      Inter-integrated Circuit Interface (I2C)              */</span></div>
<div class="line"><a id="l08094" name="l08094"></a><span class="lineno"> 8094</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"> 8095</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08096" name="l08096"></a><span class="lineno"> 8096</span><span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14"> 8097</a></span><span class="preprocessor">#define I2C_CR1_PE_Pos               (0U)</span></div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 8098</a></span><span class="preprocessor">#define I2C_CR1_PE_Msk               (0x1UL &lt;&lt; I2C_CR1_PE_Pos)                 </span></div>
<div class="line"><a id="l08099" name="l08099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 8099</a></span><span class="preprocessor">#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            </span></div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5709c819485012d8a25da27532ca5682"> 8100</a></span><span class="preprocessor">#define I2C_CR1_TXIE_Pos             (1U)</span></div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74"> 8101</a></span><span class="preprocessor">#define I2C_CR1_TXIE_Msk             (0x1UL &lt;&lt; I2C_CR1_TXIE_Pos)               </span></div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4"> 8102</a></span><span class="preprocessor">#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          </span></div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22c11e015740a9c541983171469cf858"> 8103</a></span><span class="preprocessor">#define I2C_CR1_RXIE_Pos             (2U)</span></div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32"> 8104</a></span><span class="preprocessor">#define I2C_CR1_RXIE_Msk             (0x1UL &lt;&lt; I2C_CR1_RXIE_Pos)               </span></div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80"> 8105</a></span><span class="preprocessor">#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          </span></div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a96e487d4a9ece218e3ebbb805a0491"> 8106</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE_Pos           (3U)</span></div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f"> 8107</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE_Msk           (0x1UL &lt;&lt; I2C_CR1_ADDRIE_Pos)             </span></div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec"> 8108</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        </span></div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga658618a45a681d786f458a90e292d3e9"> 8109</a></span><span class="preprocessor">#define I2C_CR1_NACKIE_Pos           (4U)</span></div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4"> 8110</a></span><span class="preprocessor">#define I2C_CR1_NACKIE_Msk           (0x1UL &lt;&lt; I2C_CR1_NACKIE_Pos)             </span></div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18"> 8111</a></span><span class="preprocessor">#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        </span></div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d523fe80ade14583f592b7c210ba77"> 8112</a></span><span class="preprocessor">#define I2C_CR1_STOPIE_Pos           (5U)</span></div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3"> 8113</a></span><span class="preprocessor">#define I2C_CR1_STOPIE_Msk           (0x1UL &lt;&lt; I2C_CR1_STOPIE_Pos)             </span></div>
<div class="line"><a id="l08114" name="l08114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166"> 8114</a></span><span class="preprocessor">#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        </span></div>
<div class="line"><a id="l08115" name="l08115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c0630dea37366c87269b46e58b7a32b"> 8115</a></span><span class="preprocessor">#define I2C_CR1_TCIE_Pos             (6U)</span></div>
<div class="line"><a id="l08116" name="l08116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b"> 8116</a></span><span class="preprocessor">#define I2C_CR1_TCIE_Msk             (0x1UL &lt;&lt; I2C_CR1_TCIE_Pos)               </span></div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f"> 8117</a></span><span class="preprocessor">#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          </span></div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d50d5bde73807289d1e0995cf78fd5d"> 8118</a></span><span class="preprocessor">#define I2C_CR1_ERRIE_Pos            (7U)</span></div>
<div class="line"><a id="l08119" name="l08119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41"> 8119</a></span><span class="preprocessor">#define I2C_CR1_ERRIE_Msk            (0x1UL &lt;&lt; I2C_CR1_ERRIE_Pos)              </span></div>
<div class="line"><a id="l08120" name="l08120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956"> 8120</a></span><span class="preprocessor">#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         </span></div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e1d618bee79c5c11437517409ce1ab"> 8121</a></span><span class="preprocessor">#define I2C_CR1_DNF_Pos              (8U)</span></div>
<div class="line"><a id="l08122" name="l08122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933"> 8122</a></span><span class="preprocessor">#define I2C_CR1_DNF_Msk              (0xFUL &lt;&lt; I2C_CR1_DNF_Pos)                </span></div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6"> 8123</a></span><span class="preprocessor">#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           </span></div>
<div class="line"><a id="l08124" name="l08124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ac4fd3b4e54f94b3060b72df13b168"> 8124</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF_Pos           (12U)</span></div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9"> 8125</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF_Msk           (0x1UL &lt;&lt; I2C_CR1_ANFOFF_Pos)             </span></div>
<div class="line"><a id="l08126" name="l08126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289"> 8126</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        </span></div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f26e1407449ae64fade6b92a5e85bc9"> 8127</a></span><span class="preprocessor">#define I2C_CR1_SWRST_Pos            (13U)</span></div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0"> 8128</a></span><span class="preprocessor">#define I2C_CR1_SWRST_Msk            (0x1UL &lt;&lt; I2C_CR1_SWRST_Pos)              </span></div>
<div class="line"><a id="l08129" name="l08129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 8129</a></span><span class="preprocessor">#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         </span></div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae98f66350195b4d9e12028a92418d0bf"> 8130</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN_Pos          (14U)</span></div>
<div class="line"><a id="l08131" name="l08131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef"> 8131</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN_Msk          (0x1UL &lt;&lt; I2C_CR1_TXDMAEN_Pos)            </span></div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650"> 8132</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       </span></div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ff6658fd793e162a156b2517c2181"> 8133</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN_Pos          (15U)</span></div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4"> 8134</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN_Msk          (0x1UL &lt;&lt; I2C_CR1_RXDMAEN_Pos)            </span></div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea"> 8135</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       </span></div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d1ada16ff415341e018fcb28ae3a5f"> 8136</a></span><span class="preprocessor">#define I2C_CR1_SBC_Pos              (16U)</span></div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8"> 8137</a></span><span class="preprocessor">#define I2C_CR1_SBC_Msk              (0x1UL &lt;&lt; I2C_CR1_SBC_Pos)                </span></div>
<div class="line"><a id="l08138" name="l08138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2"> 8138</a></span><span class="preprocessor">#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           </span></div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2"> 8139</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos        (17U)</span></div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 8140</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk        (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)          </span></div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 8141</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     </span></div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7266529618030580952f062b4996649d"> 8142</a></span><span class="preprocessor">#define I2C_CR1_WUPEN_Pos            (18U)</span></div>
<div class="line"><a id="l08143" name="l08143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62"> 8143</a></span><span class="preprocessor">#define I2C_CR1_WUPEN_Msk            (0x1UL &lt;&lt; I2C_CR1_WUPEN_Pos)              </span></div>
<div class="line"><a id="l08144" name="l08144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75"> 8144</a></span><span class="preprocessor">#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         </span></div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab724dbc59e49c500bf7ae1d5aae10e2a"> 8145</a></span><span class="preprocessor">#define I2C_CR1_GCEN_Pos             (19U)</span></div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162"> 8146</a></span><span class="preprocessor">#define I2C_CR1_GCEN_Msk             (0x1UL &lt;&lt; I2C_CR1_GCEN_Pos)               </span></div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c"> 8147</a></span><span class="preprocessor">#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          </span></div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c36c967ddfe1c5e9b0adfa943703eab"> 8148</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN_Pos           (20U)</span></div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c"> 8149</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN_Msk           (0x1UL &lt;&lt; I2C_CR1_SMBHEN_Pos)             </span></div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b"> 8150</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        </span></div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5a423076644a3c84a2850d3e1c8bb9"> 8151</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN_Pos           (21U)</span></div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb"> 8152</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN_Msk           (0x1UL &lt;&lt; I2C_CR1_SMBDEN_Pos)             </span></div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263"> 8153</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        </span></div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9ac4b2a3abdba26286c5a097d25055d"> 8154</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN_Pos          (22U)</span></div>
<div class="line"><a id="l08155" name="l08155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99"> 8155</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN_Msk          (0x1UL &lt;&lt; I2C_CR1_ALERTEN_Pos)            </span></div>
<div class="line"><a id="l08156" name="l08156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762"> 8156</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       </span></div>
<div class="line"><a id="l08157" name="l08157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51dc1b71239d8c29a557adcbe01e9d8a"> 8157</a></span><span class="preprocessor">#define I2C_CR1_PECEN_Pos            (23U)</span></div>
<div class="line"><a id="l08158" name="l08158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4"> 8158</a></span><span class="preprocessor">#define I2C_CR1_PECEN_Msk            (0x1UL &lt;&lt; I2C_CR1_PECEN_Pos)              </span></div>
<div class="line"><a id="l08159" name="l08159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5"> 8159</a></span><span class="preprocessor">#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         </span></div>
<div class="line"><a id="l08161" name="l08161"></a><span class="lineno"> 8161</span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a id="l08162" name="l08162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345042d0c459945eeb995572d09d7eb8"> 8162</a></span><span class="preprocessor">#define I2C_CR2_SADD_Pos             (0U)</span></div>
<div class="line"><a id="l08163" name="l08163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186"> 8163</a></span><span class="preprocessor">#define I2C_CR2_SADD_Msk             (0x3FFUL &lt;&lt; I2C_CR2_SADD_Pos)             </span></div>
<div class="line"><a id="l08164" name="l08164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c"> 8164</a></span><span class="preprocessor">#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          </span></div>
<div class="line"><a id="l08165" name="l08165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163b3a97f88712d6315c82a9bf90bb9a"> 8165</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN_Pos           (10U)</span></div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61"> 8166</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN_Msk           (0x1UL &lt;&lt; I2C_CR2_RD_WRN_Pos)             </span></div>
<div class="line"><a id="l08167" name="l08167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697"> 8167</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        </span></div>
<div class="line"><a id="l08168" name="l08168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6727029dc8d7d75240f89ad9b6f20efa"> 8168</a></span><span class="preprocessor">#define I2C_CR2_ADD10_Pos            (11U)</span></div>
<div class="line"><a id="l08169" name="l08169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57"> 8169</a></span><span class="preprocessor">#define I2C_CR2_ADD10_Msk            (0x1UL &lt;&lt; I2C_CR2_ADD10_Pos)              </span></div>
<div class="line"><a id="l08170" name="l08170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674"> 8170</a></span><span class="preprocessor">#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         </span></div>
<div class="line"><a id="l08171" name="l08171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62fa6bb2f4f0e8abdec315854b82fadf"> 8171</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R_Pos          (12U)</span></div>
<div class="line"><a id="l08172" name="l08172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db"> 8172</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R_Msk          (0x1UL &lt;&lt; I2C_CR2_HEAD10R_Pos)            </span></div>
<div class="line"><a id="l08173" name="l08173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377"> 8173</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       </span></div>
<div class="line"><a id="l08174" name="l08174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2275a40bdbf9fb2d79479145dac82b40"> 8174</a></span><span class="preprocessor">#define I2C_CR2_START_Pos            (13U)</span></div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3"> 8175</a></span><span class="preprocessor">#define I2C_CR2_START_Msk            (0x1UL &lt;&lt; I2C_CR2_START_Pos)              </span></div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478"> 8176</a></span><span class="preprocessor">#define I2C_CR2_START                I2C_CR2_START_Msk                         </span></div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga281936f6a82953273129d4b49c3fa18b"> 8177</a></span><span class="preprocessor">#define I2C_CR2_STOP_Pos             (14U)</span></div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be"> 8178</a></span><span class="preprocessor">#define I2C_CR2_STOP_Msk             (0x1UL &lt;&lt; I2C_CR2_STOP_Pos)               </span></div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2"> 8179</a></span><span class="preprocessor">#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          </span></div>
<div class="line"><a id="l08180" name="l08180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa111bdbf7119c6016d079f11e056e2b3"> 8180</a></span><span class="preprocessor">#define I2C_CR2_NACK_Pos             (15U)</span></div>
<div class="line"><a id="l08181" name="l08181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1"> 8181</a></span><span class="preprocessor">#define I2C_CR2_NACK_Msk             (0x1UL &lt;&lt; I2C_CR2_NACK_Pos)               </span></div>
<div class="line"><a id="l08182" name="l08182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f"> 8182</a></span><span class="preprocessor">#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          </span></div>
<div class="line"><a id="l08183" name="l08183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543bf3506a45a9d3bd2f07a7381a27d0"> 8183</a></span><span class="preprocessor">#define I2C_CR2_NBYTES_Pos           (16U)</span></div>
<div class="line"><a id="l08184" name="l08184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc"> 8184</a></span><span class="preprocessor">#define I2C_CR2_NBYTES_Msk           (0xFFUL &lt;&lt; I2C_CR2_NBYTES_Pos)            </span></div>
<div class="line"><a id="l08185" name="l08185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69"> 8185</a></span><span class="preprocessor">#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        </span></div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d609383e8211f61b5156c96fc893fde"> 8186</a></span><span class="preprocessor">#define I2C_CR2_RELOAD_Pos           (24U)</span></div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2"> 8187</a></span><span class="preprocessor">#define I2C_CR2_RELOAD_Msk           (0x1UL &lt;&lt; I2C_CR2_RELOAD_Pos)             </span></div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb"> 8188</a></span><span class="preprocessor">#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        </span></div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a52e70fef6b2511cf4abf851f3de35"> 8189</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND_Pos          (25U)</span></div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57"> 8190</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND_Msk          (0x1UL &lt;&lt; I2C_CR2_AUTOEND_Pos)            </span></div>
<div class="line"><a id="l08191" name="l08191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54"> 8191</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       </span></div>
<div class="line"><a id="l08192" name="l08192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64def9753ec76fce7f32c36cff0fc8a"> 8192</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE_Pos          (26U)</span></div>
<div class="line"><a id="l08193" name="l08193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3"> 8193</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE_Msk          (0x1UL &lt;&lt; I2C_CR2_PECBYTE_Pos)            </span></div>
<div class="line"><a id="l08194" name="l08194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7"> 8194</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       </span></div>
<div class="line"><a id="l08196" name="l08196"></a><span class="lineno"> 8196</span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span></div>
<div class="line"><a id="l08197" name="l08197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f23a5d38cdfb657316843f2eb593779"> 8197</a></span><span class="preprocessor">#define I2C_OAR1_OA1_Pos             (0U)</span></div>
<div class="line"><a id="l08198" name="l08198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731"> 8198</a></span><span class="preprocessor">#define I2C_OAR1_OA1_Msk             (0x3FFUL &lt;&lt; I2C_OAR1_OA1_Pos)             </span></div>
<div class="line"><a id="l08199" name="l08199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f"> 8199</a></span><span class="preprocessor">#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          </span></div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131fb64dd60dc481c8f08653bbb1cf0a"> 8200</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE_Pos         (10U)</span></div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90"> 8201</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE_Msk         (0x1UL &lt;&lt; I2C_OAR1_OA1MODE_Pos)           </span></div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09"> 8202</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      </span></div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8494e091aa7d42612bd6405080b591"> 8203</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN_Pos           (15U)</span></div>
<div class="line"><a id="l08204" name="l08204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2"> 8204</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN_Msk           (0x1UL &lt;&lt; I2C_OAR1_OA1EN_Pos)             </span></div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552"> 8205</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        </span></div>
<div class="line"><a id="l08207" name="l08207"></a><span class="lineno"> 8207</span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span></div>
<div class="line"><a id="l08208" name="l08208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e2cc2537de174ba963e10465839429"> 8208</a></span><span class="preprocessor">#define I2C_OAR2_OA2_Pos             (1U)</span></div>
<div class="line"><a id="l08209" name="l08209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d"> 8209</a></span><span class="preprocessor">#define I2C_OAR2_OA2_Msk             (0x7FUL &lt;&lt; I2C_OAR2_OA2_Pos)              </span></div>
<div class="line"><a id="l08210" name="l08210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2"> 8210</a></span><span class="preprocessor">#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          </span></div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga174c52a1a52ea230c1df9deaaeb225a6"> 8211</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK_Pos          (8U)</span></div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb"> 8212</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK_Msk          (0x7UL &lt;&lt; I2C_OAR2_OA2MSK_Pos)            </span></div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"> 8213</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       </span></div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6"> 8214</a></span><span class="preprocessor">#define I2C_OAR2_OA2NOMASK           (0x00000000UL)                            </span></div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d97d3acf2bd80942e357f3f475b014"> 8215</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01_Pos       (8U)</span></div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7"> 8216</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK01_Pos)         </span></div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900"> 8217</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    </span></div>
<div class="line"><a id="l08218" name="l08218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b324eb77eca7f482335a4c487baea2"> 8218</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02_Pos       (9U)</span></div>
<div class="line"><a id="l08219" name="l08219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02"> 8219</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK02_Pos)         </span></div>
<div class="line"><a id="l08220" name="l08220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c"> 8220</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    </span></div>
<div class="line"><a id="l08221" name="l08221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf376675c38ba759a190b4622f07f28ca"> 8221</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03_Pos       (8U)</span></div>
<div class="line"><a id="l08222" name="l08222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a"> 8222</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03_Msk       (0x3UL &lt;&lt; I2C_OAR2_OA2MASK03_Pos)         </span></div>
<div class="line"><a id="l08223" name="l08223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473"> 8223</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    </span></div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga710efe1da20e12551125232f7bec0692"> 8224</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04_Pos       (10U)</span></div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692"> 8225</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK04_Pos)         </span></div>
<div class="line"><a id="l08226" name="l08226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc"> 8226</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    </span></div>
<div class="line"><a id="l08227" name="l08227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7f6ac5e62c1d502500e70539bdac9e"> 8227</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05_Pos       (8U)</span></div>
<div class="line"><a id="l08228" name="l08228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280"> 8228</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05_Msk       (0x5UL &lt;&lt; I2C_OAR2_OA2MASK05_Pos)         </span></div>
<div class="line"><a id="l08229" name="l08229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81"> 8229</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    </span></div>
<div class="line"><a id="l08230" name="l08230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5"> 8230</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06_Pos       (9U)</span></div>
<div class="line"><a id="l08231" name="l08231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552"> 8231</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06_Msk       (0x3UL &lt;&lt; I2C_OAR2_OA2MASK06_Pos)         </span></div>
<div class="line"><a id="l08232" name="l08232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe"> 8232</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    </span></div>
<div class="line"><a id="l08233" name="l08233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec5df2a98928a3a49e21b16e2ab38a0"> 8233</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07_Pos       (8U)</span></div>
<div class="line"><a id="l08234" name="l08234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20"> 8234</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07_Msk       (0x7UL &lt;&lt; I2C_OAR2_OA2MASK07_Pos)         </span></div>
<div class="line"><a id="l08235" name="l08235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c"> 8235</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    </span></div>
<div class="line"><a id="l08236" name="l08236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4ad64522f818be53e2296d7935b3aa4"> 8236</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN_Pos           (15U)</span></div>
<div class="line"><a id="l08237" name="l08237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa"> 8237</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN_Msk           (0x1UL &lt;&lt; I2C_OAR2_OA2EN_Pos)             </span></div>
<div class="line"><a id="l08238" name="l08238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26"> 8238</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        </span></div>
<div class="line"><a id="l08240" name="l08240"></a><span class="lineno"> 8240</span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *******************/</span></div>
<div class="line"><a id="l08241" name="l08241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e63a7bc531a8a74283dd0db04d82f8"> 8241</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL_Pos         (0U)</span></div>
<div class="line"><a id="l08242" name="l08242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781"> 8242</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL_Msk         (0xFFUL &lt;&lt; I2C_TIMINGR_SCLL_Pos)          </span></div>
<div class="line"><a id="l08243" name="l08243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20"> 8243</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      </span></div>
<div class="line"><a id="l08244" name="l08244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76876f2b0ee371ae51c7edaf49b7908e"> 8244</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH_Pos         (8U)</span></div>
<div class="line"><a id="l08245" name="l08245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142"> 8245</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH_Msk         (0xFFUL &lt;&lt; I2C_TIMINGR_SCLH_Pos)          </span></div>
<div class="line"><a id="l08246" name="l08246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df"> 8246</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      </span></div>
<div class="line"><a id="l08247" name="l08247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bb99d8fff5aaa5694f8f73dd80ca911"> 8247</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL_Pos       (16U)</span></div>
<div class="line"><a id="l08248" name="l08248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def"> 8248</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL_Msk       (0xFUL &lt;&lt; I2C_TIMINGR_SDADEL_Pos)         </span></div>
<div class="line"><a id="l08249" name="l08249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6"> 8249</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    </span></div>
<div class="line"><a id="l08250" name="l08250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga161f0eb0b81cabc49a410634c104269e"> 8250</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Pos       (20U)</span></div>
<div class="line"><a id="l08251" name="l08251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7"> 8251</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL &lt;&lt; I2C_TIMINGR_SCLDEL_Pos)         </span></div>
<div class="line"><a id="l08252" name="l08252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0"> 8252</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    </span></div>
<div class="line"><a id="l08253" name="l08253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1331841a70ef826b762e9d96df38703b"> 8253</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC_Pos        (28U)</span></div>
<div class="line"><a id="l08254" name="l08254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad"> 8254</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC_Msk        (0xFUL &lt;&lt; I2C_TIMINGR_PRESC_Pos)          </span></div>
<div class="line"><a id="l08255" name="l08255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7"> 8255</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     </span></div>
<div class="line"><a id="l08257" name="l08257"></a><span class="lineno"> 8257</span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *******************/</span></div>
<div class="line"><a id="l08258" name="l08258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8106d20526ae7331a81e6f55befd4b"> 8258</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)</span></div>
<div class="line"><a id="l08259" name="l08259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075"> 8259</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL &lt;&lt; I2C_TIMEOUTR_TIMEOUTA_Pos)    </span></div>
<div class="line"><a id="l08260" name="l08260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453"> 8260</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 </span></div>
<div class="line"><a id="l08261" name="l08261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4ce8be1057bbab05b36f95f9f1f3e93"> 8261</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Pos       (12U)</span></div>
<div class="line"><a id="l08262" name="l08262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7"> 8262</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL &lt;&lt; I2C_TIMEOUTR_TIDLE_Pos)         </span></div>
<div class="line"><a id="l08263" name="l08263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2"> 8263</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    </span></div>
<div class="line"><a id="l08264" name="l08264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff5f73dc497548fc6d1f007a092e2a7"> 8264</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)</span></div>
<div class="line"><a id="l08265" name="l08265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda"> 8265</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL &lt;&lt; I2C_TIMEOUTR_TIMOUTEN_Pos)      </span></div>
<div class="line"><a id="l08266" name="l08266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542"> 8266</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 </span></div>
<div class="line"><a id="l08267" name="l08267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7f58db7b232337697e4eb77a6c3506"> 8267</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)</span></div>
<div class="line"><a id="l08268" name="l08268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6"> 8268</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL &lt;&lt; I2C_TIMEOUTR_TIMEOUTB_Pos)    </span></div>
<div class="line"><a id="l08269" name="l08269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6"> 8269</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 </span></div>
<div class="line"><a id="l08270" name="l08270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcfb74e08645d90f4cd0a9794443ab6d"> 8270</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)</span></div>
<div class="line"><a id="l08271" name="l08271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11"> 8271</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL &lt;&lt; I2C_TIMEOUTR_TEXTEN_Pos)        </span></div>
<div class="line"><a id="l08272" name="l08272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af"> 8272</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   </span></div>
<div class="line"><a id="l08274" name="l08274"></a><span class="lineno"> 8274</span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span></div>
<div class="line"><a id="l08275" name="l08275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0009385c4ff0c3e9959b870b9e7ace8"> 8275</a></span><span class="preprocessor">#define I2C_ISR_TXE_Pos              (0U)</span></div>
<div class="line"><a id="l08276" name="l08276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437"> 8276</a></span><span class="preprocessor">#define I2C_ISR_TXE_Msk              (0x1UL &lt;&lt; I2C_ISR_TXE_Pos)                </span></div>
<div class="line"><a id="l08277" name="l08277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351"> 8277</a></span><span class="preprocessor">#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           </span></div>
<div class="line"><a id="l08278" name="l08278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d68fcf5699e9efac110d08866c1c05"> 8278</a></span><span class="preprocessor">#define I2C_ISR_TXIS_Pos             (1U)</span></div>
<div class="line"><a id="l08279" name="l08279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b"> 8279</a></span><span class="preprocessor">#define I2C_ISR_TXIS_Msk             (0x1UL &lt;&lt; I2C_ISR_TXIS_Pos)               </span></div>
<div class="line"><a id="l08280" name="l08280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5"> 8280</a></span><span class="preprocessor">#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          </span></div>
<div class="line"><a id="l08281" name="l08281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea0670926d93f117848dd6d0ba0305b3"> 8281</a></span><span class="preprocessor">#define I2C_ISR_RXNE_Pos             (2U)</span></div>
<div class="line"><a id="l08282" name="l08282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63"> 8282</a></span><span class="preprocessor">#define I2C_ISR_RXNE_Msk             (0x1UL &lt;&lt; I2C_ISR_RXNE_Pos)               </span></div>
<div class="line"><a id="l08283" name="l08283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022"> 8283</a></span><span class="preprocessor">#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          </span></div>
<div class="line"><a id="l08284" name="l08284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70d48ac9eb5511d487beea822c90ff0"> 8284</a></span><span class="preprocessor">#define I2C_ISR_ADDR_Pos             (3U)</span></div>
<div class="line"><a id="l08285" name="l08285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e"> 8285</a></span><span class="preprocessor">#define I2C_ISR_ADDR_Msk             (0x1UL &lt;&lt; I2C_ISR_ADDR_Pos)               </span></div>
<div class="line"><a id="l08286" name="l08286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07"> 8286</a></span><span class="preprocessor">#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          </span></div>
<div class="line"><a id="l08287" name="l08287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca2cb2a1182484457c4f36df7689fa2d"> 8287</a></span><span class="preprocessor">#define I2C_ISR_NACKF_Pos            (4U)</span></div>
<div class="line"><a id="l08288" name="l08288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3"> 8288</a></span><span class="preprocessor">#define I2C_ISR_NACKF_Msk            (0x1UL &lt;&lt; I2C_ISR_NACKF_Pos)              </span></div>
<div class="line"><a id="l08289" name="l08289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77"> 8289</a></span><span class="preprocessor">#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         </span></div>
<div class="line"><a id="l08290" name="l08290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7fecaffd6b9412766724e78b6f5636f"> 8290</a></span><span class="preprocessor">#define I2C_ISR_STOPF_Pos            (5U)</span></div>
<div class="line"><a id="l08291" name="l08291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008"> 8291</a></span><span class="preprocessor">#define I2C_ISR_STOPF_Msk            (0x1UL &lt;&lt; I2C_ISR_STOPF_Pos)              </span></div>
<div class="line"><a id="l08292" name="l08292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7"> 8292</a></span><span class="preprocessor">#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         </span></div>
<div class="line"><a id="l08293" name="l08293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dbc14227b3e6166444fb20b688ca88d"> 8293</a></span><span class="preprocessor">#define I2C_ISR_TC_Pos               (6U)</span></div>
<div class="line"><a id="l08294" name="l08294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb"> 8294</a></span><span class="preprocessor">#define I2C_ISR_TC_Msk               (0x1UL &lt;&lt; I2C_ISR_TC_Pos)                 </span></div>
<div class="line"><a id="l08295" name="l08295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d"> 8295</a></span><span class="preprocessor">#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            </span></div>
<div class="line"><a id="l08296" name="l08296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449c7f963e50ef2197ba6b4368d1ce5f"> 8296</a></span><span class="preprocessor">#define I2C_ISR_TCR_Pos              (7U)</span></div>
<div class="line"><a id="l08297" name="l08297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74"> 8297</a></span><span class="preprocessor">#define I2C_ISR_TCR_Msk              (0x1UL &lt;&lt; I2C_ISR_TCR_Pos)                </span></div>
<div class="line"><a id="l08298" name="l08298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd"> 8298</a></span><span class="preprocessor">#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           </span></div>
<div class="line"><a id="l08299" name="l08299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a6bc21622903130514a30c1d379491"> 8299</a></span><span class="preprocessor">#define I2C_ISR_BERR_Pos             (8U)</span></div>
<div class="line"><a id="l08300" name="l08300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431"> 8300</a></span><span class="preprocessor">#define I2C_ISR_BERR_Msk             (0x1UL &lt;&lt; I2C_ISR_BERR_Pos)               </span></div>
<div class="line"><a id="l08301" name="l08301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07"> 8301</a></span><span class="preprocessor">#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          </span></div>
<div class="line"><a id="l08302" name="l08302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265ab05a2e4da2a90a67c45951d5bcf5"> 8302</a></span><span class="preprocessor">#define I2C_ISR_ARLO_Pos             (9U)</span></div>
<div class="line"><a id="l08303" name="l08303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228"> 8303</a></span><span class="preprocessor">#define I2C_ISR_ARLO_Msk             (0x1UL &lt;&lt; I2C_ISR_ARLO_Pos)               </span></div>
<div class="line"><a id="l08304" name="l08304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3"> 8304</a></span><span class="preprocessor">#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          </span></div>
<div class="line"><a id="l08305" name="l08305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadee97d76c661455b9abbe4e722d9659e"> 8305</a></span><span class="preprocessor">#define I2C_ISR_OVR_Pos              (10U)</span></div>
<div class="line"><a id="l08306" name="l08306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30"> 8306</a></span><span class="preprocessor">#define I2C_ISR_OVR_Msk              (0x1UL &lt;&lt; I2C_ISR_OVR_Pos)                </span></div>
<div class="line"><a id="l08307" name="l08307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914"> 8307</a></span><span class="preprocessor">#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           </span></div>
<div class="line"><a id="l08308" name="l08308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf07263f18f4aa830949c0c08ec8d79"> 8308</a></span><span class="preprocessor">#define I2C_ISR_PECERR_Pos           (11U)</span></div>
<div class="line"><a id="l08309" name="l08309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab"> 8309</a></span><span class="preprocessor">#define I2C_ISR_PECERR_Msk           (0x1UL &lt;&lt; I2C_ISR_PECERR_Pos)             </span></div>
<div class="line"><a id="l08310" name="l08310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281"> 8310</a></span><span class="preprocessor">#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        </span></div>
<div class="line"><a id="l08311" name="l08311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52d9983842806eee20110d73be4c9671"> 8311</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT_Pos          (12U)</span></div>
<div class="line"><a id="l08312" name="l08312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156"> 8312</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT_Msk          (0x1UL &lt;&lt; I2C_ISR_TIMEOUT_Pos)            </span></div>
<div class="line"><a id="l08313" name="l08313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574"> 8313</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       </span></div>
<div class="line"><a id="l08314" name="l08314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a2a6c5a1a734ffd4721225862ce4216"> 8314</a></span><span class="preprocessor">#define I2C_ISR_ALERT_Pos            (13U)</span></div>
<div class="line"><a id="l08315" name="l08315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983"> 8315</a></span><span class="preprocessor">#define I2C_ISR_ALERT_Msk            (0x1UL &lt;&lt; I2C_ISR_ALERT_Pos)              </span></div>
<div class="line"><a id="l08316" name="l08316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec"> 8316</a></span><span class="preprocessor">#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         </span></div>
<div class="line"><a id="l08317" name="l08317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985490b4fc13a6741e2a56f4cb0a8dc6"> 8317</a></span><span class="preprocessor">#define I2C_ISR_BUSY_Pos             (15U)</span></div>
<div class="line"><a id="l08318" name="l08318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf"> 8318</a></span><span class="preprocessor">#define I2C_ISR_BUSY_Msk             (0x1UL &lt;&lt; I2C_ISR_BUSY_Pos)               </span></div>
<div class="line"><a id="l08319" name="l08319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886"> 8319</a></span><span class="preprocessor">#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          </span></div>
<div class="line"><a id="l08320" name="l08320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993072971fbd0407698aca55c6d22ad7"> 8320</a></span><span class="preprocessor">#define I2C_ISR_DIR_Pos              (16U)</span></div>
<div class="line"><a id="l08321" name="l08321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f"> 8321</a></span><span class="preprocessor">#define I2C_ISR_DIR_Msk              (0x1UL &lt;&lt; I2C_ISR_DIR_Pos)                </span></div>
<div class="line"><a id="l08322" name="l08322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa"> 8322</a></span><span class="preprocessor">#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           </span></div>
<div class="line"><a id="l08323" name="l08323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276e6692440e4c8afeafc013e56fa2bb"> 8323</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE_Pos          (17U)</span></div>
<div class="line"><a id="l08324" name="l08324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4"> 8324</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE_Msk          (0x7FUL &lt;&lt; I2C_ISR_ADDCODE_Pos)           </span></div>
<div class="line"><a id="l08325" name="l08325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80"> 8325</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       </span></div>
<div class="line"><a id="l08327" name="l08327"></a><span class="lineno"> 8327</span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span></div>
<div class="line"><a id="l08328" name="l08328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab129239058f702e7f5d09e908818fce2"> 8328</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF_Pos           (3U)</span></div>
<div class="line"><a id="l08329" name="l08329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c"> 8329</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF_Msk           (0x1UL &lt;&lt; I2C_ICR_ADDRCF_Pos)             </span></div>
<div class="line"><a id="l08330" name="l08330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92"> 8330</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        </span></div>
<div class="line"><a id="l08331" name="l08331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee92451db537602ee8e474003979350c"> 8331</a></span><span class="preprocessor">#define I2C_ICR_NACKCF_Pos           (4U)</span></div>
<div class="line"><a id="l08332" name="l08332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495"> 8332</a></span><span class="preprocessor">#define I2C_ICR_NACKCF_Msk           (0x1UL &lt;&lt; I2C_ICR_NACKCF_Pos)             </span></div>
<div class="line"><a id="l08333" name="l08333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472"> 8333</a></span><span class="preprocessor">#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        </span></div>
<div class="line"><a id="l08334" name="l08334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga843a4a9e565f4cfdfd2e493f2077b4e1"> 8334</a></span><span class="preprocessor">#define I2C_ICR_STOPCF_Pos           (5U)</span></div>
<div class="line"><a id="l08335" name="l08335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38"> 8335</a></span><span class="preprocessor">#define I2C_ICR_STOPCF_Msk           (0x1UL &lt;&lt; I2C_ICR_STOPCF_Pos)             </span></div>
<div class="line"><a id="l08336" name="l08336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f"> 8336</a></span><span class="preprocessor">#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        </span></div>
<div class="line"><a id="l08337" name="l08337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0852a41941609bf61e426d49e0918e5b"> 8337</a></span><span class="preprocessor">#define I2C_ICR_BERRCF_Pos           (8U)</span></div>
<div class="line"><a id="l08338" name="l08338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be"> 8338</a></span><span class="preprocessor">#define I2C_ICR_BERRCF_Msk           (0x1UL &lt;&lt; I2C_ICR_BERRCF_Pos)             </span></div>
<div class="line"><a id="l08339" name="l08339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416"> 8339</a></span><span class="preprocessor">#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        </span></div>
<div class="line"><a id="l08340" name="l08340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118063279b7e54a6842bf411c15019a4"> 8340</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF_Pos           (9U)</span></div>
<div class="line"><a id="l08341" name="l08341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89"> 8341</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF_Msk           (0x1UL &lt;&lt; I2C_ICR_ARLOCF_Pos)             </span></div>
<div class="line"><a id="l08342" name="l08342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d"> 8342</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        </span></div>
<div class="line"><a id="l08343" name="l08343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1cfbc8eb9a81dd42f0df9a3fa5292c8"> 8343</a></span><span class="preprocessor">#define I2C_ICR_OVRCF_Pos            (10U)</span></div>
<div class="line"><a id="l08344" name="l08344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc"> 8344</a></span><span class="preprocessor">#define I2C_ICR_OVRCF_Msk            (0x1UL &lt;&lt; I2C_ICR_OVRCF_Pos)              </span></div>
<div class="line"><a id="l08345" name="l08345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021"> 8345</a></span><span class="preprocessor">#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         </span></div>
<div class="line"><a id="l08346" name="l08346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa003c1a5e54eb65f3e95c8337657f8fb"> 8346</a></span><span class="preprocessor">#define I2C_ICR_PECCF_Pos            (11U)</span></div>
<div class="line"><a id="l08347" name="l08347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734"> 8347</a></span><span class="preprocessor">#define I2C_ICR_PECCF_Msk            (0x1UL &lt;&lt; I2C_ICR_PECCF_Pos)              </span></div>
<div class="line"><a id="l08348" name="l08348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d"> 8348</a></span><span class="preprocessor">#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         </span></div>
<div class="line"><a id="l08349" name="l08349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6838048cdfcde822e12ab95b17396c3"> 8349</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF_Pos         (12U)</span></div>
<div class="line"><a id="l08350" name="l08350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69"> 8350</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF_Msk         (0x1UL &lt;&lt; I2C_ICR_TIMOUTCF_Pos)           </span></div>
<div class="line"><a id="l08351" name="l08351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136"> 8351</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      </span></div>
<div class="line"><a id="l08352" name="l08352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fc03c41ac87ab9194dcbc24a9a0cc6"> 8352</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF_Pos          (13U)</span></div>
<div class="line"><a id="l08353" name="l08353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3"> 8353</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF_Msk          (0x1UL &lt;&lt; I2C_ICR_ALERTCF_Pos)            </span></div>
<div class="line"><a id="l08354" name="l08354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3"> 8354</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       </span></div>
<div class="line"><a id="l08356" name="l08356"></a><span class="lineno"> 8356</span><span class="comment">/******************  Bit definition for I2C_PECR register  *********************/</span></div>
<div class="line"><a id="l08357" name="l08357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5158d6e1bd0cd0436d01bacda80c52eb"> 8357</a></span><span class="preprocessor">#define I2C_PECR_PEC_Pos             (0U)</span></div>
<div class="line"><a id="l08358" name="l08358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b"> 8358</a></span><span class="preprocessor">#define I2C_PECR_PEC_Msk             (0xFFUL &lt;&lt; I2C_PECR_PEC_Pos)              </span></div>
<div class="line"><a id="l08359" name="l08359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89"> 8359</a></span><span class="preprocessor">#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          </span></div>
<div class="line"><a id="l08361" name="l08361"></a><span class="lineno"> 8361</span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span></div>
<div class="line"><a id="l08362" name="l08362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fea8788580dee5f72df6ced4f43314a"> 8362</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA_Pos          (0U)</span></div>
<div class="line"><a id="l08363" name="l08363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27"> 8363</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA_Msk          (0xFFUL &lt;&lt; I2C_RXDR_RXDATA_Pos)           </span></div>
<div class="line"><a id="l08364" name="l08364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff"> 8364</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       </span></div>
<div class="line"><a id="l08366" name="l08366"></a><span class="lineno"> 8366</span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span></div>
<div class="line"><a id="l08367" name="l08367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77ec5257c4f0f54f2836ca6bcfd0943"> 8367</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA_Pos          (0U)</span></div>
<div class="line"><a id="l08368" name="l08368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae"> 8368</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA_Msk          (0xFFUL &lt;&lt; I2C_TXDR_TXDATA_Pos)           </span></div>
<div class="line"><a id="l08369" name="l08369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787"> 8369</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       </span></div>
<div class="line"><a id="l08371" name="l08371"></a><span class="lineno"> 8371</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08372" name="l08372"></a><span class="lineno"> 8372</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08373" name="l08373"></a><span class="lineno"> 8373</span><span class="comment">/*                           Independent WATCHDOG                             */</span></div>
<div class="line"><a id="l08374" name="l08374"></a><span class="lineno"> 8374</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08375" name="l08375"></a><span class="lineno"> 8375</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08376" name="l08376"></a><span class="lineno"> 8376</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l08377" name="l08377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c"> 8377</a></span><span class="preprocessor">#define IWDG_KR_KEY_Pos      (0U)</span></div>
<div class="line"><a id="l08378" name="l08378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 8378</a></span><span class="preprocessor">#define IWDG_KR_KEY_Msk      (0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)                     </span></div>
<div class="line"><a id="l08379" name="l08379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 8379</a></span><span class="preprocessor">#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   </span></div>
<div class="line"><a id="l08381" name="l08381"></a><span class="lineno"> 8381</span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a id="l08382" name="l08382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7"> 8382</a></span><span class="preprocessor">#define IWDG_PR_PR_Pos       (0U)</span></div>
<div class="line"><a id="l08383" name="l08383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 8383</a></span><span class="preprocessor">#define IWDG_PR_PR_Msk       (0x7UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l08384" name="l08384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 8384</a></span><span class="preprocessor">#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    </span></div>
<div class="line"><a id="l08385" name="l08385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 8385</a></span><span class="preprocessor">#define IWDG_PR_PR_0         (0x1UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l08386" name="l08386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 8386</a></span><span class="preprocessor">#define IWDG_PR_PR_1         (0x2UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l08387" name="l08387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 8387</a></span><span class="preprocessor">#define IWDG_PR_PR_2         (0x4UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l08389" name="l08389"></a><span class="lineno"> 8389</span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a id="l08390" name="l08390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618"> 8390</a></span><span class="preprocessor">#define IWDG_RLR_RL_Pos      (0U)</span></div>
<div class="line"><a id="l08391" name="l08391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 8391</a></span><span class="preprocessor">#define IWDG_RLR_RL_Msk      (0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)                      </span></div>
<div class="line"><a id="l08392" name="l08392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 8392</a></span><span class="preprocessor">#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   </span></div>
<div class="line"><a id="l08394" name="l08394"></a><span class="lineno"> 8394</span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a id="l08395" name="l08395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1"> 8395</a></span><span class="preprocessor">#define IWDG_SR_PVU_Pos      (0U)</span></div>
<div class="line"><a id="l08396" name="l08396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 8396</a></span><span class="preprocessor">#define IWDG_SR_PVU_Msk      (0x1UL &lt;&lt; IWDG_SR_PVU_Pos)                        </span></div>
<div class="line"><a id="l08397" name="l08397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 8397</a></span><span class="preprocessor">#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   </span></div>
<div class="line"><a id="l08398" name="l08398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec"> 8398</a></span><span class="preprocessor">#define IWDG_SR_RVU_Pos      (1U)</span></div>
<div class="line"><a id="l08399" name="l08399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 8399</a></span><span class="preprocessor">#define IWDG_SR_RVU_Msk      (0x1UL &lt;&lt; IWDG_SR_RVU_Pos)                        </span></div>
<div class="line"><a id="l08400" name="l08400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 8400</a></span><span class="preprocessor">#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   </span></div>
<div class="line"><a id="l08401" name="l08401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeaa2fb81a2cb62943ad2ef07503f40e"> 8401</a></span><span class="preprocessor">#define IWDG_SR_WVU_Pos      (2U)</span></div>
<div class="line"><a id="l08402" name="l08402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe"> 8402</a></span><span class="preprocessor">#define IWDG_SR_WVU_Msk      (0x1UL &lt;&lt; IWDG_SR_WVU_Pos)                        </span></div>
<div class="line"><a id="l08403" name="l08403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5"> 8403</a></span><span class="preprocessor">#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   </span></div>
<div class="line"><a id="l08405" name="l08405"></a><span class="lineno"> 8405</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l08406" name="l08406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501905060a7f7c4c8a7735b679eecee8"> 8406</a></span><span class="preprocessor">#define IWDG_WINR_WIN_Pos    (0U)</span></div>
<div class="line"><a id="l08407" name="l08407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34"> 8407</a></span><span class="preprocessor">#define IWDG_WINR_WIN_Msk    (0xFFFUL &lt;&lt; IWDG_WINR_WIN_Pos)                    </span></div>
<div class="line"><a id="l08408" name="l08408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d"> 8408</a></span><span class="preprocessor">#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 </span></div>
<div class="line"><a id="l08410" name="l08410"></a><span class="lineno"> 8410</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08411" name="l08411"></a><span class="lineno"> 8411</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08412" name="l08412"></a><span class="lineno"> 8412</span><span class="comment">/*                                     Firewall                               */</span></div>
<div class="line"><a id="l08413" name="l08413"></a><span class="lineno"> 8413</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08414" name="l08414"></a><span class="lineno"> 8414</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08415" name="l08415"></a><span class="lineno"> 8415</span> </div>
<div class="line"><a id="l08416" name="l08416"></a><span class="lineno"> 8416</span><span class="comment">/*******Bit definition for CSSA;CSL;NVDSSA;NVDSL;VDSSA;VDSL register          */</span></div>
<div class="line"><a id="l08417" name="l08417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0076a5a9831d54729bbd623f5591034e"> 8417</a></span><span class="preprocessor">#define FW_CSSA_ADD_Pos      (8U)</span></div>
<div class="line"><a id="l08418" name="l08418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd76599403cff4092a2db15bdbe930d9"> 8418</a></span><span class="preprocessor">#define FW_CSSA_ADD_Msk      (0xFFFFUL &lt;&lt; FW_CSSA_ADD_Pos)                     </span></div>
<div class="line"><a id="l08419" name="l08419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21f4723f86ff84442046517a54437639"> 8419</a></span><span class="preprocessor">#define FW_CSSA_ADD          FW_CSSA_ADD_Msk                                   </span></div>
<div class="line"><a id="l08420" name="l08420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70aa7fe5093aa27a7f589f4d9117d76"> 8420</a></span><span class="preprocessor">#define FW_CSL_LENG_Pos      (8U)</span></div>
<div class="line"><a id="l08421" name="l08421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5612a40539468c9ccaff50382e13b0c3"> 8421</a></span><span class="preprocessor">#define FW_CSL_LENG_Msk      (0x3FFFUL &lt;&lt; FW_CSL_LENG_Pos)                     </span></div>
<div class="line"><a id="l08422" name="l08422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fa33488e9d95973ccbc4eed189c7da"> 8422</a></span><span class="preprocessor">#define FW_CSL_LENG          FW_CSL_LENG_Msk                                   </span></div>
<div class="line"><a id="l08423" name="l08423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23fc42f68ef8d99cbdd7ac18f1fc5262"> 8423</a></span><span class="preprocessor">#define FW_NVDSSA_ADD_Pos    (8U)</span></div>
<div class="line"><a id="l08424" name="l08424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd2668d487f9c5e6ab9fb44f833ddd46"> 8424</a></span><span class="preprocessor">#define FW_NVDSSA_ADD_Msk    (0xFFFFUL &lt;&lt; FW_NVDSSA_ADD_Pos)                   </span></div>
<div class="line"><a id="l08425" name="l08425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3413ee3df412954486f9429fc0b9820"> 8425</a></span><span class="preprocessor">#define FW_NVDSSA_ADD        FW_NVDSSA_ADD_Msk                                 </span></div>
<div class="line"><a id="l08426" name="l08426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5a93dda46eeff3fd15b91bec8fe61d"> 8426</a></span><span class="preprocessor">#define FW_NVDSL_LENG_Pos    (8U)</span></div>
<div class="line"><a id="l08427" name="l08427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3745d001d846403c2a491d2b141f4de4"> 8427</a></span><span class="preprocessor">#define FW_NVDSL_LENG_Msk    (0x3FFFUL &lt;&lt; FW_NVDSL_LENG_Pos)                   </span></div>
<div class="line"><a id="l08428" name="l08428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3531efff755105e7b1992f05557132a"> 8428</a></span><span class="preprocessor">#define FW_NVDSL_LENG        FW_NVDSL_LENG_Msk                                 </span></div>
<div class="line"><a id="l08429" name="l08429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72827da64e5ea3726b93b17200e20167"> 8429</a></span><span class="preprocessor">#define FW_VDSSA_ADD_Pos     (6U)</span></div>
<div class="line"><a id="l08430" name="l08430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9425663b205d3d185c17406d9f09315b"> 8430</a></span><span class="preprocessor">#define FW_VDSSA_ADD_Msk     (0x7FFUL &lt;&lt; FW_VDSSA_ADD_Pos)                     </span></div>
<div class="line"><a id="l08431" name="l08431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ad4f892b670f2021050179741e204e8"> 8431</a></span><span class="preprocessor">#define FW_VDSSA_ADD         FW_VDSSA_ADD_Msk                                  </span></div>
<div class="line"><a id="l08432" name="l08432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e6732f6acd58c218b4e815641422466"> 8432</a></span><span class="preprocessor">#define FW_VDSL_LENG_Pos     (6U)</span></div>
<div class="line"><a id="l08433" name="l08433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8214361d14e7aee21e6476dbdde09891"> 8433</a></span><span class="preprocessor">#define FW_VDSL_LENG_Msk     (0x7FFUL &lt;&lt; FW_VDSL_LENG_Pos)                     </span></div>
<div class="line"><a id="l08434" name="l08434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b705b1fb809a0dad406ec93e0b4f03"> 8434</a></span><span class="preprocessor">#define FW_VDSL_LENG         FW_VDSL_LENG_Msk                                  </span></div>
<div class="line"><a id="l08436" name="l08436"></a><span class="lineno"> 8436</span><span class="comment">/**************************Bit definition for CR register *********************/</span></div>
<div class="line"><a id="l08437" name="l08437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24dd3b2648e37f708c05b91731239ccc"> 8437</a></span><span class="preprocessor">#define FW_CR_FPA_Pos        (0U)</span></div>
<div class="line"><a id="l08438" name="l08438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c98a71d65c8fa3d76eda9ef53d38fd8"> 8438</a></span><span class="preprocessor">#define FW_CR_FPA_Msk        (0x1UL &lt;&lt; FW_CR_FPA_Pos)                          </span></div>
<div class="line"><a id="l08439" name="l08439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ac72c1481916d4563c5f96c8f74add"> 8439</a></span><span class="preprocessor">#define FW_CR_FPA            FW_CR_FPA_Msk                                     </span></div>
<div class="line"><a id="l08440" name="l08440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae63743a0f8c3a631a423d513406e379"> 8440</a></span><span class="preprocessor">#define FW_CR_VDS_Pos        (1U)</span></div>
<div class="line"><a id="l08441" name="l08441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga126091e997fe3e2ce864d8120ed12982"> 8441</a></span><span class="preprocessor">#define FW_CR_VDS_Msk        (0x1UL &lt;&lt; FW_CR_VDS_Pos)                          </span></div>
<div class="line"><a id="l08442" name="l08442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f452419d99466427cf33e1db878f21b"> 8442</a></span><span class="preprocessor">#define FW_CR_VDS            FW_CR_VDS_Msk                                     </span></div>
<div class="line"><a id="l08443" name="l08443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193d175fa753aa9f3deb2b7ed6175c7c"> 8443</a></span><span class="preprocessor">#define FW_CR_VDE_Pos        (2U)</span></div>
<div class="line"><a id="l08444" name="l08444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga160c08aaa9164059d8967defa6f6bc59"> 8444</a></span><span class="preprocessor">#define FW_CR_VDE_Msk        (0x1UL &lt;&lt; FW_CR_VDE_Pos)                          </span></div>
<div class="line"><a id="l08445" name="l08445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e816a182be558f130651f8697c70266"> 8445</a></span><span class="preprocessor">#define FW_CR_VDE            FW_CR_VDE_Msk                                     </span></div>
<div class="line"><a id="l08447" name="l08447"></a><span class="lineno"> 8447</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08448" name="l08448"></a><span class="lineno"> 8448</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08449" name="l08449"></a><span class="lineno"> 8449</span><span class="comment">/*                             Power Control                                  */</span></div>
<div class="line"><a id="l08450" name="l08450"></a><span class="lineno"> 8450</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08451" name="l08451"></a><span class="lineno"> 8451</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08452" name="l08452"></a><span class="lineno"> 8452</span> </div>
<div class="line"><a id="l08453" name="l08453"></a><span class="lineno"> 8453</span><span class="comment">/********************  Bit definition for PWR_CR1 register  ********************/</span></div>
<div class="line"><a id="l08454" name="l08454"></a><span class="lineno"> 8454</span> </div>
<div class="line"><a id="l08455" name="l08455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad918ead196f1fdbda61c14be28f98104"> 8455</a></span><span class="preprocessor">#define PWR_CR1_LPR_Pos              (14U)</span></div>
<div class="line"><a id="l08456" name="l08456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19c07c31ef996836fa71bf90ced48760"> 8456</a></span><span class="preprocessor">#define PWR_CR1_LPR_Msk              (0x1UL &lt;&lt; PWR_CR1_LPR_Pos)                </span></div>
<div class="line"><a id="l08457" name="l08457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f44f2d21d09b8200203851c6b7bac5"> 8457</a></span><span class="preprocessor">#define PWR_CR1_LPR                  PWR_CR1_LPR_Msk                           </span></div>
<div class="line"><a id="l08458" name="l08458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815b101423533a1ae4985005a2bf2dd3"> 8458</a></span><span class="preprocessor">#define PWR_CR1_VOS_Pos              (9U)</span></div>
<div class="line"><a id="l08459" name="l08459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dfbe64c96ed67690ff013965877df4d"> 8459</a></span><span class="preprocessor">#define PWR_CR1_VOS_Msk              (0x3UL &lt;&lt; PWR_CR1_VOS_Pos)                </span></div>
<div class="line"><a id="l08460" name="l08460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61"> 8460</a></span><span class="preprocessor">#define PWR_CR1_VOS                  PWR_CR1_VOS_Msk                           </span></div>
<div class="line"><a id="l08461" name="l08461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e74cd6e5c3d16efc03c27d75a4624cb"> 8461</a></span><span class="preprocessor">#define PWR_CR1_VOS_0                (0x1UL &lt;&lt; PWR_CR1_VOS_Pos)                </span></div>
<div class="line"><a id="l08462" name="l08462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacc72946b4e421a4279cd7340f3135db"> 8462</a></span><span class="preprocessor">#define PWR_CR1_VOS_1                (0x2UL &lt;&lt; PWR_CR1_VOS_Pos)                </span></div>
<div class="line"><a id="l08463" name="l08463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b070d9d7df497c35ed02b9d2899e15"> 8463</a></span><span class="preprocessor">#define PWR_CR1_DBP_Pos              (8U)</span></div>
<div class="line"><a id="l08464" name="l08464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f70526c8d2411d1172df0c8830e5689"> 8464</a></span><span class="preprocessor">#define PWR_CR1_DBP_Msk              (0x1UL &lt;&lt; PWR_CR1_DBP_Pos)                </span></div>
<div class="line"><a id="l08465" name="l08465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b"> 8465</a></span><span class="preprocessor">#define PWR_CR1_DBP                  PWR_CR1_DBP_Msk                           </span></div>
<div class="line"><a id="l08466" name="l08466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b1fabfb2b6f821c6d37bf2ba1974eb7"> 8466</a></span><span class="preprocessor">#define PWR_CR1_LPMS_Pos             (0U)</span></div>
<div class="line"><a id="l08467" name="l08467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d48b051fd88b83b1aab4183f901aa6a"> 8467</a></span><span class="preprocessor">#define PWR_CR1_LPMS_Msk             (0x7UL &lt;&lt; PWR_CR1_LPMS_Pos)               </span></div>
<div class="line"><a id="l08468" name="l08468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf533ae177088e3bea24206d65fdb8989"> 8468</a></span><span class="preprocessor">#define PWR_CR1_LPMS                 PWR_CR1_LPMS_Msk                          </span></div>
<div class="line"><a id="l08469" name="l08469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe01dba9de82ae058e04184f51850807"> 8469</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STOP0           (0x00000000UL)                            </span></div>
<div class="line"><a id="l08470" name="l08470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fab3899961171ff5ea4ac27824ee3c"> 8470</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STOP1_Pos       (0U)</span></div>
<div class="line"><a id="l08471" name="l08471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga004e217141dd15b482659956bd30a759"> 8471</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STOP1_Msk       (0x1UL &lt;&lt; PWR_CR1_LPMS_STOP1_Pos)         </span></div>
<div class="line"><a id="l08472" name="l08472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79135a6c5f478987105f2a8855799c4b"> 8472</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STOP1           PWR_CR1_LPMS_STOP1_Msk                    </span></div>
<div class="line"><a id="l08473" name="l08473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab19d16d5254d2f5b474d8aa81e8438b5"> 8473</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STOP2_Pos       (1U)</span></div>
<div class="line"><a id="l08474" name="l08474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3ba2ca1bdaf842b7aab79647ac26a5"> 8474</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STOP2_Msk       (0x1UL &lt;&lt; PWR_CR1_LPMS_STOP2_Pos)         </span></div>
<div class="line"><a id="l08475" name="l08475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99c067f922a3d2e2d33266caa197c0b3"> 8475</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STOP2           PWR_CR1_LPMS_STOP2_Msk                    </span></div>
<div class="line"><a id="l08476" name="l08476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8352323ec7bad547878767e369c73e2d"> 8476</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STANDBY_Pos     (0U)</span></div>
<div class="line"><a id="l08477" name="l08477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0caae1ab755b7eb1d11d66b15021b69a"> 8477</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STANDBY_Msk     (0x3UL &lt;&lt; PWR_CR1_LPMS_STANDBY_Pos)       </span></div>
<div class="line"><a id="l08478" name="l08478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac735f4a9afc62e1bb440a8a1a754b318"> 8478</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STANDBY         PWR_CR1_LPMS_STANDBY_Msk                  </span></div>
<div class="line"><a id="l08479" name="l08479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965e2dce716ba3275c493b6607df5fcf"> 8479</a></span><span class="preprocessor">#define PWR_CR1_LPMS_SHUTDOWN_Pos    (2U)</span></div>
<div class="line"><a id="l08480" name="l08480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga969144261924adca8e8ef16a64d8e5cb"> 8480</a></span><span class="preprocessor">#define PWR_CR1_LPMS_SHUTDOWN_Msk    (0x1UL &lt;&lt; PWR_CR1_LPMS_SHUTDOWN_Pos)      </span></div>
<div class="line"><a id="l08481" name="l08481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0f919c420ee00308da622a9114098e"> 8481</a></span><span class="preprocessor">#define PWR_CR1_LPMS_SHUTDOWN        PWR_CR1_LPMS_SHUTDOWN_Msk                 </span></div>
<div class="line"><a id="l08484" name="l08484"></a><span class="lineno"> 8484</span><span class="comment">/********************  Bit definition for PWR_CR2 register  ********************/</span></div>
<div class="line"><a id="l08485" name="l08485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0012c39300f6d46c9520b7c6bcf5cd9"> 8485</a></span><span class="preprocessor">#define PWR_CR2_USV_Pos              (10U)</span></div>
<div class="line"><a id="l08486" name="l08486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f38b2bdcb602072e2751cdf0c77aa51"> 8486</a></span><span class="preprocessor">#define PWR_CR2_USV_Msk              (0x1UL &lt;&lt; PWR_CR2_USV_Pos)                </span></div>
<div class="line"><a id="l08487" name="l08487"></a><span class="lineno"> 8487</span><span class="preprocessor">#define PWR_CR2_USV                  PWR_CR2_USV_Msk                           </span></div>
<div class="line"><a id="l08489" name="l08489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa03ece5b548dc2229a7659b0ddea0f"> 8489</a></span><span class="preprocessor">#define PWR_CR2_PVME_Pos             (4U)</span></div>
<div class="line"><a id="l08490" name="l08490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga290b2b19abf9680dfa60b751036d073b"> 8490</a></span><span class="preprocessor">#define PWR_CR2_PVME_Msk             (0xDUL &lt;&lt; PWR_CR2_PVME_Pos)               </span></div>
<div class="line"><a id="l08491" name="l08491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6646b75407dc35a5be0d9599124d495"> 8491</a></span><span class="preprocessor">#define PWR_CR2_PVME                 PWR_CR2_PVME_Msk                          </span></div>
<div class="line"><a id="l08492" name="l08492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d3e18f2099cf1d689074ab35c9d42a"> 8492</a></span><span class="preprocessor">#define PWR_CR2_PVME4_Pos            (7U)</span></div>
<div class="line"><a id="l08493" name="l08493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbbb1bd5671e9bfef4a61f7a27880a03"> 8493</a></span><span class="preprocessor">#define PWR_CR2_PVME4_Msk            (0x1UL &lt;&lt; PWR_CR2_PVME4_Pos)              </span></div>
<div class="line"><a id="l08494" name="l08494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc43a7ec26ef48575ec9bc3b5ca80780"> 8494</a></span><span class="preprocessor">#define PWR_CR2_PVME4                PWR_CR2_PVME4_Msk                         </span></div>
<div class="line"><a id="l08495" name="l08495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5daa79f32e44553d7e51fd48a12259c9"> 8495</a></span><span class="preprocessor">#define PWR_CR2_PVME3_Pos            (6U)</span></div>
<div class="line"><a id="l08496" name="l08496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e97d48b7fb78a6c61f2ad2a167dd42b"> 8496</a></span><span class="preprocessor">#define PWR_CR2_PVME3_Msk            (0x1UL &lt;&lt; PWR_CR2_PVME3_Pos)              </span></div>
<div class="line"><a id="l08497" name="l08497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80af65fcb8afdaf6bbe6c2effabbac8c"> 8497</a></span><span class="preprocessor">#define PWR_CR2_PVME3                PWR_CR2_PVME3_Msk                         </span></div>
<div class="line"><a id="l08498" name="l08498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430baea9112c377d2569141a38d74ff3"> 8498</a></span><span class="preprocessor">#define PWR_CR2_PVME1_Pos            (4U)</span></div>
<div class="line"><a id="l08499" name="l08499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffcd999c28573385415c890cc13ec79a"> 8499</a></span><span class="preprocessor">#define PWR_CR2_PVME1_Msk            (0x1UL &lt;&lt; PWR_CR2_PVME1_Pos)              </span></div>
<div class="line"><a id="l08500" name="l08500"></a><span class="lineno"> 8500</span><span class="preprocessor">#define PWR_CR2_PVME1                PWR_CR2_PVME1_Msk                         </span></div>
<div class="line"><a id="l08502" name="l08502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c6487062efcec011109f40e1fd98f9"> 8502</a></span><span class="preprocessor">#define PWR_CR2_PLS_Pos              (1U)</span></div>
<div class="line"><a id="l08503" name="l08503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad8d978a187bb09239f2208baa0416a3"> 8503</a></span><span class="preprocessor">#define PWR_CR2_PLS_Msk              (0x7UL &lt;&lt; PWR_CR2_PLS_Pos)                </span></div>
<div class="line"><a id="l08504" name="l08504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b697d94b29f811dca702a8dfcd8266"> 8504</a></span><span class="preprocessor">#define PWR_CR2_PLS                  PWR_CR2_PLS_Msk                           </span></div>
<div class="line"><a id="l08505" name="l08505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5001fe6c480f9743f9bd0ddb722617a9"> 8505</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV0             (0x00000000UL)                            </span></div>
<div class="line"><a id="l08506" name="l08506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82918eef4f6608aff9117cb7c3862324"> 8506</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV1_Pos         (1U)</span></div>
<div class="line"><a id="l08507" name="l08507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d74fd5d4d95edc3dcb5783b5f9f3c96"> 8507</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV1_Msk         (0x1UL &lt;&lt; PWR_CR2_PLS_LEV1_Pos)           </span></div>
<div class="line"><a id="l08508" name="l08508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2572eaaeb79bb0b5fc42cb1e2c9337"> 8508</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV1             PWR_CR2_PLS_LEV1_Msk                      </span></div>
<div class="line"><a id="l08509" name="l08509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935c39d44f07d5c663590abfcc1c25d"> 8509</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV2_Pos         (2U)</span></div>
<div class="line"><a id="l08510" name="l08510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfb1c9c18580e2c0a8decc7f289c3c7b"> 8510</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV2_Msk         (0x1UL &lt;&lt; PWR_CR2_PLS_LEV2_Pos)           </span></div>
<div class="line"><a id="l08511" name="l08511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f5a92514e4567705daad5627591219e"> 8511</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV2             PWR_CR2_PLS_LEV2_Msk                      </span></div>
<div class="line"><a id="l08512" name="l08512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1c9631d2c2729383ec1a1345193370"> 8512</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV3_Pos         (1U)</span></div>
<div class="line"><a id="l08513" name="l08513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2ec0508330810bc9f440a41ffd54e5"> 8513</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV3_Msk         (0x3UL &lt;&lt; PWR_CR2_PLS_LEV3_Pos)           </span></div>
<div class="line"><a id="l08514" name="l08514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325fe32e32cc165ce8a85111a4ee02ab"> 8514</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV3             PWR_CR2_PLS_LEV3_Msk                      </span></div>
<div class="line"><a id="l08515" name="l08515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba41e284fa590c9816baca62dfe9af1"> 8515</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV4_Pos         (3U)</span></div>
<div class="line"><a id="l08516" name="l08516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab162707e8817679abd4a29b0b166d94e"> 8516</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV4_Msk         (0x1UL &lt;&lt; PWR_CR2_PLS_LEV4_Pos)           </span></div>
<div class="line"><a id="l08517" name="l08517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga783b9dfbff88a44b12a9badf34786cf5"> 8517</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV4             PWR_CR2_PLS_LEV4_Msk                      </span></div>
<div class="line"><a id="l08518" name="l08518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafde8db60b076f06fea7c834cf7d9477"> 8518</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV5_Pos         (1U)</span></div>
<div class="line"><a id="l08519" name="l08519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e956cba9069b626a148459ca54b8841"> 8519</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV5_Msk         (0x5UL &lt;&lt; PWR_CR2_PLS_LEV5_Pos)           </span></div>
<div class="line"><a id="l08520" name="l08520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4009091a783a864b3872617ab8850201"> 8520</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV5             PWR_CR2_PLS_LEV5_Msk                      </span></div>
<div class="line"><a id="l08521" name="l08521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac199138ed98d811752626d778cf85508"> 8521</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV6_Pos         (2U)</span></div>
<div class="line"><a id="l08522" name="l08522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba3ffa6118482f0f799f0331f6e8aa6f"> 8522</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV6_Msk         (0x3UL &lt;&lt; PWR_CR2_PLS_LEV6_Pos)           </span></div>
<div class="line"><a id="l08523" name="l08523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa854c75dece3276eed0159a6cc22dc"> 8523</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV6             PWR_CR2_PLS_LEV6_Msk                      </span></div>
<div class="line"><a id="l08524" name="l08524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3d60d7468f3e42a6bd90c995ce2415e"> 8524</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV7_Pos         (1U)</span></div>
<div class="line"><a id="l08525" name="l08525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963742e2c2d7da7c89bce4abf872d999"> 8525</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV7_Msk         (0x7UL &lt;&lt; PWR_CR2_PLS_LEV7_Pos)           </span></div>
<div class="line"><a id="l08526" name="l08526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b26aec876888d8eded6a0b36192125a"> 8526</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV7             PWR_CR2_PLS_LEV7_Msk                      </span></div>
<div class="line"><a id="l08527" name="l08527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5e64caa34c8a4094e063f4ae24873d8"> 8527</a></span><span class="preprocessor">#define PWR_CR2_PVDE_Pos             (0U)</span></div>
<div class="line"><a id="l08528" name="l08528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8d26c78f270844dbe4d7136d7379b4"> 8528</a></span><span class="preprocessor">#define PWR_CR2_PVDE_Msk             (0x1UL &lt;&lt; PWR_CR2_PVDE_Pos)               </span></div>
<div class="line"><a id="l08529" name="l08529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabd4b7fcf83841d5063a413eb6557bd8"> 8529</a></span><span class="preprocessor">#define PWR_CR2_PVDE                 PWR_CR2_PVDE_Msk                          </span></div>
<div class="line"><a id="l08531" name="l08531"></a><span class="lineno"> 8531</span><span class="comment">/********************  Bit definition for PWR_CR3 register  ********************/</span></div>
<div class="line"><a id="l08532" name="l08532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c450cb7044cbd43a5c8395181ddf3a5"> 8532</a></span><span class="preprocessor">#define PWR_CR3_EIWUL_Pos            (15U)</span></div>
<div class="line"><a id="l08533" name="l08533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac399f57ad4513125f3d8c73e7016bac9"> 8533</a></span><span class="preprocessor">#define PWR_CR3_EIWUL_Msk            (0x1UL &lt;&lt; PWR_CR3_EIWUL_Pos)              </span></div>
<div class="line"><a id="l08534" name="l08534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75f500918c09da1102b73a7811099648"> 8534</a></span><span class="preprocessor">#define PWR_CR3_EIWUL                PWR_CR3_EIWUL_Msk                         </span></div>
<div class="line"><a id="l08535" name="l08535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56200c1289b3c1cc1d03da5044e7a29"> 8535</a></span><span class="preprocessor">#define PWR_CR3_APC_Pos              (10U)</span></div>
<div class="line"><a id="l08536" name="l08536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb4b1ac74fe4a4c00d10e4e0e002532"> 8536</a></span><span class="preprocessor">#define PWR_CR3_APC_Msk              (0x1UL &lt;&lt; PWR_CR3_APC_Pos)                </span></div>
<div class="line"><a id="l08537" name="l08537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2217dfc0235df242e58c074f5f3f4de"> 8537</a></span><span class="preprocessor">#define PWR_CR3_APC                  PWR_CR3_APC_Msk                           </span></div>
<div class="line"><a id="l08538" name="l08538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b1c3d31c4c04a77dfc5e515fd528dd"> 8538</a></span><span class="preprocessor">#define PWR_CR3_RRS_Pos              (8U)</span></div>
<div class="line"><a id="l08539" name="l08539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c446f9b9c946e08323166f8cd66feb"> 8539</a></span><span class="preprocessor">#define PWR_CR3_RRS_Msk              (0x1UL &lt;&lt; PWR_CR3_RRS_Pos)                </span></div>
<div class="line"><a id="l08540" name="l08540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cd066e703bf15c5cde88b673f99686f"> 8540</a></span><span class="preprocessor">#define PWR_CR3_RRS                  PWR_CR3_RRS_Msk                           </span></div>
<div class="line"><a id="l08541" name="l08541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8de919b786df3683a62ece9a6302916c"> 8541</a></span><span class="preprocessor">#define PWR_CR3_EWUP5_Pos            (4U)</span></div>
<div class="line"><a id="l08542" name="l08542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8be368dc5402679cb39a078b8d86fb09"> 8542</a></span><span class="preprocessor">#define PWR_CR3_EWUP5_Msk            (0x1UL &lt;&lt; PWR_CR3_EWUP5_Pos)              </span></div>
<div class="line"><a id="l08543" name="l08543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac667974055c71c7b08e3ac108aa038df"> 8543</a></span><span class="preprocessor">#define PWR_CR3_EWUP5                PWR_CR3_EWUP5_Msk                         </span></div>
<div class="line"><a id="l08544" name="l08544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadda01f5d2f857c3b7db6a5b43b8e4f92"> 8544</a></span><span class="preprocessor">#define PWR_CR3_EWUP4_Pos            (3U)</span></div>
<div class="line"><a id="l08545" name="l08545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0490649114bfda685bde9aef8574ec3"> 8545</a></span><span class="preprocessor">#define PWR_CR3_EWUP4_Msk            (0x1UL &lt;&lt; PWR_CR3_EWUP4_Pos)              </span></div>
<div class="line"><a id="l08546" name="l08546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05117e0615c20ef3d154b6e1381d88f3"> 8546</a></span><span class="preprocessor">#define PWR_CR3_EWUP4                PWR_CR3_EWUP4_Msk                         </span></div>
<div class="line"><a id="l08547" name="l08547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a7ce9fdfc3bb70495d7bb59684f6b7"> 8547</a></span><span class="preprocessor">#define PWR_CR3_EWUP3_Pos            (2U)</span></div>
<div class="line"><a id="l08548" name="l08548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5267c22e9f610ffc0173a8e22a296728"> 8548</a></span><span class="preprocessor">#define PWR_CR3_EWUP3_Msk            (0x1UL &lt;&lt; PWR_CR3_EWUP3_Pos)              </span></div>
<div class="line"><a id="l08549" name="l08549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16bb381527e4565b3bd417c173bde522"> 8549</a></span><span class="preprocessor">#define PWR_CR3_EWUP3                PWR_CR3_EWUP3_Msk                         </span></div>
<div class="line"><a id="l08550" name="l08550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga642500c0148b4468dac29efd8a5d6de4"> 8550</a></span><span class="preprocessor">#define PWR_CR3_EWUP2_Pos            (1U)</span></div>
<div class="line"><a id="l08551" name="l08551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27d5233849940e027f97c8a9319cebb"> 8551</a></span><span class="preprocessor">#define PWR_CR3_EWUP2_Msk            (0x1UL &lt;&lt; PWR_CR3_EWUP2_Pos)              </span></div>
<div class="line"><a id="l08552" name="l08552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga036dea83addcbda947918308749aef3e"> 8552</a></span><span class="preprocessor">#define PWR_CR3_EWUP2                PWR_CR3_EWUP2_Msk                         </span></div>
<div class="line"><a id="l08553" name="l08553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6952288a8b9e11a8d68020f85d7d7e0"> 8553</a></span><span class="preprocessor">#define PWR_CR3_EWUP1_Pos            (0U)</span></div>
<div class="line"><a id="l08554" name="l08554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582515d6641006a10ae00fcf387fec7b"> 8554</a></span><span class="preprocessor">#define PWR_CR3_EWUP1_Msk            (0x1UL &lt;&lt; PWR_CR3_EWUP1_Pos)              </span></div>
<div class="line"><a id="l08555" name="l08555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba5b1bb0f7578bd4df5ffd485dad6f7"> 8555</a></span><span class="preprocessor">#define PWR_CR3_EWUP1                PWR_CR3_EWUP1_Msk                         </span></div>
<div class="line"><a id="l08556" name="l08556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga890ace99c336a6bda3cd380196bb0ede"> 8556</a></span><span class="preprocessor">#define PWR_CR3_EWUP_Pos             (0U)</span></div>
<div class="line"><a id="l08557" name="l08557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee069d3f1c0f287f7af6690f9fba6011"> 8557</a></span><span class="preprocessor">#define PWR_CR3_EWUP_Msk             (0x1FUL &lt;&lt; PWR_CR3_EWUP_Pos)              </span></div>
<div class="line"><a id="l08558" name="l08558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd81a36df9d6c650511a6b4670707748"> 8558</a></span><span class="preprocessor">#define PWR_CR3_EWUP                 PWR_CR3_EWUP_Msk                          </span></div>
<div class="line"><a id="l08560" name="l08560"></a><span class="lineno"> 8560</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l08561" name="l08561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafae5b754685d8b6ddc4caab21e570df"> 8561</a></span><span class="preprocessor">#define PWR_CR3_EIWF_Pos             PWR_CR3_EIWUL_Pos</span></div>
<div class="line"><a id="l08562" name="l08562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a984b6b922354a773a98606ddea6eab"> 8562</a></span><span class="preprocessor">#define PWR_CR3_EIWF_Msk             PWR_CR3_EIWUL_Msk</span></div>
<div class="line"><a id="l08563" name="l08563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga662537dfa859680dd19df44abd902017"> 8563</a></span><span class="preprocessor">#define PWR_CR3_EIWF                 PWR_CR3_EIWUL</span></div>
<div class="line"><a id="l08564" name="l08564"></a><span class="lineno"> 8564</span> </div>
<div class="line"><a id="l08565" name="l08565"></a><span class="lineno"> 8565</span> </div>
<div class="line"><a id="l08566" name="l08566"></a><span class="lineno"> 8566</span><span class="comment">/********************  Bit definition for PWR_CR4 register  ********************/</span></div>
<div class="line"><a id="l08567" name="l08567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47819ae9a8182e84df37f212f0b9b301"> 8567</a></span><span class="preprocessor">#define PWR_CR4_VBRS_Pos             (9U)</span></div>
<div class="line"><a id="l08568" name="l08568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1019e7736b4ba30c1e7c2275f5a104b"> 8568</a></span><span class="preprocessor">#define PWR_CR4_VBRS_Msk             (0x1UL &lt;&lt; PWR_CR4_VBRS_Pos)               </span></div>
<div class="line"><a id="l08569" name="l08569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6932c5d73145f26e380271c73ac97a8f"> 8569</a></span><span class="preprocessor">#define PWR_CR4_VBRS                 PWR_CR4_VBRS_Msk                          </span></div>
<div class="line"><a id="l08570" name="l08570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bdb878d60aa061592943740181c5ad7"> 8570</a></span><span class="preprocessor">#define PWR_CR4_VBE_Pos              (8U)</span></div>
<div class="line"><a id="l08571" name="l08571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga349a505f85065abfe716cd1fd35539b4"> 8571</a></span><span class="preprocessor">#define PWR_CR4_VBE_Msk              (0x1UL &lt;&lt; PWR_CR4_VBE_Pos)                </span></div>
<div class="line"><a id="l08572" name="l08572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cb65a447514614845b72f00250728cb"> 8572</a></span><span class="preprocessor">#define PWR_CR4_VBE                  PWR_CR4_VBE_Msk                           </span></div>
<div class="line"><a id="l08573" name="l08573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39183a1d42430eb381323c777ed32947"> 8573</a></span><span class="preprocessor">#define PWR_CR4_WP5_Pos              (4U)</span></div>
<div class="line"><a id="l08574" name="l08574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d0d324279bc55eafa64293c70793c3c"> 8574</a></span><span class="preprocessor">#define PWR_CR4_WP5_Msk              (0x1UL &lt;&lt; PWR_CR4_WP5_Pos)                </span></div>
<div class="line"><a id="l08575" name="l08575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81b32ad6cd95dab9691cde2fa3462e5"> 8575</a></span><span class="preprocessor">#define PWR_CR4_WP5                  PWR_CR4_WP5_Msk                           </span></div>
<div class="line"><a id="l08576" name="l08576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga809777e69be07c3fdc33472ea61d0ff5"> 8576</a></span><span class="preprocessor">#define PWR_CR4_WP4_Pos              (3U)</span></div>
<div class="line"><a id="l08577" name="l08577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81be4a9bea91ccbece744597c04c6d6"> 8577</a></span><span class="preprocessor">#define PWR_CR4_WP4_Msk              (0x1UL &lt;&lt; PWR_CR4_WP4_Pos)                </span></div>
<div class="line"><a id="l08578" name="l08578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eeb1e8d0f91ac9c298ba6adbb297744"> 8578</a></span><span class="preprocessor">#define PWR_CR4_WP4                  PWR_CR4_WP4_Msk                           </span></div>
<div class="line"><a id="l08579" name="l08579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f19564c3b49154ac110ac5db873483"> 8579</a></span><span class="preprocessor">#define PWR_CR4_WP3_Pos              (2U)</span></div>
<div class="line"><a id="l08580" name="l08580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga689e4bad5f1bc94a3cda907c478a9acf"> 8580</a></span><span class="preprocessor">#define PWR_CR4_WP3_Msk              (0x1UL &lt;&lt; PWR_CR4_WP3_Pos)                </span></div>
<div class="line"><a id="l08581" name="l08581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a3b7f0e80a3db7c58fcabcb4c6c0358"> 8581</a></span><span class="preprocessor">#define PWR_CR4_WP3                  PWR_CR4_WP3_Msk                           </span></div>
<div class="line"><a id="l08582" name="l08582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab45efe04603fc8ebf3ed405a7770c7a2"> 8582</a></span><span class="preprocessor">#define PWR_CR4_WP2_Pos              (1U)</span></div>
<div class="line"><a id="l08583" name="l08583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbcb453b609f134e765aaa19f46f2c9"> 8583</a></span><span class="preprocessor">#define PWR_CR4_WP2_Msk              (0x1UL &lt;&lt; PWR_CR4_WP2_Pos)                </span></div>
<div class="line"><a id="l08584" name="l08584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633d809286b1e03055734e7eb447b00e"> 8584</a></span><span class="preprocessor">#define PWR_CR4_WP2                  PWR_CR4_WP2_Msk                           </span></div>
<div class="line"><a id="l08585" name="l08585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ccef4fb045f216770cdd6547455db6"> 8585</a></span><span class="preprocessor">#define PWR_CR4_WP1_Pos              (0U)</span></div>
<div class="line"><a id="l08586" name="l08586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b70dec55bf73ec4176568e1942d71a"> 8586</a></span><span class="preprocessor">#define PWR_CR4_WP1_Msk              (0x1UL &lt;&lt; PWR_CR4_WP1_Pos)                </span></div>
<div class="line"><a id="l08587" name="l08587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb881b2131d164390abd9046375a465"> 8587</a></span><span class="preprocessor">#define PWR_CR4_WP1                  PWR_CR4_WP1_Msk                           </span></div>
<div class="line"><a id="l08589" name="l08589"></a><span class="lineno"> 8589</span><span class="comment">/********************  Bit definition for PWR_SR1 register  ********************/</span></div>
<div class="line"><a id="l08590" name="l08590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17e157e6252e1503b6c6bb528c8776e"> 8590</a></span><span class="preprocessor">#define PWR_SR1_WUFI_Pos             (15U)</span></div>
<div class="line"><a id="l08591" name="l08591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3292409f4ace61d403b652bb0ded849c"> 8591</a></span><span class="preprocessor">#define PWR_SR1_WUFI_Msk             (0x1UL &lt;&lt; PWR_SR1_WUFI_Pos)               </span></div>
<div class="line"><a id="l08592" name="l08592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bcd91a779fee2f98a91b1ac734b6c9"> 8592</a></span><span class="preprocessor">#define PWR_SR1_WUFI                 PWR_SR1_WUFI_Msk                          </span></div>
<div class="line"><a id="l08593" name="l08593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9cfff180e3bef9c1fad18d4f8ba606e"> 8593</a></span><span class="preprocessor">#define PWR_SR1_SBF_Pos              (8U)</span></div>
<div class="line"><a id="l08594" name="l08594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46de86e5fa599d3aabe3646e5c83ff13"> 8594</a></span><span class="preprocessor">#define PWR_SR1_SBF_Msk              (0x1UL &lt;&lt; PWR_SR1_SBF_Pos)                </span></div>
<div class="line"><a id="l08595" name="l08595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52067a339f2800cca29e0373f1b7d5f1"> 8595</a></span><span class="preprocessor">#define PWR_SR1_SBF                  PWR_SR1_SBF_Msk                           </span></div>
<div class="line"><a id="l08596" name="l08596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e71753df13cbe45a682782dd52d7188"> 8596</a></span><span class="preprocessor">#define PWR_SR1_WUF_Pos              (0U)</span></div>
<div class="line"><a id="l08597" name="l08597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ab4eafaa5b521406a181e970c4e5f04"> 8597</a></span><span class="preprocessor">#define PWR_SR1_WUF_Msk              (0x1FUL &lt;&lt; PWR_SR1_WUF_Pos)               </span></div>
<div class="line"><a id="l08598" name="l08598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cee25727108665face0ac2f709fcb72"> 8598</a></span><span class="preprocessor">#define PWR_SR1_WUF                  PWR_SR1_WUF_Msk                           </span></div>
<div class="line"><a id="l08599" name="l08599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59467b2a3904dca0b239df5cb13a44e8"> 8599</a></span><span class="preprocessor">#define PWR_SR1_WUF5_Pos             (4U)</span></div>
<div class="line"><a id="l08600" name="l08600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa81a5e5608d24f04e510b981f23f550"> 8600</a></span><span class="preprocessor">#define PWR_SR1_WUF5_Msk             (0x1UL &lt;&lt; PWR_SR1_WUF5_Pos)               </span></div>
<div class="line"><a id="l08601" name="l08601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac119a7732cd690d01870ee0fa72b4d20"> 8601</a></span><span class="preprocessor">#define PWR_SR1_WUF5                 PWR_SR1_WUF5_Msk                          </span></div>
<div class="line"><a id="l08602" name="l08602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8014ec451339efbf0ac723a9d84e245b"> 8602</a></span><span class="preprocessor">#define PWR_SR1_WUF4_Pos             (3U)</span></div>
<div class="line"><a id="l08603" name="l08603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a13909fdce06449a0f1138df7635c31"> 8603</a></span><span class="preprocessor">#define PWR_SR1_WUF4_Msk             (0x1UL &lt;&lt; PWR_SR1_WUF4_Pos)               </span></div>
<div class="line"><a id="l08604" name="l08604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92613bf31b9b2a8d63c24a0a1e8c5516"> 8604</a></span><span class="preprocessor">#define PWR_SR1_WUF4                 PWR_SR1_WUF4_Msk                          </span></div>
<div class="line"><a id="l08605" name="l08605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga848c1f7ed3fc5a18315fb48944fcc096"> 8605</a></span><span class="preprocessor">#define PWR_SR1_WUF3_Pos             (2U)</span></div>
<div class="line"><a id="l08606" name="l08606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ee47e810678a998df7b130c61c76dc6"> 8606</a></span><span class="preprocessor">#define PWR_SR1_WUF3_Msk             (0x1UL &lt;&lt; PWR_SR1_WUF3_Pos)               </span></div>
<div class="line"><a id="l08607" name="l08607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff45092647d089b93361f5cbaf6b1a1"> 8607</a></span><span class="preprocessor">#define PWR_SR1_WUF3                 PWR_SR1_WUF3_Msk                          </span></div>
<div class="line"><a id="l08608" name="l08608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebe957f4d65ef6b7f263b1f0924a30f8"> 8608</a></span><span class="preprocessor">#define PWR_SR1_WUF2_Pos             (1U)</span></div>
<div class="line"><a id="l08609" name="l08609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2da4b6c791875ae30474e2a13cb0af37"> 8609</a></span><span class="preprocessor">#define PWR_SR1_WUF2_Msk             (0x1UL &lt;&lt; PWR_SR1_WUF2_Pos)               </span></div>
<div class="line"><a id="l08610" name="l08610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb2045f5b3571c37bba90051c2b5ea6"> 8610</a></span><span class="preprocessor">#define PWR_SR1_WUF2                 PWR_SR1_WUF2_Msk                          </span></div>
<div class="line"><a id="l08611" name="l08611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c48cb5a0f8b86dc09d5ce1d496d795c"> 8611</a></span><span class="preprocessor">#define PWR_SR1_WUF1_Pos             (0U)</span></div>
<div class="line"><a id="l08612" name="l08612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7cce63b523402f2ffea81b585fe3ef5"> 8612</a></span><span class="preprocessor">#define PWR_SR1_WUF1_Msk             (0x1UL &lt;&lt; PWR_SR1_WUF1_Pos)               </span></div>
<div class="line"><a id="l08613" name="l08613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5ea0407844efe67f89d52468199bf9"> 8613</a></span><span class="preprocessor">#define PWR_SR1_WUF1                 PWR_SR1_WUF1_Msk                          </span></div>
<div class="line"><a id="l08615" name="l08615"></a><span class="lineno"> 8615</span><span class="comment">/********************  Bit definition for PWR_SR2 register  ********************/</span></div>
<div class="line"><a id="l08616" name="l08616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab714c92e5de766a2fdd802778a2f5c2d"> 8616</a></span><span class="preprocessor">#define PWR_SR2_PVMO4_Pos            (15U)</span></div>
<div class="line"><a id="l08617" name="l08617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2b0e8f56f9974148ea6272d0152668"> 8617</a></span><span class="preprocessor">#define PWR_SR2_PVMO4_Msk            (0x1UL &lt;&lt; PWR_SR2_PVMO4_Pos)              </span></div>
<div class="line"><a id="l08618" name="l08618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb35ad6cec90fea4a2a2770204bfa618"> 8618</a></span><span class="preprocessor">#define PWR_SR2_PVMO4                PWR_SR2_PVMO4_Msk                         </span></div>
<div class="line"><a id="l08619" name="l08619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f456297caa1bdf56316aeaeeb2eae4"> 8619</a></span><span class="preprocessor">#define PWR_SR2_PVMO3_Pos            (14U)</span></div>
<div class="line"><a id="l08620" name="l08620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3689cfd285737059dbb4a748dbf117e1"> 8620</a></span><span class="preprocessor">#define PWR_SR2_PVMO3_Msk            (0x1UL &lt;&lt; PWR_SR2_PVMO3_Pos)              </span></div>
<div class="line"><a id="l08621" name="l08621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2a4928dc037f410049cf67cde12a52"> 8621</a></span><span class="preprocessor">#define PWR_SR2_PVMO3                PWR_SR2_PVMO3_Msk                         </span></div>
<div class="line"><a id="l08622" name="l08622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee1497d70f726a937ae20688e75f23a"> 8622</a></span><span class="preprocessor">#define PWR_SR2_PVDO_Pos             (11U)</span></div>
<div class="line"><a id="l08623" name="l08623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bd23d53172d09b3e1a19f7bc7a6d06"> 8623</a></span><span class="preprocessor">#define PWR_SR2_PVDO_Msk             (0x1UL &lt;&lt; PWR_SR2_PVDO_Pos)               </span></div>
<div class="line"><a id="l08624" name="l08624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fea15ae013036a5a24db22a52ca3147"> 8624</a></span><span class="preprocessor">#define PWR_SR2_PVDO                 PWR_SR2_PVDO_Msk                          </span></div>
<div class="line"><a id="l08625" name="l08625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb351da51286ac6ecef463e03c665e85"> 8625</a></span><span class="preprocessor">#define PWR_SR2_VOSF_Pos             (10U)</span></div>
<div class="line"><a id="l08626" name="l08626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77731b81c1c30295b5638e1502df5ab6"> 8626</a></span><span class="preprocessor">#define PWR_SR2_VOSF_Msk             (0x1UL &lt;&lt; PWR_SR2_VOSF_Pos)               </span></div>
<div class="line"><a id="l08627" name="l08627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa16cbf806601b43cdbcba10b444c7f81"> 8627</a></span><span class="preprocessor">#define PWR_SR2_VOSF                 PWR_SR2_VOSF_Msk                          </span></div>
<div class="line"><a id="l08628" name="l08628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff23f66315da4c825502c360b7855988"> 8628</a></span><span class="preprocessor">#define PWR_SR2_REGLPF_Pos           (9U)</span></div>
<div class="line"><a id="l08629" name="l08629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3314b8d9a65423906e4b7dc6da6152c"> 8629</a></span><span class="preprocessor">#define PWR_SR2_REGLPF_Msk           (0x1UL &lt;&lt; PWR_SR2_REGLPF_Pos)             </span></div>
<div class="line"><a id="l08630" name="l08630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b4c0d31f1dbb17ccb85a6e582a00b9d"> 8630</a></span><span class="preprocessor">#define PWR_SR2_REGLPF               PWR_SR2_REGLPF_Msk                        </span></div>
<div class="line"><a id="l08631" name="l08631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec5679fae132b06386690a6008210ab8"> 8631</a></span><span class="preprocessor">#define PWR_SR2_REGLPS_Pos           (8U)</span></div>
<div class="line"><a id="l08632" name="l08632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dfb4cf2210dc6d42e3461de677d5cd4"> 8632</a></span><span class="preprocessor">#define PWR_SR2_REGLPS_Msk           (0x1UL &lt;&lt; PWR_SR2_REGLPS_Pos)             </span></div>
<div class="line"><a id="l08633" name="l08633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911a8a399671b6dc3fca4948f1ad6872"> 8633</a></span><span class="preprocessor">#define PWR_SR2_REGLPS               PWR_SR2_REGLPS_Msk                        </span></div>
<div class="line"><a id="l08635" name="l08635"></a><span class="lineno"> 8635</span><span class="comment">/********************  Bit definition for PWR_SCR register  ********************/</span></div>
<div class="line"><a id="l08636" name="l08636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabac354c14bf95b86950ccddb4b469c0e"> 8636</a></span><span class="preprocessor">#define PWR_SCR_CSBF_Pos             (8U)</span></div>
<div class="line"><a id="l08637" name="l08637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da6bdd44c4392f18d8216d3cc4e9c83"> 8637</a></span><span class="preprocessor">#define PWR_SCR_CSBF_Msk             (0x1UL &lt;&lt; PWR_SCR_CSBF_Pos)               </span></div>
<div class="line"><a id="l08638" name="l08638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdddfe059abe4fdb479d6f77d41f5bc5"> 8638</a></span><span class="preprocessor">#define PWR_SCR_CSBF                 PWR_SCR_CSBF_Msk                          </span></div>
<div class="line"><a id="l08639" name="l08639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac91a81ed0c084e866916d3f8ba16d3"> 8639</a></span><span class="preprocessor">#define PWR_SCR_CWUF_Pos             (0U)</span></div>
<div class="line"><a id="l08640" name="l08640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db68cb99dedae6f165584bfe2063920"> 8640</a></span><span class="preprocessor">#define PWR_SCR_CWUF_Msk             (0x1FUL &lt;&lt; PWR_SCR_CWUF_Pos)              </span></div>
<div class="line"><a id="l08641" name="l08641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab617e1bb3dca54f12c80d4c5b3a0ee3c"> 8641</a></span><span class="preprocessor">#define PWR_SCR_CWUF                 PWR_SCR_CWUF_Msk                          </span></div>
<div class="line"><a id="l08642" name="l08642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7fb9168e8f2c434d78a033dd6a20f65"> 8642</a></span><span class="preprocessor">#define PWR_SCR_CWUF5_Pos            (4U)</span></div>
<div class="line"><a id="l08643" name="l08643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5980fc735db6b2ea9adeb05d3e3c1f1"> 8643</a></span><span class="preprocessor">#define PWR_SCR_CWUF5_Msk            (0x1UL &lt;&lt; PWR_SCR_CWUF5_Pos)              </span></div>
<div class="line"><a id="l08644" name="l08644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1cc08299b937e0c1c87e24aa153c005"> 8644</a></span><span class="preprocessor">#define PWR_SCR_CWUF5                PWR_SCR_CWUF5_Msk                         </span></div>
<div class="line"><a id="l08645" name="l08645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f2eb15c4662edb69ebd5fa8f3c72a9f"> 8645</a></span><span class="preprocessor">#define PWR_SCR_CWUF4_Pos            (3U)</span></div>
<div class="line"><a id="l08646" name="l08646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02905174fda882abf1f543ca487c1ec4"> 8646</a></span><span class="preprocessor">#define PWR_SCR_CWUF4_Msk            (0x1UL &lt;&lt; PWR_SCR_CWUF4_Pos)              </span></div>
<div class="line"><a id="l08647" name="l08647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032b297a06e80628d63eb25dd1388268"> 8647</a></span><span class="preprocessor">#define PWR_SCR_CWUF4                PWR_SCR_CWUF4_Msk                         </span></div>
<div class="line"><a id="l08648" name="l08648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80713e25e31ad64073d8ab9c9cd9248f"> 8648</a></span><span class="preprocessor">#define PWR_SCR_CWUF3_Pos            (2U)</span></div>
<div class="line"><a id="l08649" name="l08649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe80c512090943bc2e4aea5068bed2c0"> 8649</a></span><span class="preprocessor">#define PWR_SCR_CWUF3_Msk            (0x1UL &lt;&lt; PWR_SCR_CWUF3_Pos)              </span></div>
<div class="line"><a id="l08650" name="l08650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b435bfeeeb80cd6e640fa6f9210649a"> 8650</a></span><span class="preprocessor">#define PWR_SCR_CWUF3                PWR_SCR_CWUF3_Msk                         </span></div>
<div class="line"><a id="l08651" name="l08651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad97b48b66e135768b645abbf6ca4a0c8"> 8651</a></span><span class="preprocessor">#define PWR_SCR_CWUF2_Pos            (1U)</span></div>
<div class="line"><a id="l08652" name="l08652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a59ab189af3edee39d5f86586c1d4a"> 8652</a></span><span class="preprocessor">#define PWR_SCR_CWUF2_Msk            (0x1UL &lt;&lt; PWR_SCR_CWUF2_Pos)              </span></div>
<div class="line"><a id="l08653" name="l08653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4128b0b9a09d2443ce0e4eef81177a8d"> 8653</a></span><span class="preprocessor">#define PWR_SCR_CWUF2                PWR_SCR_CWUF2_Msk                         </span></div>
<div class="line"><a id="l08654" name="l08654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6909ba44c7142a50c39b58cb72ef464"> 8654</a></span><span class="preprocessor">#define PWR_SCR_CWUF1_Pos            (0U)</span></div>
<div class="line"><a id="l08655" name="l08655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142fa620aec1ce292870d2a88c8e4bfc"> 8655</a></span><span class="preprocessor">#define PWR_SCR_CWUF1_Msk            (0x1UL &lt;&lt; PWR_SCR_CWUF1_Pos)              </span></div>
<div class="line"><a id="l08656" name="l08656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a12f5af4994abe5b34cf7eae3dacf70"> 8656</a></span><span class="preprocessor">#define PWR_SCR_CWUF1                PWR_SCR_CWUF1_Msk                         </span></div>
<div class="line"><a id="l08658" name="l08658"></a><span class="lineno"> 8658</span><span class="comment">/********************  Bit definition for PWR_PUCRA register  ********************/</span></div>
<div class="line"><a id="l08659" name="l08659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5484e1871ca5dcc376cb8af8c09e31d8"> 8659</a></span><span class="preprocessor">#define PWR_PUCRA_PA15_Pos           (15U)</span></div>
<div class="line"><a id="l08660" name="l08660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabee7372783982d4d000e2e847c8dc630"> 8660</a></span><span class="preprocessor">#define PWR_PUCRA_PA15_Msk           (0x1UL &lt;&lt; PWR_PUCRA_PA15_Pos)             </span></div>
<div class="line"><a id="l08661" name="l08661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3dcecac6d5bf3fb594f4842d6b97d6"> 8661</a></span><span class="preprocessor">#define PWR_PUCRA_PA15               PWR_PUCRA_PA15_Msk                        </span></div>
<div class="line"><a id="l08662" name="l08662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37bee63471a1e3adadd36d2ad9d56a0"> 8662</a></span><span class="preprocessor">#define PWR_PUCRA_PA13_Pos           (13U)</span></div>
<div class="line"><a id="l08663" name="l08663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fca5031723da3035cd0ac84416c8e2"> 8663</a></span><span class="preprocessor">#define PWR_PUCRA_PA13_Msk           (0x1UL &lt;&lt; PWR_PUCRA_PA13_Pos)             </span></div>
<div class="line"><a id="l08664" name="l08664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea0cce66170e2ccf02106afb53d1be1"> 8664</a></span><span class="preprocessor">#define PWR_PUCRA_PA13               PWR_PUCRA_PA13_Msk                        </span></div>
<div class="line"><a id="l08665" name="l08665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a254cb47b1edba3f930d4a0f967d193"> 8665</a></span><span class="preprocessor">#define PWR_PUCRA_PA12_Pos           (12U)</span></div>
<div class="line"><a id="l08666" name="l08666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga413606379c8e0c1a3e1038cde7f30868"> 8666</a></span><span class="preprocessor">#define PWR_PUCRA_PA12_Msk           (0x1UL &lt;&lt; PWR_PUCRA_PA12_Pos)             </span></div>
<div class="line"><a id="l08667" name="l08667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24ea01deb040e636ed39d21098f25d4e"> 8667</a></span><span class="preprocessor">#define PWR_PUCRA_PA12               PWR_PUCRA_PA12_Msk                        </span></div>
<div class="line"><a id="l08668" name="l08668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db544bca1fc218ee63a783f56cce7d3"> 8668</a></span><span class="preprocessor">#define PWR_PUCRA_PA11_Pos           (11U)</span></div>
<div class="line"><a id="l08669" name="l08669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e22caf5cbbfec057ab9b61e47e85ea1"> 8669</a></span><span class="preprocessor">#define PWR_PUCRA_PA11_Msk           (0x1UL &lt;&lt; PWR_PUCRA_PA11_Pos)             </span></div>
<div class="line"><a id="l08670" name="l08670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d18f1f2f4dae41593a9485bfa94d3c"> 8670</a></span><span class="preprocessor">#define PWR_PUCRA_PA11               PWR_PUCRA_PA11_Msk                        </span></div>
<div class="line"><a id="l08671" name="l08671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038a379d62e20e4aef961e720be97e31"> 8671</a></span><span class="preprocessor">#define PWR_PUCRA_PA10_Pos           (10U)</span></div>
<div class="line"><a id="l08672" name="l08672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbe03ce2b32c6d2d99f96eb370471439"> 8672</a></span><span class="preprocessor">#define PWR_PUCRA_PA10_Msk           (0x1UL &lt;&lt; PWR_PUCRA_PA10_Pos)             </span></div>
<div class="line"><a id="l08673" name="l08673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cc170ec9f694d2e53e4185386539ab9"> 8673</a></span><span class="preprocessor">#define PWR_PUCRA_PA10               PWR_PUCRA_PA10_Msk                        </span></div>
<div class="line"><a id="l08674" name="l08674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga177f2edd73d9db4e925748c295db7a84"> 8674</a></span><span class="preprocessor">#define PWR_PUCRA_PA9_Pos            (9U)</span></div>
<div class="line"><a id="l08675" name="l08675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9dde6ee2c091baf19521149febaf7dd"> 8675</a></span><span class="preprocessor">#define PWR_PUCRA_PA9_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA9_Pos)              </span></div>
<div class="line"><a id="l08676" name="l08676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c73bae1a8797e0b0bb20840bbacb96"> 8676</a></span><span class="preprocessor">#define PWR_PUCRA_PA9                PWR_PUCRA_PA9_Msk                         </span></div>
<div class="line"><a id="l08677" name="l08677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76804cc15c428dbe38048568522e5b0d"> 8677</a></span><span class="preprocessor">#define PWR_PUCRA_PA8_Pos            (8U)</span></div>
<div class="line"><a id="l08678" name="l08678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d5a3368e444f279a7af166c9823cd5"> 8678</a></span><span class="preprocessor">#define PWR_PUCRA_PA8_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA8_Pos)              </span></div>
<div class="line"><a id="l08679" name="l08679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a388db394ce5118cbcc6f51d63b7aa2"> 8679</a></span><span class="preprocessor">#define PWR_PUCRA_PA8                PWR_PUCRA_PA8_Msk                         </span></div>
<div class="line"><a id="l08680" name="l08680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7349048f35790b5ff909644ea333f3"> 8680</a></span><span class="preprocessor">#define PWR_PUCRA_PA7_Pos            (7U)</span></div>
<div class="line"><a id="l08681" name="l08681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad05ab6805e6783126974d0e3dcb2a4d3"> 8681</a></span><span class="preprocessor">#define PWR_PUCRA_PA7_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA7_Pos)              </span></div>
<div class="line"><a id="l08682" name="l08682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcc5bae0e836f9dced965b9ea5be7efb"> 8682</a></span><span class="preprocessor">#define PWR_PUCRA_PA7                PWR_PUCRA_PA7_Msk                         </span></div>
<div class="line"><a id="l08683" name="l08683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439f5bfb949c44eaa8424a1d42e57978"> 8683</a></span><span class="preprocessor">#define PWR_PUCRA_PA6_Pos            (6U)</span></div>
<div class="line"><a id="l08684" name="l08684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403ab985c027f1b20022c764687e00a4"> 8684</a></span><span class="preprocessor">#define PWR_PUCRA_PA6_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA6_Pos)              </span></div>
<div class="line"><a id="l08685" name="l08685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a03fc634507c4acd78f5a3d862e682a"> 8685</a></span><span class="preprocessor">#define PWR_PUCRA_PA6                PWR_PUCRA_PA6_Msk                         </span></div>
<div class="line"><a id="l08686" name="l08686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bf019c1eff15ed18a20dd1a0549785"> 8686</a></span><span class="preprocessor">#define PWR_PUCRA_PA5_Pos            (5U)</span></div>
<div class="line"><a id="l08687" name="l08687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28bb70b37b8d2539538d27510c554272"> 8687</a></span><span class="preprocessor">#define PWR_PUCRA_PA5_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA5_Pos)              </span></div>
<div class="line"><a id="l08688" name="l08688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a21e0d55ef3b7c9e4b7904a51ee4e4"> 8688</a></span><span class="preprocessor">#define PWR_PUCRA_PA5                PWR_PUCRA_PA5_Msk                         </span></div>
<div class="line"><a id="l08689" name="l08689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c9c0fd85bb245adb777961d58ab19cf"> 8689</a></span><span class="preprocessor">#define PWR_PUCRA_PA4_Pos            (4U)</span></div>
<div class="line"><a id="l08690" name="l08690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02aeb0f5747375daee2488ee818535de"> 8690</a></span><span class="preprocessor">#define PWR_PUCRA_PA4_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA4_Pos)              </span></div>
<div class="line"><a id="l08691" name="l08691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01a7945818e176f22294889671cefcc5"> 8691</a></span><span class="preprocessor">#define PWR_PUCRA_PA4                PWR_PUCRA_PA4_Msk                         </span></div>
<div class="line"><a id="l08692" name="l08692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga670de3c49c1c3070982952fcc4ae3151"> 8692</a></span><span class="preprocessor">#define PWR_PUCRA_PA3_Pos            (3U)</span></div>
<div class="line"><a id="l08693" name="l08693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae0d70425d15078cf339b01c7b8190a"> 8693</a></span><span class="preprocessor">#define PWR_PUCRA_PA3_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA3_Pos)              </span></div>
<div class="line"><a id="l08694" name="l08694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac091a74842ea29ed914029a65058702d"> 8694</a></span><span class="preprocessor">#define PWR_PUCRA_PA3                PWR_PUCRA_PA3_Msk                         </span></div>
<div class="line"><a id="l08695" name="l08695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee78b6346ef5d6d916576aff68b47d6"> 8695</a></span><span class="preprocessor">#define PWR_PUCRA_PA2_Pos            (2U)</span></div>
<div class="line"><a id="l08696" name="l08696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e82a239452bb018157e3656eccf3afb"> 8696</a></span><span class="preprocessor">#define PWR_PUCRA_PA2_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA2_Pos)              </span></div>
<div class="line"><a id="l08697" name="l08697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dea15b84bf7b96f70e3ff1b47f5637"> 8697</a></span><span class="preprocessor">#define PWR_PUCRA_PA2                PWR_PUCRA_PA2_Msk                         </span></div>
<div class="line"><a id="l08698" name="l08698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629e0da7ec1b23adfa6373a0b7db9bde"> 8698</a></span><span class="preprocessor">#define PWR_PUCRA_PA1_Pos            (1U)</span></div>
<div class="line"><a id="l08699" name="l08699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ef14597b5a97e2cae2be52962e5323b"> 8699</a></span><span class="preprocessor">#define PWR_PUCRA_PA1_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA1_Pos)              </span></div>
<div class="line"><a id="l08700" name="l08700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247c10f6a0573e1ac870a1a4de58ecc3"> 8700</a></span><span class="preprocessor">#define PWR_PUCRA_PA1                PWR_PUCRA_PA1_Msk                         </span></div>
<div class="line"><a id="l08701" name="l08701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0cd6af8f81412067e7d23b3c36f5dde"> 8701</a></span><span class="preprocessor">#define PWR_PUCRA_PA0_Pos            (0U)</span></div>
<div class="line"><a id="l08702" name="l08702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b53d54c8c70d2afc6586b115db7aaf"> 8702</a></span><span class="preprocessor">#define PWR_PUCRA_PA0_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA0_Pos)              </span></div>
<div class="line"><a id="l08703" name="l08703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169c59fcd30cd6255743d076f51e6332"> 8703</a></span><span class="preprocessor">#define PWR_PUCRA_PA0                PWR_PUCRA_PA0_Msk                         </span></div>
<div class="line"><a id="l08705" name="l08705"></a><span class="lineno"> 8705</span><span class="comment">/********************  Bit definition for PWR_PDCRA register  ********************/</span></div>
<div class="line"><a id="l08706" name="l08706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dd3afc029de4dfff0d8cfcc87c7a6d3"> 8706</a></span><span class="preprocessor">#define PWR_PDCRA_PA14_Pos           (14U)</span></div>
<div class="line"><a id="l08707" name="l08707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga700d6c54773f659bc57c38afeb86bf51"> 8707</a></span><span class="preprocessor">#define PWR_PDCRA_PA14_Msk           (0x1UL &lt;&lt; PWR_PDCRA_PA14_Pos)             </span></div>
<div class="line"><a id="l08708" name="l08708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab64428d4a9dab9efce521cd7d923af64"> 8708</a></span><span class="preprocessor">#define PWR_PDCRA_PA14               PWR_PDCRA_PA14_Msk                        </span></div>
<div class="line"><a id="l08709" name="l08709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b832656ec96ed007078821cce9c6b7f"> 8709</a></span><span class="preprocessor">#define PWR_PDCRA_PA12_Pos           (12U)</span></div>
<div class="line"><a id="l08710" name="l08710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088f08cd4ff10d16a3e8233d50082e40"> 8710</a></span><span class="preprocessor">#define PWR_PDCRA_PA12_Msk           (0x1UL &lt;&lt; PWR_PDCRA_PA12_Pos)             </span></div>
<div class="line"><a id="l08711" name="l08711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91911c5d20a197108c51537b04958b02"> 8711</a></span><span class="preprocessor">#define PWR_PDCRA_PA12               PWR_PDCRA_PA12_Msk                        </span></div>
<div class="line"><a id="l08712" name="l08712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad395e265266e0c56a387648afd486dea"> 8712</a></span><span class="preprocessor">#define PWR_PDCRA_PA11_Pos           (11U)</span></div>
<div class="line"><a id="l08713" name="l08713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3af2137078270558bd54576674e11c8"> 8713</a></span><span class="preprocessor">#define PWR_PDCRA_PA11_Msk           (0x1UL &lt;&lt; PWR_PDCRA_PA11_Pos)             </span></div>
<div class="line"><a id="l08714" name="l08714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39758c425db38f7ae510c37b9e64722c"> 8714</a></span><span class="preprocessor">#define PWR_PDCRA_PA11               PWR_PDCRA_PA11_Msk                        </span></div>
<div class="line"><a id="l08715" name="l08715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7ebea38c0b6b349fce78effaa420d4f"> 8715</a></span><span class="preprocessor">#define PWR_PDCRA_PA10_Pos           (10U)</span></div>
<div class="line"><a id="l08716" name="l08716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga275d31c4a20ced7408cb555667c1d425"> 8716</a></span><span class="preprocessor">#define PWR_PDCRA_PA10_Msk           (0x1UL &lt;&lt; PWR_PDCRA_PA10_Pos)             </span></div>
<div class="line"><a id="l08717" name="l08717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb64169709bc6bb557076f5a85fe1504"> 8717</a></span><span class="preprocessor">#define PWR_PDCRA_PA10               PWR_PDCRA_PA10_Msk                        </span></div>
<div class="line"><a id="l08718" name="l08718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3eb54d20e7bef07008a7837c284d296"> 8718</a></span><span class="preprocessor">#define PWR_PDCRA_PA9_Pos            (9U)</span></div>
<div class="line"><a id="l08719" name="l08719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089cccb2c6553fa1b178e4e0ba9220ad"> 8719</a></span><span class="preprocessor">#define PWR_PDCRA_PA9_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA9_Pos)              </span></div>
<div class="line"><a id="l08720" name="l08720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e244d97c388adb98fd406c08666f24"> 8720</a></span><span class="preprocessor">#define PWR_PDCRA_PA9                PWR_PDCRA_PA9_Msk                         </span></div>
<div class="line"><a id="l08721" name="l08721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f5e3867af8ea44974af1d92914a284a"> 8721</a></span><span class="preprocessor">#define PWR_PDCRA_PA8_Pos            (8U)</span></div>
<div class="line"><a id="l08722" name="l08722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a982eda80652cae76ed398ca60ccd0"> 8722</a></span><span class="preprocessor">#define PWR_PDCRA_PA8_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA8_Pos)              </span></div>
<div class="line"><a id="l08723" name="l08723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bcf52d2e7e1c34d4ea601c3ceddd04d"> 8723</a></span><span class="preprocessor">#define PWR_PDCRA_PA8                PWR_PDCRA_PA8_Msk                         </span></div>
<div class="line"><a id="l08724" name="l08724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedffd27dd8213ee6d9ce7a36ef3c59f7"> 8724</a></span><span class="preprocessor">#define PWR_PDCRA_PA7_Pos            (7U)</span></div>
<div class="line"><a id="l08725" name="l08725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df96cb99663dc62934da321aaecf8b1"> 8725</a></span><span class="preprocessor">#define PWR_PDCRA_PA7_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA7_Pos)              </span></div>
<div class="line"><a id="l08726" name="l08726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09275b29798705676d45c9c785f9976"> 8726</a></span><span class="preprocessor">#define PWR_PDCRA_PA7                PWR_PDCRA_PA7_Msk                         </span></div>
<div class="line"><a id="l08727" name="l08727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61d97c2c9d34986e5b3cd9e0870d05e"> 8727</a></span><span class="preprocessor">#define PWR_PDCRA_PA6_Pos            (6U)</span></div>
<div class="line"><a id="l08728" name="l08728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga518779284420c211407770d6f434c901"> 8728</a></span><span class="preprocessor">#define PWR_PDCRA_PA6_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA6_Pos)              </span></div>
<div class="line"><a id="l08729" name="l08729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dca195c3d39108d4e9feb4f1fa431c5"> 8729</a></span><span class="preprocessor">#define PWR_PDCRA_PA6                PWR_PDCRA_PA6_Msk                         </span></div>
<div class="line"><a id="l08730" name="l08730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55557de68f97e4e0b6108354cf6efb8f"> 8730</a></span><span class="preprocessor">#define PWR_PDCRA_PA5_Pos            (5U)</span></div>
<div class="line"><a id="l08731" name="l08731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bfb96db542041102de79fc11bb01d06"> 8731</a></span><span class="preprocessor">#define PWR_PDCRA_PA5_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA5_Pos)              </span></div>
<div class="line"><a id="l08732" name="l08732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc699a7651005b7b93e4fae230b3ef2e"> 8732</a></span><span class="preprocessor">#define PWR_PDCRA_PA5                PWR_PDCRA_PA5_Msk                         </span></div>
<div class="line"><a id="l08733" name="l08733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a0ecd9ecfa15126d8696a37e69c0fdc"> 8733</a></span><span class="preprocessor">#define PWR_PDCRA_PA4_Pos            (4U)</span></div>
<div class="line"><a id="l08734" name="l08734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a027d892d2f7122794c13c4d937140d"> 8734</a></span><span class="preprocessor">#define PWR_PDCRA_PA4_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA4_Pos)              </span></div>
<div class="line"><a id="l08735" name="l08735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3760e2a24c021505475f49022333a96c"> 8735</a></span><span class="preprocessor">#define PWR_PDCRA_PA4                PWR_PDCRA_PA4_Msk                         </span></div>
<div class="line"><a id="l08736" name="l08736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cc691124fc29facfe95b4df899e7a5"> 8736</a></span><span class="preprocessor">#define PWR_PDCRA_PA3_Pos            (3U)</span></div>
<div class="line"><a id="l08737" name="l08737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44ba6d2692ecba3213aaf1236f6a985"> 8737</a></span><span class="preprocessor">#define PWR_PDCRA_PA3_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA3_Pos)              </span></div>
<div class="line"><a id="l08738" name="l08738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c253f1fdca9a3927853daad5031d351"> 8738</a></span><span class="preprocessor">#define PWR_PDCRA_PA3                PWR_PDCRA_PA3_Msk                         </span></div>
<div class="line"><a id="l08739" name="l08739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15678ed9bb3c2b725c34fb874ff86136"> 8739</a></span><span class="preprocessor">#define PWR_PDCRA_PA2_Pos            (2U)</span></div>
<div class="line"><a id="l08740" name="l08740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc7cc88265568e8ef7b0e8978eeaa3f4"> 8740</a></span><span class="preprocessor">#define PWR_PDCRA_PA2_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA2_Pos)              </span></div>
<div class="line"><a id="l08741" name="l08741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771a8cc2433de6e3190618a12211d750"> 8741</a></span><span class="preprocessor">#define PWR_PDCRA_PA2                PWR_PDCRA_PA2_Msk                         </span></div>
<div class="line"><a id="l08742" name="l08742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad78cb2c80a668fd49f46a967a2127504"> 8742</a></span><span class="preprocessor">#define PWR_PDCRA_PA1_Pos            (1U)</span></div>
<div class="line"><a id="l08743" name="l08743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa539589ee6592bc1f92bc036675162e6"> 8743</a></span><span class="preprocessor">#define PWR_PDCRA_PA1_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA1_Pos)              </span></div>
<div class="line"><a id="l08744" name="l08744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae89c2b6bcc82f0c028e3e04e393cf264"> 8744</a></span><span class="preprocessor">#define PWR_PDCRA_PA1                PWR_PDCRA_PA1_Msk                         </span></div>
<div class="line"><a id="l08745" name="l08745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2c3d576c278f7a457df84055f462389"> 8745</a></span><span class="preprocessor">#define PWR_PDCRA_PA0_Pos            (0U)</span></div>
<div class="line"><a id="l08746" name="l08746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53e3de4f8ac77a779a98b3aa3080a64d"> 8746</a></span><span class="preprocessor">#define PWR_PDCRA_PA0_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA0_Pos)              </span></div>
<div class="line"><a id="l08747" name="l08747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe33ba93d8caeda571f2d255494f2caa"> 8747</a></span><span class="preprocessor">#define PWR_PDCRA_PA0                PWR_PDCRA_PA0_Msk                         </span></div>
<div class="line"><a id="l08749" name="l08749"></a><span class="lineno"> 8749</span><span class="comment">/********************  Bit definition for PWR_PUCRB register  ********************/</span></div>
<div class="line"><a id="l08750" name="l08750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec5e29d6274e8b701daf4534e3514d3"> 8750</a></span><span class="preprocessor">#define PWR_PUCRB_PB7_Pos            (7U)</span></div>
<div class="line"><a id="l08751" name="l08751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga229b88fe3d8743a07df6944091110d46"> 8751</a></span><span class="preprocessor">#define PWR_PUCRB_PB7_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB7_Pos)              </span></div>
<div class="line"><a id="l08752" name="l08752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263cdba9a8ee852bb343a38ebab11833"> 8752</a></span><span class="preprocessor">#define PWR_PUCRB_PB7                PWR_PUCRB_PB7_Msk                         </span></div>
<div class="line"><a id="l08753" name="l08753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc77e13b38d72308d212810b2b16c15e"> 8753</a></span><span class="preprocessor">#define PWR_PUCRB_PB6_Pos            (6U)</span></div>
<div class="line"><a id="l08754" name="l08754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga611c3f3c049a2b9fc3df268417d220fe"> 8754</a></span><span class="preprocessor">#define PWR_PUCRB_PB6_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB6_Pos)              </span></div>
<div class="line"><a id="l08755" name="l08755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdeb9e492aedae104ed536c66f8603db"> 8755</a></span><span class="preprocessor">#define PWR_PUCRB_PB6                PWR_PUCRB_PB6_Msk                         </span></div>
<div class="line"><a id="l08756" name="l08756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793c8e552b6fa6aec7350005d9fda52b"> 8756</a></span><span class="preprocessor">#define PWR_PUCRB_PB5_Pos            (5U)</span></div>
<div class="line"><a id="l08757" name="l08757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab850e2a2514542723a500e110e08d437"> 8757</a></span><span class="preprocessor">#define PWR_PUCRB_PB5_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB5_Pos)              </span></div>
<div class="line"><a id="l08758" name="l08758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9178627a0718dfff48a9adf6bc0f963b"> 8758</a></span><span class="preprocessor">#define PWR_PUCRB_PB5                PWR_PUCRB_PB5_Msk                         </span></div>
<div class="line"><a id="l08759" name="l08759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde93a40d94750cadb48323667762920"> 8759</a></span><span class="preprocessor">#define PWR_PUCRB_PB4_Pos            (4U)</span></div>
<div class="line"><a id="l08760" name="l08760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5856601dc7cc0fd024c066265cd66ab5"> 8760</a></span><span class="preprocessor">#define PWR_PUCRB_PB4_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB4_Pos)              </span></div>
<div class="line"><a id="l08761" name="l08761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffa2061e37dad37437f5cb47be294a6"> 8761</a></span><span class="preprocessor">#define PWR_PUCRB_PB4                PWR_PUCRB_PB4_Msk                         </span></div>
<div class="line"><a id="l08762" name="l08762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07487edcbbb35a207865aae0253ea6b"> 8762</a></span><span class="preprocessor">#define PWR_PUCRB_PB3_Pos            (3U)</span></div>
<div class="line"><a id="l08763" name="l08763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3811a7f8aa304f48a6c37260bedbd3b"> 8763</a></span><span class="preprocessor">#define PWR_PUCRB_PB3_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB3_Pos)              </span></div>
<div class="line"><a id="l08764" name="l08764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90577c39614de0671db781f5168a2086"> 8764</a></span><span class="preprocessor">#define PWR_PUCRB_PB3                PWR_PUCRB_PB3_Msk                         </span></div>
<div class="line"><a id="l08765" name="l08765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5c5009035dd58e45306c498d7e8eb10"> 8765</a></span><span class="preprocessor">#define PWR_PUCRB_PB1_Pos            (1U)</span></div>
<div class="line"><a id="l08766" name="l08766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185637d506df5bfb727bc67ff3f0d383"> 8766</a></span><span class="preprocessor">#define PWR_PUCRB_PB1_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB1_Pos)              </span></div>
<div class="line"><a id="l08767" name="l08767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4868b26376c5ce38025c617d9a45a81"> 8767</a></span><span class="preprocessor">#define PWR_PUCRB_PB1                PWR_PUCRB_PB1_Msk                         </span></div>
<div class="line"><a id="l08768" name="l08768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b7bea6f361243a5e3b6d81c69bd87e"> 8768</a></span><span class="preprocessor">#define PWR_PUCRB_PB0_Pos            (0U)</span></div>
<div class="line"><a id="l08769" name="l08769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a79251e6862e306db3a66efef348ce"> 8769</a></span><span class="preprocessor">#define PWR_PUCRB_PB0_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB0_Pos)              </span></div>
<div class="line"><a id="l08770" name="l08770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga511b67a6d2a4745e92351a619b4aaa97"> 8770</a></span><span class="preprocessor">#define PWR_PUCRB_PB0                PWR_PUCRB_PB0_Msk                         </span></div>
<div class="line"><a id="l08772" name="l08772"></a><span class="lineno"> 8772</span><span class="comment">/********************  Bit definition for PWR_PDCRB register  ********************/</span></div>
<div class="line"><a id="l08773" name="l08773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80a196376969123af74aff2f0c1c78a"> 8773</a></span><span class="preprocessor">#define PWR_PDCRB_PB7_Pos            (7U)</span></div>
<div class="line"><a id="l08774" name="l08774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97c7daa768c5be12529068b9af64711"> 8774</a></span><span class="preprocessor">#define PWR_PDCRB_PB7_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB7_Pos)              </span></div>
<div class="line"><a id="l08775" name="l08775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49fb2b285d7e997e7a75072a892c28c6"> 8775</a></span><span class="preprocessor">#define PWR_PDCRB_PB7                PWR_PDCRB_PB7_Msk                         </span></div>
<div class="line"><a id="l08776" name="l08776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e8ffb991583aa120a322ce8ae77e31b"> 8776</a></span><span class="preprocessor">#define PWR_PDCRB_PB6_Pos            (6U)</span></div>
<div class="line"><a id="l08777" name="l08777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ebfbbf6a82ccaa00eb6bbae36946e5"> 8777</a></span><span class="preprocessor">#define PWR_PDCRB_PB6_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB6_Pos)              </span></div>
<div class="line"><a id="l08778" name="l08778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8aca8a173ba6e7feebceab89fa9c091"> 8778</a></span><span class="preprocessor">#define PWR_PDCRB_PB6                PWR_PDCRB_PB6_Msk                         </span></div>
<div class="line"><a id="l08779" name="l08779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e99cc40a6641c50ace6eaa279d9ddb"> 8779</a></span><span class="preprocessor">#define PWR_PDCRB_PB5_Pos            (5U)</span></div>
<div class="line"><a id="l08780" name="l08780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c9599e11d339cf5256bfa0d9014c20"> 8780</a></span><span class="preprocessor">#define PWR_PDCRB_PB5_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB5_Pos)              </span></div>
<div class="line"><a id="l08781" name="l08781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8518c45d35163e51774548032a3670f0"> 8781</a></span><span class="preprocessor">#define PWR_PDCRB_PB5                PWR_PDCRB_PB5_Msk                         </span></div>
<div class="line"><a id="l08782" name="l08782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88068f97a716a8bf83b651d0ca7190cf"> 8782</a></span><span class="preprocessor">#define PWR_PDCRB_PB3_Pos            (3U)</span></div>
<div class="line"><a id="l08783" name="l08783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e013f883e0f8800bd2b070ff05c6fd"> 8783</a></span><span class="preprocessor">#define PWR_PDCRB_PB3_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB3_Pos)              </span></div>
<div class="line"><a id="l08784" name="l08784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17c1856e03317e444f6b5f4a54072790"> 8784</a></span><span class="preprocessor">#define PWR_PDCRB_PB3                PWR_PDCRB_PB3_Msk                         </span></div>
<div class="line"><a id="l08785" name="l08785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2880d667bf52525e768a62eda921ec"> 8785</a></span><span class="preprocessor">#define PWR_PDCRB_PB1_Pos            (1U)</span></div>
<div class="line"><a id="l08786" name="l08786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79729f14980ea1adcac3e0137ad4f6ec"> 8786</a></span><span class="preprocessor">#define PWR_PDCRB_PB1_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB1_Pos)              </span></div>
<div class="line"><a id="l08787" name="l08787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a3b62e431b262b4d225d25d2ec1feb"> 8787</a></span><span class="preprocessor">#define PWR_PDCRB_PB1                PWR_PDCRB_PB1_Msk                         </span></div>
<div class="line"><a id="l08788" name="l08788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae417e1645b8d1b98a5ac5f6defa451d7"> 8788</a></span><span class="preprocessor">#define PWR_PDCRB_PB0_Pos            (0U)</span></div>
<div class="line"><a id="l08789" name="l08789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a6344178b5b993cc95a9be40746d0a"> 8789</a></span><span class="preprocessor">#define PWR_PDCRB_PB0_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB0_Pos)              </span></div>
<div class="line"><a id="l08790" name="l08790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bdff78a4b11bef7547e0d893ee7b7d5"> 8790</a></span><span class="preprocessor">#define PWR_PDCRB_PB0                PWR_PDCRB_PB0_Msk                         </span></div>
<div class="line"><a id="l08792" name="l08792"></a><span class="lineno"> 8792</span><span class="comment">/********************  Bit definition for PWR_PUCRC register  ********************/</span></div>
<div class="line"><a id="l08793" name="l08793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74512b608c5d148e828408fde672bad7"> 8793</a></span><span class="preprocessor">#define PWR_PUCRC_PC15_Pos           (15U)</span></div>
<div class="line"><a id="l08794" name="l08794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85fa303abe85c2039ef9e178111dc6d"> 8794</a></span><span class="preprocessor">#define PWR_PUCRC_PC15_Msk           (0x1UL &lt;&lt; PWR_PUCRC_PC15_Pos)             </span></div>
<div class="line"><a id="l08795" name="l08795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe36860f65a255740c13e5a8eff44cb"> 8795</a></span><span class="preprocessor">#define PWR_PUCRC_PC15               PWR_PUCRC_PC15_Msk                        </span></div>
<div class="line"><a id="l08796" name="l08796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21f2fd04cc7267e14486e4cc3bc986e3"> 8796</a></span><span class="preprocessor">#define PWR_PUCRC_PC14_Pos           (14U)</span></div>
<div class="line"><a id="l08797" name="l08797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1709fdf9272586848e07ec26681ef02"> 8797</a></span><span class="preprocessor">#define PWR_PUCRC_PC14_Msk           (0x1UL &lt;&lt; PWR_PUCRC_PC14_Pos)             </span></div>
<div class="line"><a id="l08798" name="l08798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e1bc8e91670bb5a3f29e9d05c79d879"> 8798</a></span><span class="preprocessor">#define PWR_PUCRC_PC14               PWR_PUCRC_PC14_Msk                        </span></div>
<div class="line"><a id="l08800" name="l08800"></a><span class="lineno"> 8800</span><span class="comment">/********************  Bit definition for PWR_PDCRC register  ********************/</span></div>
<div class="line"><a id="l08801" name="l08801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabd21c6be7914d1bca8b967378830b97"> 8801</a></span><span class="preprocessor">#define PWR_PDCRC_PC15_Pos           (15U)</span></div>
<div class="line"><a id="l08802" name="l08802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea93537beb0f87d616f9dcc75152639"> 8802</a></span><span class="preprocessor">#define PWR_PDCRC_PC15_Msk           (0x1UL &lt;&lt; PWR_PDCRC_PC15_Pos)             </span></div>
<div class="line"><a id="l08803" name="l08803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8583cebcda7ee9ed53b75c783fd8174"> 8803</a></span><span class="preprocessor">#define PWR_PDCRC_PC15               PWR_PDCRC_PC15_Msk                        </span></div>
<div class="line"><a id="l08804" name="l08804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c7db0cf632d3b6f601cccbaf19b57e1"> 8804</a></span><span class="preprocessor">#define PWR_PDCRC_PC14_Pos           (14U)</span></div>
<div class="line"><a id="l08805" name="l08805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58433c2ed925858ecf2b4fe7426bfe23"> 8805</a></span><span class="preprocessor">#define PWR_PDCRC_PC14_Msk           (0x1UL &lt;&lt; PWR_PDCRC_PC14_Pos)             </span></div>
<div class="line"><a id="l08806" name="l08806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d3d7adc6dc23b6ac775513ddc96c059"> 8806</a></span><span class="preprocessor">#define PWR_PDCRC_PC14               PWR_PDCRC_PC14_Msk                        </span></div>
<div class="line"><a id="l08811" name="l08811"></a><span class="lineno"> 8811</span><span class="comment">/********************  Bit definition for PWR_PUCRH register  ********************/</span></div>
<div class="line"><a id="l08812" name="l08812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b2d96e11c53a1078f9fb8f59b15bce"> 8812</a></span><span class="preprocessor">#define PWR_PUCRH_PH3_Pos            (3U)</span></div>
<div class="line"><a id="l08813" name="l08813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0deee8545f35f418758c9ccd7aa7919e"> 8813</a></span><span class="preprocessor">#define PWR_PUCRH_PH3_Msk            (0x1UL &lt;&lt; PWR_PUCRH_PH3_Pos)              </span></div>
<div class="line"><a id="l08814" name="l08814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c59c5bebe83dadd77e099a9a834be42"> 8814</a></span><span class="preprocessor">#define PWR_PUCRH_PH3                PWR_PUCRH_PH3_Msk                         </span></div>
<div class="line"><a id="l08816" name="l08816"></a><span class="lineno"> 8816</span><span class="comment">/********************  Bit definition for PWR_PDCRH register  ********************/</span></div>
<div class="line"><a id="l08817" name="l08817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75f4e79796319ef3757a97e072cd25ee"> 8817</a></span><span class="preprocessor">#define PWR_PDCRH_PH3_Pos            (3U)</span></div>
<div class="line"><a id="l08818" name="l08818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7658f59e0834327b69765ae0bb34dc"> 8818</a></span><span class="preprocessor">#define PWR_PDCRH_PH3_Msk            (0x1UL &lt;&lt; PWR_PDCRH_PH3_Pos)              </span></div>
<div class="line"><a id="l08819" name="l08819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82c614e449f25887d23b06638be6e451"> 8819</a></span><span class="preprocessor">#define PWR_PDCRH_PH3                PWR_PDCRH_PH3_Msk                         </span></div>
<div class="line"><a id="l08822" name="l08822"></a><span class="lineno"> 8822</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08823" name="l08823"></a><span class="lineno"> 8823</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08824" name="l08824"></a><span class="lineno"> 8824</span><span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a id="l08825" name="l08825"></a><span class="lineno"> 8825</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08826" name="l08826"></a><span class="lineno"> 8826</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08827" name="l08827"></a><span class="lineno"> 8827</span><span class="comment">/*</span></div>
<div class="line"><a id="l08828" name="l08828"></a><span class="lineno"> 8828</span><span class="comment">* @brief Specific device feature definitions  (not present on all devices in the STM32L4 serie)</span></div>
<div class="line"><a id="l08829" name="l08829"></a><span class="lineno"> 8829</span><span class="comment">*/</span></div>
<div class="line"><a id="l08830" name="l08830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa741785b394a3d59b6527e4df1d9747"> 8830</a></span><span class="preprocessor">#define RCC_PLLSAI1_SUPPORT</span></div>
<div class="line"><a id="l08831" name="l08831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74df14db3b80ebdb8709179ebce500aa"> 8831</a></span><span class="preprocessor">#define RCC_PLLP_SUPPORT</span></div>
<div class="line"><a id="l08832" name="l08832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694f4c1b00e10de4b644388e084482ab"> 8832</a></span><span class="preprocessor">#define RCC_HSI48_SUPPORT</span></div>
<div class="line"><a id="l08833" name="l08833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e55e6643a13d2849a03f5983e8a37b"> 8833</a></span><span class="preprocessor">#define RCC_PLLP_DIV_2_31_SUPPORT</span></div>
<div class="line"><a id="l08834" name="l08834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bc74b31f9e6668d7aee45610bbee304"> 8834</a></span><span class="preprocessor">#define RCC_PLLSAI1P_DIV_2_31_SUPPORT</span></div>
<div class="line"><a id="l08835" name="l08835"></a><span class="lineno"> 8835</span> </div>
<div class="line"><a id="l08836" name="l08836"></a><span class="lineno"> 8836</span><span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a id="l08837" name="l08837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ddab7700ab98b4fcd0d8891d9b1a958"> 8837</a></span><span class="preprocessor">#define RCC_CR_MSION_Pos                     (0U)</span></div>
<div class="line"><a id="l08838" name="l08838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6678f6988653901c00f542758b70b29"> 8838</a></span><span class="preprocessor">#define RCC_CR_MSION_Msk                     (0x1UL &lt;&lt; RCC_CR_MSION_Pos)       </span></div>
<div class="line"><a id="l08839" name="l08839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795"> 8839</a></span><span class="preprocessor">#define RCC_CR_MSION                         RCC_CR_MSION_Msk                  </span></div>
<div class="line"><a id="l08840" name="l08840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91dcc46b1b10474b456e92d6f3fd511f"> 8840</a></span><span class="preprocessor">#define RCC_CR_MSIRDY_Pos                    (1U)</span></div>
<div class="line"><a id="l08841" name="l08841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27836f21843376e52e2cbadcf0afa162"> 8841</a></span><span class="preprocessor">#define RCC_CR_MSIRDY_Msk                    (0x1UL &lt;&lt; RCC_CR_MSIRDY_Pos)      </span></div>
<div class="line"><a id="l08842" name="l08842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07"> 8842</a></span><span class="preprocessor">#define RCC_CR_MSIRDY                        RCC_CR_MSIRDY_Msk                 </span></div>
<div class="line"><a id="l08843" name="l08843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa53f89caf0361d548f88df48209c4d64"> 8843</a></span><span class="preprocessor">#define RCC_CR_MSIPLLEN_Pos                  (2U)</span></div>
<div class="line"><a id="l08844" name="l08844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392ff3ea1e8503643a51db52e4d02d5d"> 8844</a></span><span class="preprocessor">#define RCC_CR_MSIPLLEN_Msk                  (0x1UL &lt;&lt; RCC_CR_MSIPLLEN_Pos)    </span></div>
<div class="line"><a id="l08845" name="l08845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cff3de5ace8d67ac612240c20421f"> 8845</a></span><span class="preprocessor">#define RCC_CR_MSIPLLEN                      RCC_CR_MSIPLLEN_Msk               </span></div>
<div class="line"><a id="l08846" name="l08846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90de1c5e0d2625f5207f2a49f2f0bbd7"> 8846</a></span><span class="preprocessor">#define RCC_CR_MSIRGSEL_Pos                  (3U)</span></div>
<div class="line"><a id="l08847" name="l08847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9fe651935b1c8d2ef316e2514bf17e"> 8847</a></span><span class="preprocessor">#define RCC_CR_MSIRGSEL_Msk                  (0x1UL &lt;&lt; RCC_CR_MSIRGSEL_Pos)    </span></div>
<div class="line"><a id="l08848" name="l08848"></a><span class="lineno"> 8848</span><span class="preprocessor">#define RCC_CR_MSIRGSEL                      RCC_CR_MSIRGSEL_Msk               </span></div>
<div class="line"><a id="l08851" name="l08851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad949863c00facb1c23f1d65ddf86eeed"> 8851</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_Pos                  (4U)</span></div>
<div class="line"><a id="l08852" name="l08852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad65edff6ae9901530fadc85fc4a473bf"> 8852</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_Msk                  (0xFUL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08853" name="l08853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07ad83eab3b62a51d110572d0a78c833"> 8853</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE                      RCC_CR_MSIRANGE_Msk               </span></div>
<div class="line"><a id="l08854" name="l08854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69cfc8a5af1ebbf3da2e6ec542dbbb61"> 8854</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_0                    (0x0UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08855" name="l08855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54b7707236b2d49d9ffd684b87254659"> 8855</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_1                    (0x1UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08856" name="l08856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db35bd687b9dca2cc29cb93c410341b"> 8856</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_2                    (0x2UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08857" name="l08857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ee2a9068c2cd1a9a14ca53055735fd2"> 8857</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_3                    (0x3UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08858" name="l08858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac68bcd3b8886b4215530f85c82e77ddc"> 8858</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_4                    (0x4UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08859" name="l08859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6bd2007f991cdfc3a407f527dd2a67a"> 8859</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_5                    (0x5UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08860" name="l08860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5abf051c589f319fa511d657d16a39"> 8860</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_6                    (0x6UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08861" name="l08861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b69dd0b3f60cafa016bcd6b5bf30dbf"> 8861</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_7                    (0x7UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08862" name="l08862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a464ebf18ac4aa5851b2683ae027ff8"> 8862</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_8                    (0x8UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08863" name="l08863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeeabf82994437ed9358094e7bd082702"> 8863</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_9                    (0x9UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08864" name="l08864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ec71a5c7973dca2767574eee342838"> 8864</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_10                   (0xAUL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08865" name="l08865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2574c5e3e2a8d0a3ba0c3ba10892a4"> 8865</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_11                   (0xBUL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l08867" name="l08867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585"> 8867</a></span><span class="preprocessor">#define RCC_CR_HSION_Pos                     (8U)</span></div>
<div class="line"><a id="l08868" name="l08868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 8868</a></span><span class="preprocessor">#define RCC_CR_HSION_Msk                     (0x1UL &lt;&lt; RCC_CR_HSION_Pos)       </span></div>
<div class="line"><a id="l08869" name="l08869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 8869</a></span><span class="preprocessor">#define RCC_CR_HSION                         RCC_CR_HSION_Msk                  </span></div>
<div class="line"><a id="l08870" name="l08870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33c2b9f22004361c069c6cd35d14952"> 8870</a></span><span class="preprocessor">#define RCC_CR_HSIKERON_Pos                  (9U)</span></div>
<div class="line"><a id="l08871" name="l08871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366"> 8871</a></span><span class="preprocessor">#define RCC_CR_HSIKERON_Msk                  (0x1UL &lt;&lt; RCC_CR_HSIKERON_Pos)    </span></div>
<div class="line"><a id="l08872" name="l08872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0"> 8872</a></span><span class="preprocessor">#define RCC_CR_HSIKERON                      RCC_CR_HSIKERON_Msk               </span></div>
<div class="line"><a id="l08873" name="l08873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9"> 8873</a></span><span class="preprocessor">#define RCC_CR_HSIRDY_Pos                    (10U)</span></div>
<div class="line"><a id="l08874" name="l08874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947"> 8874</a></span><span class="preprocessor">#define RCC_CR_HSIRDY_Msk                    (0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)      </span></div>
<div class="line"><a id="l08875" name="l08875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 8875</a></span><span class="preprocessor">#define RCC_CR_HSIRDY                        RCC_CR_HSIRDY_Msk                 </span></div>
<div class="line"><a id="l08876" name="l08876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548960a115667ff5099c614b1148a8f7"> 8876</a></span><span class="preprocessor">#define RCC_CR_HSIASFS_Pos                   (11U)</span></div>
<div class="line"><a id="l08877" name="l08877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0a2c25fa13d836b8758e4ff5ca4a58"> 8877</a></span><span class="preprocessor">#define RCC_CR_HSIASFS_Msk                   (0x1UL &lt;&lt; RCC_CR_HSIASFS_Pos)     </span></div>
<div class="line"><a id="l08878" name="l08878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f0aba1e728b2409378cda9d59e6a506"> 8878</a></span><span class="preprocessor">#define RCC_CR_HSIASFS                       RCC_CR_HSIASFS_Msk                </span></div>
<div class="line"><a id="l08880" name="l08880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a"> 8880</a></span><span class="preprocessor">#define RCC_CR_HSEON_Pos                     (16U)</span></div>
<div class="line"><a id="l08881" name="l08881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 8881</a></span><span class="preprocessor">#define RCC_CR_HSEON_Msk                     (0x1UL &lt;&lt; RCC_CR_HSEON_Pos)       </span></div>
<div class="line"><a id="l08882" name="l08882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 8882</a></span><span class="preprocessor">#define RCC_CR_HSEON                         RCC_CR_HSEON_Msk                  </span></div>
<div class="line"><a id="l08883" name="l08883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285"> 8883</a></span><span class="preprocessor">#define RCC_CR_HSERDY_Pos                    (17U)</span></div>
<div class="line"><a id="l08884" name="l08884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 8884</a></span><span class="preprocessor">#define RCC_CR_HSERDY_Msk                    (0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)      </span></div>
<div class="line"><a id="l08885" name="l08885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 8885</a></span><span class="preprocessor">#define RCC_CR_HSERDY                        RCC_CR_HSERDY_Msk                 </span></div>
<div class="line"><a id="l08886" name="l08886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9"> 8886</a></span><span class="preprocessor">#define RCC_CR_HSEBYP_Pos                    (18U)</span></div>
<div class="line"><a id="l08887" name="l08887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 8887</a></span><span class="preprocessor">#define RCC_CR_HSEBYP_Msk                    (0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)      </span></div>
<div class="line"><a id="l08888" name="l08888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 8888</a></span><span class="preprocessor">#define RCC_CR_HSEBYP                        RCC_CR_HSEBYP_Msk                 </span></div>
<div class="line"><a id="l08889" name="l08889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa"> 8889</a></span><span class="preprocessor">#define RCC_CR_CSSON_Pos                     (19U)</span></div>
<div class="line"><a id="l08890" name="l08890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 8890</a></span><span class="preprocessor">#define RCC_CR_CSSON_Msk                     (0x1UL &lt;&lt; RCC_CR_CSSON_Pos)       </span></div>
<div class="line"><a id="l08891" name="l08891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 8891</a></span><span class="preprocessor">#define RCC_CR_CSSON                         RCC_CR_CSSON_Msk                  </span></div>
<div class="line"><a id="l08893" name="l08893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3"> 8893</a></span><span class="preprocessor">#define RCC_CR_PLLON_Pos                     (24U)</span></div>
<div class="line"><a id="l08894" name="l08894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 8894</a></span><span class="preprocessor">#define RCC_CR_PLLON_Msk                     (0x1UL &lt;&lt; RCC_CR_PLLON_Pos)       </span></div>
<div class="line"><a id="l08895" name="l08895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 8895</a></span><span class="preprocessor">#define RCC_CR_PLLON                         RCC_CR_PLLON_Msk                  </span></div>
<div class="line"><a id="l08896" name="l08896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4"> 8896</a></span><span class="preprocessor">#define RCC_CR_PLLRDY_Pos                    (25U)</span></div>
<div class="line"><a id="l08897" name="l08897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 8897</a></span><span class="preprocessor">#define RCC_CR_PLLRDY_Msk                    (0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)      </span></div>
<div class="line"><a id="l08898" name="l08898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 8898</a></span><span class="preprocessor">#define RCC_CR_PLLRDY                        RCC_CR_PLLRDY_Msk                 </span></div>
<div class="line"><a id="l08899" name="l08899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2b4fc13cc885f484b78a65c6a73bdd"> 8899</a></span><span class="preprocessor">#define RCC_CR_PLLSAI1ON_Pos                 (26U)</span></div>
<div class="line"><a id="l08900" name="l08900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101af5a14657f6efec9c9ef4b863675d"> 8900</a></span><span class="preprocessor">#define RCC_CR_PLLSAI1ON_Msk                 (0x1UL &lt;&lt; RCC_CR_PLLSAI1ON_Pos)   </span></div>
<div class="line"><a id="l08901" name="l08901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bc2db1b1f4c7ac0cfe6d20cca83dad"> 8901</a></span><span class="preprocessor">#define RCC_CR_PLLSAI1ON                     RCC_CR_PLLSAI1ON_Msk              </span></div>
<div class="line"><a id="l08902" name="l08902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2735e7c2fdef767f8e0d65379b52e485"> 8902</a></span><span class="preprocessor">#define RCC_CR_PLLSAI1RDY_Pos                (27U)</span></div>
<div class="line"><a id="l08903" name="l08903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb21404ea1aace8cf2f827642c6c88a7"> 8903</a></span><span class="preprocessor">#define RCC_CR_PLLSAI1RDY_Msk                (0x1UL &lt;&lt; RCC_CR_PLLSAI1RDY_Pos)  </span></div>
<div class="line"><a id="l08904" name="l08904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f945af02fdacbf4f32c4ee9879c608"> 8904</a></span><span class="preprocessor">#define RCC_CR_PLLSAI1RDY                    RCC_CR_PLLSAI1RDY_Msk             </span></div>
<div class="line"><a id="l08906" name="l08906"></a><span class="lineno"> 8906</span><span class="comment">/********************  Bit definition for RCC_ICSCR register  ***************/</span></div>
<div class="line"><a id="l08908" name="l08908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660"> 8908</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_Pos                 (0U)</span></div>
<div class="line"><a id="l08909" name="l08909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefe30dc896a8551c02e495dddf4a2850"> 8909</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_Msk                 (0xFFUL &lt;&lt; RCC_ICSCR_MSICAL_Pos)  </span></div>
<div class="line"><a id="l08910" name="l08910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c"> 8910</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL                     RCC_ICSCR_MSICAL_Msk              </span></div>
<div class="line"><a id="l08911" name="l08911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20a8154d0851502948a49b5dad52f2f5"> 8911</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_0                   (0x01UL &lt;&lt; RCC_ICSCR_MSICAL_Pos)  </span></div>
<div class="line"><a id="l08912" name="l08912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b1b03017f6219427fa6d413164db39"> 8912</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_1                   (0x02UL &lt;&lt; RCC_ICSCR_MSICAL_Pos)  </span></div>
<div class="line"><a id="l08913" name="l08913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa62020fa9147b25d7a766e0693fc0697"> 8913</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_2                   (0x04UL &lt;&lt; RCC_ICSCR_MSICAL_Pos)  </span></div>
<div class="line"><a id="l08914" name="l08914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33ad9a30aac3f21971d532a07c36108"> 8914</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_3                   (0x08UL &lt;&lt; RCC_ICSCR_MSICAL_Pos)  </span></div>
<div class="line"><a id="l08915" name="l08915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa2fffb6a7fe8681787aefced2acc4bd"> 8915</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_4                   (0x10UL &lt;&lt; RCC_ICSCR_MSICAL_Pos)  </span></div>
<div class="line"><a id="l08916" name="l08916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4342bf359d6dcbdf2e3c63c93e649b41"> 8916</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_5                   (0x20UL &lt;&lt; RCC_ICSCR_MSICAL_Pos)  </span></div>
<div class="line"><a id="l08917" name="l08917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a8decf30b08e569aef2bc9f41ed9"> 8917</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_6                   (0x40UL &lt;&lt; RCC_ICSCR_MSICAL_Pos)  </span></div>
<div class="line"><a id="l08918" name="l08918"></a><span class="lineno"> 8918</span><span class="preprocessor">#define RCC_ICSCR_MSICAL_7                   (0x80UL &lt;&lt; RCC_ICSCR_MSICAL_Pos)  </span></div>
<div class="line"><a id="l08921" name="l08921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6"> 8921</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_Pos                (8U)</span></div>
<div class="line"><a id="l08922" name="l08922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdd6049e7fb74d1fb11b66274ba68b60"> 8922</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_Msk                (0xFFUL &lt;&lt; RCC_ICSCR_MSITRIM_Pos) </span></div>
<div class="line"><a id="l08923" name="l08923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6"> 8923</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM                    RCC_ICSCR_MSITRIM_Msk             </span></div>
<div class="line"><a id="l08924" name="l08924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58e247a57d9e1a34a88602a394523f4b"> 8924</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_0                  (0x01UL &lt;&lt; RCC_ICSCR_MSITRIM_Pos) </span></div>
<div class="line"><a id="l08925" name="l08925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad833ca39281f192201d5c3de65a07cf5"> 8925</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_1                  (0x02UL &lt;&lt; RCC_ICSCR_MSITRIM_Pos) </span></div>
<div class="line"><a id="l08926" name="l08926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dbb8512fadb819d9eef32f35c4bc3ef"> 8926</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_2                  (0x04UL &lt;&lt; RCC_ICSCR_MSITRIM_Pos) </span></div>
<div class="line"><a id="l08927" name="l08927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafebdfdd0c20ca65889dc858154a0fde8"> 8927</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_3                  (0x08UL &lt;&lt; RCC_ICSCR_MSITRIM_Pos) </span></div>
<div class="line"><a id="l08928" name="l08928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66732208e1c5a51bb87bb6ba0fa53656"> 8928</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_4                  (0x10UL &lt;&lt; RCC_ICSCR_MSITRIM_Pos) </span></div>
<div class="line"><a id="l08929" name="l08929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f222eb01b0d5100aa7fa17438dbdc8c"> 8929</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_5                  (0x20UL &lt;&lt; RCC_ICSCR_MSITRIM_Pos) </span></div>
<div class="line"><a id="l08930" name="l08930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87db511c33efd93a257745239d72266"> 8930</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_6                  (0x40UL &lt;&lt; RCC_ICSCR_MSITRIM_Pos) </span></div>
<div class="line"><a id="l08931" name="l08931"></a><span class="lineno"> 8931</span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_7                  (0x80UL &lt;&lt; RCC_ICSCR_MSITRIM_Pos) </span></div>
<div class="line"><a id="l08934" name="l08934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92"> 8934</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_Pos                 (16U)</span></div>
<div class="line"><a id="l08935" name="l08935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef"> 8935</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_Msk                 (0xFFUL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l08936" name="l08936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b"> 8936</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL                     RCC_ICSCR_HSICAL_Msk              </span></div>
<div class="line"><a id="l08937" name="l08937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6688742a2bc2e5ea2b702ce3e8ba2141"> 8937</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_0                   (0x01UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l08938" name="l08938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d4a13a545aa927c0798a8c9d2e19b9c"> 8938</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_1                   (0x02UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l08939" name="l08939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a51d24a0526539fc1b887e495448ff"> 8939</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_2                   (0x04UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l08940" name="l08940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c33c0fd16ffda9c72e5bfcf9fd664a2"> 8940</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_3                   (0x08UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l08941" name="l08941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa093104b6fe728a9316d2a91f9d093d2"> 8941</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_4                   (0x10UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l08942" name="l08942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb5ecf162fa836674dc702b33fd1dfc"> 8942</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_5                   (0x20UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l08943" name="l08943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab20b19d7f5baccc4a317b4f7c19d9f62"> 8943</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_6                   (0x40UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l08944" name="l08944"></a><span class="lineno"> 8944</span><span class="preprocessor">#define RCC_ICSCR_HSICAL_7                   (0x80UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l08947" name="l08947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330"> 8947</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_Pos                (24U)</span></div>
<div class="line"><a id="l08948" name="l08948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa"> 8948</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_Msk                (0x1FUL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l08949" name="l08949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804"> 8949</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM                    RCC_ICSCR_HSITRIM_Msk             </span></div>
<div class="line"><a id="l08950" name="l08950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga796dd9b257a665ff659f3fd40ad0eb2c"> 8950</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_0                  (0x01UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l08951" name="l08951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fdf632fe37d9899d684fc1a80073102"> 8951</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_1                  (0x02UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l08952" name="l08952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc6417d0cbbbb5895833fdf228bf7a9"> 8952</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_2                  (0x04UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l08953" name="l08953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga545703865fb4ca029ffc560de246032d"> 8953</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_3                  (0x08UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l08954" name="l08954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34fb8669719bb81fd869780c725f61a"> 8954</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_4                  (0x10UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l08956" name="l08956"></a><span class="lineno"> 8956</span><span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div>
<div class="line"><a id="l08958" name="l08958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 8958</a></span><span class="preprocessor">#define RCC_CFGR_SW_Pos                      (0U)</span></div>
<div class="line"><a id="l08959" name="l08959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 8959</a></span><span class="preprocessor">#define RCC_CFGR_SW_Msk                      (0x3UL &lt;&lt; RCC_CFGR_SW_Pos)        </span></div>
<div class="line"><a id="l08960" name="l08960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 8960</a></span><span class="preprocessor">#define RCC_CFGR_SW                          RCC_CFGR_SW_Msk                   </span></div>
<div class="line"><a id="l08961" name="l08961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 8961</a></span><span class="preprocessor">#define RCC_CFGR_SW_0                        (0x1UL &lt;&lt; RCC_CFGR_SW_Pos)        </span></div>
<div class="line"><a id="l08962" name="l08962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 8962</a></span><span class="preprocessor">#define RCC_CFGR_SW_1                        (0x2UL &lt;&lt; RCC_CFGR_SW_Pos)        </span></div>
<div class="line"><a id="l08964" name="l08964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb"> 8964</a></span><span class="preprocessor">#define RCC_CFGR_SW_MSI                      (0x00000000UL)                    </span></div>
<div class="line"><a id="l08965" name="l08965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 8965</a></span><span class="preprocessor">#define RCC_CFGR_SW_HSI                      (0x00000001UL)                    </span></div>
<div class="line"><a id="l08966" name="l08966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 8966</a></span><span class="preprocessor">#define RCC_CFGR_SW_HSE                      (0x00000002UL)                    </span></div>
<div class="line"><a id="l08967" name="l08967"></a><span class="lineno"> 8967</span><span class="preprocessor">#define RCC_CFGR_SW_PLL                      (0x00000003UL)                    </span></div>
<div class="line"><a id="l08970" name="l08970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d"> 8970</a></span><span class="preprocessor">#define RCC_CFGR_SWS_Pos                     (2U)</span></div>
<div class="line"><a id="l08971" name="l08971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 8971</a></span><span class="preprocessor">#define RCC_CFGR_SWS_Msk                     (0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)       </span></div>
<div class="line"><a id="l08972" name="l08972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 8972</a></span><span class="preprocessor">#define RCC_CFGR_SWS                         RCC_CFGR_SWS_Msk                  </span></div>
<div class="line"><a id="l08973" name="l08973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 8973</a></span><span class="preprocessor">#define RCC_CFGR_SWS_0                       (0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)       </span></div>
<div class="line"><a id="l08974" name="l08974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 8974</a></span><span class="preprocessor">#define RCC_CFGR_SWS_1                       (0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)       </span></div>
<div class="line"><a id="l08976" name="l08976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5"> 8976</a></span><span class="preprocessor">#define RCC_CFGR_SWS_MSI                     (0x00000000UL)                    </span></div>
<div class="line"><a id="l08977" name="l08977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 8977</a></span><span class="preprocessor">#define RCC_CFGR_SWS_HSI                     (0x00000004UL)                    </span></div>
<div class="line"><a id="l08978" name="l08978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 8978</a></span><span class="preprocessor">#define RCC_CFGR_SWS_HSE                     (0x00000008UL)                    </span></div>
<div class="line"><a id="l08979" name="l08979"></a><span class="lineno"> 8979</span><span class="preprocessor">#define RCC_CFGR_SWS_PLL                     (0x0000000CUL)                    </span></div>
<div class="line"><a id="l08982" name="l08982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90"> 8982</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_Pos                    (4U)</span></div>
<div class="line"><a id="l08983" name="l08983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 8983</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_Msk                    (0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l08984" name="l08984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 8984</a></span><span class="preprocessor">#define RCC_CFGR_HPRE                        RCC_CFGR_HPRE_Msk                 </span></div>
<div class="line"><a id="l08985" name="l08985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 8985</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_0                      (0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l08986" name="l08986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 8986</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_1                      (0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l08987" name="l08987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 8987</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_2                      (0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l08988" name="l08988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 8988</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_3                      (0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l08990" name="l08990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 8990</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                   (0x00000000UL)                    </span></div>
<div class="line"><a id="l08991" name="l08991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 8991</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                   (0x00000080UL)                    </span></div>
<div class="line"><a id="l08992" name="l08992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 8992</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                   (0x00000090UL)                    </span></div>
<div class="line"><a id="l08993" name="l08993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 8993</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                   (0x000000A0UL)                    </span></div>
<div class="line"><a id="l08994" name="l08994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 8994</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                  (0x000000B0UL)                    </span></div>
<div class="line"><a id="l08995" name="l08995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 8995</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                  (0x000000C0UL)                    </span></div>
<div class="line"><a id="l08996" name="l08996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 8996</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV128                 (0x000000D0UL)                    </span></div>
<div class="line"><a id="l08997" name="l08997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 8997</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV256                 (0x000000E0UL)                    </span></div>
<div class="line"><a id="l08998" name="l08998"></a><span class="lineno"> 8998</span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV512                 (0x000000F0UL)                    </span></div>
<div class="line"><a id="l09001" name="l09001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca"> 9001</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                   (8U)</span></div>
<div class="line"><a id="l09002" name="l09002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773"> 9002</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                   (0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)     </span></div>
<div class="line"><a id="l09003" name="l09003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 9003</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1                       RCC_CFGR_PPRE1_Msk                </span></div>
<div class="line"><a id="l09004" name="l09004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 9004</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_0                     (0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)     </span></div>
<div class="line"><a id="l09005" name="l09005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 9005</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_1                     (0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)     </span></div>
<div class="line"><a id="l09006" name="l09006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 9006</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_2                     (0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)     </span></div>
<div class="line"><a id="l09008" name="l09008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 9008</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1                  (0x00000000UL)                    </span></div>
<div class="line"><a id="l09009" name="l09009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 9009</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2                  (0x00000400UL)                    </span></div>
<div class="line"><a id="l09010" name="l09010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 9010</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4                  (0x00000500UL)                    </span></div>
<div class="line"><a id="l09011" name="l09011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 9011</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8                  (0x00000600UL)                    </span></div>
<div class="line"><a id="l09012" name="l09012"></a><span class="lineno"> 9012</span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16                 (0x00000700UL)                    </span></div>
<div class="line"><a id="l09015" name="l09015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6"> 9015</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                   (11U)</span></div>
<div class="line"><a id="l09016" name="l09016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67"> 9016</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                   (0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)     </span></div>
<div class="line"><a id="l09017" name="l09017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 9017</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2                       RCC_CFGR_PPRE2_Msk                </span></div>
<div class="line"><a id="l09018" name="l09018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 9018</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_0                     (0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)     </span></div>
<div class="line"><a id="l09019" name="l09019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 9019</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_1                     (0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)     </span></div>
<div class="line"><a id="l09020" name="l09020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 9020</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_2                     (0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)     </span></div>
<div class="line"><a id="l09022" name="l09022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 9022</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1                  (0x00000000UL)                    </span></div>
<div class="line"><a id="l09023" name="l09023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 9023</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2                  (0x00002000UL)                    </span></div>
<div class="line"><a id="l09024" name="l09024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 9024</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4                  (0x00002800UL)                    </span></div>
<div class="line"><a id="l09025" name="l09025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 9025</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8                  (0x00003000UL)                    </span></div>
<div class="line"><a id="l09026" name="l09026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 9026</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16                 (0x00003800UL)                    </span></div>
<div class="line"><a id="l09028" name="l09028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e6193dd0a091a64c687eb2816e79c7"> 9028</a></span><span class="preprocessor">#define RCC_CFGR_STOPWUCK_Pos                (15U)</span></div>
<div class="line"><a id="l09029" name="l09029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6143e405db23a48628ba159ca1bae0e5"> 9029</a></span><span class="preprocessor">#define RCC_CFGR_STOPWUCK_Msk                (0x1UL &lt;&lt; RCC_CFGR_STOPWUCK_Pos)  </span></div>
<div class="line"><a id="l09030" name="l09030"></a><span class="lineno"> 9030</span><span class="preprocessor">#define RCC_CFGR_STOPWUCK                    RCC_CFGR_STOPWUCK_Msk             </span></div>
<div class="line"><a id="l09033" name="l09033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7"> 9033</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_Pos                  (24U)</span></div>
<div class="line"><a id="l09034" name="l09034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b"> 9034</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_Msk                  (0xFUL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l09035" name="l09035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd"> 9035</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL                      RCC_CFGR_MCOSEL_Msk               </span></div>
<div class="line"><a id="l09036" name="l09036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9"> 9036</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_0                    (0x1UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l09037" name="l09037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64"> 9037</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_1                    (0x2UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l09038" name="l09038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84"> 9038</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_2                    (0x4UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l09039" name="l09039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ea37574c4ff4551a32baa511c9a794"> 9039</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_3                    (0x8UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l09041" name="l09041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"> 9041</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_Pos                  (28U)</span></div>
<div class="line"><a id="l09042" name="l09042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831"> 9042</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_Msk                  (0x7UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)    </span></div>
<div class="line"><a id="l09043" name="l09043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10"> 9043</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE                      RCC_CFGR_MCOPRE_Msk               </span></div>
<div class="line"><a id="l09044" name="l09044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9"> 9044</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_0                    (0x1UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)    </span></div>
<div class="line"><a id="l09045" name="l09045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b"> 9045</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_1                    (0x2UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)    </span></div>
<div class="line"><a id="l09046" name="l09046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246"> 9046</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_2                    (0x4UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)    </span></div>
<div class="line"><a id="l09048" name="l09048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd"> 9048</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1                 (0x00000000UL)                    </span></div>
<div class="line"><a id="l09049" name="l09049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659"> 9049</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2                 (0x10000000UL)                    </span></div>
<div class="line"><a id="l09050" name="l09050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd"> 9050</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4                 (0x20000000UL)                    </span></div>
<div class="line"><a id="l09051" name="l09051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4"> 9051</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8                 (0x30000000UL)                    </span></div>
<div class="line"><a id="l09052" name="l09052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf"> 9052</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16                (0x40000000UL)                    </span></div>
<div class="line"><a id="l09054" name="l09054"></a><span class="lineno"> 9054</span><span class="comment">/* Legacy aliases */</span></div>
<div class="line"><a id="l09055" name="l09055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562701e5faf06760997f4c1879451db2"> 9055</a></span><span class="preprocessor">#define RCC_CFGR_MCO_PRE                     RCC_CFGR_MCOPRE</span></div>
<div class="line"><a id="l09056" name="l09056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803af2d6ac8c3652caed83dab671c8b"> 9056</a></span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_1                   RCC_CFGR_MCOPRE_DIV1</span></div>
<div class="line"><a id="l09057" name="l09057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab33829947d22919f7d2ddd61e646111b"> 9057</a></span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_2                   RCC_CFGR_MCOPRE_DIV2</span></div>
<div class="line"><a id="l09058" name="l09058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963becdbffc56029c654fb070a808e11"> 9058</a></span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_4                   RCC_CFGR_MCOPRE_DIV4</span></div>
<div class="line"><a id="l09059" name="l09059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga103e8e006c4fa3b8004b4c1af79f169d"> 9059</a></span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_8                   RCC_CFGR_MCOPRE_DIV8</span></div>
<div class="line"><a id="l09060" name="l09060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83efe560da1962983b00df98882986f6"> 9060</a></span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_16                  RCC_CFGR_MCOPRE_DIV16</span></div>
<div class="line"><a id="l09061" name="l09061"></a><span class="lineno"> 9061</span> </div>
<div class="line"><a id="l09062" name="l09062"></a><span class="lineno"> 9062</span><span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div>
<div class="line"><a id="l09063" name="l09063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44f5b0b3eaa9d6f11eac2a8b1328cd7"> 9063</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Pos               (0U)</span></div>
<div class="line"><a id="l09064" name="l09064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393"> 9064</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Msk               (0x3UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos) </span></div>
<div class="line"><a id="l09065" name="l09065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e"> 9065</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC                   RCC_PLLCFGR_PLLSRC_Msk</span></div>
<div class="line"><a id="l09066" name="l09066"></a><span class="lineno"> 9066</span> </div>
<div class="line"><a id="l09067" name="l09067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7319a9de5ac88f1116d60ffad99d6cb0"> 9067</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_MSI_Pos           (0U)</span></div>
<div class="line"><a id="l09068" name="l09068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada8979fbee0f58954e5d2eecb4fc12ed"> 9068</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_MSI_Msk           (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_MSI_Pos) </span></div>
<div class="line"><a id="l09069" name="l09069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ff55348d0249c2f23e7946d9174ac"> 9069</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_MSI               RCC_PLLCFGR_PLLSRC_MSI_Msk        </span></div>
<div class="line"><a id="l09070" name="l09070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e06b54feb2732997394687699ed7bd7"> 9070</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI_Pos           (1U)</span></div>
<div class="line"><a id="l09071" name="l09071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e0cf8b92e20fe74cc2371ebb8477e04"> 9071</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI_Msk           (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_HSI_Pos) </span></div>
<div class="line"><a id="l09072" name="l09072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7"> 9072</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI               RCC_PLLCFGR_PLLSRC_HSI_Msk        </span></div>
<div class="line"><a id="l09073" name="l09073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e65d80de700a9c5f202f1c7c777679"> 9073</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Pos           (0U)</span></div>
<div class="line"><a id="l09074" name="l09074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909"> 9074</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Msk           (0x3UL &lt;&lt; RCC_PLLCFGR_PLLSRC_HSE_Pos) </span></div>
<div class="line"><a id="l09075" name="l09075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587"> 9075</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE               RCC_PLLCFGR_PLLSRC_HSE_Msk        </span></div>
<div class="line"><a id="l09077" name="l09077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810"> 9077</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Pos                 (4U)</span></div>
<div class="line"><a id="l09078" name="l09078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686"> 9078</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Msk                 (0x7UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)   </span></div>
<div class="line"><a id="l09079" name="l09079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1"> 9079</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM                     RCC_PLLCFGR_PLLM_Msk</span></div>
<div class="line"><a id="l09080" name="l09080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01"> 9080</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_0                   (0x1UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)   </span></div>
<div class="line"><a id="l09081" name="l09081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10"> 9081</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_1                   (0x2UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)   </span></div>
<div class="line"><a id="l09082" name="l09082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6"> 9082</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_2                   (0x4UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)   </span></div>
<div class="line"><a id="l09084" name="l09084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84"> 9084</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Pos                 (8U)</span></div>
<div class="line"><a id="l09085" name="l09085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be"> 9085</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Msk                 (0x7FUL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l09086" name="l09086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a"> 9086</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN                     RCC_PLLCFGR_PLLN_Msk</span></div>
<div class="line"><a id="l09087" name="l09087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c"> 9087</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_0                   (0x01UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l09088" name="l09088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3"> 9088</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_1                   (0x02UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l09089" name="l09089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3"> 9089</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_2                   (0x04UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l09090" name="l09090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365"> 9090</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_3                   (0x08UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l09091" name="l09091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475"> 9091</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_4                   (0x10UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l09092" name="l09092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab"> 9092</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_5                   (0x20UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l09093" name="l09093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39"> 9093</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_6                   (0x40UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l09095" name="l09095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9f087fdb34b3295498a061a7d0f9c7"> 9095</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPEN_Pos               (16U)</span></div>
<div class="line"><a id="l09096" name="l09096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d796f7b71c3f1b372cc47b51657cef5"> 9096</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPEN_Msk               (0x1UL &lt;&lt; RCC_PLLCFGR_PLLPEN_Pos) </span></div>
<div class="line"><a id="l09097" name="l09097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5"> 9097</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPEN                   RCC_PLLCFGR_PLLPEN_Msk</span></div>
<div class="line"><a id="l09098" name="l09098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742"> 9098</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Pos                 (17U)</span></div>
<div class="line"><a id="l09099" name="l09099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca"> 9099</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Msk                 (0x1UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)   </span></div>
<div class="line"><a id="l09100" name="l09100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d"> 9100</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP                     RCC_PLLCFGR_PLLP_Msk</span></div>
<div class="line"><a id="l09101" name="l09101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f01eb2bb4c7d2e1f1e840c0a769e95"> 9101</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQEN_Pos               (20U)</span></div>
<div class="line"><a id="l09102" name="l09102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8da6f0ef1b6c71ca3b961d4182ca3bf"> 9102</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQEN_Msk               (0x1UL &lt;&lt; RCC_PLLCFGR_PLLQEN_Pos) </span></div>
<div class="line"><a id="l09103" name="l09103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81cc940b56c46a5e448f7c84263b6be5"> 9103</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQEN                   RCC_PLLCFGR_PLLQEN_Msk</span></div>
<div class="line"><a id="l09104" name="l09104"></a><span class="lineno"> 9104</span> </div>
<div class="line"><a id="l09105" name="l09105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae"> 9105</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Pos                 (21U)</span></div>
<div class="line"><a id="l09106" name="l09106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f"> 9106</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Msk                 (0x3UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)   </span></div>
<div class="line"><a id="l09107" name="l09107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1"> 9107</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ                     RCC_PLLCFGR_PLLQ_Msk</span></div>
<div class="line"><a id="l09108" name="l09108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451"> 9108</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_0                   (0x1UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)   </span></div>
<div class="line"><a id="l09109" name="l09109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00"> 9109</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_1                   (0x2UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)   </span></div>
<div class="line"><a id="l09111" name="l09111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga141f250e20c86fe8bfd7298b94c9ce5f"> 9111</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLREN_Pos               (24U)</span></div>
<div class="line"><a id="l09112" name="l09112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17486e6d7892417919d5fa25599c7fb7"> 9112</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLREN_Msk               (0x1UL &lt;&lt; RCC_PLLCFGR_PLLREN_Pos) </span></div>
<div class="line"><a id="l09113" name="l09113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562"> 9113</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLREN                   RCC_PLLCFGR_PLLREN_Msk</span></div>
<div class="line"><a id="l09114" name="l09114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b"> 9114</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_Pos                 (25U)</span></div>
<div class="line"><a id="l09115" name="l09115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf714d3c7a4109d65005b727a8e1d359"> 9115</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_Msk                 (0x3UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)   </span></div>
<div class="line"><a id="l09116" name="l09116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050"> 9116</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR                     RCC_PLLCFGR_PLLR_Msk</span></div>
<div class="line"><a id="l09117" name="l09117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e"> 9117</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_0                   (0x1UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)   </span></div>
<div class="line"><a id="l09118" name="l09118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f"> 9118</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_1                   (0x2UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)   </span></div>
<div class="line"><a id="l09120" name="l09120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ffab22e56159506f405eed19a62de5"> 9120</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_Pos              (27U)</span></div>
<div class="line"><a id="l09121" name="l09121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9075487daa485fa5dbb43b4cebb3683c"> 9121</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_Msk              (0x1FUL &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos) </span></div>
<div class="line"><a id="l09122" name="l09122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7882efbe2dc19dceff4e6fdc7330923"> 9122</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV                  RCC_PLLCFGR_PLLPDIV_Msk</span></div>
<div class="line"><a id="l09123" name="l09123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295"> 9123</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_0                (0x01UL &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos) </span></div>
<div class="line"><a id="l09124" name="l09124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda"> 9124</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_1                (0x02UL &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos) </span></div>
<div class="line"><a id="l09125" name="l09125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20"> 9125</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_2                (0x04UL &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos) </span></div>
<div class="line"><a id="l09126" name="l09126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0"> 9126</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_3                (0x08UL &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos) </span></div>
<div class="line"><a id="l09127" name="l09127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237"> 9127</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_4                (0x10UL &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos) </span></div>
<div class="line"><a id="l09129" name="l09129"></a><span class="lineno"> 9129</span><span class="comment">/********************  Bit definition for RCC_PLLSAI1CFGR register  ************/</span></div>
<div class="line"><a id="l09130" name="l09130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57fbc919674f1d2bb9614c2d1b641813"> 9130</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1N_Pos         (8U)</span></div>
<div class="line"><a id="l09131" name="l09131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42710e250306a60fd0cfa3e90d90b4ed"> 9131</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1N_Msk         (0x7FUL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) </span></div>
<div class="line"><a id="l09132" name="l09132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf62bbb54fc82f48b9bf1667e1b78d5a"> 9132</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1N             RCC_PLLSAI1CFGR_PLLSAI1N_Msk</span></div>
<div class="line"><a id="l09133" name="l09133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6f874abd91457f0da6e862d6ee22dd8"> 9133</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1N_0           (0x01UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) </span></div>
<div class="line"><a id="l09134" name="l09134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17814d573a76fe7b00542a3e1c981fd7"> 9134</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1N_1           (0x02UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) </span></div>
<div class="line"><a id="l09135" name="l09135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1d473f28806c3d988f102c77a36c137"> 9135</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1N_2           (0x04UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) </span></div>
<div class="line"><a id="l09136" name="l09136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ff7d9c812923f839bbb220059bc574"> 9136</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1N_3           (0x08UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) </span></div>
<div class="line"><a id="l09137" name="l09137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded7c036724ee42bae6b036abe0d8022"> 9137</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1N_4           (0x10UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) </span></div>
<div class="line"><a id="l09138" name="l09138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc693bba94ff75e2f9ea17805e47a91"> 9138</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1N_5           (0x20UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) </span></div>
<div class="line"><a id="l09139" name="l09139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93efbf1390f9786dbce586e22fa870b"> 9139</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1N_6           (0x40UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) </span></div>
<div class="line"><a id="l09141" name="l09141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d30a479a6b641487e62ff412f4a87f"> 9141</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1PEN_Pos       (16U)</span></div>
<div class="line"><a id="l09142" name="l09142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145075f25795aa67e4b559333cf45339"> 9142</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1PEN_Msk       (0x1UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1PEN_Pos) </span></div>
<div class="line"><a id="l09143" name="l09143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3d5b93c87a7545904c2bf703c667984"> 9143</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1PEN           RCC_PLLSAI1CFGR_PLLSAI1PEN_Msk</span></div>
<div class="line"><a id="l09144" name="l09144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c6b785a82cf29880fa405ebbfdb8d82"> 9144</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1P_Pos         (17U)</span></div>
<div class="line"><a id="l09145" name="l09145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cfa254ac1d7d97273531d97315cf4bf"> 9145</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1P_Msk         (0x1UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1P_Pos) </span></div>
<div class="line"><a id="l09146" name="l09146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga864b9d0786102b060a1853493277a86d"> 9146</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1P             RCC_PLLSAI1CFGR_PLLSAI1P_Msk</span></div>
<div class="line"><a id="l09147" name="l09147"></a><span class="lineno"> 9147</span> </div>
<div class="line"><a id="l09148" name="l09148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4809149965d249a5ea628f37aacc8eaf"> 9148</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1QEN_Pos       (20U)</span></div>
<div class="line"><a id="l09149" name="l09149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b62119fdb9b816a59d451b67ffcbaa"> 9149</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1QEN_Msk       (0x1UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1QEN_Pos) </span></div>
<div class="line"><a id="l09150" name="l09150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17eca530b26aacc8a76d82f0844e49db"> 9150</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1QEN           RCC_PLLSAI1CFGR_PLLSAI1QEN_Msk</span></div>
<div class="line"><a id="l09151" name="l09151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8477319b25421434550857bdb215397e"> 9151</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1Q_Pos         (21U)</span></div>
<div class="line"><a id="l09152" name="l09152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ccea35dea1b8aaac2e7be8b08c84c0"> 9152</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1Q_Msk         (0x3UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) </span></div>
<div class="line"><a id="l09153" name="l09153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb9fc77252482f9a1e0180d264bb92d"> 9153</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1Q             RCC_PLLSAI1CFGR_PLLSAI1Q_Msk</span></div>
<div class="line"><a id="l09154" name="l09154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebf2bd775eff514f899e35b5ccddced"> 9154</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1Q_0           (0x1UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) </span></div>
<div class="line"><a id="l09155" name="l09155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93406fa0a3dc5994226965854339ab22"> 9155</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1Q_1           (0x2UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) </span></div>
<div class="line"><a id="l09157" name="l09157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa21502205f09cc11a015b49470a71f0f"> 9157</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1REN_Pos       (24U)</span></div>
<div class="line"><a id="l09158" name="l09158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad04bcf3766f3ec1e0c294824d6197ec5"> 9158</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1REN_Msk       (0x1UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1REN_Pos) </span></div>
<div class="line"><a id="l09159" name="l09159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bfc677d29a4df71e4668302c1a13985"> 9159</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1REN           RCC_PLLSAI1CFGR_PLLSAI1REN_Msk</span></div>
<div class="line"><a id="l09160" name="l09160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b5e537f1b8cbae3e602193aa23d9f3"> 9160</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1R_Pos         (25U)</span></div>
<div class="line"><a id="l09161" name="l09161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2739a16de1644af31037da2e0f022f6b"> 9161</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1R_Msk         (0x3UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1R_Pos) </span></div>
<div class="line"><a id="l09162" name="l09162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae37b7138cc9d3bae062e584b9dbdce6"> 9162</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1R             RCC_PLLSAI1CFGR_PLLSAI1R_Msk</span></div>
<div class="line"><a id="l09163" name="l09163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85f6a3a87f1927b9de65ec6fb36c62a6"> 9163</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1R_0           (0x1UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1R_Pos) </span></div>
<div class="line"><a id="l09164" name="l09164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga036bb02f0be13bbb62a0f0c3b5ad3c0b"> 9164</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1R_1           (0x2UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1R_Pos) </span></div>
<div class="line"><a id="l09166" name="l09166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f0abd9e6f50e3e0e48cf048f1d1af8"> 9166</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos      (27U)</span></div>
<div class="line"><a id="l09167" name="l09167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e572e43c02ee0ace061acbd202346f"> 9167</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1PDIV_Msk      (0x1FUL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) </span></div>
<div class="line"><a id="l09168" name="l09168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd3672aec9a03488bd2d283b22e1d9a"> 9168</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1PDIV          RCC_PLLSAI1CFGR_PLLSAI1PDIV_Msk</span></div>
<div class="line"><a id="l09169" name="l09169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ab4fe13244b9871f5f503b0ec889e5"> 9169</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1PDIV_0        (0x01UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) </span></div>
<div class="line"><a id="l09170" name="l09170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4070df1f0afc7b85df3da3ee9eee9c1"> 9170</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1PDIV_1        (0x02UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) </span></div>
<div class="line"><a id="l09171" name="l09171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07b0a6f038b7d190023b3e0977a1f1a"> 9171</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1PDIV_2        (0x04UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) </span></div>
<div class="line"><a id="l09172" name="l09172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373bf827dacfbc865052c0c7db0ed5b8"> 9172</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1PDIV_3        (0x08UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) </span></div>
<div class="line"><a id="l09173" name="l09173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc3bacd35f2957d7eddea9dccf295e0"> 9173</a></span><span class="preprocessor">#define RCC_PLLSAI1CFGR_PLLSAI1PDIV_4        (0x10UL &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) </span></div>
<div class="line"><a id="l09175" name="l09175"></a><span class="lineno"> 9175</span><span class="comment">/********************  Bit definition for RCC_CIER register  ******************/</span></div>
<div class="line"><a id="l09176" name="l09176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37a46fade5761ec5777ac5d4be7e00e"> 9176</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE_Pos                (0U)</span></div>
<div class="line"><a id="l09177" name="l09177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531"> 9177</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_LSIRDYIE_Pos)  </span></div>
<div class="line"><a id="l09178" name="l09178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a"> 9178</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE                    RCC_CIER_LSIRDYIE_Msk</span></div>
<div class="line"><a id="l09179" name="l09179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6f495943190412c9844f8ca8875e4e1"> 9179</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE_Pos                (1U)</span></div>
<div class="line"><a id="l09180" name="l09180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34"> 9180</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_LSERDYIE_Pos)  </span></div>
<div class="line"><a id="l09181" name="l09181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450"> 9181</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE                    RCC_CIER_LSERDYIE_Msk</span></div>
<div class="line"><a id="l09182" name="l09182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915cd188d7eb7e7dc12d05a229a6be59"> 9182</a></span><span class="preprocessor">#define RCC_CIER_MSIRDYIE_Pos                (2U)</span></div>
<div class="line"><a id="l09183" name="l09183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5422b66970132da3343462de20f2597d"> 9183</a></span><span class="preprocessor">#define RCC_CIER_MSIRDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_MSIRDYIE_Pos)  </span></div>
<div class="line"><a id="l09184" name="l09184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6"> 9184</a></span><span class="preprocessor">#define RCC_CIER_MSIRDYIE                    RCC_CIER_MSIRDYIE_Msk</span></div>
<div class="line"><a id="l09185" name="l09185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c18da75896a86f2ce98bc6f6a724375"> 9185</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE_Pos                (3U)</span></div>
<div class="line"><a id="l09186" name="l09186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10"> 9186</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_HSIRDYIE_Pos)  </span></div>
<div class="line"><a id="l09187" name="l09187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3"> 9187</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE                    RCC_CIER_HSIRDYIE_Msk</span></div>
<div class="line"><a id="l09188" name="l09188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f679f47e2b8f7fb916eda21b8a75dd"> 9188</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE_Pos                (4U)</span></div>
<div class="line"><a id="l09189" name="l09189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8"> 9189</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_HSERDYIE_Pos)  </span></div>
<div class="line"><a id="l09190" name="l09190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962"> 9190</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE                    RCC_CIER_HSERDYIE_Msk</span></div>
<div class="line"><a id="l09191" name="l09191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4bb16a765fa054058945da510f669d"> 9191</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE_Pos                (5U)</span></div>
<div class="line"><a id="l09192" name="l09192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f"> 9192</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_PLLRDYIE_Pos)  </span></div>
<div class="line"><a id="l09193" name="l09193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba"> 9193</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE                    RCC_CIER_PLLRDYIE_Msk</span></div>
<div class="line"><a id="l09194" name="l09194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab239cead31e8d1ebad5b7b74148e5185"> 9194</a></span><span class="preprocessor">#define RCC_CIER_PLLSAI1RDYIE_Pos            (6U)</span></div>
<div class="line"><a id="l09195" name="l09195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaedc259f5fe50af65a69994d636afa2"> 9195</a></span><span class="preprocessor">#define RCC_CIER_PLLSAI1RDYIE_Msk            (0x1UL &lt;&lt; RCC_CIER_PLLSAI1RDYIE_Pos) </span></div>
<div class="line"><a id="l09196" name="l09196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bfa4103d5045aaea550ba4c1ed3b414"> 9196</a></span><span class="preprocessor">#define RCC_CIER_PLLSAI1RDYIE                RCC_CIER_PLLSAI1RDYIE_Msk</span></div>
<div class="line"><a id="l09197" name="l09197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd7783765a3a1336b5af70485740edc9"> 9197</a></span><span class="preprocessor">#define RCC_CIER_LSECSSIE_Pos                (9U)</span></div>
<div class="line"><a id="l09198" name="l09198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5feaa65daf2f2198ab7dd466bb3ba392"> 9198</a></span><span class="preprocessor">#define RCC_CIER_LSECSSIE_Msk                (0x1UL &lt;&lt; RCC_CIER_LSECSSIE_Pos)  </span></div>
<div class="line"><a id="l09199" name="l09199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd"> 9199</a></span><span class="preprocessor">#define RCC_CIER_LSECSSIE                    RCC_CIER_LSECSSIE_Msk</span></div>
<div class="line"><a id="l09200" name="l09200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad806b5d1c49e88673bbc91ab749e5a19"> 9200</a></span><span class="preprocessor">#define RCC_CIER_HSI48RDYIE_Pos              (10U)</span></div>
<div class="line"><a id="l09201" name="l09201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac49f535261e6694eb705e97eba2085b9"> 9201</a></span><span class="preprocessor">#define RCC_CIER_HSI48RDYIE_Msk              (0x1UL &lt;&lt; RCC_CIER_HSI48RDYIE_Pos) </span></div>
<div class="line"><a id="l09202" name="l09202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d"> 9202</a></span><span class="preprocessor">#define RCC_CIER_HSI48RDYIE                  RCC_CIER_HSI48RDYIE_Msk</span></div>
<div class="line"><a id="l09203" name="l09203"></a><span class="lineno"> 9203</span> </div>
<div class="line"><a id="l09204" name="l09204"></a><span class="lineno"> 9204</span><span class="comment">/********************  Bit definition for RCC_CIFR register  ******************/</span></div>
<div class="line"><a id="l09205" name="l09205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4865182223e73ef6e2a647a888dd34d6"> 9205</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF_Pos                 (0U)</span></div>
<div class="line"><a id="l09206" name="l09206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047"> 9206</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_LSIRDYF_Pos)   </span></div>
<div class="line"><a id="l09207" name="l09207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13"> 9207</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF                     RCC_CIFR_LSIRDYF_Msk</span></div>
<div class="line"><a id="l09208" name="l09208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4733b5ff45b14ebb2314e0b79093d351"> 9208</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF_Pos                 (1U)</span></div>
<div class="line"><a id="l09209" name="l09209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2"> 9209</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_LSERDYF_Pos)   </span></div>
<div class="line"><a id="l09210" name="l09210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93"> 9210</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF                     RCC_CIFR_LSERDYF_Msk</span></div>
<div class="line"><a id="l09211" name="l09211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caf7be8ad13fa41531ac101402e9d5"> 9211</a></span><span class="preprocessor">#define RCC_CIFR_MSIRDYF_Pos                 (2U)</span></div>
<div class="line"><a id="l09212" name="l09212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdf1c00d2272bd0bf2cfca73c4972574"> 9212</a></span><span class="preprocessor">#define RCC_CIFR_MSIRDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_MSIRDYF_Pos)   </span></div>
<div class="line"><a id="l09213" name="l09213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0"> 9213</a></span><span class="preprocessor">#define RCC_CIFR_MSIRDYF                     RCC_CIFR_MSIRDYF_Msk</span></div>
<div class="line"><a id="l09214" name="l09214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafae6bef7c81f7cc1783cd1009ec7f188"> 9214</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF_Pos                 (3U)</span></div>
<div class="line"><a id="l09215" name="l09215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c"> 9215</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_HSIRDYF_Pos)   </span></div>
<div class="line"><a id="l09216" name="l09216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a"> 9216</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF                     RCC_CIFR_HSIRDYF_Msk</span></div>
<div class="line"><a id="l09217" name="l09217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4590e369304fa040f05dadcc99ca6fa5"> 9217</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF_Pos                 (4U)</span></div>
<div class="line"><a id="l09218" name="l09218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72"> 9218</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_HSERDYF_Pos)   </span></div>
<div class="line"><a id="l09219" name="l09219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50"> 9219</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF                     RCC_CIFR_HSERDYF_Msk</span></div>
<div class="line"><a id="l09220" name="l09220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffe72cda820cd4ad01701e9f4fdfd2f"> 9220</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF_Pos                 (5U)</span></div>
<div class="line"><a id="l09221" name="l09221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee"> 9221</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_PLLRDYF_Pos)   </span></div>
<div class="line"><a id="l09222" name="l09222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"> 9222</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF                     RCC_CIFR_PLLRDYF_Msk</span></div>
<div class="line"><a id="l09223" name="l09223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182ae36d90faea38f2c97a9fd023e6bc"> 9223</a></span><span class="preprocessor">#define RCC_CIFR_PLLSAI1RDYF_Pos             (6U)</span></div>
<div class="line"><a id="l09224" name="l09224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6847c9816ac8f86697135e835649a7"> 9224</a></span><span class="preprocessor">#define RCC_CIFR_PLLSAI1RDYF_Msk             (0x1UL &lt;&lt; RCC_CIFR_PLLSAI1RDYF_Pos) </span></div>
<div class="line"><a id="l09225" name="l09225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34294bfbeda24a1223564ab7e682d2d"> 9225</a></span><span class="preprocessor">#define RCC_CIFR_PLLSAI1RDYF                 RCC_CIFR_PLLSAI1RDYF_Msk</span></div>
<div class="line"><a id="l09226" name="l09226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54d094b6b47c90dbee84bd224018e019"> 9226</a></span><span class="preprocessor">#define RCC_CIFR_CSSF_Pos                    (8U)</span></div>
<div class="line"><a id="l09227" name="l09227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087d5e54bf2efb5e58f9864c1a25499e"> 9227</a></span><span class="preprocessor">#define RCC_CIFR_CSSF_Msk                    (0x1UL &lt;&lt; RCC_CIFR_CSSF_Pos)      </span></div>
<div class="line"><a id="l09228" name="l09228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9"> 9228</a></span><span class="preprocessor">#define RCC_CIFR_CSSF                        RCC_CIFR_CSSF_Msk</span></div>
<div class="line"><a id="l09229" name="l09229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5ed769793b2b0929e760a1f76a72f1"> 9229</a></span><span class="preprocessor">#define RCC_CIFR_LSECSSF_Pos                 (9U)</span></div>
<div class="line"><a id="l09230" name="l09230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bcaa72ae38f4b5735a7b4a0d860603e"> 9230</a></span><span class="preprocessor">#define RCC_CIFR_LSECSSF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_LSECSSF_Pos)   </span></div>
<div class="line"><a id="l09231" name="l09231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5"> 9231</a></span><span class="preprocessor">#define RCC_CIFR_LSECSSF                     RCC_CIFR_LSECSSF_Msk</span></div>
<div class="line"><a id="l09232" name="l09232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd876cab3c6c35735dd899f7429b0e"> 9232</a></span><span class="preprocessor">#define RCC_CIFR_HSI48RDYF_Pos               (10U)</span></div>
<div class="line"><a id="l09233" name="l09233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd9a8dbc82ad3fa3097b8257e47acc9"> 9233</a></span><span class="preprocessor">#define RCC_CIFR_HSI48RDYF_Msk               (0x1UL &lt;&lt; RCC_CIFR_HSI48RDYF_Pos) </span></div>
<div class="line"><a id="l09234" name="l09234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1"> 9234</a></span><span class="preprocessor">#define RCC_CIFR_HSI48RDYF                   RCC_CIFR_HSI48RDYF_Msk</span></div>
<div class="line"><a id="l09235" name="l09235"></a><span class="lineno"> 9235</span> </div>
<div class="line"><a id="l09236" name="l09236"></a><span class="lineno"> 9236</span><span class="comment">/********************  Bit definition for RCC_CICR register  ******************/</span></div>
<div class="line"><a id="l09237" name="l09237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33c3a5054612b0f09f72d8fdbdf2a77"> 9237</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC_Pos                 (0U)</span></div>
<div class="line"><a id="l09238" name="l09238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f"> 9238</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC_Msk                 (0x1UL &lt;&lt; RCC_CICR_LSIRDYC_Pos)   </span></div>
<div class="line"><a id="l09239" name="l09239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf"> 9239</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC                     RCC_CICR_LSIRDYC_Msk</span></div>
<div class="line"><a id="l09240" name="l09240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fae4e0c0deabb9b1f6c7bea04ce59b5"> 9240</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC_Pos                 (1U)</span></div>
<div class="line"><a id="l09241" name="l09241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5"> 9241</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC_Msk                 (0x1UL &lt;&lt; RCC_CICR_LSERDYC_Pos)   </span></div>
<div class="line"><a id="l09242" name="l09242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33"> 9242</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC                     RCC_CICR_LSERDYC_Msk</span></div>
<div class="line"><a id="l09243" name="l09243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3f88e4011331898fe8db3bf14f17aad"> 9243</a></span><span class="preprocessor">#define RCC_CICR_MSIRDYC_Pos                 (2U)</span></div>
<div class="line"><a id="l09244" name="l09244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3cec1d1765dd7c4f6138c219659243c"> 9244</a></span><span class="preprocessor">#define RCC_CICR_MSIRDYC_Msk                 (0x1UL &lt;&lt; RCC_CICR_MSIRDYC_Pos)   </span></div>
<div class="line"><a id="l09245" name="l09245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3"> 9245</a></span><span class="preprocessor">#define RCC_CICR_MSIRDYC                     RCC_CICR_MSIRDYC_Msk</span></div>
<div class="line"><a id="l09246" name="l09246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439925a99f08c02cbb88b3b0f62d6db9"> 9246</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC_Pos                 (3U)</span></div>
<div class="line"><a id="l09247" name="l09247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428"> 9247</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC_Msk                 (0x1UL &lt;&lt; RCC_CICR_HSIRDYC_Pos)   </span></div>
<div class="line"><a id="l09248" name="l09248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d"> 9248</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC                     RCC_CICR_HSIRDYC_Msk</span></div>
<div class="line"><a id="l09249" name="l09249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47609cc31b2f50e8c5c5868a104584fa"> 9249</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC_Pos                 (4U)</span></div>
<div class="line"><a id="l09250" name="l09250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e"> 9250</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC_Msk                 (0x1UL &lt;&lt; RCC_CICR_HSERDYC_Pos)   </span></div>
<div class="line"><a id="l09251" name="l09251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a"> 9251</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC                     RCC_CICR_HSERDYC_Msk</span></div>
<div class="line"><a id="l09252" name="l09252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ed1bfd28891cf7dece35090d0c1ce6"> 9252</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC_Pos                 (5U)</span></div>
<div class="line"><a id="l09253" name="l09253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57"> 9253</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC_Msk                 (0x1UL &lt;&lt; RCC_CICR_PLLRDYC_Pos)   </span></div>
<div class="line"><a id="l09254" name="l09254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7"> 9254</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC                     RCC_CICR_PLLRDYC_Msk</span></div>
<div class="line"><a id="l09255" name="l09255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de0ebb83f2f054fc54f3db131f490da"> 9255</a></span><span class="preprocessor">#define RCC_CICR_PLLSAI1RDYC_Pos             (6U)</span></div>
<div class="line"><a id="l09256" name="l09256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc19fda21a71bce19017bc0a7ae6859"> 9256</a></span><span class="preprocessor">#define RCC_CICR_PLLSAI1RDYC_Msk             (0x1UL &lt;&lt; RCC_CICR_PLLSAI1RDYC_Pos) </span></div>
<div class="line"><a id="l09257" name="l09257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37ae65002cf46376f1214d7def72ecd4"> 9257</a></span><span class="preprocessor">#define RCC_CICR_PLLSAI1RDYC                 RCC_CICR_PLLSAI1RDYC_Msk</span></div>
<div class="line"><a id="l09258" name="l09258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab69c93975fed67f29f1e3624dbca5f80"> 9258</a></span><span class="preprocessor">#define RCC_CICR_CSSC_Pos                    (8U)</span></div>
<div class="line"><a id="l09259" name="l09259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a46bb299823d9474f17fc1a8f8758a7"> 9259</a></span><span class="preprocessor">#define RCC_CICR_CSSC_Msk                    (0x1UL &lt;&lt; RCC_CICR_CSSC_Pos)      </span></div>
<div class="line"><a id="l09260" name="l09260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23"> 9260</a></span><span class="preprocessor">#define RCC_CICR_CSSC                        RCC_CICR_CSSC_Msk</span></div>
<div class="line"><a id="l09261" name="l09261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15ae024de8da6714373fa1e5dccb8766"> 9261</a></span><span class="preprocessor">#define RCC_CICR_LSECSSC_Pos                 (9U)</span></div>
<div class="line"><a id="l09262" name="l09262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e7944506eb4db0f439911ab33b94ea"> 9262</a></span><span class="preprocessor">#define RCC_CICR_LSECSSC_Msk                 (0x1UL &lt;&lt; RCC_CICR_LSECSSC_Pos)   </span></div>
<div class="line"><a id="l09263" name="l09263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250"> 9263</a></span><span class="preprocessor">#define RCC_CICR_LSECSSC                     RCC_CICR_LSECSSC_Msk</span></div>
<div class="line"><a id="l09264" name="l09264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57b5d47080a24755d58d1a6edbb9b6"> 9264</a></span><span class="preprocessor">#define RCC_CICR_HSI48RDYC_Pos               (10U)</span></div>
<div class="line"><a id="l09265" name="l09265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b65b80bac7c108da9b1515bf85a0121"> 9265</a></span><span class="preprocessor">#define RCC_CICR_HSI48RDYC_Msk               (0x1UL &lt;&lt; RCC_CICR_HSI48RDYC_Pos) </span></div>
<div class="line"><a id="l09266" name="l09266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga734bf919eac6ea39bd9fcc6716088885"> 9266</a></span><span class="preprocessor">#define RCC_CICR_HSI48RDYC                   RCC_CICR_HSI48RDYC_Msk</span></div>
<div class="line"><a id="l09267" name="l09267"></a><span class="lineno"> 9267</span> </div>
<div class="line"><a id="l09268" name="l09268"></a><span class="lineno"> 9268</span><span class="comment">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></div>
<div class="line"><a id="l09269" name="l09269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577ac0ee66f5e320ea4450234e709a03"> 9269</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Pos             (0U)</span></div>
<div class="line"><a id="l09270" name="l09270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e"> 9270</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Msk             (0x1UL &lt;&lt; RCC_AHB1RSTR_DMA1RST_Pos) </span></div>
<div class="line"><a id="l09271" name="l09271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0"> 9271</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST                 RCC_AHB1RSTR_DMA1RST_Msk</span></div>
<div class="line"><a id="l09272" name="l09272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e38f17a99cc2e1f91d622f11ac8c89"> 9272</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Pos             (1U)</span></div>
<div class="line"><a id="l09273" name="l09273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce"> 9273</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Msk             (0x1UL &lt;&lt; RCC_AHB1RSTR_DMA2RST_Pos) </span></div>
<div class="line"><a id="l09274" name="l09274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b"> 9274</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST                 RCC_AHB1RSTR_DMA2RST_Msk</span></div>
<div class="line"><a id="l09275" name="l09275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad63a74288b78f9f25f25b52e6ffb15ba"> 9275</a></span><span class="preprocessor">#define RCC_AHB1RSTR_FLASHRST_Pos            (8U)</span></div>
<div class="line"><a id="l09276" name="l09276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72e6d96ec7c819a23dd42ce4907e4fb7"> 9276</a></span><span class="preprocessor">#define RCC_AHB1RSTR_FLASHRST_Msk            (0x1UL &lt;&lt; RCC_AHB1RSTR_FLASHRST_Pos) </span></div>
<div class="line"><a id="l09277" name="l09277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda086ff0cd47ff4e697ae41c49da5af"> 9277</a></span><span class="preprocessor">#define RCC_AHB1RSTR_FLASHRST                RCC_AHB1RSTR_FLASHRST_Msk</span></div>
<div class="line"><a id="l09278" name="l09278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250ad2c8a4d0fbfd4360afcdce858075"> 9278</a></span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Pos              (12U)</span></div>
<div class="line"><a id="l09279" name="l09279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4"> 9279</a></span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Msk              (0x1UL &lt;&lt; RCC_AHB1RSTR_CRCRST_Pos) </span></div>
<div class="line"><a id="l09280" name="l09280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b"> 9280</a></span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST                  RCC_AHB1RSTR_CRCRST_Msk</span></div>
<div class="line"><a id="l09281" name="l09281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64e4c3d661c17739fab3d4ecc55c778c"> 9281</a></span><span class="preprocessor">#define RCC_AHB1RSTR_TSCRST_Pos              (16U)</span></div>
<div class="line"><a id="l09282" name="l09282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03fd558a2647cb1190c1c36075e390bf"> 9282</a></span><span class="preprocessor">#define RCC_AHB1RSTR_TSCRST_Msk              (0x1UL &lt;&lt; RCC_AHB1RSTR_TSCRST_Pos) </span></div>
<div class="line"><a id="l09283" name="l09283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0294485b5d395f97d5351ae6d780176f"> 9283</a></span><span class="preprocessor">#define RCC_AHB1RSTR_TSCRST                  RCC_AHB1RSTR_TSCRST_Msk</span></div>
<div class="line"><a id="l09284" name="l09284"></a><span class="lineno"> 9284</span> </div>
<div class="line"><a id="l09285" name="l09285"></a><span class="lineno"> 9285</span><span class="comment">/********************  Bit definition for RCC_AHB2RSTR register  **************/</span></div>
<div class="line"><a id="l09286" name="l09286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7d11b02af27ce1f373d22277ed350f"> 9286</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOARST_Pos            (0U)</span></div>
<div class="line"><a id="l09287" name="l09287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb17f567072d723a77a7778ae57b5481"> 9287</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOARST_Msk            (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOARST_Pos) </span></div>
<div class="line"><a id="l09288" name="l09288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99b497b1c5009c40425325c4f522eed6"> 9288</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOARST                RCC_AHB2RSTR_GPIOARST_Msk</span></div>
<div class="line"><a id="l09289" name="l09289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024093274753ec84004ccd0cf657ad1"> 9289</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOBRST_Pos            (1U)</span></div>
<div class="line"><a id="l09290" name="l09290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27eedf92cf433c581b7526a8f53c359a"> 9290</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOBRST_Msk            (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOBRST_Pos) </span></div>
<div class="line"><a id="l09291" name="l09291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5897d8bbf2270b44b9fe6a753358bdc7"> 9291</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOBRST                RCC_AHB2RSTR_GPIOBRST_Msk</span></div>
<div class="line"><a id="l09292" name="l09292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf472350884b76c637d16699f37d80cfa"> 9292</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOCRST_Pos            (2U)</span></div>
<div class="line"><a id="l09293" name="l09293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa335d9251d3a17e6df1ec64da739fe8"> 9293</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOCRST_Msk            (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOCRST_Pos) </span></div>
<div class="line"><a id="l09294" name="l09294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd42ee66f9fba88599fe8f5aaef6b368"> 9294</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOCRST                RCC_AHB2RSTR_GPIOCRST_Msk</span></div>
<div class="line"><a id="l09295" name="l09295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58bce4436ef66aeace166ae6eb316660"> 9295</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOHRST_Pos            (7U)</span></div>
<div class="line"><a id="l09296" name="l09296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b46261b4159cd6ef1a29ea2845c554d"> 9296</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOHRST_Msk            (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOHRST_Pos) </span></div>
<div class="line"><a id="l09297" name="l09297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7651b356796500e75dd91c480da9929"> 9297</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOHRST                RCC_AHB2RSTR_GPIOHRST_Msk</span></div>
<div class="line"><a id="l09298" name="l09298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07bb31c46ac7b9f21183b36c7f033c4"> 9298</a></span><span class="preprocessor">#define RCC_AHB2RSTR_ADCRST_Pos              (13U)</span></div>
<div class="line"><a id="l09299" name="l09299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35292b47aecca607f58a3bf5e2dd178"> 9299</a></span><span class="preprocessor">#define RCC_AHB2RSTR_ADCRST_Msk              (0x1UL &lt;&lt; RCC_AHB2RSTR_ADCRST_Pos) </span></div>
<div class="line"><a id="l09300" name="l09300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d92799ad4647f55642e2442ab155497"> 9300</a></span><span class="preprocessor">#define RCC_AHB2RSTR_ADCRST                  RCC_AHB2RSTR_ADCRST_Msk</span></div>
<div class="line"><a id="l09301" name="l09301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadeefbc7de6773eedfba70fb6cd83890"> 9301</a></span><span class="preprocessor">#define RCC_AHB2RSTR_RNGRST_Pos              (18U)</span></div>
<div class="line"><a id="l09302" name="l09302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac557e9b39e599539fb5cc2a100de60"> 9302</a></span><span class="preprocessor">#define RCC_AHB2RSTR_RNGRST_Msk              (0x1UL &lt;&lt; RCC_AHB2RSTR_RNGRST_Pos) </span></div>
<div class="line"><a id="l09303" name="l09303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace46c6461c8b4ddd78510bc2c529c91b"> 9303</a></span><span class="preprocessor">#define RCC_AHB2RSTR_RNGRST                  RCC_AHB2RSTR_RNGRST_Msk</span></div>
<div class="line"><a id="l09304" name="l09304"></a><span class="lineno"> 9304</span> </div>
<div class="line"><a id="l09305" name="l09305"></a><span class="lineno"> 9305</span><span class="comment">/********************  Bit definition for RCC_AHB3RSTR register  **************/</span></div>
<div class="line"><a id="l09306" name="l09306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc11d1ab7a16ca859cc953655fbf7cf1"> 9306</a></span><span class="preprocessor">#define RCC_AHB3RSTR_QSPIRST_Pos             (8U)</span></div>
<div class="line"><a id="l09307" name="l09307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98041f2a18e7e7441d43b9c33e609a4"> 9307</a></span><span class="preprocessor">#define RCC_AHB3RSTR_QSPIRST_Msk             (0x1UL &lt;&lt; RCC_AHB3RSTR_QSPIRST_Pos) </span></div>
<div class="line"><a id="l09308" name="l09308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga234abc40ffa9bdac10d20e46feedb697"> 9308</a></span><span class="preprocessor">#define RCC_AHB3RSTR_QSPIRST                 RCC_AHB3RSTR_QSPIRST_Msk</span></div>
<div class="line"><a id="l09309" name="l09309"></a><span class="lineno"> 9309</span> </div>
<div class="line"><a id="l09310" name="l09310"></a><span class="lineno"> 9310</span><span class="comment">/********************  Bit definition for RCC_APB1RSTR1 register  **************/</span></div>
<div class="line"><a id="l09311" name="l09311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27f33ad73bde5cd6cfc8763e8dfe223"> 9311</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM2RST_Pos            (0U)</span></div>
<div class="line"><a id="l09312" name="l09312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb00e530a3073c366408a20a172f32ea"> 9312</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM2RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_TIM2RST_Pos) </span></div>
<div class="line"><a id="l09313" name="l09313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758376045e59857f9dc6ed7f468e0ec1"> 9313</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM2RST                RCC_APB1RSTR1_TIM2RST_Msk</span></div>
<div class="line"><a id="l09314" name="l09314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b90fe1f93cf647dca77387d8ac690d2"> 9314</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM6RST_Pos            (4U)</span></div>
<div class="line"><a id="l09315" name="l09315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8819ca575afd4145aa6f0eb4cba97697"> 9315</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM6RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_TIM6RST_Pos) </span></div>
<div class="line"><a id="l09316" name="l09316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c8feefc83febf85834ea826b3c8cef"> 9316</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM6RST                RCC_APB1RSTR1_TIM6RST_Msk</span></div>
<div class="line"><a id="l09317" name="l09317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab4f21af3b6a5b1a9eba4cfa5d398162"> 9317</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM7RST_Pos            (5U)</span></div>
<div class="line"><a id="l09318" name="l09318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d4227ddd1a4373fdc60f59b85073cbc"> 9318</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM7RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_TIM7RST_Pos) </span></div>
<div class="line"><a id="l09319" name="l09319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460042e1f364902995488932f0abfb85"> 9319</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM7RST                RCC_APB1RSTR1_TIM7RST_Msk</span></div>
<div class="line"><a id="l09320" name="l09320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74f92409556924d2aa8042aee3e6177"> 9320</a></span><span class="preprocessor">#define RCC_APB1RSTR1_SPI3RST_Pos            (15U)</span></div>
<div class="line"><a id="l09321" name="l09321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga346737c0528ea4c24681bd64b888321b"> 9321</a></span><span class="preprocessor">#define RCC_APB1RSTR1_SPI3RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_SPI3RST_Pos) </span></div>
<div class="line"><a id="l09322" name="l09322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f0b56bef522838eb088fd9a5eeb6a2f"> 9322</a></span><span class="preprocessor">#define RCC_APB1RSTR1_SPI3RST                RCC_APB1RSTR1_SPI3RST_Msk</span></div>
<div class="line"><a id="l09323" name="l09323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e80521a1c72c93b8746f65dfba1ad3"> 9323</a></span><span class="preprocessor">#define RCC_APB1RSTR1_USART2RST_Pos          (17U)</span></div>
<div class="line"><a id="l09324" name="l09324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564ab1a7ec3faffdb9d4ca1c7a36ec3"> 9324</a></span><span class="preprocessor">#define RCC_APB1RSTR1_USART2RST_Msk          (0x1UL &lt;&lt; RCC_APB1RSTR1_USART2RST_Pos) </span></div>
<div class="line"><a id="l09325" name="l09325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2041e3692c204790a1a59e658a79d538"> 9325</a></span><span class="preprocessor">#define RCC_APB1RSTR1_USART2RST              RCC_APB1RSTR1_USART2RST_Msk</span></div>
<div class="line"><a id="l09326" name="l09326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae8ef10452855a9c5e66b7ba1a38fd1f"> 9326</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C1RST_Pos            (21U)</span></div>
<div class="line"><a id="l09327" name="l09327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d1af736dd0609a32d4e4e901ff93c9"> 9327</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C1RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_I2C1RST_Pos) </span></div>
<div class="line"><a id="l09328" name="l09328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20f42bffd8d4f73f45e90f46c82f8aa0"> 9328</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C1RST                RCC_APB1RSTR1_I2C1RST_Msk</span></div>
<div class="line"><a id="l09329" name="l09329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbcd85d25829e16f05b99770864888f0"> 9329</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C3RST_Pos            (23U)</span></div>
<div class="line"><a id="l09330" name="l09330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066ecf3af25b719d13e4368775f58160"> 9330</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C3RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_I2C3RST_Pos) </span></div>
<div class="line"><a id="l09331" name="l09331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae73446620656acbc07b76e5ca16616"> 9331</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C3RST                RCC_APB1RSTR1_I2C3RST_Msk</span></div>
<div class="line"><a id="l09332" name="l09332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19182784bba8694ba863f4bfcce2c85"> 9332</a></span><span class="preprocessor">#define RCC_APB1RSTR1_CRSRST_Pos             (24U)</span></div>
<div class="line"><a id="l09333" name="l09333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222718f88baf938fa470f46df6fd0093"> 9333</a></span><span class="preprocessor">#define RCC_APB1RSTR1_CRSRST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR1_CRSRST_Pos) </span></div>
<div class="line"><a id="l09334" name="l09334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656c66d570adc0c02c3b9f628981ec5e"> 9334</a></span><span class="preprocessor">#define RCC_APB1RSTR1_CRSRST                 RCC_APB1RSTR1_CRSRST_Msk</span></div>
<div class="line"><a id="l09335" name="l09335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeb2fead133902e115c1f8895f986dd"> 9335</a></span><span class="preprocessor">#define RCC_APB1RSTR1_CAN1RST_Pos            (25U)</span></div>
<div class="line"><a id="l09336" name="l09336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52738bdddb060c666d3f85d97ba83443"> 9336</a></span><span class="preprocessor">#define RCC_APB1RSTR1_CAN1RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_CAN1RST_Pos) </span></div>
<div class="line"><a id="l09337" name="l09337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc99411a031be9a3fbed2fb0f519729f"> 9337</a></span><span class="preprocessor">#define RCC_APB1RSTR1_CAN1RST                RCC_APB1RSTR1_CAN1RST_Msk</span></div>
<div class="line"><a id="l09338" name="l09338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae225a229d48c4c146b2ddbec29705524"> 9338</a></span><span class="preprocessor">#define RCC_APB1RSTR1_USBFSRST_Pos           (26U)</span></div>
<div class="line"><a id="l09339" name="l09339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f50fc3d324a446f33293bf903000ab"> 9339</a></span><span class="preprocessor">#define RCC_APB1RSTR1_USBFSRST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR1_USBFSRST_Pos) </span></div>
<div class="line"><a id="l09340" name="l09340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5bc397f698fd8c602b67a946cb9888"> 9340</a></span><span class="preprocessor">#define RCC_APB1RSTR1_USBFSRST               RCC_APB1RSTR1_USBFSRST_Msk</span></div>
<div class="line"><a id="l09341" name="l09341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e9c1317c3c9d10153b7ae07ee665e5"> 9341</a></span><span class="preprocessor">#define RCC_APB1RSTR1_PWRRST_Pos             (28U)</span></div>
<div class="line"><a id="l09342" name="l09342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4176b98bc3ac2b957226d7a88d9c138d"> 9342</a></span><span class="preprocessor">#define RCC_APB1RSTR1_PWRRST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR1_PWRRST_Pos) </span></div>
<div class="line"><a id="l09343" name="l09343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b8e2aac1e08838b8a98f9097a9178ba"> 9343</a></span><span class="preprocessor">#define RCC_APB1RSTR1_PWRRST                 RCC_APB1RSTR1_PWRRST_Msk</span></div>
<div class="line"><a id="l09344" name="l09344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga705a180449aad17c7510e88e85c5a181"> 9344</a></span><span class="preprocessor">#define RCC_APB1RSTR1_DAC1RST_Pos            (29U)</span></div>
<div class="line"><a id="l09345" name="l09345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf491e7781b52dfd387e393fbbb13c881"> 9345</a></span><span class="preprocessor">#define RCC_APB1RSTR1_DAC1RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_DAC1RST_Pos) </span></div>
<div class="line"><a id="l09346" name="l09346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55ae00e421ed8c9121900a33220d75c3"> 9346</a></span><span class="preprocessor">#define RCC_APB1RSTR1_DAC1RST                RCC_APB1RSTR1_DAC1RST_Msk</span></div>
<div class="line"><a id="l09347" name="l09347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga744b298679dee4880db83fd6017225be"> 9347</a></span><span class="preprocessor">#define RCC_APB1RSTR1_OPAMPRST_Pos           (30U)</span></div>
<div class="line"><a id="l09348" name="l09348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccadf175d1fe226b0f118d22f1bc113c"> 9348</a></span><span class="preprocessor">#define RCC_APB1RSTR1_OPAMPRST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR1_OPAMPRST_Pos) </span></div>
<div class="line"><a id="l09349" name="l09349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91e9ae8b525128dbbc89e2fdac5d84a0"> 9349</a></span><span class="preprocessor">#define RCC_APB1RSTR1_OPAMPRST               RCC_APB1RSTR1_OPAMPRST_Msk</span></div>
<div class="line"><a id="l09350" name="l09350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b46581e9a8d02c95657ea106302be32"> 9350</a></span><span class="preprocessor">#define RCC_APB1RSTR1_LPTIM1RST_Pos          (31U)</span></div>
<div class="line"><a id="l09351" name="l09351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2af0a2085a4517992d6663c87809948b"> 9351</a></span><span class="preprocessor">#define RCC_APB1RSTR1_LPTIM1RST_Msk          (0x1UL &lt;&lt; RCC_APB1RSTR1_LPTIM1RST_Pos) </span></div>
<div class="line"><a id="l09352" name="l09352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c97fcae9c4dc38b23b0696850bdb586"> 9352</a></span><span class="preprocessor">#define RCC_APB1RSTR1_LPTIM1RST              RCC_APB1RSTR1_LPTIM1RST_Msk</span></div>
<div class="line"><a id="l09353" name="l09353"></a><span class="lineno"> 9353</span> </div>
<div class="line"><a id="l09354" name="l09354"></a><span class="lineno"> 9354</span><span class="comment">/********************  Bit definition for RCC_APB1RSTR2 register  **************/</span></div>
<div class="line"><a id="l09355" name="l09355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab491896d11848a15cf7c05e81b3c29b9"> 9355</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPUART1RST_Pos         (0U)</span></div>
<div class="line"><a id="l09356" name="l09356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2143adec508f5e6c9e8ec950183e195"> 9356</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPUART1RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR2_LPUART1RST_Pos) </span></div>
<div class="line"><a id="l09357" name="l09357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950e0ebdf443eafb52d4c05a2b6ea666"> 9357</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPUART1RST             RCC_APB1RSTR2_LPUART1RST_Msk</span></div>
<div class="line"><a id="l09358" name="l09358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67cd22365807af936f869646577e047"> 9358</a></span><span class="preprocessor">#define RCC_APB1RSTR2_SWPMI1RST_Pos          (2U)</span></div>
<div class="line"><a id="l09359" name="l09359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae34e313fe06fa5980962a72a4bcd1592"> 9359</a></span><span class="preprocessor">#define RCC_APB1RSTR2_SWPMI1RST_Msk          (0x1UL &lt;&lt; RCC_APB1RSTR2_SWPMI1RST_Pos) </span></div>
<div class="line"><a id="l09360" name="l09360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f62fcf312d10f8d642bb5e5a3ca6e4b"> 9360</a></span><span class="preprocessor">#define RCC_APB1RSTR2_SWPMI1RST              RCC_APB1RSTR2_SWPMI1RST_Msk</span></div>
<div class="line"><a id="l09361" name="l09361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba1ff2bceeb300b4fab156b2b225e62"> 9361</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPTIM2RST_Pos          (5U)</span></div>
<div class="line"><a id="l09362" name="l09362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bd14050c9b631ea341df4f681d725c"> 9362</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPTIM2RST_Msk          (0x1UL &lt;&lt; RCC_APB1RSTR2_LPTIM2RST_Pos) </span></div>
<div class="line"><a id="l09363" name="l09363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cfe7d437d9aa284b8273d21dd07d289"> 9363</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPTIM2RST              RCC_APB1RSTR2_LPTIM2RST_Msk</span></div>
<div class="line"><a id="l09364" name="l09364"></a><span class="lineno"> 9364</span> </div>
<div class="line"><a id="l09365" name="l09365"></a><span class="lineno"> 9365</span><span class="comment">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></div>
<div class="line"><a id="l09366" name="l09366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47"> 9366</a></span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos           (0U)</span></div>
<div class="line"><a id="l09367" name="l09367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45"> 9367</a></span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos) </span></div>
<div class="line"><a id="l09368" name="l09368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d"> 9368</a></span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST               RCC_APB2RSTR_SYSCFGRST_Msk</span></div>
<div class="line"><a id="l09369" name="l09369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3439757d01e0c351ad8bc0193e3d90e"> 9369</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos             (11U)</span></div>
<div class="line"><a id="l09370" name="l09370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e"> 9370</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos) </span></div>
<div class="line"><a id="l09371" name="l09371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 9371</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST                 RCC_APB2RSTR_TIM1RST_Msk</span></div>
<div class="line"><a id="l09372" name="l09372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946"> 9372</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos             (12U)</span></div>
<div class="line"><a id="l09373" name="l09373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 9373</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos) </span></div>
<div class="line"><a id="l09374" name="l09374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 9374</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                 RCC_APB2RSTR_SPI1RST_Msk</span></div>
<div class="line"><a id="l09375" name="l09375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237"> 9375</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos           (14U)</span></div>
<div class="line"><a id="l09376" name="l09376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 9376</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos) </span></div>
<div class="line"><a id="l09377" name="l09377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 9377</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST               RCC_APB2RSTR_USART1RST_Msk</span></div>
<div class="line"><a id="l09378" name="l09378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga682a17d8659effb206fa279672926a4e"> 9378</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM15RST_Pos            (16U)</span></div>
<div class="line"><a id="l09379" name="l09379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad033dd35fed6a86bd2cb338cd6f4d393"> 9379</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM15RST_Msk            (0x1UL &lt;&lt; RCC_APB2RSTR_TIM15RST_Pos) </span></div>
<div class="line"><a id="l09380" name="l09380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf"> 9380</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM15RST                RCC_APB2RSTR_TIM15RST_Msk</span></div>
<div class="line"><a id="l09381" name="l09381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00df1ed292f19877098c45a1f4bf189b"> 9381</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Pos            (17U)</span></div>
<div class="line"><a id="l09382" name="l09382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283"> 9382</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Msk            (0x1UL &lt;&lt; RCC_APB2RSTR_TIM16RST_Pos) </span></div>
<div class="line"><a id="l09383" name="l09383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2"> 9383</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM16RST                RCC_APB2RSTR_TIM16RST_Msk</span></div>
<div class="line"><a id="l09384" name="l09384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe5ae66390fc5750eaf609b24790ee9"> 9384</a></span><span class="preprocessor">#define RCC_APB2RSTR_SAI1RST_Pos             (21U)</span></div>
<div class="line"><a id="l09385" name="l09385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09c08b8ccdb047c6864b28af9869854"> 9385</a></span><span class="preprocessor">#define RCC_APB2RSTR_SAI1RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_SAI1RST_Pos) </span></div>
<div class="line"><a id="l09386" name="l09386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d8a170e7d5198bcb82b35af0e38395"> 9386</a></span><span class="preprocessor">#define RCC_APB2RSTR_SAI1RST                 RCC_APB2RSTR_SAI1RST_Msk</span></div>
<div class="line"><a id="l09387" name="l09387"></a><span class="lineno"> 9387</span> </div>
<div class="line"><a id="l09388" name="l09388"></a><span class="lineno"> 9388</span><span class="comment">/********************  Bit definition for RCC_AHB1ENR register  ***************/</span></div>
<div class="line"><a id="l09389" name="l09389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114d8249d989c5ab3feac252e30509e"> 9389</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Pos               (0U)</span></div>
<div class="line"><a id="l09390" name="l09390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871"> 9390</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Msk               (0x1UL &lt;&lt; RCC_AHB1ENR_DMA1EN_Pos) </span></div>
<div class="line"><a id="l09391" name="l09391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba"> 9391</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN                   RCC_AHB1ENR_DMA1EN_Msk</span></div>
<div class="line"><a id="l09392" name="l09392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf754f312ede73c0d5d35e1a08b614f94"> 9392</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Pos               (1U)</span></div>
<div class="line"><a id="l09393" name="l09393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a"> 9393</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Msk               (0x1UL &lt;&lt; RCC_AHB1ENR_DMA2EN_Pos) </span></div>
<div class="line"><a id="l09394" name="l09394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d"> 9394</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN                   RCC_AHB1ENR_DMA2EN_Msk</span></div>
<div class="line"><a id="l09395" name="l09395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdd90ad2f84636bce8972729603f723b"> 9395</a></span><span class="preprocessor">#define RCC_AHB1ENR_FLASHEN_Pos              (8U)</span></div>
<div class="line"><a id="l09396" name="l09396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96e5f87c2477f3529028abd3bd534c60"> 9396</a></span><span class="preprocessor">#define RCC_AHB1ENR_FLASHEN_Msk              (0x1UL &lt;&lt; RCC_AHB1ENR_FLASHEN_Pos) </span></div>
<div class="line"><a id="l09397" name="l09397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017e6c848c4bab48fa6bd94a28d90005"> 9397</a></span><span class="preprocessor">#define RCC_AHB1ENR_FLASHEN                  RCC_AHB1ENR_FLASHEN_Msk</span></div>
<div class="line"><a id="l09398" name="l09398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0c26180146aedeec41861fd765a05c"> 9398</a></span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Pos                (12U)</span></div>
<div class="line"><a id="l09399" name="l09399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035"> 9399</a></span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Msk                (0x1UL &lt;&lt; RCC_AHB1ENR_CRCEN_Pos)  </span></div>
<div class="line"><a id="l09400" name="l09400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83"> 9400</a></span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN                    RCC_AHB1ENR_CRCEN_Msk</span></div>
<div class="line"><a id="l09401" name="l09401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3c6fd69b218ca8a7658a48153b1307"> 9401</a></span><span class="preprocessor">#define RCC_AHB1ENR_TSCEN_Pos                (16U)</span></div>
<div class="line"><a id="l09402" name="l09402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab320f620aefd59075ad6a9b95ec47b07"> 9402</a></span><span class="preprocessor">#define RCC_AHB1ENR_TSCEN_Msk                (0x1UL &lt;&lt; RCC_AHB1ENR_TSCEN_Pos)  </span></div>
<div class="line"><a id="l09403" name="l09403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee8fae899701aa383d09cda34cc5fa8"> 9403</a></span><span class="preprocessor">#define RCC_AHB1ENR_TSCEN                    RCC_AHB1ENR_TSCEN_Msk</span></div>
<div class="line"><a id="l09404" name="l09404"></a><span class="lineno"> 9404</span> </div>
<div class="line"><a id="l09405" name="l09405"></a><span class="lineno"> 9405</span><span class="comment">/********************  Bit definition for RCC_AHB2ENR register  ***************/</span></div>
<div class="line"><a id="l09406" name="l09406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d154920db80ea031a9d2eb90c9248a4"> 9406</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOAEN_Pos              (0U)</span></div>
<div class="line"><a id="l09407" name="l09407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4555512f6767b69cda6eedddc9bc050e"> 9407</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOAEN_Msk              (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOAEN_Pos) </span></div>
<div class="line"><a id="l09408" name="l09408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bfbb4cc8a71e4f5363da9cdbbe44c8e"> 9408</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOAEN                  RCC_AHB2ENR_GPIOAEN_Msk</span></div>
<div class="line"><a id="l09409" name="l09409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceada0ae3ae3ac902ae7700c1158b257"> 9409</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOBEN_Pos              (1U)</span></div>
<div class="line"><a id="l09410" name="l09410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bc11f38a9a05e29db1fdebd880d943a"> 9410</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOBEN_Msk              (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOBEN_Pos) </span></div>
<div class="line"><a id="l09411" name="l09411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc3892056d1c4fb4135d34f8991ee61"> 9411</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOBEN                  RCC_AHB2ENR_GPIOBEN_Msk</span></div>
<div class="line"><a id="l09412" name="l09412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e74ec3daf6bfd6c27d552092e828c4"> 9412</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOCEN_Pos              (2U)</span></div>
<div class="line"><a id="l09413" name="l09413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e42ed2487f18a13a35b391d38d5f1d"> 9413</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOCEN_Msk              (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOCEN_Pos) </span></div>
<div class="line"><a id="l09414" name="l09414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9a60540411bf01264cf33d2e21c1d7f"> 9414</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOCEN                  RCC_AHB2ENR_GPIOCEN_Msk</span></div>
<div class="line"><a id="l09415" name="l09415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f92df176f4d27638bf60bb22a8f2bca"> 9415</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOHEN_Pos              (7U)</span></div>
<div class="line"><a id="l09416" name="l09416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4a0bd82d29a4e39bf5ead3bbe26b8e"> 9416</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOHEN_Msk              (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOHEN_Pos) </span></div>
<div class="line"><a id="l09417" name="l09417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2adba2bde4eee3b85bc4551c18f90113"> 9417</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOHEN                  RCC_AHB2ENR_GPIOHEN_Msk</span></div>
<div class="line"><a id="l09418" name="l09418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8782eea3d3eabd5d2693d0f2d4bd19a6"> 9418</a></span><span class="preprocessor">#define RCC_AHB2ENR_ADCEN_Pos                (13U)</span></div>
<div class="line"><a id="l09419" name="l09419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea51d7b390dfe1c9c8b9399c27770d6"> 9419</a></span><span class="preprocessor">#define RCC_AHB2ENR_ADCEN_Msk                (0x1UL &lt;&lt; RCC_AHB2ENR_ADCEN_Pos)  </span></div>
<div class="line"><a id="l09420" name="l09420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga572deae1bb34ec7cd8a2a432c001c666"> 9420</a></span><span class="preprocessor">#define RCC_AHB2ENR_ADCEN                    RCC_AHB2ENR_ADCEN_Msk</span></div>
<div class="line"><a id="l09421" name="l09421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf92e60b54c63999846b0e8392131a6c"> 9421</a></span><span class="preprocessor">#define RCC_AHB2ENR_RNGEN_Pos                (18U)</span></div>
<div class="line"><a id="l09422" name="l09422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe2170ecd918ffe5d888e76c3dcd5cab"> 9422</a></span><span class="preprocessor">#define RCC_AHB2ENR_RNGEN_Msk                (0x1UL &lt;&lt; RCC_AHB2ENR_RNGEN_Pos)  </span></div>
<div class="line"><a id="l09423" name="l09423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea5123ece7df53e695697e3a7d11a6b"> 9423</a></span><span class="preprocessor">#define RCC_AHB2ENR_RNGEN                    RCC_AHB2ENR_RNGEN_Msk</span></div>
<div class="line"><a id="l09424" name="l09424"></a><span class="lineno"> 9424</span> </div>
<div class="line"><a id="l09425" name="l09425"></a><span class="lineno"> 9425</span><span class="comment">/********************  Bit definition for RCC_AHB3ENR register  ***************/</span></div>
<div class="line"><a id="l09426" name="l09426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871c3ff33c1129af2208dd1280ad9192"> 9426</a></span><span class="preprocessor">#define RCC_AHB3ENR_QSPIEN_Pos               (8U)</span></div>
<div class="line"><a id="l09427" name="l09427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4526ab85b9c1248db40b197e5e25c8ca"> 9427</a></span><span class="preprocessor">#define RCC_AHB3ENR_QSPIEN_Msk               (0x1UL &lt;&lt; RCC_AHB3ENR_QSPIEN_Pos) </span></div>
<div class="line"><a id="l09428" name="l09428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f25e0d1a24e53f53405dd9b67b84c7"> 9428</a></span><span class="preprocessor">#define RCC_AHB3ENR_QSPIEN                   RCC_AHB3ENR_QSPIEN_Msk</span></div>
<div class="line"><a id="l09429" name="l09429"></a><span class="lineno"> 9429</span> </div>
<div class="line"><a id="l09430" name="l09430"></a><span class="lineno"> 9430</span><span class="comment">/********************  Bit definition for RCC_APB1ENR1 register  ***************/</span></div>
<div class="line"><a id="l09431" name="l09431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11799ecb8ed05c27b1920e1409d5df17"> 9431</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM2EN_Pos              (0U)</span></div>
<div class="line"><a id="l09432" name="l09432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497a8de1be77c7bddc50d24d053f976"> 9432</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM2EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_TIM2EN_Pos) </span></div>
<div class="line"><a id="l09433" name="l09433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35c39cf848b783c1173347b3eab56638"> 9433</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM2EN                  RCC_APB1ENR1_TIM2EN_Msk</span></div>
<div class="line"><a id="l09434" name="l09434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ff12b169155acb39aa832a02b3130cb"> 9434</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM6EN_Pos              (4U)</span></div>
<div class="line"><a id="l09435" name="l09435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac91f970a678f399abbb2567995b4d5a2"> 9435</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM6EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_TIM6EN_Pos) </span></div>
<div class="line"><a id="l09436" name="l09436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c55a68e3802a1efd8bfcc84e5168f47"> 9436</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM6EN                  RCC_APB1ENR1_TIM6EN_Msk</span></div>
<div class="line"><a id="l09437" name="l09437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad4d8c05384a597bb051db3564c2fd95"> 9437</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM7EN_Pos              (5U)</span></div>
<div class="line"><a id="l09438" name="l09438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59d6b9443b655c4b98073dd57c890825"> 9438</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM7EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_TIM7EN_Pos) </span></div>
<div class="line"><a id="l09439" name="l09439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6643781df08d378a228cc3696085f5af"> 9439</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM7EN                  RCC_APB1ENR1_TIM7EN_Msk</span></div>
<div class="line"><a id="l09440" name="l09440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b71cc7518587a157b6e1889e282d71f"> 9440</a></span><span class="preprocessor">#define RCC_APB1ENR1_RTCAPBEN_Pos            (10U)</span></div>
<div class="line"><a id="l09441" name="l09441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae46da9c20326d1966a5b2cec86fc3feb"> 9441</a></span><span class="preprocessor">#define RCC_APB1ENR1_RTCAPBEN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR1_RTCAPBEN_Pos) </span></div>
<div class="line"><a id="l09442" name="l09442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42855c04d6762b8bb38405b272d53c2a"> 9442</a></span><span class="preprocessor">#define RCC_APB1ENR1_RTCAPBEN                RCC_APB1ENR1_RTCAPBEN_Msk</span></div>
<div class="line"><a id="l09443" name="l09443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga705f261d727107565fe48ee067f63a5b"> 9443</a></span><span class="preprocessor">#define RCC_APB1ENR1_WWDGEN_Pos              (11U)</span></div>
<div class="line"><a id="l09444" name="l09444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcab16c1a9d657a951e90fa8d6c43828"> 9444</a></span><span class="preprocessor">#define RCC_APB1ENR1_WWDGEN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_WWDGEN_Pos) </span></div>
<div class="line"><a id="l09445" name="l09445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6baaa6a6e50a3c886060645e721b8059"> 9445</a></span><span class="preprocessor">#define RCC_APB1ENR1_WWDGEN                  RCC_APB1ENR1_WWDGEN_Msk</span></div>
<div class="line"><a id="l09446" name="l09446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3043259071db79c1e61b9baf02533313"> 9446</a></span><span class="preprocessor">#define RCC_APB1ENR1_SPI3EN_Pos              (15U)</span></div>
<div class="line"><a id="l09447" name="l09447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8802fede794db20804b92df2ab6ec9b"> 9447</a></span><span class="preprocessor">#define RCC_APB1ENR1_SPI3EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_SPI3EN_Pos) </span></div>
<div class="line"><a id="l09448" name="l09448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ee329cef36d18fa11f454971e0a254b"> 9448</a></span><span class="preprocessor">#define RCC_APB1ENR1_SPI3EN                  RCC_APB1ENR1_SPI3EN_Msk</span></div>
<div class="line"><a id="l09449" name="l09449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2358079ec087ab6472d319fa5824bd4d"> 9449</a></span><span class="preprocessor">#define RCC_APB1ENR1_USART2EN_Pos            (17U)</span></div>
<div class="line"><a id="l09450" name="l09450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f0cc00179f2463f8b18c7f6ce54e84d"> 9450</a></span><span class="preprocessor">#define RCC_APB1ENR1_USART2EN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR1_USART2EN_Pos) </span></div>
<div class="line"><a id="l09451" name="l09451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c4aa6d7faef5906eb6b3041740eeaf"> 9451</a></span><span class="preprocessor">#define RCC_APB1ENR1_USART2EN                RCC_APB1ENR1_USART2EN_Msk</span></div>
<div class="line"><a id="l09452" name="l09452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64bad4eb07716ffdbe957cbd8bb2f72"> 9452</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C1EN_Pos              (21U)</span></div>
<div class="line"><a id="l09453" name="l09453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7b43762ccbf1f28880397a02e06e01"> 9453</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C1EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_I2C1EN_Pos) </span></div>
<div class="line"><a id="l09454" name="l09454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab649fa70e41eb9598a6e221ded3c103"> 9454</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C1EN                  RCC_APB1ENR1_I2C1EN_Msk</span></div>
<div class="line"><a id="l09455" name="l09455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1934714301456cb5df5183e323ab96b9"> 9455</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C3EN_Pos              (23U)</span></div>
<div class="line"><a id="l09456" name="l09456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf402ef0571cfe699900a76584d10cb49"> 9456</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C3EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_I2C3EN_Pos) </span></div>
<div class="line"><a id="l09457" name="l09457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab85b8956a8ca969b2f74152162cb5f42"> 9457</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C3EN                  RCC_APB1ENR1_I2C3EN_Msk</span></div>
<div class="line"><a id="l09458" name="l09458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d36fa4dfc93db6d309c318434661927"> 9458</a></span><span class="preprocessor">#define RCC_APB1ENR1_CRSEN_Pos               (24U)</span></div>
<div class="line"><a id="l09459" name="l09459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f2604edb4677b06704b4cbd1dbaade5"> 9459</a></span><span class="preprocessor">#define RCC_APB1ENR1_CRSEN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR1_CRSEN_Pos) </span></div>
<div class="line"><a id="l09460" name="l09460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae24db2f95a0eefa2ac4d447477f81b72"> 9460</a></span><span class="preprocessor">#define RCC_APB1ENR1_CRSEN                   RCC_APB1ENR1_CRSEN_Msk</span></div>
<div class="line"><a id="l09461" name="l09461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga200dc182c8a0d54487942c6534861c00"> 9461</a></span><span class="preprocessor">#define RCC_APB1ENR1_CAN1EN_Pos              (25U)</span></div>
<div class="line"><a id="l09462" name="l09462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f05ddee4180216e13d723ca051edd83"> 9462</a></span><span class="preprocessor">#define RCC_APB1ENR1_CAN1EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_CAN1EN_Pos) </span></div>
<div class="line"><a id="l09463" name="l09463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa42ebad5e4e1f922116d0ffc1611d15c"> 9463</a></span><span class="preprocessor">#define RCC_APB1ENR1_CAN1EN                  RCC_APB1ENR1_CAN1EN_Msk</span></div>
<div class="line"><a id="l09464" name="l09464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa80526ad2e26b2c2249471a7ef975d40"> 9464</a></span><span class="preprocessor">#define RCC_APB1ENR1_USBFSEN_Pos             (26U)</span></div>
<div class="line"><a id="l09465" name="l09465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad877c51336f8a8287745e0067e7905cd"> 9465</a></span><span class="preprocessor">#define RCC_APB1ENR1_USBFSEN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR1_USBFSEN_Pos) </span></div>
<div class="line"><a id="l09466" name="l09466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c9f269ce6d13eddecde3a147561a098"> 9466</a></span><span class="preprocessor">#define RCC_APB1ENR1_USBFSEN                 RCC_APB1ENR1_USBFSEN_Msk</span></div>
<div class="line"><a id="l09467" name="l09467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a82e86ac6ded7975b125121dbe784b0"> 9467</a></span><span class="preprocessor">#define RCC_APB1ENR1_PWREN_Pos               (28U)</span></div>
<div class="line"><a id="l09468" name="l09468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8867cbab378fe603de09a31b24718595"> 9468</a></span><span class="preprocessor">#define RCC_APB1ENR1_PWREN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR1_PWREN_Pos) </span></div>
<div class="line"><a id="l09469" name="l09469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5238be17953fd9bbafbcccbb1ca0195"> 9469</a></span><span class="preprocessor">#define RCC_APB1ENR1_PWREN                   RCC_APB1ENR1_PWREN_Msk</span></div>
<div class="line"><a id="l09470" name="l09470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf92a76a92680f52c657f4c52a1185a35"> 9470</a></span><span class="preprocessor">#define RCC_APB1ENR1_DAC1EN_Pos              (29U)</span></div>
<div class="line"><a id="l09471" name="l09471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94845ec4db6061d85117f0e6bf08819d"> 9471</a></span><span class="preprocessor">#define RCC_APB1ENR1_DAC1EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_DAC1EN_Pos) </span></div>
<div class="line"><a id="l09472" name="l09472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffafd2293c4e0b816c421415f82d14e2"> 9472</a></span><span class="preprocessor">#define RCC_APB1ENR1_DAC1EN                  RCC_APB1ENR1_DAC1EN_Msk</span></div>
<div class="line"><a id="l09473" name="l09473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cec944370beefec4b98e994435ded2c"> 9473</a></span><span class="preprocessor">#define RCC_APB1ENR1_OPAMPEN_Pos             (30U)</span></div>
<div class="line"><a id="l09474" name="l09474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3614f66015ad640557859103eb32cc4a"> 9474</a></span><span class="preprocessor">#define RCC_APB1ENR1_OPAMPEN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR1_OPAMPEN_Pos) </span></div>
<div class="line"><a id="l09475" name="l09475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2abdbf54964d93e514086be0d8808de"> 9475</a></span><span class="preprocessor">#define RCC_APB1ENR1_OPAMPEN                 RCC_APB1ENR1_OPAMPEN_Msk</span></div>
<div class="line"><a id="l09476" name="l09476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57302efec8b59445b289646e467552db"> 9476</a></span><span class="preprocessor">#define RCC_APB1ENR1_LPTIM1EN_Pos            (31U)</span></div>
<div class="line"><a id="l09477" name="l09477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24e73c9e2a632e0f6742e97e5e2d4d1"> 9477</a></span><span class="preprocessor">#define RCC_APB1ENR1_LPTIM1EN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR1_LPTIM1EN_Pos) </span></div>
<div class="line"><a id="l09478" name="l09478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99556515f85f947a8d17dff2fc41c6e1"> 9478</a></span><span class="preprocessor">#define RCC_APB1ENR1_LPTIM1EN                RCC_APB1ENR1_LPTIM1EN_Msk</span></div>
<div class="line"><a id="l09479" name="l09479"></a><span class="lineno"> 9479</span> </div>
<div class="line"><a id="l09480" name="l09480"></a><span class="lineno"> 9480</span><span class="comment">/********************  Bit definition for RCC_APB1RSTR2 register  **************/</span></div>
<div class="line"><a id="l09481" name="l09481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dc02143dea9a765097801342a3946e5"> 9481</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPUART1EN_Pos           (0U)</span></div>
<div class="line"><a id="l09482" name="l09482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6534a027eaf292d920532060d8bb331"> 9482</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPUART1EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR2_LPUART1EN_Pos) </span></div>
<div class="line"><a id="l09483" name="l09483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d588ba25dd5c68aef752011e77dc24"> 9483</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPUART1EN               RCC_APB1ENR2_LPUART1EN_Msk</span></div>
<div class="line"><a id="l09484" name="l09484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e32b244f39d126aa8491db191c541e"> 9484</a></span><span class="preprocessor">#define RCC_APB1ENR2_SWPMI1EN_Pos            (2U)</span></div>
<div class="line"><a id="l09485" name="l09485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga484abecb86a5fa5eb5a968d2b04e380d"> 9485</a></span><span class="preprocessor">#define RCC_APB1ENR2_SWPMI1EN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR2_SWPMI1EN_Pos) </span></div>
<div class="line"><a id="l09486" name="l09486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e323740daa8519b3c27e5cd0f0a333"> 9486</a></span><span class="preprocessor">#define RCC_APB1ENR2_SWPMI1EN                RCC_APB1ENR2_SWPMI1EN_Msk</span></div>
<div class="line"><a id="l09487" name="l09487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c37dce15fd0a7737e5b93ad2b51b4e8"> 9487</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPTIM2EN_Pos            (5U)</span></div>
<div class="line"><a id="l09488" name="l09488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae90d6be9c34e3f17e211ad719dec8992"> 9488</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPTIM2EN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR2_LPTIM2EN_Pos) </span></div>
<div class="line"><a id="l09489" name="l09489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f6f6dcd076ef2dfa6e5824eea79eb6"> 9489</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPTIM2EN                RCC_APB1ENR2_LPTIM2EN_Msk</span></div>
<div class="line"><a id="l09490" name="l09490"></a><span class="lineno"> 9490</span> </div>
<div class="line"><a id="l09491" name="l09491"></a><span class="lineno"> 9491</span><span class="comment">/********************  Bit definition for RCC_APB2ENR register  ***************/</span></div>
<div class="line"><a id="l09492" name="l09492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554"> 9492</a></span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Pos             (0U)</span></div>
<div class="line"><a id="l09493" name="l09493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5"> 9493</a></span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_SYSCFGEN_Pos) </span></div>
<div class="line"><a id="l09494" name="l09494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"> 9494</a></span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN                 RCC_APB2ENR_SYSCFGEN_Msk</span></div>
<div class="line"><a id="l09495" name="l09495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6dee7c2eac205a066c831b112b1d1f"> 9495</a></span><span class="preprocessor">#define RCC_APB2ENR_FWEN_Pos                 (7U)</span></div>
<div class="line"><a id="l09496" name="l09496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963dc93238f2e25d70b344908494cea0"> 9496</a></span><span class="preprocessor">#define RCC_APB2ENR_FWEN_Msk                 (0x1UL &lt;&lt; RCC_APB2ENR_FWEN_Pos)   </span></div>
<div class="line"><a id="l09497" name="l09497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde4c7a1ff6e1dc10ffec9b675449694"> 9497</a></span><span class="preprocessor">#define RCC_APB2ENR_FWEN                     RCC_APB2ENR_FWEN_Msk</span></div>
<div class="line"><a id="l09498" name="l09498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b330cc86756aa87e3f7466e82eaf64b"> 9498</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos               (11U)</span></div>
<div class="line"><a id="l09499" name="l09499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa"> 9499</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_TIM1EN_Pos) </span></div>
<div class="line"><a id="l09500" name="l09500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc"> 9500</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN                   RCC_APB2ENR_TIM1EN_Msk</span></div>
<div class="line"><a id="l09501" name="l09501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309"> 9501</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos               (12U)</span></div>
<div class="line"><a id="l09502" name="l09502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 9502</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos) </span></div>
<div class="line"><a id="l09503" name="l09503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 9503</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN                   RCC_APB2ENR_SPI1EN_Msk</span></div>
<div class="line"><a id="l09504" name="l09504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b"> 9504</a></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos             (14U)</span></div>
<div class="line"><a id="l09505" name="l09505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 9505</a></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos) </span></div>
<div class="line"><a id="l09506" name="l09506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 9506</a></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN                 RCC_APB2ENR_USART1EN_Msk</span></div>
<div class="line"><a id="l09507" name="l09507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4962490e7033b1ba00638f94fb3d77"> 9507</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM15EN_Pos              (16U)</span></div>
<div class="line"><a id="l09508" name="l09508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932f2230a1983d1fdbe80b1980773ada"> 9508</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM15EN_Msk              (0x1UL &lt;&lt; RCC_APB2ENR_TIM15EN_Pos) </span></div>
<div class="line"><a id="l09509" name="l09509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858"> 9509</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM15EN                  RCC_APB2ENR_TIM15EN_Msk</span></div>
<div class="line"><a id="l09510" name="l09510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga859b724e17030dc5efe19ff4be52ebed"> 9510</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Pos              (17U)</span></div>
<div class="line"><a id="l09511" name="l09511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4"> 9511</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Msk              (0x1UL &lt;&lt; RCC_APB2ENR_TIM16EN_Pos) </span></div>
<div class="line"><a id="l09512" name="l09512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910"> 9512</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM16EN                  RCC_APB2ENR_TIM16EN_Msk</span></div>
<div class="line"><a id="l09513" name="l09513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502a0aa1089293a66642df19402f90f5"> 9513</a></span><span class="preprocessor">#define RCC_APB2ENR_SAI1EN_Pos               (21U)</span></div>
<div class="line"><a id="l09514" name="l09514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83e14d9a33829f5038150d52a8654515"> 9514</a></span><span class="preprocessor">#define RCC_APB2ENR_SAI1EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_SAI1EN_Pos) </span></div>
<div class="line"><a id="l09515" name="l09515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31543bbdce9d1385c43dedde182f6aa9"> 9515</a></span><span class="preprocessor">#define RCC_APB2ENR_SAI1EN                   RCC_APB2ENR_SAI1EN_Msk</span></div>
<div class="line"><a id="l09516" name="l09516"></a><span class="lineno"> 9516</span> </div>
<div class="line"><a id="l09517" name="l09517"></a><span class="lineno"> 9517</span><span class="comment">/********************  Bit definition for RCC_AHB1SMENR register  ***************/</span></div>
<div class="line"><a id="l09518" name="l09518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae718584e454c6fb9f73ba37fe6be7aff"> 9518</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA1SMEN_Pos           (0U)</span></div>
<div class="line"><a id="l09519" name="l09519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7169a7acd52e3ce5e49d4988dc4e56a"> 9519</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA1SMEN_Msk           (0x1UL &lt;&lt; RCC_AHB1SMENR_DMA1SMEN_Pos) </span></div>
<div class="line"><a id="l09520" name="l09520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24ea798f334e8f107925566ed485f4fa"> 9520</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA1SMEN               RCC_AHB1SMENR_DMA1SMEN_Msk</span></div>
<div class="line"><a id="l09521" name="l09521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee8f7a8895cf17cebb3b751c990c4227"> 9521</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA2SMEN_Pos           (1U)</span></div>
<div class="line"><a id="l09522" name="l09522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed651b012fcff622e029937639280c1"> 9522</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA2SMEN_Msk           (0x1UL &lt;&lt; RCC_AHB1SMENR_DMA2SMEN_Pos) </span></div>
<div class="line"><a id="l09523" name="l09523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c16367d4b828b224260ed3a9c59d32"> 9523</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA2SMEN               RCC_AHB1SMENR_DMA2SMEN_Msk</span></div>
<div class="line"><a id="l09524" name="l09524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c6b62c474f30d40a208289fedd0aa8"> 9524</a></span><span class="preprocessor">#define RCC_AHB1SMENR_FLASHSMEN_Pos          (8U)</span></div>
<div class="line"><a id="l09525" name="l09525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05163a7b2434f66f832a78a885a712d7"> 9525</a></span><span class="preprocessor">#define RCC_AHB1SMENR_FLASHSMEN_Msk          (0x1UL &lt;&lt; RCC_AHB1SMENR_FLASHSMEN_Pos) </span></div>
<div class="line"><a id="l09526" name="l09526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd939ca37c1f068f35130d41b408e692"> 9526</a></span><span class="preprocessor">#define RCC_AHB1SMENR_FLASHSMEN              RCC_AHB1SMENR_FLASHSMEN_Msk</span></div>
<div class="line"><a id="l09527" name="l09527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75433424dadb333925b5e381f632a07d"> 9527</a></span><span class="preprocessor">#define RCC_AHB1SMENR_SRAM1SMEN_Pos          (9U)</span></div>
<div class="line"><a id="l09528" name="l09528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eb5b54f3dba267bfbb07087662298e8"> 9528</a></span><span class="preprocessor">#define RCC_AHB1SMENR_SRAM1SMEN_Msk          (0x1UL &lt;&lt; RCC_AHB1SMENR_SRAM1SMEN_Pos) </span></div>
<div class="line"><a id="l09529" name="l09529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9609cd1cda5ee92417942387baeeccb8"> 9529</a></span><span class="preprocessor">#define RCC_AHB1SMENR_SRAM1SMEN              RCC_AHB1SMENR_SRAM1SMEN_Msk</span></div>
<div class="line"><a id="l09530" name="l09530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a6e1e03746d91fe0d05afc5c405b67"> 9530</a></span><span class="preprocessor">#define RCC_AHB1SMENR_CRCSMEN_Pos            (12U)</span></div>
<div class="line"><a id="l09531" name="l09531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fa634d0d6db64bf205082d3e5e4cb1"> 9531</a></span><span class="preprocessor">#define RCC_AHB1SMENR_CRCSMEN_Msk            (0x1UL &lt;&lt; RCC_AHB1SMENR_CRCSMEN_Pos) </span></div>
<div class="line"><a id="l09532" name="l09532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18cd30e2db07ed1781fce4e8e18b328f"> 9532</a></span><span class="preprocessor">#define RCC_AHB1SMENR_CRCSMEN                RCC_AHB1SMENR_CRCSMEN_Msk</span></div>
<div class="line"><a id="l09533" name="l09533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad196be2d5d6fc3972d7a59ff06d9f154"> 9533</a></span><span class="preprocessor">#define RCC_AHB1SMENR_TSCSMEN_Pos            (16U)</span></div>
<div class="line"><a id="l09534" name="l09534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda9455b5f2b86aa11d82b52226aa136"> 9534</a></span><span class="preprocessor">#define RCC_AHB1SMENR_TSCSMEN_Msk            (0x1UL &lt;&lt; RCC_AHB1SMENR_TSCSMEN_Pos) </span></div>
<div class="line"><a id="l09535" name="l09535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc3cdf6743aaed2905b026b295ea466"> 9535</a></span><span class="preprocessor">#define RCC_AHB1SMENR_TSCSMEN                RCC_AHB1SMENR_TSCSMEN_Msk</span></div>
<div class="line"><a id="l09536" name="l09536"></a><span class="lineno"> 9536</span> </div>
<div class="line"><a id="l09537" name="l09537"></a><span class="lineno"> 9537</span><span class="comment">/********************  Bit definition for RCC_AHB2SMENR register  *************/</span></div>
<div class="line"><a id="l09538" name="l09538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab45aeb135ce4430be6c901a153e153f2"> 9538</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOASMEN_Pos          (0U)</span></div>
<div class="line"><a id="l09539" name="l09539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3039863a420e3704a9e31adc02ade737"> 9539</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOASMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOASMEN_Pos) </span></div>
<div class="line"><a id="l09540" name="l09540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c5ac437c8c1e1e29fb49deb9ea0438"> 9540</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOASMEN              RCC_AHB2SMENR_GPIOASMEN_Msk</span></div>
<div class="line"><a id="l09541" name="l09541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b89670325e2370a5301ee665b89a51a"> 9541</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOBSMEN_Pos          (1U)</span></div>
<div class="line"><a id="l09542" name="l09542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7900f2d0a8f153923dab6ad5d02f6c8"> 9542</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOBSMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOBSMEN_Pos) </span></div>
<div class="line"><a id="l09543" name="l09543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab733b261d50d090870fea09aefdce06c"> 9543</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOBSMEN              RCC_AHB2SMENR_GPIOBSMEN_Msk</span></div>
<div class="line"><a id="l09544" name="l09544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cdd682f39ca47f2f2dcb80b455961c3"> 9544</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOCSMEN_Pos          (2U)</span></div>
<div class="line"><a id="l09545" name="l09545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dde010421ea24731449699ab57a9f78"> 9545</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOCSMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOCSMEN_Pos) </span></div>
<div class="line"><a id="l09546" name="l09546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17fad7faff60c243315a87b719e70a85"> 9546</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOCSMEN              RCC_AHB2SMENR_GPIOCSMEN_Msk</span></div>
<div class="line"><a id="l09547" name="l09547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e4184754a654c67b331a47a0ade2026"> 9547</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOHSMEN_Pos          (7U)</span></div>
<div class="line"><a id="l09548" name="l09548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f3df86eb67978ce5c6cc4497fa7d0e8"> 9548</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOHSMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOHSMEN_Pos) </span></div>
<div class="line"><a id="l09549" name="l09549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee41825be9f5454ad43b57a46b431ebb"> 9549</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOHSMEN              RCC_AHB2SMENR_GPIOHSMEN_Msk</span></div>
<div class="line"><a id="l09550" name="l09550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadadff0af18424d46241127f2d3e3fc84"> 9550</a></span><span class="preprocessor">#define RCC_AHB2SMENR_SRAM2SMEN_Pos          (9U)</span></div>
<div class="line"><a id="l09551" name="l09551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4bf588c8ac1af9c63398fbc354c5015"> 9551</a></span><span class="preprocessor">#define RCC_AHB2SMENR_SRAM2SMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_SRAM2SMEN_Pos) </span></div>
<div class="line"><a id="l09552" name="l09552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0450e5b8cff17c36ea7ae66efdc7a568"> 9552</a></span><span class="preprocessor">#define RCC_AHB2SMENR_SRAM2SMEN              RCC_AHB2SMENR_SRAM2SMEN_Msk</span></div>
<div class="line"><a id="l09553" name="l09553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2829a9a65012dab51c26d98bc35f630"> 9553</a></span><span class="preprocessor">#define RCC_AHB2SMENR_ADCSMEN_Pos            (13U)</span></div>
<div class="line"><a id="l09554" name="l09554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab03aaec838a23878c773ead679deadfc"> 9554</a></span><span class="preprocessor">#define RCC_AHB2SMENR_ADCSMEN_Msk            (0x1UL &lt;&lt; RCC_AHB2SMENR_ADCSMEN_Pos) </span></div>
<div class="line"><a id="l09555" name="l09555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca83afa05f28da0a5a54e0fd091d261"> 9555</a></span><span class="preprocessor">#define RCC_AHB2SMENR_ADCSMEN                RCC_AHB2SMENR_ADCSMEN_Msk</span></div>
<div class="line"><a id="l09556" name="l09556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dab74dd6e916889b4dec4c838abf863"> 9556</a></span><span class="preprocessor">#define RCC_AHB2SMENR_RNGSMEN_Pos            (18U)</span></div>
<div class="line"><a id="l09557" name="l09557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364048c7483c792b4b7d9381c7285893"> 9557</a></span><span class="preprocessor">#define RCC_AHB2SMENR_RNGSMEN_Msk            (0x1UL &lt;&lt; RCC_AHB2SMENR_RNGSMEN_Pos) </span></div>
<div class="line"><a id="l09558" name="l09558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25c026bad04839fd4a70713ff392d6af"> 9558</a></span><span class="preprocessor">#define RCC_AHB2SMENR_RNGSMEN                RCC_AHB2SMENR_RNGSMEN_Msk</span></div>
<div class="line"><a id="l09559" name="l09559"></a><span class="lineno"> 9559</span> </div>
<div class="line"><a id="l09560" name="l09560"></a><span class="lineno"> 9560</span><span class="comment">/********************  Bit definition for RCC_AHB3SMENR register  *************/</span></div>
<div class="line"><a id="l09561" name="l09561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc0cc35f5bf63089085aeea2ea7376a1"> 9561</a></span><span class="preprocessor">#define RCC_AHB3SMENR_QSPISMEN_Pos           (8U)</span></div>
<div class="line"><a id="l09562" name="l09562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974a2a8bddee2130eb9e7cce2c8527f6"> 9562</a></span><span class="preprocessor">#define RCC_AHB3SMENR_QSPISMEN_Msk           (0x1UL &lt;&lt; RCC_AHB3SMENR_QSPISMEN_Pos) </span></div>
<div class="line"><a id="l09563" name="l09563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f073b220cea45fd89851e8184847fad"> 9563</a></span><span class="preprocessor">#define RCC_AHB3SMENR_QSPISMEN               RCC_AHB3SMENR_QSPISMEN_Msk</span></div>
<div class="line"><a id="l09564" name="l09564"></a><span class="lineno"> 9564</span> </div>
<div class="line"><a id="l09565" name="l09565"></a><span class="lineno"> 9565</span><span class="comment">/********************  Bit definition for RCC_APB1SMENR1 register  *************/</span></div>
<div class="line"><a id="l09566" name="l09566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cfb3ad9771ad52c00234319658b56b8"> 9566</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM2SMEN_Pos          (0U)</span></div>
<div class="line"><a id="l09567" name="l09567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68935395c485fba8fdec3afe05ebe8f8"> 9567</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM2SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_TIM2SMEN_Pos) </span></div>
<div class="line"><a id="l09568" name="l09568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9"> 9568</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM2SMEN              RCC_APB1SMENR1_TIM2SMEN_Msk</span></div>
<div class="line"><a id="l09569" name="l09569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54aa514a1af867303ae8c322dbcb5338"> 9569</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM6SMEN_Pos          (4U)</span></div>
<div class="line"><a id="l09570" name="l09570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3086a9f03386135b2968bc74987da140"> 9570</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM6SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_TIM6SMEN_Pos) </span></div>
<div class="line"><a id="l09571" name="l09571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df"> 9571</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM6SMEN              RCC_APB1SMENR1_TIM6SMEN_Msk</span></div>
<div class="line"><a id="l09572" name="l09572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca88f6cbca903a4cff7f983bf98578f7"> 9572</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM7SMEN_Pos          (5U)</span></div>
<div class="line"><a id="l09573" name="l09573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabb461872be64ce72628264ac3f573a9"> 9573</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM7SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_TIM7SMEN_Pos) </span></div>
<div class="line"><a id="l09574" name="l09574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c42fcfc564529916d1c0b9441b41e70"> 9574</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM7SMEN              RCC_APB1SMENR1_TIM7SMEN_Msk</span></div>
<div class="line"><a id="l09575" name="l09575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cc7a1470b7e97f319cd048a59b61f8"> 9575</a></span><span class="preprocessor">#define RCC_APB1SMENR1_RTCAPBSMEN_Pos        (10U)</span></div>
<div class="line"><a id="l09576" name="l09576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7721788665ecad0bd19378d5092dacc9"> 9576</a></span><span class="preprocessor">#define RCC_APB1SMENR1_RTCAPBSMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR1_RTCAPBSMEN_Pos) </span></div>
<div class="line"><a id="l09577" name="l09577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba29b0b1783537b5bb39f16bb5133df2"> 9577</a></span><span class="preprocessor">#define RCC_APB1SMENR1_RTCAPBSMEN            RCC_APB1SMENR1_RTCAPBSMEN_Msk</span></div>
<div class="line"><a id="l09578" name="l09578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae832fbb40bb569a49e87a661684d7a8d"> 9578</a></span><span class="preprocessor">#define RCC_APB1SMENR1_WWDGSMEN_Pos          (11U)</span></div>
<div class="line"><a id="l09579" name="l09579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3efdaf8d838714816da754c9821d9040"> 9579</a></span><span class="preprocessor">#define RCC_APB1SMENR1_WWDGSMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_WWDGSMEN_Pos) </span></div>
<div class="line"><a id="l09580" name="l09580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9"> 9580</a></span><span class="preprocessor">#define RCC_APB1SMENR1_WWDGSMEN              RCC_APB1SMENR1_WWDGSMEN_Msk</span></div>
<div class="line"><a id="l09581" name="l09581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98545a975ed112b239fd5d01348d10cb"> 9581</a></span><span class="preprocessor">#define RCC_APB1SMENR1_SPI3SMEN_Pos          (15U)</span></div>
<div class="line"><a id="l09582" name="l09582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d7d2d43835684daf1866c1839d9e4"> 9582</a></span><span class="preprocessor">#define RCC_APB1SMENR1_SPI3SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_SPI3SMEN_Pos) </span></div>
<div class="line"><a id="l09583" name="l09583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad524ba42e45dc25353038638831f8e23"> 9583</a></span><span class="preprocessor">#define RCC_APB1SMENR1_SPI3SMEN              RCC_APB1SMENR1_SPI3SMEN_Msk</span></div>
<div class="line"><a id="l09584" name="l09584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc4cccb78af7086bb68d07d65df0d86"> 9584</a></span><span class="preprocessor">#define RCC_APB1SMENR1_USART2SMEN_Pos        (17U)</span></div>
<div class="line"><a id="l09585" name="l09585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67691a6ace367bfe8e5c7b6423767c1a"> 9585</a></span><span class="preprocessor">#define RCC_APB1SMENR1_USART2SMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR1_USART2SMEN_Pos) </span></div>
<div class="line"><a id="l09586" name="l09586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434"> 9586</a></span><span class="preprocessor">#define RCC_APB1SMENR1_USART2SMEN            RCC_APB1SMENR1_USART2SMEN_Msk</span></div>
<div class="line"><a id="l09587" name="l09587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d90f46c35237c99d227f3b0067692da"> 9587</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C1SMEN_Pos          (21U)</span></div>
<div class="line"><a id="l09588" name="l09588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fda98dc78cf57c35722090e700416e"> 9588</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C1SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_I2C1SMEN_Pos) </span></div>
<div class="line"><a id="l09589" name="l09589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd"> 9589</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C1SMEN              RCC_APB1SMENR1_I2C1SMEN_Msk</span></div>
<div class="line"><a id="l09590" name="l09590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b4d47f5f7d464b8e2c54842f914800"> 9590</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C3SMEN_Pos          (23U)</span></div>
<div class="line"><a id="l09591" name="l09591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c12e41f2e8b35e3a65945be2eaf9de"> 9591</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C3SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_I2C3SMEN_Pos) </span></div>
<div class="line"><a id="l09592" name="l09592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023"> 9592</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C3SMEN              RCC_APB1SMENR1_I2C3SMEN_Msk</span></div>
<div class="line"><a id="l09593" name="l09593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14b5bf155d443fa01e815123ca06c33"> 9593</a></span><span class="preprocessor">#define RCC_APB1SMENR1_CRSSMEN_Pos           (24U)</span></div>
<div class="line"><a id="l09594" name="l09594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6073e165d2f89fe2fafa95552f2508"> 9594</a></span><span class="preprocessor">#define RCC_APB1SMENR1_CRSSMEN_Msk           (0x1UL &lt;&lt; RCC_APB1SMENR1_CRSSMEN_Pos) </span></div>
<div class="line"><a id="l09595" name="l09595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7e1e2476403718b818a5b66ff5a3b9"> 9595</a></span><span class="preprocessor">#define RCC_APB1SMENR1_CRSSMEN               RCC_APB1SMENR1_CRSSMEN_Msk</span></div>
<div class="line"><a id="l09596" name="l09596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215ec5c767f56520fd06b67423c37340"> 9596</a></span><span class="preprocessor">#define RCC_APB1SMENR1_CAN1SMEN_Pos          (25U)</span></div>
<div class="line"><a id="l09597" name="l09597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64cadf420e194b5d218750e1780ae9f"> 9597</a></span><span class="preprocessor">#define RCC_APB1SMENR1_CAN1SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_CAN1SMEN_Pos) </span></div>
<div class="line"><a id="l09598" name="l09598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939b71265fd6399c54235d037ebc6bdd"> 9598</a></span><span class="preprocessor">#define RCC_APB1SMENR1_CAN1SMEN              RCC_APB1SMENR1_CAN1SMEN_Msk</span></div>
<div class="line"><a id="l09599" name="l09599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24c589c2f6972968bb2177b9fe07301a"> 9599</a></span><span class="preprocessor">#define RCC_APB1SMENR1_USBFSSMEN_Pos         (26U)</span></div>
<div class="line"><a id="l09600" name="l09600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14d835973a154a162e991c53d3e6e552"> 9600</a></span><span class="preprocessor">#define RCC_APB1SMENR1_USBFSSMEN_Msk         (0x1UL &lt;&lt; RCC_APB1SMENR1_USBFSSMEN_Pos) </span></div>
<div class="line"><a id="l09601" name="l09601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6f9b3ca702729ea8d6fb17e12fd6c0e"> 9601</a></span><span class="preprocessor">#define RCC_APB1SMENR1_USBFSSMEN             RCC_APB1SMENR1_USBFSSMEN_Msk</span></div>
<div class="line"><a id="l09602" name="l09602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50320339b89baf80c8c16372c7773e71"> 9602</a></span><span class="preprocessor">#define RCC_APB1SMENR1_PWRSMEN_Pos           (28U)</span></div>
<div class="line"><a id="l09603" name="l09603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab536664d67aa5568e7dcf1d6f194617e"> 9603</a></span><span class="preprocessor">#define RCC_APB1SMENR1_PWRSMEN_Msk           (0x1UL &lt;&lt; RCC_APB1SMENR1_PWRSMEN_Pos) </span></div>
<div class="line"><a id="l09604" name="l09604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb"> 9604</a></span><span class="preprocessor">#define RCC_APB1SMENR1_PWRSMEN               RCC_APB1SMENR1_PWRSMEN_Msk</span></div>
<div class="line"><a id="l09605" name="l09605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ee686d9d685e3528fea08e2a45ef667"> 9605</a></span><span class="preprocessor">#define RCC_APB1SMENR1_DAC1SMEN_Pos          (29U)</span></div>
<div class="line"><a id="l09606" name="l09606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc3a8cde82849dba8514cf033bcc552"> 9606</a></span><span class="preprocessor">#define RCC_APB1SMENR1_DAC1SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_DAC1SMEN_Pos) </span></div>
<div class="line"><a id="l09607" name="l09607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3437aac299e7add7caffc81f0efd87a"> 9607</a></span><span class="preprocessor">#define RCC_APB1SMENR1_DAC1SMEN              RCC_APB1SMENR1_DAC1SMEN_Msk</span></div>
<div class="line"><a id="l09608" name="l09608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07a50dc767e8bca2765b08deeb58a96"> 9608</a></span><span class="preprocessor">#define RCC_APB1SMENR1_OPAMPSMEN_Pos         (30U)</span></div>
<div class="line"><a id="l09609" name="l09609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b3d7ecb9f40920e3f068347bbca0fe"> 9609</a></span><span class="preprocessor">#define RCC_APB1SMENR1_OPAMPSMEN_Msk         (0x1UL &lt;&lt; RCC_APB1SMENR1_OPAMPSMEN_Pos) </span></div>
<div class="line"><a id="l09610" name="l09610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4"> 9610</a></span><span class="preprocessor">#define RCC_APB1SMENR1_OPAMPSMEN             RCC_APB1SMENR1_OPAMPSMEN_Msk</span></div>
<div class="line"><a id="l09611" name="l09611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac643448a4a7a47a5161d00eb94e3b0cb"> 9611</a></span><span class="preprocessor">#define RCC_APB1SMENR1_LPTIM1SMEN_Pos        (31U)</span></div>
<div class="line"><a id="l09612" name="l09612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df08ba98e00061a10143a0a360127a6"> 9612</a></span><span class="preprocessor">#define RCC_APB1SMENR1_LPTIM1SMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR1_LPTIM1SMEN_Pos) </span></div>
<div class="line"><a id="l09613" name="l09613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864"> 9613</a></span><span class="preprocessor">#define RCC_APB1SMENR1_LPTIM1SMEN            RCC_APB1SMENR1_LPTIM1SMEN_Msk</span></div>
<div class="line"><a id="l09614" name="l09614"></a><span class="lineno"> 9614</span> </div>
<div class="line"><a id="l09615" name="l09615"></a><span class="lineno"> 9615</span><span class="comment">/********************  Bit definition for RCC_APB1SMENR2 register  *************/</span></div>
<div class="line"><a id="l09616" name="l09616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ce2b32584e52066edc5903c3281a97"> 9616</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPUART1SMEN_Pos       (0U)</span></div>
<div class="line"><a id="l09617" name="l09617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94d483fb35f102a4053655e82a32b528"> 9617</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPUART1SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR2_LPUART1SMEN_Pos) </span></div>
<div class="line"><a id="l09618" name="l09618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9"> 9618</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPUART1SMEN           RCC_APB1SMENR2_LPUART1SMEN_Msk</span></div>
<div class="line"><a id="l09619" name="l09619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58ae6be101572111547bf83cef6cf3a"> 9619</a></span><span class="preprocessor">#define RCC_APB1SMENR2_SWPMI1SMEN_Pos        (2U)</span></div>
<div class="line"><a id="l09620" name="l09620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacada31e51e39dd6f1e28071995b96351"> 9620</a></span><span class="preprocessor">#define RCC_APB1SMENR2_SWPMI1SMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR2_SWPMI1SMEN_Pos) </span></div>
<div class="line"><a id="l09621" name="l09621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88e9ff958021eb081c32483981f369f"> 9621</a></span><span class="preprocessor">#define RCC_APB1SMENR2_SWPMI1SMEN            RCC_APB1SMENR2_SWPMI1SMEN_Msk</span></div>
<div class="line"><a id="l09622" name="l09622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99573b4062a1a77fe5b77393876d4e7e"> 9622</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPTIM2SMEN_Pos        (5U)</span></div>
<div class="line"><a id="l09623" name="l09623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2df5f59330d16dd28f9b60a4618b70"> 9623</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPTIM2SMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR2_LPTIM2SMEN_Pos) </span></div>
<div class="line"><a id="l09624" name="l09624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793"> 9624</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPTIM2SMEN            RCC_APB1SMENR2_LPTIM2SMEN_Msk</span></div>
<div class="line"><a id="l09625" name="l09625"></a><span class="lineno"> 9625</span> </div>
<div class="line"><a id="l09626" name="l09626"></a><span class="lineno"> 9626</span><span class="comment">/********************  Bit definition for RCC_APB2SMENR register  *************/</span></div>
<div class="line"><a id="l09627" name="l09627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga408a37c7e8d8606b52a3696eeadcdbed"> 9627</a></span><span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN_Pos         (0U)</span></div>
<div class="line"><a id="l09628" name="l09628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7582a7d20adbb7ade623b4a32548de02"> 9628</a></span><span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN_Msk         (0x1UL &lt;&lt; RCC_APB2SMENR_SYSCFGSMEN_Pos) </span></div>
<div class="line"><a id="l09629" name="l09629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3d36cfdd7439475e0f080a62a38a2b2"> 9629</a></span><span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN             RCC_APB2SMENR_SYSCFGSMEN_Msk</span></div>
<div class="line"><a id="l09630" name="l09630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga314e3e52efb2f9f0d1d3a425dd782c4b"> 9630</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM1SMEN_Pos           (11U)</span></div>
<div class="line"><a id="l09631" name="l09631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a300d39481d05a858e932955e81a22b"> 9631</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM1SMEN_Msk           (0x1UL &lt;&lt; RCC_APB2SMENR_TIM1SMEN_Pos) </span></div>
<div class="line"><a id="l09632" name="l09632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae1e3b41eae334cfbc61cf1eb631d3fb"> 9632</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM1SMEN               RCC_APB2SMENR_TIM1SMEN_Msk</span></div>
<div class="line"><a id="l09633" name="l09633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa9724f5b4cd57b8ea1ae391d11e3d85"> 9633</a></span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN_Pos           (12U)</span></div>
<div class="line"><a id="l09634" name="l09634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c3a0d28ba25424e20830078024ec02"> 9634</a></span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN_Msk           (0x1UL &lt;&lt; RCC_APB2SMENR_SPI1SMEN_Pos) </span></div>
<div class="line"><a id="l09635" name="l09635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9164b500cb287452cfdc01998f95b4"> 9635</a></span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN               RCC_APB2SMENR_SPI1SMEN_Msk</span></div>
<div class="line"><a id="l09636" name="l09636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d781e789b9e8d44e09679e5502bb974"> 9636</a></span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN_Pos         (14U)</span></div>
<div class="line"><a id="l09637" name="l09637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a58d50d3832c8888a70cba643b79921"> 9637</a></span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN_Msk         (0x1UL &lt;&lt; RCC_APB2SMENR_USART1SMEN_Pos) </span></div>
<div class="line"><a id="l09638" name="l09638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74bf90d8f616371bf41191ee161175e"> 9638</a></span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN             RCC_APB2SMENR_USART1SMEN_Msk</span></div>
<div class="line"><a id="l09639" name="l09639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa093f5a4d13440cb13c7c8e3626e9a22"> 9639</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM15SMEN_Pos          (16U)</span></div>
<div class="line"><a id="l09640" name="l09640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74c1439a7a7cd0898f2708586af0606"> 9640</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM15SMEN_Msk          (0x1UL &lt;&lt; RCC_APB2SMENR_TIM15SMEN_Pos) </span></div>
<div class="line"><a id="l09641" name="l09641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de8122dbe826544cbc49c75cd450651"> 9641</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM15SMEN              RCC_APB2SMENR_TIM15SMEN_Msk</span></div>
<div class="line"><a id="l09642" name="l09642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7081b12aa98f41b1c39adbc76708929f"> 9642</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM16SMEN_Pos          (17U)</span></div>
<div class="line"><a id="l09643" name="l09643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d56a4298409c5a622f07b8b1109eca"> 9643</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM16SMEN_Msk          (0x1UL &lt;&lt; RCC_APB2SMENR_TIM16SMEN_Pos) </span></div>
<div class="line"><a id="l09644" name="l09644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05cf574d2f74a687a0516d0e17e4a9a"> 9644</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM16SMEN              RCC_APB2SMENR_TIM16SMEN_Msk</span></div>
<div class="line"><a id="l09645" name="l09645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa67eadeac9316b4593d4c7631341891"> 9645</a></span><span class="preprocessor">#define RCC_APB2SMENR_SAI1SMEN_Pos           (21U)</span></div>
<div class="line"><a id="l09646" name="l09646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8070b0fba416b2852dcab80b7c448846"> 9646</a></span><span class="preprocessor">#define RCC_APB2SMENR_SAI1SMEN_Msk           (0x1UL &lt;&lt; RCC_APB2SMENR_SAI1SMEN_Pos) </span></div>
<div class="line"><a id="l09647" name="l09647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabfea272207352dc7427a0470ed09926"> 9647</a></span><span class="preprocessor">#define RCC_APB2SMENR_SAI1SMEN               RCC_APB2SMENR_SAI1SMEN_Msk</span></div>
<div class="line"><a id="l09648" name="l09648"></a><span class="lineno"> 9648</span> </div>
<div class="line"><a id="l09649" name="l09649"></a><span class="lineno"> 9649</span><span class="comment">/********************  Bit definition for RCC_CCIPR register  ******************/</span></div>
<div class="line"><a id="l09650" name="l09650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96"> 9650</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_Pos              (0U)</span></div>
<div class="line"><a id="l09651" name="l09651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047"> 9651</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_Msk              (0x3UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos) </span></div>
<div class="line"><a id="l09652" name="l09652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c"> 9652</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL                  RCC_CCIPR_USART1SEL_Msk</span></div>
<div class="line"><a id="l09653" name="l09653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c"> 9653</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_0                (0x1UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos) </span></div>
<div class="line"><a id="l09654" name="l09654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e"> 9654</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_1                (0x2UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos) </span></div>
<div class="line"><a id="l09656" name="l09656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea9e7d6c50a746e4438e64d8745fe36"> 9656</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_Pos              (2U)</span></div>
<div class="line"><a id="l09657" name="l09657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f49cf1fc087d6a93311d498bbc4e1f3"> 9657</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_Msk              (0x3UL &lt;&lt; RCC_CCIPR_USART2SEL_Pos) </span></div>
<div class="line"><a id="l09658" name="l09658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed"> 9658</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL                  RCC_CCIPR_USART2SEL_Msk</span></div>
<div class="line"><a id="l09659" name="l09659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a"> 9659</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_0                (0x1UL &lt;&lt; RCC_CCIPR_USART2SEL_Pos) </span></div>
<div class="line"><a id="l09660" name="l09660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad"> 9660</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_1                (0x2UL &lt;&lt; RCC_CCIPR_USART2SEL_Pos) </span></div>
<div class="line"><a id="l09662" name="l09662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceeb508ca1ee3c4f0098d9a61db5e489"> 9662</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_Pos             (10U)</span></div>
<div class="line"><a id="l09663" name="l09663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f7894041a687c5edac21bee3099914"> 9663</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_Msk             (0x3UL &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos) </span></div>
<div class="line"><a id="l09664" name="l09664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe"> 9664</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL                 RCC_CCIPR_LPUART1SEL_Msk</span></div>
<div class="line"><a id="l09665" name="l09665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15"> 9665</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_0               (0x1UL &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos) </span></div>
<div class="line"><a id="l09666" name="l09666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de"> 9666</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_1               (0x2UL &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos) </span></div>
<div class="line"><a id="l09668" name="l09668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3"> 9668</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_Pos                (12U)</span></div>
<div class="line"><a id="l09669" name="l09669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8"> 9669</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_Msk                (0x3UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)  </span></div>
<div class="line"><a id="l09670" name="l09670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653"> 9670</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL                    RCC_CCIPR_I2C1SEL_Msk</span></div>
<div class="line"><a id="l09671" name="l09671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7"> 9671</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_0                  (0x1UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)  </span></div>
<div class="line"><a id="l09672" name="l09672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda"> 9672</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_1                  (0x2UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)  </span></div>
<div class="line"><a id="l09674" name="l09674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac96992db07705f3b653003ff1a599d22"> 9674</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_Pos                (16U)</span></div>
<div class="line"><a id="l09675" name="l09675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f96c2a69970f3e336311b7c9d712d3"> 9675</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_Msk                (0x3UL &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)  </span></div>
<div class="line"><a id="l09676" name="l09676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513"> 9676</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL                    RCC_CCIPR_I2C3SEL_Msk</span></div>
<div class="line"><a id="l09677" name="l09677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e8aee6feb929026ce03f0e79bfc004"> 9677</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_0                  (0x1UL &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)  </span></div>
<div class="line"><a id="l09678" name="l09678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78e9d517a1d55788cd4b9272789106c2"> 9678</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_1                  (0x2UL &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)  </span></div>
<div class="line"><a id="l09680" name="l09680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498636c120c410bc350fb8e40303db08"> 9680</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_Pos              (18U)</span></div>
<div class="line"><a id="l09681" name="l09681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ad40708a0463efa8074707594aa855"> 9681</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_Msk              (0x3UL &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos) </span></div>
<div class="line"><a id="l09682" name="l09682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33"> 9682</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL                  RCC_CCIPR_LPTIM1SEL_Msk</span></div>
<div class="line"><a id="l09683" name="l09683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b"> 9683</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_0                (0x1UL &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos) </span></div>
<div class="line"><a id="l09684" name="l09684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc1b11ae30a53195d0a67e7236b573b2"> 9684</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_1                (0x2UL &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos) </span></div>
<div class="line"><a id="l09686" name="l09686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f7d7b17ba7b99c7fd860d0763a2ff8"> 9686</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_Pos              (20U)</span></div>
<div class="line"><a id="l09687" name="l09687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f35429cdd315141b77a741958a38ee"> 9687</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_Msk              (0x3UL &lt;&lt; RCC_CCIPR_LPTIM2SEL_Pos) </span></div>
<div class="line"><a id="l09688" name="l09688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9"> 9688</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL                  RCC_CCIPR_LPTIM2SEL_Msk</span></div>
<div class="line"><a id="l09689" name="l09689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2046ed52b8ab7758a53e6879451cbc0a"> 9689</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_0                (0x1UL &lt;&lt; RCC_CCIPR_LPTIM2SEL_Pos) </span></div>
<div class="line"><a id="l09690" name="l09690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3036b5eb8ec5ee22477c4c733164dca3"> 9690</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_1                (0x2UL &lt;&lt; RCC_CCIPR_LPTIM2SEL_Pos) </span></div>
<div class="line"><a id="l09692" name="l09692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b175ef436262594872bc1b85e44d4a6"> 9692</a></span><span class="preprocessor">#define RCC_CCIPR_SAI1SEL_Pos                (22U)</span></div>
<div class="line"><a id="l09693" name="l09693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6066127249cbd00ca50c8e35594a24"> 9693</a></span><span class="preprocessor">#define RCC_CCIPR_SAI1SEL_Msk                (0x3UL &lt;&lt; RCC_CCIPR_SAI1SEL_Pos)  </span></div>
<div class="line"><a id="l09694" name="l09694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997017f696097b79616f9851b3818088"> 9694</a></span><span class="preprocessor">#define RCC_CCIPR_SAI1SEL                    RCC_CCIPR_SAI1SEL_Msk</span></div>
<div class="line"><a id="l09695" name="l09695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f5839e9de9112d61cae5e716a4878e7"> 9695</a></span><span class="preprocessor">#define RCC_CCIPR_SAI1SEL_0                  (0x1UL &lt;&lt; RCC_CCIPR_SAI1SEL_Pos)  </span></div>
<div class="line"><a id="l09696" name="l09696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae00534cd8347338399de234e04279d"> 9696</a></span><span class="preprocessor">#define RCC_CCIPR_SAI1SEL_1                  (0x2UL &lt;&lt; RCC_CCIPR_SAI1SEL_Pos)  </span></div>
<div class="line"><a id="l09698" name="l09698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3347e27c63e7112bfbb813562bb41905"> 9698</a></span><span class="preprocessor">#define RCC_CCIPR_CLK48SEL_Pos               (26U)</span></div>
<div class="line"><a id="l09699" name="l09699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7c7fd4d359af4b2e7de67b8d3345bd1"> 9699</a></span><span class="preprocessor">#define RCC_CCIPR_CLK48SEL_Msk               (0x3UL &lt;&lt; RCC_CCIPR_CLK48SEL_Pos) </span></div>
<div class="line"><a id="l09700" name="l09700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9"> 9700</a></span><span class="preprocessor">#define RCC_CCIPR_CLK48SEL                   RCC_CCIPR_CLK48SEL_Msk</span></div>
<div class="line"><a id="l09701" name="l09701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e1d3d07db2806498c00898bd305537"> 9701</a></span><span class="preprocessor">#define RCC_CCIPR_CLK48SEL_0                 (0x1UL &lt;&lt; RCC_CCIPR_CLK48SEL_Pos) </span></div>
<div class="line"><a id="l09702" name="l09702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1af2495dfbb2dda93bc3b8f8a88ea1a"> 9702</a></span><span class="preprocessor">#define RCC_CCIPR_CLK48SEL_1                 (0x2UL &lt;&lt; RCC_CCIPR_CLK48SEL_Pos) </span></div>
<div class="line"><a id="l09704" name="l09704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf099a6eb7fd495afc545e4fcd9c875dc"> 9704</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_Pos                 (28U)</span></div>
<div class="line"><a id="l09705" name="l09705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09eca5ca06c9d3f7e105c19446e700c"> 9705</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_Msk                 (0x3UL &lt;&lt; RCC_CCIPR_ADCSEL_Pos)   </span></div>
<div class="line"><a id="l09706" name="l09706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b65c3f939aa4de02340b35a065ee29"> 9706</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL                     RCC_CCIPR_ADCSEL_Msk</span></div>
<div class="line"><a id="l09707" name="l09707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10b1e9c342fc4fd2d4b19df7849db2a"> 9707</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_0                   (0x1UL &lt;&lt; RCC_CCIPR_ADCSEL_Pos)   </span></div>
<div class="line"><a id="l09708" name="l09708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec606efbea74aa3425b7f911f51fe6c"> 9708</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_1                   (0x2UL &lt;&lt; RCC_CCIPR_ADCSEL_Pos)   </span></div>
<div class="line"><a id="l09710" name="l09710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27111690e3b509b375f46b23fc240d0b"> 9710</a></span><span class="preprocessor">#define RCC_CCIPR_SWPMI1SEL_Pos              (30U)</span></div>
<div class="line"><a id="l09711" name="l09711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga041eb26af1ea49f0946a1c15c2ce6d69"> 9711</a></span><span class="preprocessor">#define RCC_CCIPR_SWPMI1SEL_Msk              (0x1UL &lt;&lt; RCC_CCIPR_SWPMI1SEL_Pos) </span></div>
<div class="line"><a id="l09712" name="l09712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa771fef533c2d70c397e1dd29c302014"> 9712</a></span><span class="preprocessor">#define RCC_CCIPR_SWPMI1SEL                  RCC_CCIPR_SWPMI1SEL_Msk</span></div>
<div class="line"><a id="l09713" name="l09713"></a><span class="lineno"> 9713</span> </div>
<div class="line"><a id="l09714" name="l09714"></a><span class="lineno"> 9714</span><span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div>
<div class="line"><a id="l09715" name="l09715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68"> 9715</a></span><span class="preprocessor">#define RCC_BDCR_LSEON_Pos                   (0U)</span></div>
<div class="line"><a id="l09716" name="l09716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4"> 9716</a></span><span class="preprocessor">#define RCC_BDCR_LSEON_Msk                   (0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)     </span></div>
<div class="line"><a id="l09717" name="l09717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 9717</a></span><span class="preprocessor">#define RCC_BDCR_LSEON                       RCC_BDCR_LSEON_Msk</span></div>
<div class="line"><a id="l09718" name="l09718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d373419116fa0446eee779da5292b02"> 9718</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY_Pos                  (1U)</span></div>
<div class="line"><a id="l09719" name="l09719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c"> 9719</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY_Msk                  (0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos)    </span></div>
<div class="line"><a id="l09720" name="l09720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 9720</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY                      RCC_BDCR_LSERDY_Msk</span></div>
<div class="line"><a id="l09721" name="l09721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4"> 9721</a></span><span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos                  (2U)</span></div>
<div class="line"><a id="l09722" name="l09722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2"> 9722</a></span><span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk                  (0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos)    </span></div>
<div class="line"><a id="l09723" name="l09723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 9723</a></span><span class="preprocessor">#define RCC_BDCR_LSEBYP                      RCC_BDCR_LSEBYP_Msk</span></div>
<div class="line"><a id="l09724" name="l09724"></a><span class="lineno"> 9724</span> </div>
<div class="line"><a id="l09725" name="l09725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425a5ddbf5a2d50a33c79c5f9d58f67a"> 9725</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_Pos                  (3U)</span></div>
<div class="line"><a id="l09726" name="l09726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6"> 9726</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_Msk                  (0x3UL &lt;&lt; RCC_BDCR_LSEDRV_Pos)    </span></div>
<div class="line"><a id="l09727" name="l09727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c"> 9727</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV                      RCC_BDCR_LSEDRV_Msk</span></div>
<div class="line"><a id="l09728" name="l09728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58"> 9728</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_0                    (0x1UL &lt;&lt; RCC_BDCR_LSEDRV_Pos)    </span></div>
<div class="line"><a id="l09729" name="l09729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e"> 9729</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_1                    (0x2UL &lt;&lt; RCC_BDCR_LSEDRV_Pos)    </span></div>
<div class="line"><a id="l09731" name="l09731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a5cfcc27fe5e48b07bdf1b26363409d"> 9731</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSON_Pos                (5U)</span></div>
<div class="line"><a id="l09732" name="l09732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cd642ca3ebb0b8f811bce9eaa066ba6"> 9732</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSON_Msk                (0x1UL &lt;&lt; RCC_BDCR_LSECSSON_Pos)  </span></div>
<div class="line"><a id="l09733" name="l09733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209"> 9733</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSON                    RCC_BDCR_LSECSSON_Msk</span></div>
<div class="line"><a id="l09734" name="l09734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3371131b4dbacbab3f44241f6f05a35d"> 9734</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSD_Pos                 (6U)</span></div>
<div class="line"><a id="l09735" name="l09735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b86cd62114e3d5e7f1f9baa255e1b6d"> 9735</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSD_Msk                 (0x1UL &lt;&lt; RCC_BDCR_LSECSSD_Pos)   </span></div>
<div class="line"><a id="l09736" name="l09736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga309cd200707f6f378f1370aa6d777d4e"> 9736</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSD                     RCC_BDCR_LSECSSD_Msk</span></div>
<div class="line"><a id="l09737" name="l09737"></a><span class="lineno"> 9737</span> </div>
<div class="line"><a id="l09738" name="l09738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d"> 9738</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos                  (8U)</span></div>
<div class="line"><a id="l09739" name="l09739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e"> 9739</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk                  (0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)    </span></div>
<div class="line"><a id="l09740" name="l09740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 9740</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL                      RCC_BDCR_RTCSEL_Msk</span></div>
<div class="line"><a id="l09741" name="l09741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 9741</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_0                    (0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)    </span></div>
<div class="line"><a id="l09742" name="l09742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 9742</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_1                    (0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)    </span></div>
<div class="line"><a id="l09744" name="l09744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d"> 9744</a></span><span class="preprocessor">#define RCC_BDCR_RTCEN_Pos                   (15U)</span></div>
<div class="line"><a id="l09745" name="l09745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2"> 9745</a></span><span class="preprocessor">#define RCC_BDCR_RTCEN_Msk                   (0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)     </span></div>
<div class="line"><a id="l09746" name="l09746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 9746</a></span><span class="preprocessor">#define RCC_BDCR_RTCEN                       RCC_BDCR_RTCEN_Msk</span></div>
<div class="line"><a id="l09747" name="l09747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e"> 9747</a></span><span class="preprocessor">#define RCC_BDCR_BDRST_Pos                   (16U)</span></div>
<div class="line"><a id="l09748" name="l09748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17"> 9748</a></span><span class="preprocessor">#define RCC_BDCR_BDRST_Msk                   (0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)     </span></div>
<div class="line"><a id="l09749" name="l09749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 9749</a></span><span class="preprocessor">#define RCC_BDCR_BDRST                       RCC_BDCR_BDRST_Msk</span></div>
<div class="line"><a id="l09750" name="l09750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9be80b15f761bb4b08800a27c1edc126"> 9750</a></span><span class="preprocessor">#define RCC_BDCR_LSCOEN_Pos                  (24U)</span></div>
<div class="line"><a id="l09751" name="l09751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180e546bb330c924e12a1d225562720d"> 9751</a></span><span class="preprocessor">#define RCC_BDCR_LSCOEN_Msk                  (0x1UL &lt;&lt; RCC_BDCR_LSCOEN_Pos)    </span></div>
<div class="line"><a id="l09752" name="l09752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab489bcd8bef87f479cdcc3802240aa0a"> 9752</a></span><span class="preprocessor">#define RCC_BDCR_LSCOEN                      RCC_BDCR_LSCOEN_Msk</span></div>
<div class="line"><a id="l09753" name="l09753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81519864c39d624341e8e04f1e23a5db"> 9753</a></span><span class="preprocessor">#define RCC_BDCR_LSCOSEL_Pos                 (25U)</span></div>
<div class="line"><a id="l09754" name="l09754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12720e5ac2ce93d3b16bce539a519299"> 9754</a></span><span class="preprocessor">#define RCC_BDCR_LSCOSEL_Msk                 (0x1UL &lt;&lt; RCC_BDCR_LSCOSEL_Pos)   </span></div>
<div class="line"><a id="l09755" name="l09755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55399cf055b6581bc74be6059cab2cf0"> 9755</a></span><span class="preprocessor">#define RCC_BDCR_LSCOSEL                     RCC_BDCR_LSCOSEL_Msk</span></div>
<div class="line"><a id="l09756" name="l09756"></a><span class="lineno"> 9756</span> </div>
<div class="line"><a id="l09757" name="l09757"></a><span class="lineno"> 9757</span><span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div>
<div class="line"><a id="l09758" name="l09758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8"> 9758</a></span><span class="preprocessor">#define RCC_CSR_LSION_Pos                    (0U)</span></div>
<div class="line"><a id="l09759" name="l09759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 9759</a></span><span class="preprocessor">#define RCC_CSR_LSION_Msk                    (0x1UL &lt;&lt; RCC_CSR_LSION_Pos)      </span></div>
<div class="line"><a id="l09760" name="l09760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 9760</a></span><span class="preprocessor">#define RCC_CSR_LSION                        RCC_CSR_LSION_Msk</span></div>
<div class="line"><a id="l09761" name="l09761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55"> 9761</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                   (1U)</span></div>
<div class="line"><a id="l09762" name="l09762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 9762</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                   (0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)     </span></div>
<div class="line"><a id="l09763" name="l09763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 9763</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY                       RCC_CSR_LSIRDY_Msk</span></div>
<div class="line"><a id="l09764" name="l09764"></a><span class="lineno"> 9764</span> </div>
<div class="line"><a id="l09765" name="l09765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfed589b26bb6620d959950f9115391b"> 9765</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_Pos                (8U)</span></div>
<div class="line"><a id="l09766" name="l09766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028a2e519dd51f81f858ebd2e82c6cff"> 9766</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_Msk                (0xFUL &lt;&lt; RCC_CSR_MSISRANGE_Pos)  </span></div>
<div class="line"><a id="l09767" name="l09767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054a1764497165e83c364efc148f42f0"> 9767</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE                    RCC_CSR_MSISRANGE_Msk</span></div>
<div class="line"><a id="l09768" name="l09768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3baa8c9e82bc503b452df7424d2bec4"> 9768</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_1                  (0x4UL &lt;&lt; RCC_CSR_MSISRANGE_Pos)  </span></div>
<div class="line"><a id="l09769" name="l09769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd964f489128d72f66b67a078e2aaf1b"> 9769</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_2                  (0x5UL &lt;&lt; RCC_CSR_MSISRANGE_Pos)  </span></div>
<div class="line"><a id="l09770" name="l09770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fce251b7da2b91fdfaff7c7c6675463"> 9770</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_4                  (0x6UL &lt;&lt; RCC_CSR_MSISRANGE_Pos)  </span></div>
<div class="line"><a id="l09771" name="l09771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0aee679ac0c83d13430dc45d3b9dd78"> 9771</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_8                  (0x7UL &lt;&lt; RCC_CSR_MSISRANGE_Pos)  </span></div>
<div class="line"><a id="l09773" name="l09773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4"> 9773</a></span><span class="preprocessor">#define RCC_CSR_RMVF_Pos                     (23U)</span></div>
<div class="line"><a id="l09774" name="l09774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 9774</a></span><span class="preprocessor">#define RCC_CSR_RMVF_Msk                     (0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)       </span></div>
<div class="line"><a id="l09775" name="l09775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 9775</a></span><span class="preprocessor">#define RCC_CSR_RMVF                         RCC_CSR_RMVF_Msk</span></div>
<div class="line"><a id="l09776" name="l09776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d540eae69f05c97620f1f0cb1612b73"> 9776</a></span><span class="preprocessor">#define RCC_CSR_FWRSTF_Pos                   (24U)</span></div>
<div class="line"><a id="l09777" name="l09777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f66bbf66df7118a41b3835ce9904fed"> 9777</a></span><span class="preprocessor">#define RCC_CSR_FWRSTF_Msk                   (0x1UL &lt;&lt; RCC_CSR_FWRSTF_Pos)     </span></div>
<div class="line"><a id="l09778" name="l09778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326fa3b1563f38925e2a02f641a8d553"> 9778</a></span><span class="preprocessor">#define RCC_CSR_FWRSTF                       RCC_CSR_FWRSTF_Msk</span></div>
<div class="line"><a id="l09779" name="l09779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb"> 9779</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF_Pos                  (25U)</span></div>
<div class="line"><a id="l09780" name="l09780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d"> 9780</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_OBLRSTF_Pos)    </span></div>
<div class="line"><a id="l09781" name="l09781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef"> 9781</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF                      RCC_CSR_OBLRSTF_Msk</span></div>
<div class="line"><a id="l09782" name="l09782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227"> 9782</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                  (26U)</span></div>
<div class="line"><a id="l09783" name="l09783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 9783</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)    </span></div>
<div class="line"><a id="l09784" name="l09784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 9784</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF                      RCC_CSR_PINRSTF_Msk</span></div>
<div class="line"><a id="l09785" name="l09785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c08aed9f0628271098706c4b46be813"> 9785</a></span><span class="preprocessor">#define RCC_CSR_BORRSTF_Pos                  (27U)</span></div>
<div class="line"><a id="l09786" name="l09786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c"> 9786</a></span><span class="preprocessor">#define RCC_CSR_BORRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_BORRSTF_Pos)    </span></div>
<div class="line"><a id="l09787" name="l09787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39"> 9787</a></span><span class="preprocessor">#define RCC_CSR_BORRSTF                      RCC_CSR_BORRSTF_Msk</span></div>
<div class="line"><a id="l09788" name="l09788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af"> 9788</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                  (28U)</span></div>
<div class="line"><a id="l09789" name="l09789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 9789</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)    </span></div>
<div class="line"><a id="l09790" name="l09790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 9790</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF                      RCC_CSR_SFTRSTF_Msk</span></div>
<div class="line"><a id="l09791" name="l09791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3"> 9791</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos                 (29U)</span></div>
<div class="line"><a id="l09792" name="l09792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 9792</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)   </span></div>
<div class="line"><a id="l09793" name="l09793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 9793</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF                     RCC_CSR_IWDGRSTF_Msk</span></div>
<div class="line"><a id="l09794" name="l09794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81"> 9794</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos                 (30U)</span></div>
<div class="line"><a id="l09795" name="l09795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 9795</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)   </span></div>
<div class="line"><a id="l09796" name="l09796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 9796</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF                     RCC_CSR_WWDGRSTF_Msk</span></div>
<div class="line"><a id="l09797" name="l09797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0"> 9797</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos                 (31U)</span></div>
<div class="line"><a id="l09798" name="l09798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 9798</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)   </span></div>
<div class="line"><a id="l09799" name="l09799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 9799</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF                     RCC_CSR_LPWRRSTF_Msk</span></div>
<div class="line"><a id="l09800" name="l09800"></a><span class="lineno"> 9800</span> </div>
<div class="line"><a id="l09801" name="l09801"></a><span class="lineno"> 9801</span><span class="comment">/********************  Bit definition for RCC_CRRCR register  *****************/</span></div>
<div class="line"><a id="l09802" name="l09802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac58d3d205cacdd5bb2fa3684e69dc5d9"> 9802</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48ON_Pos                (0U)</span></div>
<div class="line"><a id="l09803" name="l09803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62722293e5940d260ffa091864b8bcbe"> 9803</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48ON_Msk                (0x1UL &lt;&lt; RCC_CRRCR_HSI48ON_Pos)  </span></div>
<div class="line"><a id="l09804" name="l09804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e"> 9804</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48ON                    RCC_CRRCR_HSI48ON_Msk</span></div>
<div class="line"><a id="l09805" name="l09805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga358e580f48586fab50528428889c7749"> 9805</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48RDY_Pos               (1U)</span></div>
<div class="line"><a id="l09806" name="l09806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8794988ac31e33677677b6c0267137"> 9806</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48RDY_Msk               (0x1UL &lt;&lt; RCC_CRRCR_HSI48RDY_Pos) </span></div>
<div class="line"><a id="l09807" name="l09807"></a><span class="lineno"> 9807</span><span class="preprocessor">#define RCC_CRRCR_HSI48RDY                   RCC_CRRCR_HSI48RDY_Msk</span></div>
<div class="line"><a id="l09808" name="l09808"></a><span class="lineno"> 9808</span> </div>
<div class="line"><a id="l09810" name="l09810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53e576cf6ef12380199803654b9afd52"> 9810</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_Pos               (7U)</span></div>
<div class="line"><a id="l09811" name="l09811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4b1e4e58ad40bf255aa74417116057c"> 9811</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_Msk               (0x1FFUL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos) </span></div>
<div class="line"><a id="l09812" name="l09812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138"> 9812</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL                   RCC_CRRCR_HSI48CAL_Msk             </span></div>
<div class="line"><a id="l09813" name="l09813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1634750f75fb79a644130f3d570530"> 9813</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_0                 (0x001UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos) </span></div>
<div class="line"><a id="l09814" name="l09814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace3c5a33b7f636ef42661ec584a07062"> 9814</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_1                 (0x002UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos) </span></div>
<div class="line"><a id="l09815" name="l09815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4739a34fd6abd0a46800462ad6f5048"> 9815</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_2                 (0x004UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos) </span></div>
<div class="line"><a id="l09816" name="l09816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5770adea9203a930bf32fdd146c27cc6"> 9816</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_3                 (0x008UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos) </span></div>
<div class="line"><a id="l09817" name="l09817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2fddeb266e64d1562cc6c6cdf14dff"> 9817</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_4                 (0x010UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos) </span></div>
<div class="line"><a id="l09818" name="l09818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac806e730f87d04a89be4278389696b69"> 9818</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_5                 (0x020UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos) </span></div>
<div class="line"><a id="l09819" name="l09819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a8ad636a6e5d3ebdafa7c574b928f25"> 9819</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_6                 (0x040UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos) </span></div>
<div class="line"><a id="l09820" name="l09820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac863ec1da270864a1ce26f0657a28a"> 9820</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_7                 (0x080UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos) </span></div>
<div class="line"><a id="l09821" name="l09821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabff22e7452073c3b831044bc74e9c97"> 9821</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_8                 (0x100UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos) </span></div>
<div class="line"><a id="l09823" name="l09823"></a><span class="lineno"> 9823</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09824" name="l09824"></a><span class="lineno"> 9824</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09825" name="l09825"></a><span class="lineno"> 9825</span><span class="comment">/*                                    RNG                                     */</span></div>
<div class="line"><a id="l09826" name="l09826"></a><span class="lineno"> 9826</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09827" name="l09827"></a><span class="lineno"> 9827</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09828" name="l09828"></a><span class="lineno"> 9828</span><span class="comment">/********************  Bits definition for RNG_CR register  *******************/</span></div>
<div class="line"><a id="l09829" name="l09829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2013ef5a17240897df5b7bf00b7b290"> 9829</a></span><span class="preprocessor">#define RNG_CR_RNGEN_Pos    (2U)</span></div>
<div class="line"><a id="l09830" name="l09830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73"> 9830</a></span><span class="preprocessor">#define RNG_CR_RNGEN_Msk    (0x1UL &lt;&lt; RNG_CR_RNGEN_Pos)                        </span></div>
<div class="line"><a id="l09831" name="l09831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee81827bb1d78e84e78a74449c8d56a"> 9831</a></span><span class="preprocessor">#define RNG_CR_RNGEN        RNG_CR_RNGEN_Msk</span></div>
<div class="line"><a id="l09832" name="l09832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1a529728903ae8659aa26f869f6537"> 9832</a></span><span class="preprocessor">#define RNG_CR_IE_Pos       (3U)</span></div>
<div class="line"><a id="l09833" name="l09833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b"> 9833</a></span><span class="preprocessor">#define RNG_CR_IE_Msk       (0x1UL &lt;&lt; RNG_CR_IE_Pos)                           </span></div>
<div class="line"><a id="l09834" name="l09834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27424b682bcee7fff22f92a2dbcea57a"> 9834</a></span><span class="preprocessor">#define RNG_CR_IE           RNG_CR_IE_Msk</span></div>
<div class="line"><a id="l09835" name="l09835"></a><span class="lineno"> 9835</span> </div>
<div class="line"><a id="l09836" name="l09836"></a><span class="lineno"> 9836</span><span class="comment">/********************  Bits definition for RNG_SR register  *******************/</span></div>
<div class="line"><a id="l09837" name="l09837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cb7add2587efeea18a208c76d73727"> 9837</a></span><span class="preprocessor">#define RNG_SR_DRDY_Pos     (0U)</span></div>
<div class="line"><a id="l09838" name="l09838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b"> 9838</a></span><span class="preprocessor">#define RNG_SR_DRDY_Msk     (0x1UL &lt;&lt; RNG_SR_DRDY_Pos)                         </span></div>
<div class="line"><a id="l09839" name="l09839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54434ed74bdb00fd0f13422d3e85a2fc"> 9839</a></span><span class="preprocessor">#define RNG_SR_DRDY         RNG_SR_DRDY_Msk</span></div>
<div class="line"><a id="l09840" name="l09840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164b5050473dff67a5cd6ca400bb5a89"> 9840</a></span><span class="preprocessor">#define RNG_SR_CECS_Pos     (1U)</span></div>
<div class="line"><a id="l09841" name="l09841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093"> 9841</a></span><span class="preprocessor">#define RNG_SR_CECS_Msk     (0x1UL &lt;&lt; RNG_SR_CECS_Pos)                         </span></div>
<div class="line"><a id="l09842" name="l09842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb49d327474c3c61877bb20290f51d0"> 9842</a></span><span class="preprocessor">#define RNG_SR_CECS         RNG_SR_CECS_Msk</span></div>
<div class="line"><a id="l09843" name="l09843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e0238194c400f9c6ac0b34826e55eb"> 9843</a></span><span class="preprocessor">#define RNG_SR_SECS_Pos     (2U)</span></div>
<div class="line"><a id="l09844" name="l09844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d"> 9844</a></span><span class="preprocessor">#define RNG_SR_SECS_Msk     (0x1UL &lt;&lt; RNG_SR_SECS_Pos)                         </span></div>
<div class="line"><a id="l09845" name="l09845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5562bc13afe295893dc3997a4917fee2"> 9845</a></span><span class="preprocessor">#define RNG_SR_SECS         RNG_SR_SECS_Msk</span></div>
<div class="line"><a id="l09846" name="l09846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga341c152f61c352b96fb0c3c245e3d958"> 9846</a></span><span class="preprocessor">#define RNG_SR_CEIS_Pos     (5U)</span></div>
<div class="line"><a id="l09847" name="l09847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9"> 9847</a></span><span class="preprocessor">#define RNG_SR_CEIS_Msk     (0x1UL &lt;&lt; RNG_SR_CEIS_Pos)                         </span></div>
<div class="line"><a id="l09848" name="l09848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b89a08bcc8a7a6078bd9f5f2f34bb53"> 9848</a></span><span class="preprocessor">#define RNG_SR_CEIS         RNG_SR_CEIS_Msk</span></div>
<div class="line"><a id="l09849" name="l09849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf22f4de968dc9aa29d55760ebdb980"> 9849</a></span><span class="preprocessor">#define RNG_SR_SEIS_Pos     (6U)</span></div>
<div class="line"><a id="l09850" name="l09850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367"> 9850</a></span><span class="preprocessor">#define RNG_SR_SEIS_Msk     (0x1UL &lt;&lt; RNG_SR_SEIS_Pos)                         </span></div>
<div class="line"><a id="l09851" name="l09851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b0e11930f20484f0d0aca79959d9b2"> 9851</a></span><span class="preprocessor">#define RNG_SR_SEIS         RNG_SR_SEIS_Msk</span></div>
<div class="line"><a id="l09852" name="l09852"></a><span class="lineno"> 9852</span> </div>
<div class="line"><a id="l09853" name="l09853"></a><span class="lineno"> 9853</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09854" name="l09854"></a><span class="lineno"> 9854</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09855" name="l09855"></a><span class="lineno"> 9855</span><span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div>
<div class="line"><a id="l09856" name="l09856"></a><span class="lineno"> 9856</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09857" name="l09857"></a><span class="lineno"> 9857</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09858" name="l09858"></a><span class="lineno"> 9858</span><span class="comment">/*</span></div>
<div class="line"><a id="l09859" name="l09859"></a><span class="lineno"> 9859</span><span class="comment">* @brief Specific device feature definitions</span></div>
<div class="line"><a id="l09860" name="l09860"></a><span class="lineno"> 9860</span><span class="comment">*/</span></div>
<div class="line"><a id="l09861" name="l09861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e"> 9861</a></span><span class="preprocessor">#define RTC_TAMPER2_SUPPORT</span></div>
<div class="line"><a id="l09862" name="l09862"></a><span class="lineno"> 9862</span> </div>
<div class="line"><a id="l09863" name="l09863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272"> 9863</a></span><span class="preprocessor">#define RTC_WAKEUP_SUPPORT</span></div>
<div class="line"><a id="l09864" name="l09864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd"> 9864</a></span><span class="preprocessor">#define RTC_BACKUP_SUPPORT</span></div>
<div class="line"><a id="l09865" name="l09865"></a><span class="lineno"> 9865</span><span class="comment">/******************** Number of backup registers ******************************/</span></div>
<div class="line"><a id="l09866" name="l09866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584"> 9866</a></span><span class="preprocessor">#define RTC_BKP_NUMBER                32U</span></div>
<div class="line"><a id="l09867" name="l09867"></a><span class="lineno"> 9867</span> </div>
<div class="line"><a id="l09868" name="l09868"></a><span class="lineno"> 9868</span> </div>
<div class="line"><a id="l09869" name="l09869"></a><span class="lineno"> 9869</span><span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div>
<div class="line"><a id="l09870" name="l09870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73"> 9870</a></span><span class="preprocessor">#define RTC_TR_PM_Pos                  (22U)</span></div>
<div class="line"><a id="l09871" name="l09871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 9871</a></span><span class="preprocessor">#define RTC_TR_PM_Msk                  (0x1UL &lt;&lt; RTC_TR_PM_Pos)                </span></div>
<div class="line"><a id="l09872" name="l09872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9"> 9872</a></span><span class="preprocessor">#define RTC_TR_PM                      RTC_TR_PM_Msk</span></div>
<div class="line"><a id="l09873" name="l09873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c"> 9873</a></span><span class="preprocessor">#define RTC_TR_HT_Pos                  (20U)</span></div>
<div class="line"><a id="l09874" name="l09874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 9874</a></span><span class="preprocessor">#define RTC_TR_HT_Msk                  (0x3UL &lt;&lt; RTC_TR_HT_Pos)                </span></div>
<div class="line"><a id="l09875" name="l09875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655"> 9875</a></span><span class="preprocessor">#define RTC_TR_HT                      RTC_TR_HT_Msk</span></div>
<div class="line"><a id="l09876" name="l09876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 9876</a></span><span class="preprocessor">#define RTC_TR_HT_0                    (0x1UL &lt;&lt; RTC_TR_HT_Pos)                </span></div>
<div class="line"><a id="l09877" name="l09877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 9877</a></span><span class="preprocessor">#define RTC_TR_HT_1                    (0x2UL &lt;&lt; RTC_TR_HT_Pos)                </span></div>
<div class="line"><a id="l09878" name="l09878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14"> 9878</a></span><span class="preprocessor">#define RTC_TR_HU_Pos                  (16U)</span></div>
<div class="line"><a id="l09879" name="l09879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 9879</a></span><span class="preprocessor">#define RTC_TR_HU_Msk                  (0xFUL &lt;&lt; RTC_TR_HU_Pos)                </span></div>
<div class="line"><a id="l09880" name="l09880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5"> 9880</a></span><span class="preprocessor">#define RTC_TR_HU                      RTC_TR_HU_Msk</span></div>
<div class="line"><a id="l09881" name="l09881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 9881</a></span><span class="preprocessor">#define RTC_TR_HU_0                    (0x1UL &lt;&lt; RTC_TR_HU_Pos)                </span></div>
<div class="line"><a id="l09882" name="l09882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 9882</a></span><span class="preprocessor">#define RTC_TR_HU_1                    (0x2UL &lt;&lt; RTC_TR_HU_Pos)                </span></div>
<div class="line"><a id="l09883" name="l09883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 9883</a></span><span class="preprocessor">#define RTC_TR_HU_2                    (0x4UL &lt;&lt; RTC_TR_HU_Pos)                </span></div>
<div class="line"><a id="l09884" name="l09884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 9884</a></span><span class="preprocessor">#define RTC_TR_HU_3                    (0x8UL &lt;&lt; RTC_TR_HU_Pos)                </span></div>
<div class="line"><a id="l09885" name="l09885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a"> 9885</a></span><span class="preprocessor">#define RTC_TR_MNT_Pos                 (12U)</span></div>
<div class="line"><a id="l09886" name="l09886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 9886</a></span><span class="preprocessor">#define RTC_TR_MNT_Msk                 (0x7UL &lt;&lt; RTC_TR_MNT_Pos)               </span></div>
<div class="line"><a id="l09887" name="l09887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a"> 9887</a></span><span class="preprocessor">#define RTC_TR_MNT                     RTC_TR_MNT_Msk</span></div>
<div class="line"><a id="l09888" name="l09888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 9888</a></span><span class="preprocessor">#define RTC_TR_MNT_0                   (0x1UL &lt;&lt; RTC_TR_MNT_Pos)               </span></div>
<div class="line"><a id="l09889" name="l09889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 9889</a></span><span class="preprocessor">#define RTC_TR_MNT_1                   (0x2UL &lt;&lt; RTC_TR_MNT_Pos)               </span></div>
<div class="line"><a id="l09890" name="l09890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 9890</a></span><span class="preprocessor">#define RTC_TR_MNT_2                   (0x4UL &lt;&lt; RTC_TR_MNT_Pos)               </span></div>
<div class="line"><a id="l09891" name="l09891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173"> 9891</a></span><span class="preprocessor">#define RTC_TR_MNU_Pos                 (8U)</span></div>
<div class="line"><a id="l09892" name="l09892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 9892</a></span><span class="preprocessor">#define RTC_TR_MNU_Msk                 (0xFUL &lt;&lt; RTC_TR_MNU_Pos)               </span></div>
<div class="line"><a id="l09893" name="l09893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06"> 9893</a></span><span class="preprocessor">#define RTC_TR_MNU                     RTC_TR_MNU_Msk</span></div>
<div class="line"><a id="l09894" name="l09894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 9894</a></span><span class="preprocessor">#define RTC_TR_MNU_0                   (0x1UL &lt;&lt; RTC_TR_MNU_Pos)               </span></div>
<div class="line"><a id="l09895" name="l09895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 9895</a></span><span class="preprocessor">#define RTC_TR_MNU_1                   (0x2UL &lt;&lt; RTC_TR_MNU_Pos)               </span></div>
<div class="line"><a id="l09896" name="l09896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 9896</a></span><span class="preprocessor">#define RTC_TR_MNU_2                   (0x4UL &lt;&lt; RTC_TR_MNU_Pos)               </span></div>
<div class="line"><a id="l09897" name="l09897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 9897</a></span><span class="preprocessor">#define RTC_TR_MNU_3                   (0x8UL &lt;&lt; RTC_TR_MNU_Pos)               </span></div>
<div class="line"><a id="l09898" name="l09898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66"> 9898</a></span><span class="preprocessor">#define RTC_TR_ST_Pos                  (4U)</span></div>
<div class="line"><a id="l09899" name="l09899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419"> 9899</a></span><span class="preprocessor">#define RTC_TR_ST_Msk                  (0x7UL &lt;&lt; RTC_TR_ST_Pos)                </span></div>
<div class="line"><a id="l09900" name="l09900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f"> 9900</a></span><span class="preprocessor">#define RTC_TR_ST                      RTC_TR_ST_Msk</span></div>
<div class="line"><a id="l09901" name="l09901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 9901</a></span><span class="preprocessor">#define RTC_TR_ST_0                    (0x1UL &lt;&lt; RTC_TR_ST_Pos)                </span></div>
<div class="line"><a id="l09902" name="l09902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 9902</a></span><span class="preprocessor">#define RTC_TR_ST_1                    (0x2UL &lt;&lt; RTC_TR_ST_Pos)                </span></div>
<div class="line"><a id="l09903" name="l09903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 9903</a></span><span class="preprocessor">#define RTC_TR_ST_2                    (0x4UL &lt;&lt; RTC_TR_ST_Pos)                </span></div>
<div class="line"><a id="l09904" name="l09904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca"> 9904</a></span><span class="preprocessor">#define RTC_TR_SU_Pos                  (0U)</span></div>
<div class="line"><a id="l09905" name="l09905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 9905</a></span><span class="preprocessor">#define RTC_TR_SU_Msk                  (0xFUL &lt;&lt; RTC_TR_SU_Pos)                </span></div>
<div class="line"><a id="l09906" name="l09906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1"> 9906</a></span><span class="preprocessor">#define RTC_TR_SU                      RTC_TR_SU_Msk</span></div>
<div class="line"><a id="l09907" name="l09907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 9907</a></span><span class="preprocessor">#define RTC_TR_SU_0                    (0x1UL &lt;&lt; RTC_TR_SU_Pos)                </span></div>
<div class="line"><a id="l09908" name="l09908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 9908</a></span><span class="preprocessor">#define RTC_TR_SU_1                    (0x2UL &lt;&lt; RTC_TR_SU_Pos)                </span></div>
<div class="line"><a id="l09909" name="l09909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 9909</a></span><span class="preprocessor">#define RTC_TR_SU_2                    (0x4UL &lt;&lt; RTC_TR_SU_Pos)                </span></div>
<div class="line"><a id="l09910" name="l09910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 9910</a></span><span class="preprocessor">#define RTC_TR_SU_3                    (0x8UL &lt;&lt; RTC_TR_SU_Pos)                </span></div>
<div class="line"><a id="l09912" name="l09912"></a><span class="lineno"> 9912</span><span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div>
<div class="line"><a id="l09913" name="l09913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609"> 9913</a></span><span class="preprocessor">#define RTC_DR_YT_Pos                  (20U)</span></div>
<div class="line"><a id="l09914" name="l09914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 9914</a></span><span class="preprocessor">#define RTC_DR_YT_Msk                  (0xFUL &lt;&lt; RTC_DR_YT_Pos)                </span></div>
<div class="line"><a id="l09915" name="l09915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83"> 9915</a></span><span class="preprocessor">#define RTC_DR_YT                      RTC_DR_YT_Msk</span></div>
<div class="line"><a id="l09916" name="l09916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 9916</a></span><span class="preprocessor">#define RTC_DR_YT_0                    (0x1UL &lt;&lt; RTC_DR_YT_Pos)                </span></div>
<div class="line"><a id="l09917" name="l09917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 9917</a></span><span class="preprocessor">#define RTC_DR_YT_1                    (0x2UL &lt;&lt; RTC_DR_YT_Pos)                </span></div>
<div class="line"><a id="l09918" name="l09918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 9918</a></span><span class="preprocessor">#define RTC_DR_YT_2                    (0x4UL &lt;&lt; RTC_DR_YT_Pos)                </span></div>
<div class="line"><a id="l09919" name="l09919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 9919</a></span><span class="preprocessor">#define RTC_DR_YT_3                    (0x8UL &lt;&lt; RTC_DR_YT_Pos)                </span></div>
<div class="line"><a id="l09920" name="l09920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062"> 9920</a></span><span class="preprocessor">#define RTC_DR_YU_Pos                  (16U)</span></div>
<div class="line"><a id="l09921" name="l09921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb"> 9921</a></span><span class="preprocessor">#define RTC_DR_YU_Msk                  (0xFUL &lt;&lt; RTC_DR_YU_Pos)                </span></div>
<div class="line"><a id="l09922" name="l09922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e"> 9922</a></span><span class="preprocessor">#define RTC_DR_YU                      RTC_DR_YU_Msk</span></div>
<div class="line"><a id="l09923" name="l09923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 9923</a></span><span class="preprocessor">#define RTC_DR_YU_0                    (0x1UL &lt;&lt; RTC_DR_YU_Pos)                </span></div>
<div class="line"><a id="l09924" name="l09924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 9924</a></span><span class="preprocessor">#define RTC_DR_YU_1                    (0x2UL &lt;&lt; RTC_DR_YU_Pos)                </span></div>
<div class="line"><a id="l09925" name="l09925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 9925</a></span><span class="preprocessor">#define RTC_DR_YU_2                    (0x4UL &lt;&lt; RTC_DR_YU_Pos)                </span></div>
<div class="line"><a id="l09926" name="l09926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 9926</a></span><span class="preprocessor">#define RTC_DR_YU_3                    (0x8UL &lt;&lt; RTC_DR_YU_Pos)                </span></div>
<div class="line"><a id="l09927" name="l09927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af"> 9927</a></span><span class="preprocessor">#define RTC_DR_WDU_Pos                 (13U)</span></div>
<div class="line"><a id="l09928" name="l09928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 9928</a></span><span class="preprocessor">#define RTC_DR_WDU_Msk                 (0x7UL &lt;&lt; RTC_DR_WDU_Pos)               </span></div>
<div class="line"><a id="l09929" name="l09929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f"> 9929</a></span><span class="preprocessor">#define RTC_DR_WDU                     RTC_DR_WDU_Msk</span></div>
<div class="line"><a id="l09930" name="l09930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 9930</a></span><span class="preprocessor">#define RTC_DR_WDU_0                   (0x1UL &lt;&lt; RTC_DR_WDU_Pos)               </span></div>
<div class="line"><a id="l09931" name="l09931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 9931</a></span><span class="preprocessor">#define RTC_DR_WDU_1                   (0x2UL &lt;&lt; RTC_DR_WDU_Pos)               </span></div>
<div class="line"><a id="l09932" name="l09932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 9932</a></span><span class="preprocessor">#define RTC_DR_WDU_2                   (0x4UL &lt;&lt; RTC_DR_WDU_Pos)               </span></div>
<div class="line"><a id="l09933" name="l09933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab"> 9933</a></span><span class="preprocessor">#define RTC_DR_MT_Pos                  (12U)</span></div>
<div class="line"><a id="l09934" name="l09934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483"> 9934</a></span><span class="preprocessor">#define RTC_DR_MT_Msk                  (0x1UL &lt;&lt; RTC_DR_MT_Pos)                </span></div>
<div class="line"><a id="l09935" name="l09935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31"> 9935</a></span><span class="preprocessor">#define RTC_DR_MT                      RTC_DR_MT_Msk</span></div>
<div class="line"><a id="l09936" name="l09936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4"> 9936</a></span><span class="preprocessor">#define RTC_DR_MU_Pos                  (8U)</span></div>
<div class="line"><a id="l09937" name="l09937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 9937</a></span><span class="preprocessor">#define RTC_DR_MU_Msk                  (0xFUL &lt;&lt; RTC_DR_MU_Pos)                </span></div>
<div class="line"><a id="l09938" name="l09938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372"> 9938</a></span><span class="preprocessor">#define RTC_DR_MU                      RTC_DR_MU_Msk</span></div>
<div class="line"><a id="l09939" name="l09939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 9939</a></span><span class="preprocessor">#define RTC_DR_MU_0                    (0x1UL &lt;&lt; RTC_DR_MU_Pos)                </span></div>
<div class="line"><a id="l09940" name="l09940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 9940</a></span><span class="preprocessor">#define RTC_DR_MU_1                    (0x2UL &lt;&lt; RTC_DR_MU_Pos)                </span></div>
<div class="line"><a id="l09941" name="l09941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 9941</a></span><span class="preprocessor">#define RTC_DR_MU_2                    (0x4UL &lt;&lt; RTC_DR_MU_Pos)                </span></div>
<div class="line"><a id="l09942" name="l09942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 9942</a></span><span class="preprocessor">#define RTC_DR_MU_3                    (0x8UL &lt;&lt; RTC_DR_MU_Pos)                </span></div>
<div class="line"><a id="l09943" name="l09943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a"> 9943</a></span><span class="preprocessor">#define RTC_DR_DT_Pos                  (4U)</span></div>
<div class="line"><a id="l09944" name="l09944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09"> 9944</a></span><span class="preprocessor">#define RTC_DR_DT_Msk                  (0x3UL &lt;&lt; RTC_DR_DT_Pos)                </span></div>
<div class="line"><a id="l09945" name="l09945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350"> 9945</a></span><span class="preprocessor">#define RTC_DR_DT                      RTC_DR_DT_Msk</span></div>
<div class="line"><a id="l09946" name="l09946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 9946</a></span><span class="preprocessor">#define RTC_DR_DT_0                    (0x1UL &lt;&lt; RTC_DR_DT_Pos)                </span></div>
<div class="line"><a id="l09947" name="l09947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 9947</a></span><span class="preprocessor">#define RTC_DR_DT_1                    (0x2UL &lt;&lt; RTC_DR_DT_Pos)                </span></div>
<div class="line"><a id="l09948" name="l09948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d"> 9948</a></span><span class="preprocessor">#define RTC_DR_DU_Pos                  (0U)</span></div>
<div class="line"><a id="l09949" name="l09949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 9949</a></span><span class="preprocessor">#define RTC_DR_DU_Msk                  (0xFUL &lt;&lt; RTC_DR_DU_Pos)                </span></div>
<div class="line"><a id="l09950" name="l09950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663"> 9950</a></span><span class="preprocessor">#define RTC_DR_DU                      RTC_DR_DU_Msk</span></div>
<div class="line"><a id="l09951" name="l09951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 9951</a></span><span class="preprocessor">#define RTC_DR_DU_0                    (0x1UL &lt;&lt; RTC_DR_DU_Pos)                </span></div>
<div class="line"><a id="l09952" name="l09952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 9952</a></span><span class="preprocessor">#define RTC_DR_DU_1                    (0x2UL &lt;&lt; RTC_DR_DU_Pos)                </span></div>
<div class="line"><a id="l09953" name="l09953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 9953</a></span><span class="preprocessor">#define RTC_DR_DU_2                    (0x4UL &lt;&lt; RTC_DR_DU_Pos)                </span></div>
<div class="line"><a id="l09954" name="l09954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 9954</a></span><span class="preprocessor">#define RTC_DR_DU_3                    (0x8UL &lt;&lt; RTC_DR_DU_Pos)                </span></div>
<div class="line"><a id="l09956" name="l09956"></a><span class="lineno"> 9956</span><span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div>
<div class="line"><a id="l09957" name="l09957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe2238e3fe7714652026804af576d1f"> 9957</a></span><span class="preprocessor">#define RTC_CR_ITSE_Pos                (24U)</span></div>
<div class="line"><a id="l09958" name="l09958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae780c849bc9af9fb23d805fa41d6ec4f"> 9958</a></span><span class="preprocessor">#define RTC_CR_ITSE_Msk                (0x1UL &lt;&lt; RTC_CR_ITSE_Pos)              </span></div>
<div class="line"><a id="l09959" name="l09959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fe4c391ecbb12afa9d760cf4073dc3b"> 9959</a></span><span class="preprocessor">#define RTC_CR_ITSE                    RTC_CR_ITSE_Msk</span></div>
<div class="line"><a id="l09960" name="l09960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac"> 9960</a></span><span class="preprocessor">#define RTC_CR_COE_Pos                 (23U)</span></div>
<div class="line"><a id="l09961" name="l09961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 9961</a></span><span class="preprocessor">#define RTC_CR_COE_Msk                 (0x1UL &lt;&lt; RTC_CR_COE_Pos)               </span></div>
<div class="line"><a id="l09962" name="l09962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60"> 9962</a></span><span class="preprocessor">#define RTC_CR_COE                     RTC_CR_COE_Msk</span></div>
<div class="line"><a id="l09963" name="l09963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c"> 9963</a></span><span class="preprocessor">#define RTC_CR_OSEL_Pos                (21U)</span></div>
<div class="line"><a id="l09964" name="l09964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f"> 9964</a></span><span class="preprocessor">#define RTC_CR_OSEL_Msk                (0x3UL &lt;&lt; RTC_CR_OSEL_Pos)              </span></div>
<div class="line"><a id="l09965" name="l09965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b"> 9965</a></span><span class="preprocessor">#define RTC_CR_OSEL                    RTC_CR_OSEL_Msk</span></div>
<div class="line"><a id="l09966" name="l09966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 9966</a></span><span class="preprocessor">#define RTC_CR_OSEL_0                  (0x1UL &lt;&lt; RTC_CR_OSEL_Pos)              </span></div>
<div class="line"><a id="l09967" name="l09967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 9967</a></span><span class="preprocessor">#define RTC_CR_OSEL_1                  (0x2UL &lt;&lt; RTC_CR_OSEL_Pos)              </span></div>
<div class="line"><a id="l09968" name="l09968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511"> 9968</a></span><span class="preprocessor">#define RTC_CR_POL_Pos                 (20U)</span></div>
<div class="line"><a id="l09969" name="l09969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 9969</a></span><span class="preprocessor">#define RTC_CR_POL_Msk                 (0x1UL &lt;&lt; RTC_CR_POL_Pos)               </span></div>
<div class="line"><a id="l09970" name="l09970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb"> 9970</a></span><span class="preprocessor">#define RTC_CR_POL                     RTC_CR_POL_Msk</span></div>
<div class="line"><a id="l09971" name="l09971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1"> 9971</a></span><span class="preprocessor">#define RTC_CR_COSEL_Pos               (19U)</span></div>
<div class="line"><a id="l09972" name="l09972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 9972</a></span><span class="preprocessor">#define RTC_CR_COSEL_Msk               (0x1UL &lt;&lt; RTC_CR_COSEL_Pos)             </span></div>
<div class="line"><a id="l09973" name="l09973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41"> 9973</a></span><span class="preprocessor">#define RTC_CR_COSEL                   RTC_CR_COSEL_Msk</span></div>
<div class="line"><a id="l09974" name="l09974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f"> 9974</a></span><span class="preprocessor">#define RTC_CR_BKP_Pos                 (18U)</span></div>
<div class="line"><a id="l09975" name="l09975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2"> 9975</a></span><span class="preprocessor">#define RTC_CR_BKP_Msk                 (0x1UL &lt;&lt; RTC_CR_BKP_Pos)               </span></div>
<div class="line"><a id="l09976" name="l09976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289"> 9976</a></span><span class="preprocessor">#define RTC_CR_BKP                     RTC_CR_BKP_Msk</span></div>
<div class="line"><a id="l09977" name="l09977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f"> 9977</a></span><span class="preprocessor">#define RTC_CR_SUB1H_Pos               (17U)</span></div>
<div class="line"><a id="l09978" name="l09978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880"> 9978</a></span><span class="preprocessor">#define RTC_CR_SUB1H_Msk               (0x1UL &lt;&lt; RTC_CR_SUB1H_Pos)             </span></div>
<div class="line"><a id="l09979" name="l09979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f"> 9979</a></span><span class="preprocessor">#define RTC_CR_SUB1H                   RTC_CR_SUB1H_Msk</span></div>
<div class="line"><a id="l09980" name="l09980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0"> 9980</a></span><span class="preprocessor">#define RTC_CR_ADD1H_Pos               (16U)</span></div>
<div class="line"><a id="l09981" name="l09981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 9981</a></span><span class="preprocessor">#define RTC_CR_ADD1H_Msk               (0x1UL &lt;&lt; RTC_CR_ADD1H_Pos)             </span></div>
<div class="line"><a id="l09982" name="l09982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b"> 9982</a></span><span class="preprocessor">#define RTC_CR_ADD1H                   RTC_CR_ADD1H_Msk</span></div>
<div class="line"><a id="l09983" name="l09983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700"> 9983</a></span><span class="preprocessor">#define RTC_CR_TSIE_Pos                (15U)</span></div>
<div class="line"><a id="l09984" name="l09984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 9984</a></span><span class="preprocessor">#define RTC_CR_TSIE_Msk                (0x1UL &lt;&lt; RTC_CR_TSIE_Pos)              </span></div>
<div class="line"><a id="l09985" name="l09985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d"> 9985</a></span><span class="preprocessor">#define RTC_CR_TSIE                    RTC_CR_TSIE_Msk</span></div>
<div class="line"><a id="l09986" name="l09986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2"> 9986</a></span><span class="preprocessor">#define RTC_CR_WUTIE_Pos               (14U)</span></div>
<div class="line"><a id="l09987" name="l09987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b"> 9987</a></span><span class="preprocessor">#define RTC_CR_WUTIE_Msk               (0x1UL &lt;&lt; RTC_CR_WUTIE_Pos)             </span></div>
<div class="line"><a id="l09988" name="l09988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226"> 9988</a></span><span class="preprocessor">#define RTC_CR_WUTIE                   RTC_CR_WUTIE_Msk</span></div>
<div class="line"><a id="l09989" name="l09989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8"> 9989</a></span><span class="preprocessor">#define RTC_CR_ALRBIE_Pos              (13U)</span></div>
<div class="line"><a id="l09990" name="l09990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260"> 9990</a></span><span class="preprocessor">#define RTC_CR_ALRBIE_Msk              (0x1UL &lt;&lt; RTC_CR_ALRBIE_Pos)            </span></div>
<div class="line"><a id="l09991" name="l09991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d"> 9991</a></span><span class="preprocessor">#define RTC_CR_ALRBIE                  RTC_CR_ALRBIE_Msk</span></div>
<div class="line"><a id="l09992" name="l09992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70"> 9992</a></span><span class="preprocessor">#define RTC_CR_ALRAIE_Pos              (12U)</span></div>
<div class="line"><a id="l09993" name="l09993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 9993</a></span><span class="preprocessor">#define RTC_CR_ALRAIE_Msk              (0x1UL &lt;&lt; RTC_CR_ALRAIE_Pos)            </span></div>
<div class="line"><a id="l09994" name="l09994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583"> 9994</a></span><span class="preprocessor">#define RTC_CR_ALRAIE                  RTC_CR_ALRAIE_Msk</span></div>
<div class="line"><a id="l09995" name="l09995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884"> 9995</a></span><span class="preprocessor">#define RTC_CR_TSE_Pos                 (11U)</span></div>
<div class="line"><a id="l09996" name="l09996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 9996</a></span><span class="preprocessor">#define RTC_CR_TSE_Msk                 (0x1UL &lt;&lt; RTC_CR_TSE_Pos)               </span></div>
<div class="line"><a id="l09997" name="l09997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0"> 9997</a></span><span class="preprocessor">#define RTC_CR_TSE                     RTC_CR_TSE_Msk</span></div>
<div class="line"><a id="l09998" name="l09998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d"> 9998</a></span><span class="preprocessor">#define RTC_CR_WUTE_Pos                (10U)</span></div>
<div class="line"><a id="l09999" name="l09999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a"> 9999</a></span><span class="preprocessor">#define RTC_CR_WUTE_Msk                (0x1UL &lt;&lt; RTC_CR_WUTE_Pos)              </span></div>
<div class="line"><a id="l10000" name="l10000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3">10000</a></span><span class="preprocessor">#define RTC_CR_WUTE                    RTC_CR_WUTE_Msk</span></div>
<div class="line"><a id="l10001" name="l10001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2">10001</a></span><span class="preprocessor">#define RTC_CR_ALRBE_Pos               (9U)</span></div>
<div class="line"><a id="l10002" name="l10002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">10002</a></span><span class="preprocessor">#define RTC_CR_ALRBE_Msk               (0x1UL &lt;&lt; RTC_CR_ALRBE_Pos)             </span></div>
<div class="line"><a id="l10003" name="l10003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586">10003</a></span><span class="preprocessor">#define RTC_CR_ALRBE                   RTC_CR_ALRBE_Msk</span></div>
<div class="line"><a id="l10004" name="l10004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">10004</a></span><span class="preprocessor">#define RTC_CR_ALRAE_Pos               (8U)</span></div>
<div class="line"><a id="l10005" name="l10005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">10005</a></span><span class="preprocessor">#define RTC_CR_ALRAE_Msk               (0x1UL &lt;&lt; RTC_CR_ALRAE_Pos)             </span></div>
<div class="line"><a id="l10006" name="l10006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">10006</a></span><span class="preprocessor">#define RTC_CR_ALRAE                   RTC_CR_ALRAE_Msk</span></div>
<div class="line"><a id="l10007" name="l10007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">10007</a></span><span class="preprocessor">#define RTC_CR_FMT_Pos                 (6U)</span></div>
<div class="line"><a id="l10008" name="l10008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">10008</a></span><span class="preprocessor">#define RTC_CR_FMT_Msk                 (0x1UL &lt;&lt; RTC_CR_FMT_Pos)               </span></div>
<div class="line"><a id="l10009" name="l10009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">10009</a></span><span class="preprocessor">#define RTC_CR_FMT                     RTC_CR_FMT_Msk</span></div>
<div class="line"><a id="l10010" name="l10010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">10010</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD_Pos             (5U)</span></div>
<div class="line"><a id="l10011" name="l10011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">10011</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD_Msk             (0x1UL &lt;&lt; RTC_CR_BYPSHAD_Pos)           </span></div>
<div class="line"><a id="l10012" name="l10012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054">10012</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD                 RTC_CR_BYPSHAD_Msk</span></div>
<div class="line"><a id="l10013" name="l10013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">10013</a></span><span class="preprocessor">#define RTC_CR_REFCKON_Pos             (4U)</span></div>
<div class="line"><a id="l10014" name="l10014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">10014</a></span><span class="preprocessor">#define RTC_CR_REFCKON_Msk             (0x1UL &lt;&lt; RTC_CR_REFCKON_Pos)           </span></div>
<div class="line"><a id="l10015" name="l10015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021">10015</a></span><span class="preprocessor">#define RTC_CR_REFCKON                 RTC_CR_REFCKON_Msk</span></div>
<div class="line"><a id="l10016" name="l10016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">10016</a></span><span class="preprocessor">#define RTC_CR_TSEDGE_Pos              (3U)</span></div>
<div class="line"><a id="l10017" name="l10017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">10017</a></span><span class="preprocessor">#define RTC_CR_TSEDGE_Msk              (0x1UL &lt;&lt; RTC_CR_TSEDGE_Pos)            </span></div>
<div class="line"><a id="l10018" name="l10018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7">10018</a></span><span class="preprocessor">#define RTC_CR_TSEDGE                  RTC_CR_TSEDGE_Msk</span></div>
<div class="line"><a id="l10019" name="l10019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">10019</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_Pos             (0U)</span></div>
<div class="line"><a id="l10020" name="l10020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">10020</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_Msk             (0x7UL &lt;&lt; RTC_CR_WUCKSEL_Pos)           </span></div>
<div class="line"><a id="l10021" name="l10021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0">10021</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL                 RTC_CR_WUCKSEL_Msk</span></div>
<div class="line"><a id="l10022" name="l10022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">10022</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_0               (0x1UL &lt;&lt; RTC_CR_WUCKSEL_Pos)           </span></div>
<div class="line"><a id="l10023" name="l10023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">10023</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_1               (0x2UL &lt;&lt; RTC_CR_WUCKSEL_Pos)           </span></div>
<div class="line"><a id="l10024" name="l10024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">10024</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_2               (0x4UL &lt;&lt; RTC_CR_WUCKSEL_Pos)           </span></div>
<div class="line"><a id="l10026" name="l10026"></a><span class="lineno">10026</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l10027" name="l10027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71360f8cd9c4a952320d62838fec1f3">10027</a></span><span class="preprocessor">#define RTC_CR_BCK_Pos                 RTC_CR_BKP_Pos</span></div>
<div class="line"><a id="l10028" name="l10028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d97bd24d58dc469d3992a68a457a02">10028</a></span><span class="preprocessor">#define RTC_CR_BCK_Msk                 RTC_CR_BKP_Msk</span></div>
<div class="line"><a id="l10029" name="l10029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef">10029</a></span><span class="preprocessor">#define RTC_CR_BCK                     RTC_CR_BKP</span></div>
<div class="line"><a id="l10030" name="l10030"></a><span class="lineno">10030</span> </div>
<div class="line"><a id="l10031" name="l10031"></a><span class="lineno">10031</span><span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div>
<div class="line"><a id="l10032" name="l10032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5914813d67e4b0839229d2cd13c4a404">10032</a></span><span class="preprocessor">#define RTC_ISR_ITSF_Pos               (17U)</span></div>
<div class="line"><a id="l10033" name="l10033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada1d8251602e94c317d362ba3e7dee08">10033</a></span><span class="preprocessor">#define RTC_ISR_ITSF_Msk               (0x1UL &lt;&lt; RTC_ISR_ITSF_Pos)             </span></div>
<div class="line"><a id="l10034" name="l10034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f221944d5e881dd664364564e934a1">10034</a></span><span class="preprocessor">#define RTC_ISR_ITSF                   RTC_ISR_ITSF_Msk</span></div>
<div class="line"><a id="l10035" name="l10035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4">10035</a></span><span class="preprocessor">#define RTC_ISR_RECALPF_Pos            (16U)</span></div>
<div class="line"><a id="l10036" name="l10036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">10036</a></span><span class="preprocessor">#define RTC_ISR_RECALPF_Msk            (0x1UL &lt;&lt; RTC_ISR_RECALPF_Pos)          </span></div>
<div class="line"><a id="l10037" name="l10037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9">10037</a></span><span class="preprocessor">#define RTC_ISR_RECALPF                RTC_ISR_RECALPF_Msk</span></div>
<div class="line"><a id="l10038" name="l10038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee">10038</a></span><span class="preprocessor">#define RTC_ISR_TAMP2F_Pos             (14U)</span></div>
<div class="line"><a id="l10039" name="l10039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">10039</a></span><span class="preprocessor">#define RTC_ISR_TAMP2F_Msk             (0x1UL &lt;&lt; RTC_ISR_TAMP2F_Pos)           </span></div>
<div class="line"><a id="l10040" name="l10040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845">10040</a></span><span class="preprocessor">#define RTC_ISR_TAMP2F                 RTC_ISR_TAMP2F_Msk</span></div>
<div class="line"><a id="l10041" name="l10041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e">10041</a></span><span class="preprocessor">#define RTC_ISR_TSOVF_Pos              (12U)</span></div>
<div class="line"><a id="l10042" name="l10042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">10042</a></span><span class="preprocessor">#define RTC_ISR_TSOVF_Msk              (0x1UL &lt;&lt; RTC_ISR_TSOVF_Pos)            </span></div>
<div class="line"><a id="l10043" name="l10043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff">10043</a></span><span class="preprocessor">#define RTC_ISR_TSOVF                  RTC_ISR_TSOVF_Msk</span></div>
<div class="line"><a id="l10044" name="l10044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a">10044</a></span><span class="preprocessor">#define RTC_ISR_TSF_Pos                (11U)</span></div>
<div class="line"><a id="l10045" name="l10045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">10045</a></span><span class="preprocessor">#define RTC_ISR_TSF_Msk                (0x1UL &lt;&lt; RTC_ISR_TSF_Pos)              </span></div>
<div class="line"><a id="l10046" name="l10046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484">10046</a></span><span class="preprocessor">#define RTC_ISR_TSF                    RTC_ISR_TSF_Msk</span></div>
<div class="line"><a id="l10047" name="l10047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a">10047</a></span><span class="preprocessor">#define RTC_ISR_WUTF_Pos               (10U)</span></div>
<div class="line"><a id="l10048" name="l10048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">10048</a></span><span class="preprocessor">#define RTC_ISR_WUTF_Msk               (0x1UL &lt;&lt; RTC_ISR_WUTF_Pos)             </span></div>
<div class="line"><a id="l10049" name="l10049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766">10049</a></span><span class="preprocessor">#define RTC_ISR_WUTF                   RTC_ISR_WUTF_Msk</span></div>
<div class="line"><a id="l10050" name="l10050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2">10050</a></span><span class="preprocessor">#define RTC_ISR_ALRBF_Pos              (9U)</span></div>
<div class="line"><a id="l10051" name="l10051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">10051</a></span><span class="preprocessor">#define RTC_ISR_ALRBF_Msk              (0x1UL &lt;&lt; RTC_ISR_ALRBF_Pos)            </span></div>
<div class="line"><a id="l10052" name="l10052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6">10052</a></span><span class="preprocessor">#define RTC_ISR_ALRBF                  RTC_ISR_ALRBF_Msk</span></div>
<div class="line"><a id="l10053" name="l10053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6">10053</a></span><span class="preprocessor">#define RTC_ISR_ALRAF_Pos              (8U)</span></div>
<div class="line"><a id="l10054" name="l10054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">10054</a></span><span class="preprocessor">#define RTC_ISR_ALRAF_Msk              (0x1UL &lt;&lt; RTC_ISR_ALRAF_Pos)            </span></div>
<div class="line"><a id="l10055" name="l10055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">10055</a></span><span class="preprocessor">#define RTC_ISR_ALRAF                  RTC_ISR_ALRAF_Msk</span></div>
<div class="line"><a id="l10056" name="l10056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69">10056</a></span><span class="preprocessor">#define RTC_ISR_INIT_Pos               (7U)</span></div>
<div class="line"><a id="l10057" name="l10057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">10057</a></span><span class="preprocessor">#define RTC_ISR_INIT_Msk               (0x1UL &lt;&lt; RTC_ISR_INIT_Pos)             </span></div>
<div class="line"><a id="l10058" name="l10058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">10058</a></span><span class="preprocessor">#define RTC_ISR_INIT                   RTC_ISR_INIT_Msk</span></div>
<div class="line"><a id="l10059" name="l10059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5">10059</a></span><span class="preprocessor">#define RTC_ISR_INITF_Pos              (6U)</span></div>
<div class="line"><a id="l10060" name="l10060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">10060</a></span><span class="preprocessor">#define RTC_ISR_INITF_Msk              (0x1UL &lt;&lt; RTC_ISR_INITF_Pos)            </span></div>
<div class="line"><a id="l10061" name="l10061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">10061</a></span><span class="preprocessor">#define RTC_ISR_INITF                  RTC_ISR_INITF_Msk</span></div>
<div class="line"><a id="l10062" name="l10062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846">10062</a></span><span class="preprocessor">#define RTC_ISR_RSF_Pos                (5U)</span></div>
<div class="line"><a id="l10063" name="l10063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">10063</a></span><span class="preprocessor">#define RTC_ISR_RSF_Msk                (0x1UL &lt;&lt; RTC_ISR_RSF_Pos)              </span></div>
<div class="line"><a id="l10064" name="l10064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8">10064</a></span><span class="preprocessor">#define RTC_ISR_RSF                    RTC_ISR_RSF_Msk</span></div>
<div class="line"><a id="l10065" name="l10065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045">10065</a></span><span class="preprocessor">#define RTC_ISR_INITS_Pos              (4U)</span></div>
<div class="line"><a id="l10066" name="l10066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">10066</a></span><span class="preprocessor">#define RTC_ISR_INITS_Msk              (0x1UL &lt;&lt; RTC_ISR_INITS_Pos)            </span></div>
<div class="line"><a id="l10067" name="l10067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292">10067</a></span><span class="preprocessor">#define RTC_ISR_INITS                  RTC_ISR_INITS_Msk</span></div>
<div class="line"><a id="l10068" name="l10068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad">10068</a></span><span class="preprocessor">#define RTC_ISR_SHPF_Pos               (3U)</span></div>
<div class="line"><a id="l10069" name="l10069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">10069</a></span><span class="preprocessor">#define RTC_ISR_SHPF_Msk               (0x1UL &lt;&lt; RTC_ISR_SHPF_Pos)             </span></div>
<div class="line"><a id="l10070" name="l10070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9">10070</a></span><span class="preprocessor">#define RTC_ISR_SHPF                   RTC_ISR_SHPF_Msk</span></div>
<div class="line"><a id="l10071" name="l10071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474">10071</a></span><span class="preprocessor">#define RTC_ISR_WUTWF_Pos              (2U)</span></div>
<div class="line"><a id="l10072" name="l10072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">10072</a></span><span class="preprocessor">#define RTC_ISR_WUTWF_Msk              (0x1UL &lt;&lt; RTC_ISR_WUTWF_Pos)            </span></div>
<div class="line"><a id="l10073" name="l10073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40">10073</a></span><span class="preprocessor">#define RTC_ISR_WUTWF                  RTC_ISR_WUTWF_Msk</span></div>
<div class="line"><a id="l10074" name="l10074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643">10074</a></span><span class="preprocessor">#define RTC_ISR_ALRBWF_Pos             (1U)</span></div>
<div class="line"><a id="l10075" name="l10075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">10075</a></span><span class="preprocessor">#define RTC_ISR_ALRBWF_Msk             (0x1UL &lt;&lt; RTC_ISR_ALRBWF_Pos)           </span></div>
<div class="line"><a id="l10076" name="l10076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05">10076</a></span><span class="preprocessor">#define RTC_ISR_ALRBWF                 RTC_ISR_ALRBWF_Msk</span></div>
<div class="line"><a id="l10077" name="l10077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565">10077</a></span><span class="preprocessor">#define RTC_ISR_ALRAWF_Pos             (0U)</span></div>
<div class="line"><a id="l10078" name="l10078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">10078</a></span><span class="preprocessor">#define RTC_ISR_ALRAWF_Msk             (0x1UL &lt;&lt; RTC_ISR_ALRAWF_Pos)           </span></div>
<div class="line"><a id="l10079" name="l10079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e">10079</a></span><span class="preprocessor">#define RTC_ISR_ALRAWF                 RTC_ISR_ALRAWF_Msk</span></div>
<div class="line"><a id="l10080" name="l10080"></a><span class="lineno">10080</span> </div>
<div class="line"><a id="l10081" name="l10081"></a><span class="lineno">10081</span><span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div>
<div class="line"><a id="l10082" name="l10082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">10082</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos          (16U)</span></div>
<div class="line"><a id="l10083" name="l10083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">10083</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk          (0x7FUL &lt;&lt; RTC_PRER_PREDIV_A_Pos)       </span></div>
<div class="line"><a id="l10084" name="l10084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711">10084</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A              RTC_PRER_PREDIV_A_Msk</span></div>
<div class="line"><a id="l10085" name="l10085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">10085</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos          (0U)</span></div>
<div class="line"><a id="l10086" name="l10086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">10086</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk          (0x7FFFUL &lt;&lt; RTC_PRER_PREDIV_S_Pos)     </span></div>
<div class="line"><a id="l10087" name="l10087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb">10087</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S              RTC_PRER_PREDIV_S_Msk</span></div>
<div class="line"><a id="l10088" name="l10088"></a><span class="lineno">10088</span> </div>
<div class="line"><a id="l10089" name="l10089"></a><span class="lineno">10089</span><span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div>
<div class="line"><a id="l10090" name="l10090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">10090</a></span><span class="preprocessor">#define RTC_WUTR_WUT_Pos               (0U)</span></div>
<div class="line"><a id="l10091" name="l10091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">10091</a></span><span class="preprocessor">#define RTC_WUTR_WUT_Msk               (0xFFFFUL &lt;&lt; RTC_WUTR_WUT_Pos)          </span></div>
<div class="line"><a id="l10092" name="l10092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb">10092</a></span><span class="preprocessor">#define RTC_WUTR_WUT                   RTC_WUTR_WUT_Msk</span></div>
<div class="line"><a id="l10093" name="l10093"></a><span class="lineno">10093</span> </div>
<div class="line"><a id="l10094" name="l10094"></a><span class="lineno">10094</span><span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div>
<div class="line"><a id="l10095" name="l10095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">10095</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos            (31U)</span></div>
<div class="line"><a id="l10096" name="l10096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">10096</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk            (0x1UL &lt;&lt; RTC_ALRMAR_MSK4_Pos)          </span></div>
<div class="line"><a id="l10097" name="l10097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">10097</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4                RTC_ALRMAR_MSK4_Msk</span></div>
<div class="line"><a id="l10098" name="l10098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">10098</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos           (30U)</span></div>
<div class="line"><a id="l10099" name="l10099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">10099</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_WDSEL_Pos)         </span></div>
<div class="line"><a id="l10100" name="l10100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92">10100</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL               RTC_ALRMAR_WDSEL_Msk</span></div>
<div class="line"><a id="l10101" name="l10101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">10101</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_Pos              (28U)</span></div>
<div class="line"><a id="l10102" name="l10102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">10102</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_Msk              (0x3UL &lt;&lt; RTC_ALRMAR_DT_Pos)            </span></div>
<div class="line"><a id="l10103" name="l10103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">10103</a></span><span class="preprocessor">#define RTC_ALRMAR_DT                  RTC_ALRMAR_DT_Msk</span></div>
<div class="line"><a id="l10104" name="l10104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">10104</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_0                (0x1UL &lt;&lt; RTC_ALRMAR_DT_Pos)            </span></div>
<div class="line"><a id="l10105" name="l10105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">10105</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_1                (0x2UL &lt;&lt; RTC_ALRMAR_DT_Pos)            </span></div>
<div class="line"><a id="l10106" name="l10106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">10106</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_Pos              (24U)</span></div>
<div class="line"><a id="l10107" name="l10107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">10107</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_Msk              (0xFUL &lt;&lt; RTC_ALRMAR_DU_Pos)            </span></div>
<div class="line"><a id="l10108" name="l10108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">10108</a></span><span class="preprocessor">#define RTC_ALRMAR_DU                  RTC_ALRMAR_DU_Msk</span></div>
<div class="line"><a id="l10109" name="l10109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">10109</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_0                (0x1UL &lt;&lt; RTC_ALRMAR_DU_Pos)            </span></div>
<div class="line"><a id="l10110" name="l10110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">10110</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_1                (0x2UL &lt;&lt; RTC_ALRMAR_DU_Pos)            </span></div>
<div class="line"><a id="l10111" name="l10111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">10111</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_2                (0x4UL &lt;&lt; RTC_ALRMAR_DU_Pos)            </span></div>
<div class="line"><a id="l10112" name="l10112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">10112</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_3                (0x8UL &lt;&lt; RTC_ALRMAR_DU_Pos)            </span></div>
<div class="line"><a id="l10113" name="l10113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">10113</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos            (23U)</span></div>
<div class="line"><a id="l10114" name="l10114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">10114</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk            (0x1UL &lt;&lt; RTC_ALRMAR_MSK3_Pos)          </span></div>
<div class="line"><a id="l10115" name="l10115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">10115</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3                RTC_ALRMAR_MSK3_Msk</span></div>
<div class="line"><a id="l10116" name="l10116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">10116</a></span><span class="preprocessor">#define RTC_ALRMAR_PM_Pos              (22U)</span></div>
<div class="line"><a id="l10117" name="l10117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">10117</a></span><span class="preprocessor">#define RTC_ALRMAR_PM_Msk              (0x1UL &lt;&lt; RTC_ALRMAR_PM_Pos)            </span></div>
<div class="line"><a id="l10118" name="l10118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">10118</a></span><span class="preprocessor">#define RTC_ALRMAR_PM                  RTC_ALRMAR_PM_Msk</span></div>
<div class="line"><a id="l10119" name="l10119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">10119</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_Pos              (20U)</span></div>
<div class="line"><a id="l10120" name="l10120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">10120</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_Msk              (0x3UL &lt;&lt; RTC_ALRMAR_HT_Pos)            </span></div>
<div class="line"><a id="l10121" name="l10121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">10121</a></span><span class="preprocessor">#define RTC_ALRMAR_HT                  RTC_ALRMAR_HT_Msk</span></div>
<div class="line"><a id="l10122" name="l10122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">10122</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_0                (0x1UL &lt;&lt; RTC_ALRMAR_HT_Pos)            </span></div>
<div class="line"><a id="l10123" name="l10123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">10123</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_1                (0x2UL &lt;&lt; RTC_ALRMAR_HT_Pos)            </span></div>
<div class="line"><a id="l10124" name="l10124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">10124</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_Pos              (16U)</span></div>
<div class="line"><a id="l10125" name="l10125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">10125</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_Msk              (0xFUL &lt;&lt; RTC_ALRMAR_HU_Pos)            </span></div>
<div class="line"><a id="l10126" name="l10126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">10126</a></span><span class="preprocessor">#define RTC_ALRMAR_HU                  RTC_ALRMAR_HU_Msk</span></div>
<div class="line"><a id="l10127" name="l10127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">10127</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_0                (0x1UL &lt;&lt; RTC_ALRMAR_HU_Pos)            </span></div>
<div class="line"><a id="l10128" name="l10128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">10128</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_1                (0x2UL &lt;&lt; RTC_ALRMAR_HU_Pos)            </span></div>
<div class="line"><a id="l10129" name="l10129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">10129</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_2                (0x4UL &lt;&lt; RTC_ALRMAR_HU_Pos)            </span></div>
<div class="line"><a id="l10130" name="l10130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">10130</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_3                (0x8UL &lt;&lt; RTC_ALRMAR_HU_Pos)            </span></div>
<div class="line"><a id="l10131" name="l10131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">10131</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos            (15U)</span></div>
<div class="line"><a id="l10132" name="l10132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">10132</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk            (0x1UL &lt;&lt; RTC_ALRMAR_MSK2_Pos)          </span></div>
<div class="line"><a id="l10133" name="l10133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">10133</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2                RTC_ALRMAR_MSK2_Msk</span></div>
<div class="line"><a id="l10134" name="l10134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">10134</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_Pos             (12U)</span></div>
<div class="line"><a id="l10135" name="l10135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">10135</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_Msk             (0x7UL &lt;&lt; RTC_ALRMAR_MNT_Pos)           </span></div>
<div class="line"><a id="l10136" name="l10136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">10136</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT                 RTC_ALRMAR_MNT_Msk</span></div>
<div class="line"><a id="l10137" name="l10137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">10137</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_0               (0x1UL &lt;&lt; RTC_ALRMAR_MNT_Pos)           </span></div>
<div class="line"><a id="l10138" name="l10138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">10138</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_1               (0x2UL &lt;&lt; RTC_ALRMAR_MNT_Pos)           </span></div>
<div class="line"><a id="l10139" name="l10139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">10139</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_2               (0x4UL &lt;&lt; RTC_ALRMAR_MNT_Pos)           </span></div>
<div class="line"><a id="l10140" name="l10140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">10140</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_Pos             (8U)</span></div>
<div class="line"><a id="l10141" name="l10141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">10141</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_Msk             (0xFUL &lt;&lt; RTC_ALRMAR_MNU_Pos)           </span></div>
<div class="line"><a id="l10142" name="l10142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">10142</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU                 RTC_ALRMAR_MNU_Msk</span></div>
<div class="line"><a id="l10143" name="l10143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">10143</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_0               (0x1UL &lt;&lt; RTC_ALRMAR_MNU_Pos)           </span></div>
<div class="line"><a id="l10144" name="l10144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">10144</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_1               (0x2UL &lt;&lt; RTC_ALRMAR_MNU_Pos)           </span></div>
<div class="line"><a id="l10145" name="l10145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">10145</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_2               (0x4UL &lt;&lt; RTC_ALRMAR_MNU_Pos)           </span></div>
<div class="line"><a id="l10146" name="l10146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">10146</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_3               (0x8UL &lt;&lt; RTC_ALRMAR_MNU_Pos)           </span></div>
<div class="line"><a id="l10147" name="l10147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">10147</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos            (7U)</span></div>
<div class="line"><a id="l10148" name="l10148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">10148</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk            (0x1UL &lt;&lt; RTC_ALRMAR_MSK1_Pos)          </span></div>
<div class="line"><a id="l10149" name="l10149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">10149</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1                RTC_ALRMAR_MSK1_Msk</span></div>
<div class="line"><a id="l10150" name="l10150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">10150</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_Pos              (4U)</span></div>
<div class="line"><a id="l10151" name="l10151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">10151</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_Msk              (0x7UL &lt;&lt; RTC_ALRMAR_ST_Pos)            </span></div>
<div class="line"><a id="l10152" name="l10152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">10152</a></span><span class="preprocessor">#define RTC_ALRMAR_ST                  RTC_ALRMAR_ST_Msk</span></div>
<div class="line"><a id="l10153" name="l10153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">10153</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_0                (0x1UL &lt;&lt; RTC_ALRMAR_ST_Pos)            </span></div>
<div class="line"><a id="l10154" name="l10154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">10154</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_1                (0x2UL &lt;&lt; RTC_ALRMAR_ST_Pos)            </span></div>
<div class="line"><a id="l10155" name="l10155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">10155</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_2                (0x4UL &lt;&lt; RTC_ALRMAR_ST_Pos)            </span></div>
<div class="line"><a id="l10156" name="l10156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">10156</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_Pos              (0U)</span></div>
<div class="line"><a id="l10157" name="l10157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">10157</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_Msk              (0xFUL &lt;&lt; RTC_ALRMAR_SU_Pos)            </span></div>
<div class="line"><a id="l10158" name="l10158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">10158</a></span><span class="preprocessor">#define RTC_ALRMAR_SU                  RTC_ALRMAR_SU_Msk</span></div>
<div class="line"><a id="l10159" name="l10159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">10159</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_0                (0x1UL &lt;&lt; RTC_ALRMAR_SU_Pos)            </span></div>
<div class="line"><a id="l10160" name="l10160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">10160</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_1                (0x2UL &lt;&lt; RTC_ALRMAR_SU_Pos)            </span></div>
<div class="line"><a id="l10161" name="l10161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">10161</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_2                (0x4UL &lt;&lt; RTC_ALRMAR_SU_Pos)            </span></div>
<div class="line"><a id="l10162" name="l10162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">10162</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_3                (0x8UL &lt;&lt; RTC_ALRMAR_SU_Pos)            </span></div>
<div class="line"><a id="l10164" name="l10164"></a><span class="lineno">10164</span><span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div>
<div class="line"><a id="l10165" name="l10165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a">10165</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Pos            (31U)</span></div>
<div class="line"><a id="l10166" name="l10166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">10166</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Msk            (0x1UL &lt;&lt; RTC_ALRMBR_MSK4_Pos)          </span></div>
<div class="line"><a id="l10167" name="l10167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d">10167</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4                RTC_ALRMBR_MSK4_Msk</span></div>
<div class="line"><a id="l10168" name="l10168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37">10168</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Pos           (30U)</span></div>
<div class="line"><a id="l10169" name="l10169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">10169</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_WDSEL_Pos)         </span></div>
<div class="line"><a id="l10170" name="l10170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285">10170</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL               RTC_ALRMBR_WDSEL_Msk</span></div>
<div class="line"><a id="l10171" name="l10171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">10171</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_Pos              (28U)</span></div>
<div class="line"><a id="l10172" name="l10172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">10172</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_Msk              (0x3UL &lt;&lt; RTC_ALRMBR_DT_Pos)            </span></div>
<div class="line"><a id="l10173" name="l10173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b">10173</a></span><span class="preprocessor">#define RTC_ALRMBR_DT                  RTC_ALRMBR_DT_Msk</span></div>
<div class="line"><a id="l10174" name="l10174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">10174</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_0                (0x1UL &lt;&lt; RTC_ALRMBR_DT_Pos)            </span></div>
<div class="line"><a id="l10175" name="l10175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d">10175</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_1                (0x2UL &lt;&lt; RTC_ALRMBR_DT_Pos)            </span></div>
<div class="line"><a id="l10176" name="l10176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">10176</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_Pos              (24U)</span></div>
<div class="line"><a id="l10177" name="l10177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">10177</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_Msk              (0xFUL &lt;&lt; RTC_ALRMBR_DU_Pos)            </span></div>
<div class="line"><a id="l10178" name="l10178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671">10178</a></span><span class="preprocessor">#define RTC_ALRMBR_DU                  RTC_ALRMBR_DU_Msk</span></div>
<div class="line"><a id="l10179" name="l10179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">10179</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_0                (0x1UL &lt;&lt; RTC_ALRMBR_DU_Pos)            </span></div>
<div class="line"><a id="l10180" name="l10180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">10180</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_1                (0x2UL &lt;&lt; RTC_ALRMBR_DU_Pos)            </span></div>
<div class="line"><a id="l10181" name="l10181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192">10181</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_2                (0x4UL &lt;&lt; RTC_ALRMBR_DU_Pos)            </span></div>
<div class="line"><a id="l10182" name="l10182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a">10182</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_3                (0x8UL &lt;&lt; RTC_ALRMBR_DU_Pos)            </span></div>
<div class="line"><a id="l10183" name="l10183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7">10183</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Pos            (23U)</span></div>
<div class="line"><a id="l10184" name="l10184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">10184</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Msk            (0x1UL &lt;&lt; RTC_ALRMBR_MSK3_Pos)          </span></div>
<div class="line"><a id="l10185" name="l10185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4">10185</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3                RTC_ALRMBR_MSK3_Msk</span></div>
<div class="line"><a id="l10186" name="l10186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e">10186</a></span><span class="preprocessor">#define RTC_ALRMBR_PM_Pos              (22U)</span></div>
<div class="line"><a id="l10187" name="l10187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">10187</a></span><span class="preprocessor">#define RTC_ALRMBR_PM_Msk              (0x1UL &lt;&lt; RTC_ALRMBR_PM_Pos)            </span></div>
<div class="line"><a id="l10188" name="l10188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b">10188</a></span><span class="preprocessor">#define RTC_ALRMBR_PM                  RTC_ALRMBR_PM_Msk</span></div>
<div class="line"><a id="l10189" name="l10189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">10189</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_Pos              (20U)</span></div>
<div class="line"><a id="l10190" name="l10190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">10190</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_Msk              (0x3UL &lt;&lt; RTC_ALRMBR_HT_Pos)            </span></div>
<div class="line"><a id="l10191" name="l10191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d">10191</a></span><span class="preprocessor">#define RTC_ALRMBR_HT                  RTC_ALRMBR_HT_Msk</span></div>
<div class="line"><a id="l10192" name="l10192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">10192</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_0                (0x1UL &lt;&lt; RTC_ALRMBR_HT_Pos)            </span></div>
<div class="line"><a id="l10193" name="l10193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb">10193</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_1                (0x2UL &lt;&lt; RTC_ALRMBR_HT_Pos)            </span></div>
<div class="line"><a id="l10194" name="l10194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">10194</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_Pos              (16U)</span></div>
<div class="line"><a id="l10195" name="l10195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">10195</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_Msk              (0xFUL &lt;&lt; RTC_ALRMBR_HU_Pos)            </span></div>
<div class="line"><a id="l10196" name="l10196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d">10196</a></span><span class="preprocessor">#define RTC_ALRMBR_HU                  RTC_ALRMBR_HU_Msk</span></div>
<div class="line"><a id="l10197" name="l10197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e">10197</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_0                (0x1UL &lt;&lt; RTC_ALRMBR_HU_Pos)            </span></div>
<div class="line"><a id="l10198" name="l10198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">10198</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_1                (0x2UL &lt;&lt; RTC_ALRMBR_HU_Pos)            </span></div>
<div class="line"><a id="l10199" name="l10199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479">10199</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_2                (0x4UL &lt;&lt; RTC_ALRMBR_HU_Pos)            </span></div>
<div class="line"><a id="l10200" name="l10200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5">10200</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_3                (0x8UL &lt;&lt; RTC_ALRMBR_HU_Pos)            </span></div>
<div class="line"><a id="l10201" name="l10201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0">10201</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Pos            (15U)</span></div>
<div class="line"><a id="l10202" name="l10202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">10202</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Msk            (0x1UL &lt;&lt; RTC_ALRMBR_MSK2_Pos)          </span></div>
<div class="line"><a id="l10203" name="l10203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1">10203</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2                RTC_ALRMBR_MSK2_Msk</span></div>
<div class="line"><a id="l10204" name="l10204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">10204</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_Pos             (12U)</span></div>
<div class="line"><a id="l10205" name="l10205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">10205</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_Msk             (0x7UL &lt;&lt; RTC_ALRMBR_MNT_Pos)           </span></div>
<div class="line"><a id="l10206" name="l10206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571">10206</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT                 RTC_ALRMBR_MNT_Msk</span></div>
<div class="line"><a id="l10207" name="l10207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">10207</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_0               (0x1UL &lt;&lt; RTC_ALRMBR_MNT_Pos)           </span></div>
<div class="line"><a id="l10208" name="l10208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40">10208</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_1               (0x2UL &lt;&lt; RTC_ALRMBR_MNT_Pos)           </span></div>
<div class="line"><a id="l10209" name="l10209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">10209</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_2               (0x4UL &lt;&lt; RTC_ALRMBR_MNT_Pos)           </span></div>
<div class="line"><a id="l10210" name="l10210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">10210</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_Pos             (8U)</span></div>
<div class="line"><a id="l10211" name="l10211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">10211</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_Msk             (0xFUL &lt;&lt; RTC_ALRMBR_MNU_Pos)           </span></div>
<div class="line"><a id="l10212" name="l10212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056">10212</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU                 RTC_ALRMBR_MNU_Msk</span></div>
<div class="line"><a id="l10213" name="l10213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda">10213</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_0               (0x1UL &lt;&lt; RTC_ALRMBR_MNU_Pos)           </span></div>
<div class="line"><a id="l10214" name="l10214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">10214</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_1               (0x2UL &lt;&lt; RTC_ALRMBR_MNU_Pos)           </span></div>
<div class="line"><a id="l10215" name="l10215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">10215</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_2               (0x4UL &lt;&lt; RTC_ALRMBR_MNU_Pos)           </span></div>
<div class="line"><a id="l10216" name="l10216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">10216</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_3               (0x8UL &lt;&lt; RTC_ALRMBR_MNU_Pos)           </span></div>
<div class="line"><a id="l10217" name="l10217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90">10217</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Pos            (7U)</span></div>
<div class="line"><a id="l10218" name="l10218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">10218</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Msk            (0x1UL &lt;&lt; RTC_ALRMBR_MSK1_Pos)          </span></div>
<div class="line"><a id="l10219" name="l10219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489">10219</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1                RTC_ALRMBR_MSK1_Msk</span></div>
<div class="line"><a id="l10220" name="l10220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">10220</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_Pos              (4U)</span></div>
<div class="line"><a id="l10221" name="l10221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">10221</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_Msk              (0x7UL &lt;&lt; RTC_ALRMBR_ST_Pos)            </span></div>
<div class="line"><a id="l10222" name="l10222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c">10222</a></span><span class="preprocessor">#define RTC_ALRMBR_ST                  RTC_ALRMBR_ST_Msk</span></div>
<div class="line"><a id="l10223" name="l10223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859">10223</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_0                (0x1UL &lt;&lt; RTC_ALRMBR_ST_Pos)            </span></div>
<div class="line"><a id="l10224" name="l10224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27">10224</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_1                (0x2UL &lt;&lt; RTC_ALRMBR_ST_Pos)            </span></div>
<div class="line"><a id="l10225" name="l10225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">10225</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_2                (0x4UL &lt;&lt; RTC_ALRMBR_ST_Pos)            </span></div>
<div class="line"><a id="l10226" name="l10226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">10226</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_Pos              (0U)</span></div>
<div class="line"><a id="l10227" name="l10227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">10227</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_Msk              (0xFUL &lt;&lt; RTC_ALRMBR_SU_Pos)            </span></div>
<div class="line"><a id="l10228" name="l10228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf">10228</a></span><span class="preprocessor">#define RTC_ALRMBR_SU                  RTC_ALRMBR_SU_Msk</span></div>
<div class="line"><a id="l10229" name="l10229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652">10229</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_0                (0x1UL &lt;&lt; RTC_ALRMBR_SU_Pos)            </span></div>
<div class="line"><a id="l10230" name="l10230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">10230</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_1                (0x2UL &lt;&lt; RTC_ALRMBR_SU_Pos)            </span></div>
<div class="line"><a id="l10231" name="l10231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">10231</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_2                (0x4UL &lt;&lt; RTC_ALRMBR_SU_Pos)            </span></div>
<div class="line"><a id="l10232" name="l10232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b">10232</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_3                (0x8UL &lt;&lt; RTC_ALRMBR_SU_Pos)            </span></div>
<div class="line"><a id="l10234" name="l10234"></a><span class="lineno">10234</span><span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div>
<div class="line"><a id="l10235" name="l10235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">10235</a></span><span class="preprocessor">#define RTC_WPR_KEY_Pos                (0U)</span></div>
<div class="line"><a id="l10236" name="l10236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">10236</a></span><span class="preprocessor">#define RTC_WPR_KEY_Msk                (0xFFUL &lt;&lt; RTC_WPR_KEY_Pos)             </span></div>
<div class="line"><a id="l10237" name="l10237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07">10237</a></span><span class="preprocessor">#define RTC_WPR_KEY                    RTC_WPR_KEY_Msk</span></div>
<div class="line"><a id="l10238" name="l10238"></a><span class="lineno">10238</span> </div>
<div class="line"><a id="l10239" name="l10239"></a><span class="lineno">10239</span><span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div>
<div class="line"><a id="l10240" name="l10240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">10240</a></span><span class="preprocessor">#define RTC_SSR_SS_Pos                 (0U)</span></div>
<div class="line"><a id="l10241" name="l10241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">10241</a></span><span class="preprocessor">#define RTC_SSR_SS_Msk                 (0xFFFFUL &lt;&lt; RTC_SSR_SS_Pos)            </span></div>
<div class="line"><a id="l10242" name="l10242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed">10242</a></span><span class="preprocessor">#define RTC_SSR_SS                     RTC_SSR_SS_Msk</span></div>
<div class="line"><a id="l10243" name="l10243"></a><span class="lineno">10243</span> </div>
<div class="line"><a id="l10244" name="l10244"></a><span class="lineno">10244</span><span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div>
<div class="line"><a id="l10245" name="l10245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">10245</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos           (0U)</span></div>
<div class="line"><a id="l10246" name="l10246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">10246</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk           (0x7FFFUL &lt;&lt; RTC_SHIFTR_SUBFS_Pos)      </span></div>
<div class="line"><a id="l10247" name="l10247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">10247</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS               RTC_SHIFTR_SUBFS_Msk</span></div>
<div class="line"><a id="l10248" name="l10248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">10248</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos           (31U)</span></div>
<div class="line"><a id="l10249" name="l10249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">10249</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk           (0x1UL &lt;&lt; RTC_SHIFTR_ADD1S_Pos)         </span></div>
<div class="line"><a id="l10250" name="l10250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2">10250</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S               RTC_SHIFTR_ADD1S_Msk</span></div>
<div class="line"><a id="l10251" name="l10251"></a><span class="lineno">10251</span> </div>
<div class="line"><a id="l10252" name="l10252"></a><span class="lineno">10252</span><span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div>
<div class="line"><a id="l10253" name="l10253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">10253</a></span><span class="preprocessor">#define RTC_TSTR_PM_Pos                (22U)</span></div>
<div class="line"><a id="l10254" name="l10254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">10254</a></span><span class="preprocessor">#define RTC_TSTR_PM_Msk                (0x1UL &lt;&lt; RTC_TSTR_PM_Pos)              </span></div>
<div class="line"><a id="l10255" name="l10255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">10255</a></span><span class="preprocessor">#define RTC_TSTR_PM                    RTC_TSTR_PM_Msk</span></div>
<div class="line"><a id="l10256" name="l10256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">10256</a></span><span class="preprocessor">#define RTC_TSTR_HT_Pos                (20U)</span></div>
<div class="line"><a id="l10257" name="l10257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">10257</a></span><span class="preprocessor">#define RTC_TSTR_HT_Msk                (0x3UL &lt;&lt; RTC_TSTR_HT_Pos)              </span></div>
<div class="line"><a id="l10258" name="l10258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a">10258</a></span><span class="preprocessor">#define RTC_TSTR_HT                    RTC_TSTR_HT_Msk</span></div>
<div class="line"><a id="l10259" name="l10259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">10259</a></span><span class="preprocessor">#define RTC_TSTR_HT_0                  (0x1UL &lt;&lt; RTC_TSTR_HT_Pos)              </span></div>
<div class="line"><a id="l10260" name="l10260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">10260</a></span><span class="preprocessor">#define RTC_TSTR_HT_1                  (0x2UL &lt;&lt; RTC_TSTR_HT_Pos)              </span></div>
<div class="line"><a id="l10261" name="l10261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">10261</a></span><span class="preprocessor">#define RTC_TSTR_HU_Pos                (16U)</span></div>
<div class="line"><a id="l10262" name="l10262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">10262</a></span><span class="preprocessor">#define RTC_TSTR_HU_Msk                (0xFUL &lt;&lt; RTC_TSTR_HU_Pos)              </span></div>
<div class="line"><a id="l10263" name="l10263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">10263</a></span><span class="preprocessor">#define RTC_TSTR_HU                    RTC_TSTR_HU_Msk</span></div>
<div class="line"><a id="l10264" name="l10264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">10264</a></span><span class="preprocessor">#define RTC_TSTR_HU_0                  (0x1UL &lt;&lt; RTC_TSTR_HU_Pos)              </span></div>
<div class="line"><a id="l10265" name="l10265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">10265</a></span><span class="preprocessor">#define RTC_TSTR_HU_1                  (0x2UL &lt;&lt; RTC_TSTR_HU_Pos)              </span></div>
<div class="line"><a id="l10266" name="l10266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">10266</a></span><span class="preprocessor">#define RTC_TSTR_HU_2                  (0x4UL &lt;&lt; RTC_TSTR_HU_Pos)              </span></div>
<div class="line"><a id="l10267" name="l10267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">10267</a></span><span class="preprocessor">#define RTC_TSTR_HU_3                  (0x8UL &lt;&lt; RTC_TSTR_HU_Pos)              </span></div>
<div class="line"><a id="l10268" name="l10268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">10268</a></span><span class="preprocessor">#define RTC_TSTR_MNT_Pos               (12U)</span></div>
<div class="line"><a id="l10269" name="l10269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">10269</a></span><span class="preprocessor">#define RTC_TSTR_MNT_Msk               (0x7UL &lt;&lt; RTC_TSTR_MNT_Pos)             </span></div>
<div class="line"><a id="l10270" name="l10270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73">10270</a></span><span class="preprocessor">#define RTC_TSTR_MNT                   RTC_TSTR_MNT_Msk</span></div>
<div class="line"><a id="l10271" name="l10271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">10271</a></span><span class="preprocessor">#define RTC_TSTR_MNT_0                 (0x1UL &lt;&lt; RTC_TSTR_MNT_Pos)             </span></div>
<div class="line"><a id="l10272" name="l10272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">10272</a></span><span class="preprocessor">#define RTC_TSTR_MNT_1                 (0x2UL &lt;&lt; RTC_TSTR_MNT_Pos)             </span></div>
<div class="line"><a id="l10273" name="l10273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">10273</a></span><span class="preprocessor">#define RTC_TSTR_MNT_2                 (0x4UL &lt;&lt; RTC_TSTR_MNT_Pos)             </span></div>
<div class="line"><a id="l10274" name="l10274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">10274</a></span><span class="preprocessor">#define RTC_TSTR_MNU_Pos               (8U)</span></div>
<div class="line"><a id="l10275" name="l10275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">10275</a></span><span class="preprocessor">#define RTC_TSTR_MNU_Msk               (0xFUL &lt;&lt; RTC_TSTR_MNU_Pos)             </span></div>
<div class="line"><a id="l10276" name="l10276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9">10276</a></span><span class="preprocessor">#define RTC_TSTR_MNU                   RTC_TSTR_MNU_Msk</span></div>
<div class="line"><a id="l10277" name="l10277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">10277</a></span><span class="preprocessor">#define RTC_TSTR_MNU_0                 (0x1UL &lt;&lt; RTC_TSTR_MNU_Pos)             </span></div>
<div class="line"><a id="l10278" name="l10278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">10278</a></span><span class="preprocessor">#define RTC_TSTR_MNU_1                 (0x2UL &lt;&lt; RTC_TSTR_MNU_Pos)             </span></div>
<div class="line"><a id="l10279" name="l10279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">10279</a></span><span class="preprocessor">#define RTC_TSTR_MNU_2                 (0x4UL &lt;&lt; RTC_TSTR_MNU_Pos)             </span></div>
<div class="line"><a id="l10280" name="l10280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">10280</a></span><span class="preprocessor">#define RTC_TSTR_MNU_3                 (0x8UL &lt;&lt; RTC_TSTR_MNU_Pos)             </span></div>
<div class="line"><a id="l10281" name="l10281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">10281</a></span><span class="preprocessor">#define RTC_TSTR_ST_Pos                (4U)</span></div>
<div class="line"><a id="l10282" name="l10282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">10282</a></span><span class="preprocessor">#define RTC_TSTR_ST_Msk                (0x7UL &lt;&lt; RTC_TSTR_ST_Pos)              </span></div>
<div class="line"><a id="l10283" name="l10283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15">10283</a></span><span class="preprocessor">#define RTC_TSTR_ST                    RTC_TSTR_ST_Msk</span></div>
<div class="line"><a id="l10284" name="l10284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">10284</a></span><span class="preprocessor">#define RTC_TSTR_ST_0                  (0x1UL &lt;&lt; RTC_TSTR_ST_Pos)              </span></div>
<div class="line"><a id="l10285" name="l10285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">10285</a></span><span class="preprocessor">#define RTC_TSTR_ST_1                  (0x2UL &lt;&lt; RTC_TSTR_ST_Pos)              </span></div>
<div class="line"><a id="l10286" name="l10286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">10286</a></span><span class="preprocessor">#define RTC_TSTR_ST_2                  (0x4UL &lt;&lt; RTC_TSTR_ST_Pos)              </span></div>
<div class="line"><a id="l10287" name="l10287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">10287</a></span><span class="preprocessor">#define RTC_TSTR_SU_Pos                (0U)</span></div>
<div class="line"><a id="l10288" name="l10288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">10288</a></span><span class="preprocessor">#define RTC_TSTR_SU_Msk                (0xFUL &lt;&lt; RTC_TSTR_SU_Pos)              </span></div>
<div class="line"><a id="l10289" name="l10289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a">10289</a></span><span class="preprocessor">#define RTC_TSTR_SU                    RTC_TSTR_SU_Msk</span></div>
<div class="line"><a id="l10290" name="l10290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">10290</a></span><span class="preprocessor">#define RTC_TSTR_SU_0                  (0x1UL &lt;&lt; RTC_TSTR_SU_Pos)              </span></div>
<div class="line"><a id="l10291" name="l10291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">10291</a></span><span class="preprocessor">#define RTC_TSTR_SU_1                  (0x2UL &lt;&lt; RTC_TSTR_SU_Pos)              </span></div>
<div class="line"><a id="l10292" name="l10292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">10292</a></span><span class="preprocessor">#define RTC_TSTR_SU_2                  (0x4UL &lt;&lt; RTC_TSTR_SU_Pos)              </span></div>
<div class="line"><a id="l10293" name="l10293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">10293</a></span><span class="preprocessor">#define RTC_TSTR_SU_3                  (0x8UL &lt;&lt; RTC_TSTR_SU_Pos)              </span></div>
<div class="line"><a id="l10295" name="l10295"></a><span class="lineno">10295</span><span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div>
<div class="line"><a id="l10296" name="l10296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">10296</a></span><span class="preprocessor">#define RTC_TSDR_WDU_Pos               (13U)</span></div>
<div class="line"><a id="l10297" name="l10297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">10297</a></span><span class="preprocessor">#define RTC_TSDR_WDU_Msk               (0x7UL &lt;&lt; RTC_TSDR_WDU_Pos)             </span></div>
<div class="line"><a id="l10298" name="l10298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f">10298</a></span><span class="preprocessor">#define RTC_TSDR_WDU                   RTC_TSDR_WDU_Msk</span></div>
<div class="line"><a id="l10299" name="l10299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">10299</a></span><span class="preprocessor">#define RTC_TSDR_WDU_0                 (0x1UL &lt;&lt; RTC_TSDR_WDU_Pos)             </span></div>
<div class="line"><a id="l10300" name="l10300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">10300</a></span><span class="preprocessor">#define RTC_TSDR_WDU_1                 (0x2UL &lt;&lt; RTC_TSDR_WDU_Pos)             </span></div>
<div class="line"><a id="l10301" name="l10301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">10301</a></span><span class="preprocessor">#define RTC_TSDR_WDU_2                 (0x4UL &lt;&lt; RTC_TSDR_WDU_Pos)             </span></div>
<div class="line"><a id="l10302" name="l10302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">10302</a></span><span class="preprocessor">#define RTC_TSDR_MT_Pos                (12U)</span></div>
<div class="line"><a id="l10303" name="l10303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">10303</a></span><span class="preprocessor">#define RTC_TSDR_MT_Msk                (0x1UL &lt;&lt; RTC_TSDR_MT_Pos)              </span></div>
<div class="line"><a id="l10304" name="l10304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7">10304</a></span><span class="preprocessor">#define RTC_TSDR_MT                    RTC_TSDR_MT_Msk</span></div>
<div class="line"><a id="l10305" name="l10305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">10305</a></span><span class="preprocessor">#define RTC_TSDR_MU_Pos                (8U)</span></div>
<div class="line"><a id="l10306" name="l10306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">10306</a></span><span class="preprocessor">#define RTC_TSDR_MU_Msk                (0xFUL &lt;&lt; RTC_TSDR_MU_Pos)              </span></div>
<div class="line"><a id="l10307" name="l10307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4">10307</a></span><span class="preprocessor">#define RTC_TSDR_MU                    RTC_TSDR_MU_Msk</span></div>
<div class="line"><a id="l10308" name="l10308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">10308</a></span><span class="preprocessor">#define RTC_TSDR_MU_0                  (0x1UL &lt;&lt; RTC_TSDR_MU_Pos)              </span></div>
<div class="line"><a id="l10309" name="l10309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">10309</a></span><span class="preprocessor">#define RTC_TSDR_MU_1                  (0x2UL &lt;&lt; RTC_TSDR_MU_Pos)              </span></div>
<div class="line"><a id="l10310" name="l10310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">10310</a></span><span class="preprocessor">#define RTC_TSDR_MU_2                  (0x4UL &lt;&lt; RTC_TSDR_MU_Pos)              </span></div>
<div class="line"><a id="l10311" name="l10311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">10311</a></span><span class="preprocessor">#define RTC_TSDR_MU_3                  (0x8UL &lt;&lt; RTC_TSDR_MU_Pos)              </span></div>
<div class="line"><a id="l10312" name="l10312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">10312</a></span><span class="preprocessor">#define RTC_TSDR_DT_Pos                (4U)</span></div>
<div class="line"><a id="l10313" name="l10313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">10313</a></span><span class="preprocessor">#define RTC_TSDR_DT_Msk                (0x3UL &lt;&lt; RTC_TSDR_DT_Pos)              </span></div>
<div class="line"><a id="l10314" name="l10314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">10314</a></span><span class="preprocessor">#define RTC_TSDR_DT                    RTC_TSDR_DT_Msk</span></div>
<div class="line"><a id="l10315" name="l10315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">10315</a></span><span class="preprocessor">#define RTC_TSDR_DT_0                  (0x1UL &lt;&lt; RTC_TSDR_DT_Pos)              </span></div>
<div class="line"><a id="l10316" name="l10316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">10316</a></span><span class="preprocessor">#define RTC_TSDR_DT_1                  (0x2UL &lt;&lt; RTC_TSDR_DT_Pos)              </span></div>
<div class="line"><a id="l10317" name="l10317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">10317</a></span><span class="preprocessor">#define RTC_TSDR_DU_Pos                (0U)</span></div>
<div class="line"><a id="l10318" name="l10318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">10318</a></span><span class="preprocessor">#define RTC_TSDR_DU_Msk                (0xFUL &lt;&lt; RTC_TSDR_DU_Pos)              </span></div>
<div class="line"><a id="l10319" name="l10319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a">10319</a></span><span class="preprocessor">#define RTC_TSDR_DU                    RTC_TSDR_DU_Msk</span></div>
<div class="line"><a id="l10320" name="l10320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">10320</a></span><span class="preprocessor">#define RTC_TSDR_DU_0                  (0x1UL &lt;&lt; RTC_TSDR_DU_Pos)              </span></div>
<div class="line"><a id="l10321" name="l10321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">10321</a></span><span class="preprocessor">#define RTC_TSDR_DU_1                  (0x2UL &lt;&lt; RTC_TSDR_DU_Pos)              </span></div>
<div class="line"><a id="l10322" name="l10322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">10322</a></span><span class="preprocessor">#define RTC_TSDR_DU_2                  (0x4UL &lt;&lt; RTC_TSDR_DU_Pos)              </span></div>
<div class="line"><a id="l10323" name="l10323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">10323</a></span><span class="preprocessor">#define RTC_TSDR_DU_3                  (0x8UL &lt;&lt; RTC_TSDR_DU_Pos)              </span></div>
<div class="line"><a id="l10325" name="l10325"></a><span class="lineno">10325</span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div>
<div class="line"><a id="l10326" name="l10326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">10326</a></span><span class="preprocessor">#define RTC_TSSSR_SS_Pos               (0U)</span></div>
<div class="line"><a id="l10327" name="l10327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">10327</a></span><span class="preprocessor">#define RTC_TSSSR_SS_Msk               (0xFFFFUL &lt;&lt; RTC_TSSSR_SS_Pos)          </span></div>
<div class="line"><a id="l10328" name="l10328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">10328</a></span><span class="preprocessor">#define RTC_TSSSR_SS                   RTC_TSSSR_SS_Msk</span></div>
<div class="line"><a id="l10329" name="l10329"></a><span class="lineno">10329</span> </div>
<div class="line"><a id="l10330" name="l10330"></a><span class="lineno">10330</span><span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div>
<div class="line"><a id="l10331" name="l10331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">10331</a></span><span class="preprocessor">#define RTC_CALR_CALP_Pos              (15U)</span></div>
<div class="line"><a id="l10332" name="l10332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">10332</a></span><span class="preprocessor">#define RTC_CALR_CALP_Msk              (0x1UL &lt;&lt; RTC_CALR_CALP_Pos)            </span></div>
<div class="line"><a id="l10333" name="l10333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">10333</a></span><span class="preprocessor">#define RTC_CALR_CALP                  RTC_CALR_CALP_Msk</span></div>
<div class="line"><a id="l10334" name="l10334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">10334</a></span><span class="preprocessor">#define RTC_CALR_CALW8_Pos             (14U)</span></div>
<div class="line"><a id="l10335" name="l10335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">10335</a></span><span class="preprocessor">#define RTC_CALR_CALW8_Msk             (0x1UL &lt;&lt; RTC_CALR_CALW8_Pos)           </span></div>
<div class="line"><a id="l10336" name="l10336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">10336</a></span><span class="preprocessor">#define RTC_CALR_CALW8                 RTC_CALR_CALW8_Msk</span></div>
<div class="line"><a id="l10337" name="l10337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">10337</a></span><span class="preprocessor">#define RTC_CALR_CALW16_Pos            (13U)</span></div>
<div class="line"><a id="l10338" name="l10338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">10338</a></span><span class="preprocessor">#define RTC_CALR_CALW16_Msk            (0x1UL &lt;&lt; RTC_CALR_CALW16_Pos)          </span></div>
<div class="line"><a id="l10339" name="l10339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">10339</a></span><span class="preprocessor">#define RTC_CALR_CALW16                RTC_CALR_CALW16_Msk</span></div>
<div class="line"><a id="l10340" name="l10340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">10340</a></span><span class="preprocessor">#define RTC_CALR_CALM_Pos              (0U)</span></div>
<div class="line"><a id="l10341" name="l10341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">10341</a></span><span class="preprocessor">#define RTC_CALR_CALM_Msk              (0x1FFUL &lt;&lt; RTC_CALR_CALM_Pos)          </span></div>
<div class="line"><a id="l10342" name="l10342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">10342</a></span><span class="preprocessor">#define RTC_CALR_CALM                  RTC_CALR_CALM_Msk</span></div>
<div class="line"><a id="l10343" name="l10343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">10343</a></span><span class="preprocessor">#define RTC_CALR_CALM_0                (0x001UL &lt;&lt; RTC_CALR_CALM_Pos)          </span></div>
<div class="line"><a id="l10344" name="l10344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">10344</a></span><span class="preprocessor">#define RTC_CALR_CALM_1                (0x002UL &lt;&lt; RTC_CALR_CALM_Pos)          </span></div>
<div class="line"><a id="l10345" name="l10345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">10345</a></span><span class="preprocessor">#define RTC_CALR_CALM_2                (0x004UL &lt;&lt; RTC_CALR_CALM_Pos)          </span></div>
<div class="line"><a id="l10346" name="l10346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">10346</a></span><span class="preprocessor">#define RTC_CALR_CALM_3                (0x008UL &lt;&lt; RTC_CALR_CALM_Pos)          </span></div>
<div class="line"><a id="l10347" name="l10347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">10347</a></span><span class="preprocessor">#define RTC_CALR_CALM_4                (0x010UL &lt;&lt; RTC_CALR_CALM_Pos)          </span></div>
<div class="line"><a id="l10348" name="l10348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">10348</a></span><span class="preprocessor">#define RTC_CALR_CALM_5                (0x020UL &lt;&lt; RTC_CALR_CALM_Pos)          </span></div>
<div class="line"><a id="l10349" name="l10349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">10349</a></span><span class="preprocessor">#define RTC_CALR_CALM_6                (0x040UL &lt;&lt; RTC_CALR_CALM_Pos)          </span></div>
<div class="line"><a id="l10350" name="l10350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">10350</a></span><span class="preprocessor">#define RTC_CALR_CALM_7                (0x080UL &lt;&lt; RTC_CALR_CALM_Pos)          </span></div>
<div class="line"><a id="l10351" name="l10351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">10351</a></span><span class="preprocessor">#define RTC_CALR_CALM_8                (0x100UL &lt;&lt; RTC_CALR_CALM_Pos)          </span></div>
<div class="line"><a id="l10353" name="l10353"></a><span class="lineno">10353</span><span class="comment">/********************  Bits definition for RTC_TAMPCR register  ***************/</span></div>
<div class="line"><a id="l10354" name="l10354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f53e67b6707fa9a9704b98cd865016e">10354</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2MF_Pos         (21U)</span></div>
<div class="line"><a id="l10355" name="l10355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf46e42e3f2105ebbd437767143307e59">10355</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2MF_Msk         (0x1UL &lt;&lt; RTC_TAMPCR_TAMP2MF_Pos)       </span></div>
<div class="line"><a id="l10356" name="l10356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga897df96c2314593883c90cf889c43b5f">10356</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2MF             RTC_TAMPCR_TAMP2MF_Msk</span></div>
<div class="line"><a id="l10357" name="l10357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdaaf71a8a3df00a9528725ca5f05250">10357</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2NOERASE_Pos    (20U)</span></div>
<div class="line"><a id="l10358" name="l10358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd62373ee6c45984fb0a10f46038a9">10358</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2NOERASE_Msk    (0x1UL &lt;&lt; RTC_TAMPCR_TAMP2NOERASE_Pos)  </span></div>
<div class="line"><a id="l10359" name="l10359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121d916ea8488e824e218417e7d3d023">10359</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2NOERASE        RTC_TAMPCR_TAMP2NOERASE_Msk</span></div>
<div class="line"><a id="l10360" name="l10360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc83f3a229d163ed7149f036b6852a4">10360</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2IE_Pos         (19U)</span></div>
<div class="line"><a id="l10361" name="l10361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d200b5a4d223f5f883e82972d6a954">10361</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2IE_Msk         (0x1UL &lt;&lt; RTC_TAMPCR_TAMP2IE_Pos)       </span></div>
<div class="line"><a id="l10362" name="l10362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a02b882296f921e135bd46517bbda99">10362</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2IE             RTC_TAMPCR_TAMP2IE_Msk</span></div>
<div class="line"><a id="l10363" name="l10363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga971712ca490b3fdbcc4e70a5ed8d2851">10363</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPUDIS_Pos       (15U)</span></div>
<div class="line"><a id="l10364" name="l10364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387baf51c02f993befac41120b14f953">10364</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPUDIS_Msk       (0x1UL &lt;&lt; RTC_TAMPCR_TAMPPUDIS_Pos)     </span></div>
<div class="line"><a id="l10365" name="l10365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d3f88dd32936b9efa96f806b017a8a0">10365</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPUDIS           RTC_TAMPCR_TAMPPUDIS_Msk</span></div>
<div class="line"><a id="l10366" name="l10366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc74eeac2ea5ec672ff12151d3e59aeb">10366</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH_Pos        (13U)</span></div>
<div class="line"><a id="l10367" name="l10367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ddaea72771ecfc43a3e229ee8074de">10367</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH_Msk        (0x3UL &lt;&lt; RTC_TAMPCR_TAMPPRCH_Pos)      </span></div>
<div class="line"><a id="l10368" name="l10368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga297c0d23e0d9ff169f3c195d1e6c12df">10368</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH            RTC_TAMPCR_TAMPPRCH_Msk</span></div>
<div class="line"><a id="l10369" name="l10369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9871e15634e7eb50948fda4de85894fd">10369</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH_0          (0x1UL &lt;&lt; RTC_TAMPCR_TAMPPRCH_Pos)      </span></div>
<div class="line"><a id="l10370" name="l10370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8806827095c8ed730640a2f63600a357">10370</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH_1          (0x2UL &lt;&lt; RTC_TAMPCR_TAMPPRCH_Pos)      </span></div>
<div class="line"><a id="l10371" name="l10371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e407179fb0553f803f34b66acab9ca8">10371</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFLT_Pos         (11U)</span></div>
<div class="line"><a id="l10372" name="l10372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8f1e38b01a7e076ae5cdb2c3f76cf75">10372</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFLT_Msk         (0x3UL &lt;&lt; RTC_TAMPCR_TAMPFLT_Pos)       </span></div>
<div class="line"><a id="l10373" name="l10373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450f7971c7037762cf688560d746e1b0">10373</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFLT             RTC_TAMPCR_TAMPFLT_Msk</span></div>
<div class="line"><a id="l10374" name="l10374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga883ca16d0d05d580b8dc6c82ed1d7305">10374</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFLT_0           (0x1UL &lt;&lt; RTC_TAMPCR_TAMPFLT_Pos)       </span></div>
<div class="line"><a id="l10375" name="l10375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1abede0bb2ad9d291aad5969994b603a">10375</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFLT_1           (0x2UL &lt;&lt; RTC_TAMPCR_TAMPFLT_Pos)       </span></div>
<div class="line"><a id="l10376" name="l10376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga660dd7f12375da0843c3d3ef69987651">10376</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_Pos        (8U)</span></div>
<div class="line"><a id="l10377" name="l10377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga091ed26cee7a39a2e233e6f0f2365d9a">10377</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_Msk        (0x7UL &lt;&lt; RTC_TAMPCR_TAMPFREQ_Pos)      </span></div>
<div class="line"><a id="l10378" name="l10378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf341a77dee9cbd5a0272c23bf074af6">10378</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ            RTC_TAMPCR_TAMPFREQ_Msk</span></div>
<div class="line"><a id="l10379" name="l10379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd672b571bc4d8c189b1fa7b664d5c74">10379</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_0          (0x1UL &lt;&lt; RTC_TAMPCR_TAMPFREQ_Pos)      </span></div>
<div class="line"><a id="l10380" name="l10380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga907933e9d7271be72a1b592b33e14ca2">10380</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_1          (0x2UL &lt;&lt; RTC_TAMPCR_TAMPFREQ_Pos)      </span></div>
<div class="line"><a id="l10381" name="l10381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26dc177350926d6a57c613606f3ff0e9">10381</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_2          (0x4UL &lt;&lt; RTC_TAMPCR_TAMPFREQ_Pos)      </span></div>
<div class="line"><a id="l10382" name="l10382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga026c27a9bf225a313b5deabe70b315d1">10382</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPTS_Pos          (7U)</span></div>
<div class="line"><a id="l10383" name="l10383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a23829006d1a9f0ba904bee377c5fc4">10383</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPTS_Msk          (0x1UL &lt;&lt; RTC_TAMPCR_TAMPTS_Pos)        </span></div>
<div class="line"><a id="l10384" name="l10384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489f9ff999d3cfa87028b6357163a384">10384</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPTS              RTC_TAMPCR_TAMPTS_Msk</span></div>
<div class="line"><a id="l10385" name="l10385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa190f085acf2d0ced09ea0266131592e">10385</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2TRG_Pos        (4U)</span></div>
<div class="line"><a id="l10386" name="l10386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c76825aa7e07daf3adabfeb954a2b1">10386</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2TRG_Msk        (0x1UL &lt;&lt; RTC_TAMPCR_TAMP2TRG_Pos)      </span></div>
<div class="line"><a id="l10387" name="l10387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8860fb7b16aaa53150caa573114ecd3c">10387</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2TRG            RTC_TAMPCR_TAMP2TRG_Msk</span></div>
<div class="line"><a id="l10388" name="l10388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f57562169df108877edec2e34f70d1">10388</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2E_Pos          (3U)</span></div>
<div class="line"><a id="l10389" name="l10389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55380f23454d9ca6a1c583e87831d86f">10389</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2E_Msk          (0x1UL &lt;&lt; RTC_TAMPCR_TAMP2E_Pos)        </span></div>
<div class="line"><a id="l10390" name="l10390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga446bede20f2b42596d81e4dcbf5cefe3">10390</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2E              RTC_TAMPCR_TAMP2E_Msk</span></div>
<div class="line"><a id="l10391" name="l10391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7171a5df90198c3b4b0053f3de91b130">10391</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPIE_Pos          (2U)</span></div>
<div class="line"><a id="l10392" name="l10392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bce01844bee9283177678304dd07d5a">10392</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPIE_Msk          (0x1UL &lt;&lt; RTC_TAMPCR_TAMPIE_Pos)        </span></div>
<div class="line"><a id="l10393" name="l10393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1049df9ea1be84ac20a4b445586e4f7">10393</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPIE              RTC_TAMPCR_TAMPIE_Msk</span></div>
<div class="line"><a id="l10394" name="l10394"></a><span class="lineno">10394</span> </div>
<div class="line"><a id="l10395" name="l10395"></a><span class="lineno">10395</span><span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a id="l10396" name="l10396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">10396</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos        (24U)</span></div>
<div class="line"><a id="l10397" name="l10397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">10397</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk        (0xFUL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)      </span></div>
<div class="line"><a id="l10398" name="l10398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">10398</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS            RTC_ALRMASSR_MASKSS_Msk</span></div>
<div class="line"><a id="l10399" name="l10399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">10399</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0          (0x1UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)      </span></div>
<div class="line"><a id="l10400" name="l10400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">10400</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1          (0x2UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)      </span></div>
<div class="line"><a id="l10401" name="l10401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">10401</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2          (0x4UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)      </span></div>
<div class="line"><a id="l10402" name="l10402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">10402</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3          (0x8UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)      </span></div>
<div class="line"><a id="l10403" name="l10403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">10403</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS_Pos            (0U)</span></div>
<div class="line"><a id="l10404" name="l10404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">10404</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS_Msk            (0x7FFFUL &lt;&lt; RTC_ALRMASSR_SS_Pos)       </span></div>
<div class="line"><a id="l10405" name="l10405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203">10405</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS                RTC_ALRMASSR_SS_Msk</span></div>
<div class="line"><a id="l10406" name="l10406"></a><span class="lineno">10406</span> </div>
<div class="line"><a id="l10407" name="l10407"></a><span class="lineno">10407</span><span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div>
<div class="line"><a id="l10408" name="l10408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">10408</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Pos        (24U)</span></div>
<div class="line"><a id="l10409" name="l10409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">10409</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Msk        (0xFUL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)      </span></div>
<div class="line"><a id="l10410" name="l10410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244">10410</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS            RTC_ALRMBSSR_MASKSS_Msk</span></div>
<div class="line"><a id="l10411" name="l10411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f">10411</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0          (0x1UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)      </span></div>
<div class="line"><a id="l10412" name="l10412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df">10412</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1          (0x2UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)      </span></div>
<div class="line"><a id="l10413" name="l10413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc">10413</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2          (0x4UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)      </span></div>
<div class="line"><a id="l10414" name="l10414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b">10414</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3          (0x8UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)      </span></div>
<div class="line"><a id="l10415" name="l10415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76">10415</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Pos            (0U)</span></div>
<div class="line"><a id="l10416" name="l10416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">10416</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Msk            (0x7FFFUL &lt;&lt; RTC_ALRMBSSR_SS_Pos)       </span></div>
<div class="line"><a id="l10417" name="l10417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305">10417</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS                RTC_ALRMBSSR_SS_Msk</span></div>
<div class="line"><a id="l10418" name="l10418"></a><span class="lineno">10418</span> </div>
<div class="line"><a id="l10419" name="l10419"></a><span class="lineno">10419</span><span class="comment">/********************  Bits definition for RTC_0R register  *******************/</span></div>
<div class="line"><a id="l10420" name="l10420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga628ceaf8b45fc8c20ddf9c0f1d574508">10420</a></span><span class="preprocessor">#define RTC_OR_OUT_RMP_Pos             (1U)</span></div>
<div class="line"><a id="l10421" name="l10421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e7883e788f17a0fb71f53c65ecc66b">10421</a></span><span class="preprocessor">#define RTC_OR_OUT_RMP_Msk             (0x1UL &lt;&lt; RTC_OR_OUT_RMP_Pos)           </span></div>
<div class="line"><a id="l10422" name="l10422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga920d6cbe73a32aed3f40977c1170a491">10422</a></span><span class="preprocessor">#define RTC_OR_OUT_RMP                 RTC_OR_OUT_RMP_Msk</span></div>
<div class="line"><a id="l10423" name="l10423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6780158e3292e1db4a798d1ba5f82243">10423</a></span><span class="preprocessor">#define RTC_OR_ALARMOUTTYPE_Pos        (0U)</span></div>
<div class="line"><a id="l10424" name="l10424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2b2b81aa8e0fcbce6d8d199e31d7724">10424</a></span><span class="preprocessor">#define RTC_OR_ALARMOUTTYPE_Msk        (0x1UL &lt;&lt; RTC_OR_ALARMOUTTYPE_Pos)      </span></div>
<div class="line"><a id="l10425" name="l10425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc7b8cc37645d9e511b9ab179bb83ce1">10425</a></span><span class="preprocessor">#define RTC_OR_ALARMOUTTYPE            RTC_OR_ALARMOUTTYPE_Msk</span></div>
<div class="line"><a id="l10426" name="l10426"></a><span class="lineno">10426</span> </div>
<div class="line"><a id="l10427" name="l10427"></a><span class="lineno">10427</span> </div>
<div class="line"><a id="l10428" name="l10428"></a><span class="lineno">10428</span><span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div>
<div class="line"><a id="l10429" name="l10429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186">10429</a></span><span class="preprocessor">#define RTC_BKP0R_Pos                  (0U)</span></div>
<div class="line"><a id="l10430" name="l10430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">10430</a></span><span class="preprocessor">#define RTC_BKP0R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP0R_Pos)         </span></div>
<div class="line"><a id="l10431" name="l10431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59">10431</a></span><span class="preprocessor">#define RTC_BKP0R                      RTC_BKP0R_Msk</span></div>
<div class="line"><a id="l10432" name="l10432"></a><span class="lineno">10432</span> </div>
<div class="line"><a id="l10433" name="l10433"></a><span class="lineno">10433</span><span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div>
<div class="line"><a id="l10434" name="l10434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75">10434</a></span><span class="preprocessor">#define RTC_BKP1R_Pos                  (0U)</span></div>
<div class="line"><a id="l10435" name="l10435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">10435</a></span><span class="preprocessor">#define RTC_BKP1R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP1R_Pos)         </span></div>
<div class="line"><a id="l10436" name="l10436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56">10436</a></span><span class="preprocessor">#define RTC_BKP1R                      RTC_BKP1R_Msk</span></div>
<div class="line"><a id="l10437" name="l10437"></a><span class="lineno">10437</span> </div>
<div class="line"><a id="l10438" name="l10438"></a><span class="lineno">10438</span><span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div>
<div class="line"><a id="l10439" name="l10439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388">10439</a></span><span class="preprocessor">#define RTC_BKP2R_Pos                  (0U)</span></div>
<div class="line"><a id="l10440" name="l10440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">10440</a></span><span class="preprocessor">#define RTC_BKP2R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP2R_Pos)         </span></div>
<div class="line"><a id="l10441" name="l10441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89">10441</a></span><span class="preprocessor">#define RTC_BKP2R                      RTC_BKP2R_Msk</span></div>
<div class="line"><a id="l10442" name="l10442"></a><span class="lineno">10442</span> </div>
<div class="line"><a id="l10443" name="l10443"></a><span class="lineno">10443</span><span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div>
<div class="line"><a id="l10444" name="l10444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483">10444</a></span><span class="preprocessor">#define RTC_BKP3R_Pos                  (0U)</span></div>
<div class="line"><a id="l10445" name="l10445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">10445</a></span><span class="preprocessor">#define RTC_BKP3R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP3R_Pos)         </span></div>
<div class="line"><a id="l10446" name="l10446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841">10446</a></span><span class="preprocessor">#define RTC_BKP3R                      RTC_BKP3R_Msk</span></div>
<div class="line"><a id="l10447" name="l10447"></a><span class="lineno">10447</span> </div>
<div class="line"><a id="l10448" name="l10448"></a><span class="lineno">10448</span><span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div>
<div class="line"><a id="l10449" name="l10449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349">10449</a></span><span class="preprocessor">#define RTC_BKP4R_Pos                  (0U)</span></div>
<div class="line"><a id="l10450" name="l10450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">10450</a></span><span class="preprocessor">#define RTC_BKP4R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP4R_Pos)         </span></div>
<div class="line"><a id="l10451" name="l10451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c">10451</a></span><span class="preprocessor">#define RTC_BKP4R                      RTC_BKP4R_Msk</span></div>
<div class="line"><a id="l10452" name="l10452"></a><span class="lineno">10452</span> </div>
<div class="line"><a id="l10453" name="l10453"></a><span class="lineno">10453</span><span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div>
<div class="line"><a id="l10454" name="l10454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga025745144302ad1dd444f09687634674">10454</a></span><span class="preprocessor">#define RTC_BKP5R_Pos                  (0U)</span></div>
<div class="line"><a id="l10455" name="l10455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190">10455</a></span><span class="preprocessor">#define RTC_BKP5R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP5R_Pos)         </span></div>
<div class="line"><a id="l10456" name="l10456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8954ab0ead8bb788d5d8eebf2f5c4c">10456</a></span><span class="preprocessor">#define RTC_BKP5R                      RTC_BKP5R_Msk</span></div>
<div class="line"><a id="l10457" name="l10457"></a><span class="lineno">10457</span> </div>
<div class="line"><a id="l10458" name="l10458"></a><span class="lineno">10458</span><span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div>
<div class="line"><a id="l10459" name="l10459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e7347300206d08a294ba300b9dcdfd">10459</a></span><span class="preprocessor">#define RTC_BKP6R_Pos                  (0U)</span></div>
<div class="line"><a id="l10460" name="l10460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32">10460</a></span><span class="preprocessor">#define RTC_BKP6R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP6R_Pos)         </span></div>
<div class="line"><a id="l10461" name="l10461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9ee9eb5d024ccd5809fcc20fd51f5b">10461</a></span><span class="preprocessor">#define RTC_BKP6R                      RTC_BKP6R_Msk</span></div>
<div class="line"><a id="l10462" name="l10462"></a><span class="lineno">10462</span> </div>
<div class="line"><a id="l10463" name="l10463"></a><span class="lineno">10463</span><span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div>
<div class="line"><a id="l10464" name="l10464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37f3f4b5f12182f8fd48431c5b5d9fb">10464</a></span><span class="preprocessor">#define RTC_BKP7R_Pos                  (0U)</span></div>
<div class="line"><a id="l10465" name="l10465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79">10465</a></span><span class="preprocessor">#define RTC_BKP7R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP7R_Pos)         </span></div>
<div class="line"><a id="l10466" name="l10466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f1ae07f7b1815bf58b464dc7366731">10466</a></span><span class="preprocessor">#define RTC_BKP7R                      RTC_BKP7R_Msk</span></div>
<div class="line"><a id="l10467" name="l10467"></a><span class="lineno">10467</span> </div>
<div class="line"><a id="l10468" name="l10468"></a><span class="lineno">10468</span><span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div>
<div class="line"><a id="l10469" name="l10469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a01cc89fbe70d722025ba445143da77">10469</a></span><span class="preprocessor">#define RTC_BKP8R_Pos                  (0U)</span></div>
<div class="line"><a id="l10470" name="l10470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544">10470</a></span><span class="preprocessor">#define RTC_BKP8R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP8R_Pos)         </span></div>
<div class="line"><a id="l10471" name="l10471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd10acb9e5ce5225af4ff895bd3bb82">10471</a></span><span class="preprocessor">#define RTC_BKP8R                      RTC_BKP8R_Msk</span></div>
<div class="line"><a id="l10472" name="l10472"></a><span class="lineno">10472</span> </div>
<div class="line"><a id="l10473" name="l10473"></a><span class="lineno">10473</span><span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div>
<div class="line"><a id="l10474" name="l10474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf98c5146f622b5e7a9aef16b75f0a76f">10474</a></span><span class="preprocessor">#define RTC_BKP9R_Pos                  (0U)</span></div>
<div class="line"><a id="l10475" name="l10475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8">10475</a></span><span class="preprocessor">#define RTC_BKP9R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP9R_Pos)         </span></div>
<div class="line"><a id="l10476" name="l10476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e">10476</a></span><span class="preprocessor">#define RTC_BKP9R                      RTC_BKP9R_Msk</span></div>
<div class="line"><a id="l10477" name="l10477"></a><span class="lineno">10477</span> </div>
<div class="line"><a id="l10478" name="l10478"></a><span class="lineno">10478</span><span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div>
<div class="line"><a id="l10479" name="l10479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a6b8b6fd6e38bcbb396de36791b97d">10479</a></span><span class="preprocessor">#define RTC_BKP10R_Pos                 (0U)</span></div>
<div class="line"><a id="l10480" name="l10480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f">10480</a></span><span class="preprocessor">#define RTC_BKP10R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP10R_Pos)        </span></div>
<div class="line"><a id="l10481" name="l10481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2179063a3078a211c3b697ce012ab5a0">10481</a></span><span class="preprocessor">#define RTC_BKP10R                     RTC_BKP10R_Msk</span></div>
<div class="line"><a id="l10482" name="l10482"></a><span class="lineno">10482</span> </div>
<div class="line"><a id="l10483" name="l10483"></a><span class="lineno">10483</span><span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div>
<div class="line"><a id="l10484" name="l10484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f7a489ec11b5547afa3470d76ea62a">10484</a></span><span class="preprocessor">#define RTC_BKP11R_Pos                 (0U)</span></div>
<div class="line"><a id="l10485" name="l10485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31">10485</a></span><span class="preprocessor">#define RTC_BKP11R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP11R_Pos)        </span></div>
<div class="line"><a id="l10486" name="l10486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab250f9423dee41b165aa8f02d2fc1fe7">10486</a></span><span class="preprocessor">#define RTC_BKP11R                     RTC_BKP11R_Msk</span></div>
<div class="line"><a id="l10487" name="l10487"></a><span class="lineno">10487</span> </div>
<div class="line"><a id="l10488" name="l10488"></a><span class="lineno">10488</span><span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div>
<div class="line"><a id="l10489" name="l10489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e64139e8db6dcca0efbb9e3a4e6a524">10489</a></span><span class="preprocessor">#define RTC_BKP12R_Pos                 (0U)</span></div>
<div class="line"><a id="l10490" name="l10490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888">10490</a></span><span class="preprocessor">#define RTC_BKP12R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP12R_Pos)        </span></div>
<div class="line"><a id="l10491" name="l10491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefe1b6108ac49197b28c9bee31bbaf3b">10491</a></span><span class="preprocessor">#define RTC_BKP12R                     RTC_BKP12R_Msk</span></div>
<div class="line"><a id="l10492" name="l10492"></a><span class="lineno">10492</span> </div>
<div class="line"><a id="l10493" name="l10493"></a><span class="lineno">10493</span><span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div>
<div class="line"><a id="l10494" name="l10494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga704dac9c54b7afd7e51c026ef0093eed">10494</a></span><span class="preprocessor">#define RTC_BKP13R_Pos                 (0U)</span></div>
<div class="line"><a id="l10495" name="l10495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e">10495</a></span><span class="preprocessor">#define RTC_BKP13R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP13R_Pos)        </span></div>
<div class="line"><a id="l10496" name="l10496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e77435e16bdebf3491eb0e30bd10b0d">10496</a></span><span class="preprocessor">#define RTC_BKP13R                     RTC_BKP13R_Msk</span></div>
<div class="line"><a id="l10497" name="l10497"></a><span class="lineno">10497</span> </div>
<div class="line"><a id="l10498" name="l10498"></a><span class="lineno">10498</span><span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div>
<div class="line"><a id="l10499" name="l10499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35ea3d3c00bb891b7702428ab6b13526">10499</a></span><span class="preprocessor">#define RTC_BKP14R_Pos                 (0U)</span></div>
<div class="line"><a id="l10500" name="l10500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86">10500</a></span><span class="preprocessor">#define RTC_BKP14R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP14R_Pos)        </span></div>
<div class="line"><a id="l10501" name="l10501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f07ee6d227deaa11e0ae035121185b0">10501</a></span><span class="preprocessor">#define RTC_BKP14R                     RTC_BKP14R_Msk</span></div>
<div class="line"><a id="l10502" name="l10502"></a><span class="lineno">10502</span> </div>
<div class="line"><a id="l10503" name="l10503"></a><span class="lineno">10503</span><span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div>
<div class="line"><a id="l10504" name="l10504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab300e7778a3b5f5e69b9e3c6a2f00244">10504</a></span><span class="preprocessor">#define RTC_BKP15R_Pos                 (0U)</span></div>
<div class="line"><a id="l10505" name="l10505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee">10505</a></span><span class="preprocessor">#define RTC_BKP15R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP15R_Pos)        </span></div>
<div class="line"><a id="l10506" name="l10506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae543b0dd58f03c2f70bb6b3b65232863">10506</a></span><span class="preprocessor">#define RTC_BKP15R                     RTC_BKP15R_Msk</span></div>
<div class="line"><a id="l10507" name="l10507"></a><span class="lineno">10507</span> </div>
<div class="line"><a id="l10508" name="l10508"></a><span class="lineno">10508</span><span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span></div>
<div class="line"><a id="l10509" name="l10509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a577b0955f75ea83804f5d16b7361a">10509</a></span><span class="preprocessor">#define RTC_BKP16R_Pos                 (0U)</span></div>
<div class="line"><a id="l10510" name="l10510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a">10510</a></span><span class="preprocessor">#define RTC_BKP16R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP16R_Pos)        </span></div>
<div class="line"><a id="l10511" name="l10511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0add0c768094f0de71bb4e50fbcce6e">10511</a></span><span class="preprocessor">#define RTC_BKP16R                     RTC_BKP16R_Msk</span></div>
<div class="line"><a id="l10512" name="l10512"></a><span class="lineno">10512</span> </div>
<div class="line"><a id="l10513" name="l10513"></a><span class="lineno">10513</span><span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span></div>
<div class="line"><a id="l10514" name="l10514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6036f283574a87f4d27610040c53eb1e">10514</a></span><span class="preprocessor">#define RTC_BKP17R_Pos                 (0U)</span></div>
<div class="line"><a id="l10515" name="l10515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05">10515</a></span><span class="preprocessor">#define RTC_BKP17R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP17R_Pos)        </span></div>
<div class="line"><a id="l10516" name="l10516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga059aaedb55963f39e8724d50d55d5282">10516</a></span><span class="preprocessor">#define RTC_BKP17R                     RTC_BKP17R_Msk</span></div>
<div class="line"><a id="l10517" name="l10517"></a><span class="lineno">10517</span> </div>
<div class="line"><a id="l10518" name="l10518"></a><span class="lineno">10518</span><span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span></div>
<div class="line"><a id="l10519" name="l10519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55ca335d5c133a1b773affcb87e421c">10519</a></span><span class="preprocessor">#define RTC_BKP18R_Pos                 (0U)</span></div>
<div class="line"><a id="l10520" name="l10520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667">10520</a></span><span class="preprocessor">#define RTC_BKP18R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP18R_Pos)        </span></div>
<div class="line"><a id="l10521" name="l10521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66154eb091275e87a4bd53e87ef9214e">10521</a></span><span class="preprocessor">#define RTC_BKP18R                     RTC_BKP18R_Msk</span></div>
<div class="line"><a id="l10522" name="l10522"></a><span class="lineno">10522</span> </div>
<div class="line"><a id="l10523" name="l10523"></a><span class="lineno">10523</span><span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span></div>
<div class="line"><a id="l10524" name="l10524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eee6977105e1d1972deedeeb87efe2c">10524</a></span><span class="preprocessor">#define RTC_BKP19R_Pos                 (0U)</span></div>
<div class="line"><a id="l10525" name="l10525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1">10525</a></span><span class="preprocessor">#define RTC_BKP19R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP19R_Pos)        </span></div>
<div class="line"><a id="l10526" name="l10526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa4c31e33d851fde2715059ea28dac6f">10526</a></span><span class="preprocessor">#define RTC_BKP19R                     RTC_BKP19R_Msk</span></div>
<div class="line"><a id="l10527" name="l10527"></a><span class="lineno">10527</span> </div>
<div class="line"><a id="l10528" name="l10528"></a><span class="lineno">10528</span><span class="comment">/********************  Bits definition for RTC_BKP20R register  ***************/</span></div>
<div class="line"><a id="l10529" name="l10529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeec737badc73463bb49a095a48d67bc2">10529</a></span><span class="preprocessor">#define RTC_BKP20R_Pos                 (0U)</span></div>
<div class="line"><a id="l10530" name="l10530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8b5f19073a66dcee2eaca0c90923b50">10530</a></span><span class="preprocessor">#define RTC_BKP20R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP20R_Pos)        </span></div>
<div class="line"><a id="l10531" name="l10531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557a1b70122ed12292c1f816028f2d83">10531</a></span><span class="preprocessor">#define RTC_BKP20R                     RTC_BKP20R_Msk</span></div>
<div class="line"><a id="l10532" name="l10532"></a><span class="lineno">10532</span> </div>
<div class="line"><a id="l10533" name="l10533"></a><span class="lineno">10533</span><span class="comment">/********************  Bits definition for RTC_BKP21R register  ***************/</span></div>
<div class="line"><a id="l10534" name="l10534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7e16114a41934fbf014626b0fe7c0f5">10534</a></span><span class="preprocessor">#define RTC_BKP21R_Pos                 (0U)</span></div>
<div class="line"><a id="l10535" name="l10535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecfa2f5cd0f514b1398e458bb5fc886">10535</a></span><span class="preprocessor">#define RTC_BKP21R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP21R_Pos)        </span></div>
<div class="line"><a id="l10536" name="l10536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60ae069ac90beeb733c4620b17f45fe8">10536</a></span><span class="preprocessor">#define RTC_BKP21R                     RTC_BKP21R_Msk</span></div>
<div class="line"><a id="l10537" name="l10537"></a><span class="lineno">10537</span> </div>
<div class="line"><a id="l10538" name="l10538"></a><span class="lineno">10538</span><span class="comment">/********************  Bits definition for RTC_BKP22R register  ***************/</span></div>
<div class="line"><a id="l10539" name="l10539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga604724e60c084c1bd385ee8b656972d1">10539</a></span><span class="preprocessor">#define RTC_BKP22R_Pos                 (0U)</span></div>
<div class="line"><a id="l10540" name="l10540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7c7c67e5da8197c53cdafa2ff254160">10540</a></span><span class="preprocessor">#define RTC_BKP22R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP22R_Pos)        </span></div>
<div class="line"><a id="l10541" name="l10541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga568e2225a3b5c5666a729a17189648a3">10541</a></span><span class="preprocessor">#define RTC_BKP22R                     RTC_BKP22R_Msk</span></div>
<div class="line"><a id="l10542" name="l10542"></a><span class="lineno">10542</span> </div>
<div class="line"><a id="l10543" name="l10543"></a><span class="lineno">10543</span><span class="comment">/********************  Bits definition for RTC_BKP23R register  ***************/</span></div>
<div class="line"><a id="l10544" name="l10544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf3d3ad284ef118a7afa39674df0fd1">10544</a></span><span class="preprocessor">#define RTC_BKP23R_Pos                 (0U)</span></div>
<div class="line"><a id="l10545" name="l10545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf14790c23a043d02c4634985264dfd2f">10545</a></span><span class="preprocessor">#define RTC_BKP23R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP23R_Pos)        </span></div>
<div class="line"><a id="l10546" name="l10546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e40cb790b7431f723d5caec93d3cfc">10546</a></span><span class="preprocessor">#define RTC_BKP23R                     RTC_BKP23R_Msk</span></div>
<div class="line"><a id="l10547" name="l10547"></a><span class="lineno">10547</span> </div>
<div class="line"><a id="l10548" name="l10548"></a><span class="lineno">10548</span><span class="comment">/********************  Bits definition for RTC_BKP24R register  ***************/</span></div>
<div class="line"><a id="l10549" name="l10549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafa647a1ceccf1ccb88dd8b33f91aa15">10549</a></span><span class="preprocessor">#define RTC_BKP24R_Pos                 (0U)</span></div>
<div class="line"><a id="l10550" name="l10550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2dd76626ef5b916473f3d74b2000c5e">10550</a></span><span class="preprocessor">#define RTC_BKP24R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP24R_Pos)        </span></div>
<div class="line"><a id="l10551" name="l10551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e457275021edcaba95f52d7566ee16">10551</a></span><span class="preprocessor">#define RTC_BKP24R                     RTC_BKP24R_Msk</span></div>
<div class="line"><a id="l10552" name="l10552"></a><span class="lineno">10552</span> </div>
<div class="line"><a id="l10553" name="l10553"></a><span class="lineno">10553</span><span class="comment">/********************  Bits definition for RTC_BKP25R register  ***************/</span></div>
<div class="line"><a id="l10554" name="l10554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa31121083fadc9db5abcad490d293f3a">10554</a></span><span class="preprocessor">#define RTC_BKP25R_Pos                 (0U)</span></div>
<div class="line"><a id="l10555" name="l10555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a0c53403a0c62c71fec1de162c4c9a">10555</a></span><span class="preprocessor">#define RTC_BKP25R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP25R_Pos)        </span></div>
<div class="line"><a id="l10556" name="l10556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8257964f1f6451fd00400415480bf89c">10556</a></span><span class="preprocessor">#define RTC_BKP25R                     RTC_BKP25R_Msk</span></div>
<div class="line"><a id="l10557" name="l10557"></a><span class="lineno">10557</span> </div>
<div class="line"><a id="l10558" name="l10558"></a><span class="lineno">10558</span><span class="comment">/********************  Bits definition for RTC_BKP26R register  ***************/</span></div>
<div class="line"><a id="l10559" name="l10559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c26c5224ba41f7cac96b3a1f507605">10559</a></span><span class="preprocessor">#define RTC_BKP26R_Pos                 (0U)</span></div>
<div class="line"><a id="l10560" name="l10560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga859f3b1aa74472f46601499d01f9dcd7">10560</a></span><span class="preprocessor">#define RTC_BKP26R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP26R_Pos)        </span></div>
<div class="line"><a id="l10561" name="l10561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35d06ba20491492c8f98d1bee11144c9">10561</a></span><span class="preprocessor">#define RTC_BKP26R                     RTC_BKP26R_Msk</span></div>
<div class="line"><a id="l10562" name="l10562"></a><span class="lineno">10562</span> </div>
<div class="line"><a id="l10563" name="l10563"></a><span class="lineno">10563</span><span class="comment">/********************  Bits definition for RTC_BKP27R register  ***************/</span></div>
<div class="line"><a id="l10564" name="l10564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga879711d7736399ef4b902b9f1bf4c5b6">10564</a></span><span class="preprocessor">#define RTC_BKP27R_Pos                 (0U)</span></div>
<div class="line"><a id="l10565" name="l10565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada28f0d813aa2126009ecb2cb2a609b9">10565</a></span><span class="preprocessor">#define RTC_BKP27R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP27R_Pos)        </span></div>
<div class="line"><a id="l10566" name="l10566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f341f31bf0ae28240b71994c2752766">10566</a></span><span class="preprocessor">#define RTC_BKP27R                     RTC_BKP27R_Msk</span></div>
<div class="line"><a id="l10567" name="l10567"></a><span class="lineno">10567</span> </div>
<div class="line"><a id="l10568" name="l10568"></a><span class="lineno">10568</span><span class="comment">/********************  Bits definition for RTC_BKP28R register  ***************/</span></div>
<div class="line"><a id="l10569" name="l10569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72e1f99d44355850668438fc2a95d36">10569</a></span><span class="preprocessor">#define RTC_BKP28R_Pos                 (0U)</span></div>
<div class="line"><a id="l10570" name="l10570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga333796bde935736450d94b4127801eab">10570</a></span><span class="preprocessor">#define RTC_BKP28R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP28R_Pos)        </span></div>
<div class="line"><a id="l10571" name="l10571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8c2a2e55941ecf3e1571969310993a">10571</a></span><span class="preprocessor">#define RTC_BKP28R                     RTC_BKP28R_Msk</span></div>
<div class="line"><a id="l10572" name="l10572"></a><span class="lineno">10572</span> </div>
<div class="line"><a id="l10573" name="l10573"></a><span class="lineno">10573</span><span class="comment">/********************  Bits definition for RTC_BKP29R register  ***************/</span></div>
<div class="line"><a id="l10574" name="l10574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad92fe45d92c458f93b20bc1fdf04867e">10574</a></span><span class="preprocessor">#define RTC_BKP29R_Pos                 (0U)</span></div>
<div class="line"><a id="l10575" name="l10575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ab1e15c7f06179a39265ce4ee573c4b">10575</a></span><span class="preprocessor">#define RTC_BKP29R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP29R_Pos)        </span></div>
<div class="line"><a id="l10576" name="l10576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7c9d5556c654f13b2eefba1f1b556d0">10576</a></span><span class="preprocessor">#define RTC_BKP29R                     RTC_BKP29R_Msk</span></div>
<div class="line"><a id="l10577" name="l10577"></a><span class="lineno">10577</span> </div>
<div class="line"><a id="l10578" name="l10578"></a><span class="lineno">10578</span><span class="comment">/********************  Bits definition for RTC_BKP30R register  ***************/</span></div>
<div class="line"><a id="l10579" name="l10579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga730f9cc24b11fdcb6dd00bd2001009d7">10579</a></span><span class="preprocessor">#define RTC_BKP30R_Pos                 (0U)</span></div>
<div class="line"><a id="l10580" name="l10580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7968c29d465d088120c8307a66f19e31">10580</a></span><span class="preprocessor">#define RTC_BKP30R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP30R_Pos)        </span></div>
<div class="line"><a id="l10581" name="l10581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99266fb92cace8daf6cdc0271ec0471c">10581</a></span><span class="preprocessor">#define RTC_BKP30R                     RTC_BKP30R_Msk</span></div>
<div class="line"><a id="l10582" name="l10582"></a><span class="lineno">10582</span> </div>
<div class="line"><a id="l10583" name="l10583"></a><span class="lineno">10583</span><span class="comment">/********************  Bits definition for RTC_BKP31R register  ***************/</span></div>
<div class="line"><a id="l10584" name="l10584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab769fd117abe49bbdbf29263dc6bc077">10584</a></span><span class="preprocessor">#define RTC_BKP31R_Pos                 (0U)</span></div>
<div class="line"><a id="l10585" name="l10585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga720a52ec33ec62ce994f2f31d6a91b70">10585</a></span><span class="preprocessor">#define RTC_BKP31R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP31R_Pos)        </span></div>
<div class="line"><a id="l10586" name="l10586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4a6af93f8286429d9f388dab8de1ad">10586</a></span><span class="preprocessor">#define RTC_BKP31R                     RTC_BKP31R_Msk</span></div>
<div class="line"><a id="l10587" name="l10587"></a><span class="lineno">10587</span> </div>
<div class="line"><a id="l10588" name="l10588"></a><span class="lineno">10588</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10589" name="l10589"></a><span class="lineno">10589</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10590" name="l10590"></a><span class="lineno">10590</span><span class="comment">/*                          Serial Audio Interface                            */</span></div>
<div class="line"><a id="l10591" name="l10591"></a><span class="lineno">10591</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10592" name="l10592"></a><span class="lineno">10592</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10593" name="l10593"></a><span class="lineno">10593</span><span class="comment">/********************  Bit definition for SAI_GCR register  *******************/</span></div>
<div class="line"><a id="l10594" name="l10594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3596439a719242d099b69fcfa2e2735f">10594</a></span><span class="preprocessor">#define SAI_GCR_SYNCIN_Pos         (0U)</span></div>
<div class="line"><a id="l10595" name="l10595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae142457b7ad834dc9568aa2113156e57">10595</a></span><span class="preprocessor">#define SAI_GCR_SYNCIN_Msk         (0x3UL &lt;&lt; SAI_GCR_SYNCIN_Pos)               </span></div>
<div class="line"><a id="l10596" name="l10596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc29912477e15bf48a732a8a3b55ae81">10596</a></span><span class="preprocessor">#define SAI_GCR_SYNCIN             SAI_GCR_SYNCIN_Msk                          </span></div>
<div class="line"><a id="l10597" name="l10597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d53daedcc93ebd30f9c358955cd3362">10597</a></span><span class="preprocessor">#define SAI_GCR_SYNCIN_0           (0x1UL &lt;&lt; SAI_GCR_SYNCIN_Pos)               </span></div>
<div class="line"><a id="l10598" name="l10598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c65de3f7ddbf31c90da6b1453a2ff69">10598</a></span><span class="preprocessor">#define SAI_GCR_SYNCIN_1           (0x2UL &lt;&lt; SAI_GCR_SYNCIN_Pos)               </span></div>
<div class="line"><a id="l10600" name="l10600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab31bddc34a2fce523530049ffd58e4cf">10600</a></span><span class="preprocessor">#define SAI_GCR_SYNCOUT_Pos        (4U)</span></div>
<div class="line"><a id="l10601" name="l10601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d05f2b8f20817217b51ba114dd846b2">10601</a></span><span class="preprocessor">#define SAI_GCR_SYNCOUT_Msk        (0x3UL &lt;&lt; SAI_GCR_SYNCOUT_Pos)              </span></div>
<div class="line"><a id="l10602" name="l10602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b9aa1a30108cdfe3088c4cacaeb27e">10602</a></span><span class="preprocessor">#define SAI_GCR_SYNCOUT            SAI_GCR_SYNCOUT_Msk                         </span></div>
<div class="line"><a id="l10603" name="l10603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e3a859999059ec321655a71ff53440f">10603</a></span><span class="preprocessor">#define SAI_GCR_SYNCOUT_0          (0x1UL &lt;&lt; SAI_GCR_SYNCOUT_Pos)              </span></div>
<div class="line"><a id="l10604" name="l10604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c03899faccbae6c741743eb032dedc">10604</a></span><span class="preprocessor">#define SAI_GCR_SYNCOUT_1          (0x2UL &lt;&lt; SAI_GCR_SYNCOUT_Pos)              </span></div>
<div class="line"><a id="l10606" name="l10606"></a><span class="lineno">10606</span><span class="comment">/*******************  Bit definition for SAI_xCR1 register  *******************/</span></div>
<div class="line"><a id="l10607" name="l10607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c9f7f6119faab85c83a1ee265c29b5">10607</a></span><span class="preprocessor">#define SAI_xCR1_MODE_Pos          (0U)</span></div>
<div class="line"><a id="l10608" name="l10608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7d51e6ffc2732a2278709de466a3bf">10608</a></span><span class="preprocessor">#define SAI_xCR1_MODE_Msk          (0x3UL &lt;&lt; SAI_xCR1_MODE_Pos)                </span></div>
<div class="line"><a id="l10609" name="l10609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51af4b787c1e5e049f3bb22b82902866">10609</a></span><span class="preprocessor">#define SAI_xCR1_MODE              SAI_xCR1_MODE_Msk                           </span></div>
<div class="line"><a id="l10610" name="l10610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24269e60d3836bf6524a8e56b2f8bba1">10610</a></span><span class="preprocessor">#define SAI_xCR1_MODE_0            (0x1UL &lt;&lt; SAI_xCR1_MODE_Pos)                </span></div>
<div class="line"><a id="l10611" name="l10611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c25169081899de44a05e793e46d7ca5">10611</a></span><span class="preprocessor">#define SAI_xCR1_MODE_1            (0x2UL &lt;&lt; SAI_xCR1_MODE_Pos)                </span></div>
<div class="line"><a id="l10613" name="l10613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39d7507ff3a66fb674245dce3a5dc28c">10613</a></span><span class="preprocessor">#define SAI_xCR1_PRTCFG_Pos        (2U)</span></div>
<div class="line"><a id="l10614" name="l10614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61c528ed530fec9d29caea0801c9471">10614</a></span><span class="preprocessor">#define SAI_xCR1_PRTCFG_Msk        (0x3UL &lt;&lt; SAI_xCR1_PRTCFG_Pos)              </span></div>
<div class="line"><a id="l10615" name="l10615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8432db16a815678078cb1ffbd31a6f">10615</a></span><span class="preprocessor">#define SAI_xCR1_PRTCFG            SAI_xCR1_PRTCFG_Msk                         </span></div>
<div class="line"><a id="l10616" name="l10616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d920226316389ecf03b9854ddf9755">10616</a></span><span class="preprocessor">#define SAI_xCR1_PRTCFG_0          (0x1UL &lt;&lt; SAI_xCR1_PRTCFG_Pos)              </span></div>
<div class="line"><a id="l10617" name="l10617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8714977ece0c80ddb952222a0923d81d">10617</a></span><span class="preprocessor">#define SAI_xCR1_PRTCFG_1          (0x2UL &lt;&lt; SAI_xCR1_PRTCFG_Pos)              </span></div>
<div class="line"><a id="l10619" name="l10619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b5dbc6fe42d39db0c57fb4d9ec842f">10619</a></span><span class="preprocessor">#define SAI_xCR1_DS_Pos            (5U)</span></div>
<div class="line"><a id="l10620" name="l10620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1442faec160eb3d9bfd355651f5660bb">10620</a></span><span class="preprocessor">#define SAI_xCR1_DS_Msk            (0x7UL &lt;&lt; SAI_xCR1_DS_Pos)                  </span></div>
<div class="line"><a id="l10621" name="l10621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1204482a8c5427bffe720848696097">10621</a></span><span class="preprocessor">#define SAI_xCR1_DS                SAI_xCR1_DS_Msk                             </span></div>
<div class="line"><a id="l10622" name="l10622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb5dd23287a176f80d241f0dfb8fcc7d">10622</a></span><span class="preprocessor">#define SAI_xCR1_DS_0              (0x1UL &lt;&lt; SAI_xCR1_DS_Pos)                  </span></div>
<div class="line"><a id="l10623" name="l10623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4148a11a2d9ac1a97da766bd585e5c8a">10623</a></span><span class="preprocessor">#define SAI_xCR1_DS_1              (0x2UL &lt;&lt; SAI_xCR1_DS_Pos)                  </span></div>
<div class="line"><a id="l10624" name="l10624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50b27e8638b16d12ef00e80bf0f097e">10624</a></span><span class="preprocessor">#define SAI_xCR1_DS_2              (0x4UL &lt;&lt; SAI_xCR1_DS_Pos)                  </span></div>
<div class="line"><a id="l10626" name="l10626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79cf2a812472095d8d20da4ac1c6e2d7">10626</a></span><span class="preprocessor">#define SAI_xCR1_LSBFIRST_Pos      (8U)</span></div>
<div class="line"><a id="l10627" name="l10627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7090401d3536d75a130fc37ba5abba59">10627</a></span><span class="preprocessor">#define SAI_xCR1_LSBFIRST_Msk      (0x1UL &lt;&lt; SAI_xCR1_LSBFIRST_Pos)            </span></div>
<div class="line"><a id="l10628" name="l10628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86dbec701e43531946ca96792b63e5ff">10628</a></span><span class="preprocessor">#define SAI_xCR1_LSBFIRST          SAI_xCR1_LSBFIRST_Msk                       </span></div>
<div class="line"><a id="l10629" name="l10629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabee06b6c2bdfba648834ad770c1601c6">10629</a></span><span class="preprocessor">#define SAI_xCR1_CKSTR_Pos         (9U)</span></div>
<div class="line"><a id="l10630" name="l10630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0551438c4a6dafc7e3bf406e1d65b70c">10630</a></span><span class="preprocessor">#define SAI_xCR1_CKSTR_Msk         (0x1UL &lt;&lt; SAI_xCR1_CKSTR_Pos)               </span></div>
<div class="line"><a id="l10631" name="l10631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c0c68bf65088e0ddeb9a1759aff3f7">10631</a></span><span class="preprocessor">#define SAI_xCR1_CKSTR             SAI_xCR1_CKSTR_Msk                          </span></div>
<div class="line"><a id="l10633" name="l10633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ab5cd8ab66ccb209ad39f11c4f7920">10633</a></span><span class="preprocessor">#define SAI_xCR1_SYNCEN_Pos        (10U)</span></div>
<div class="line"><a id="l10634" name="l10634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4c02b5747362be1f6cb43a13a195f3">10634</a></span><span class="preprocessor">#define SAI_xCR1_SYNCEN_Msk        (0x3UL &lt;&lt; SAI_xCR1_SYNCEN_Pos)              </span></div>
<div class="line"><a id="l10635" name="l10635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0179f00f5bd962763b6425d930d449db">10635</a></span><span class="preprocessor">#define SAI_xCR1_SYNCEN            SAI_xCR1_SYNCEN_Msk                         </span></div>
<div class="line"><a id="l10636" name="l10636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab62d1d3571fbfe85bdaa913b2911856e">10636</a></span><span class="preprocessor">#define SAI_xCR1_SYNCEN_0          (0x1UL &lt;&lt; SAI_xCR1_SYNCEN_Pos)              </span></div>
<div class="line"><a id="l10637" name="l10637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59a87c05a0e147d3ed2364ccf91b18b">10637</a></span><span class="preprocessor">#define SAI_xCR1_SYNCEN_1          (0x2UL &lt;&lt; SAI_xCR1_SYNCEN_Pos)              </span></div>
<div class="line"><a id="l10639" name="l10639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga874fbb5dd015d87bf4ddc9b84554a194">10639</a></span><span class="preprocessor">#define SAI_xCR1_MONO_Pos          (12U)</span></div>
<div class="line"><a id="l10640" name="l10640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd95ae102a9e7119e97ec3280d9a749">10640</a></span><span class="preprocessor">#define SAI_xCR1_MONO_Msk          (0x1UL &lt;&lt; SAI_xCR1_MONO_Pos)                </span></div>
<div class="line"><a id="l10641" name="l10641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f2b989e1a54b2c4393cd222e54f4d2">10641</a></span><span class="preprocessor">#define SAI_xCR1_MONO              SAI_xCR1_MONO_Msk                           </span></div>
<div class="line"><a id="l10642" name="l10642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b4c6f43fb34aa01b72a7563f125efb7">10642</a></span><span class="preprocessor">#define SAI_xCR1_OUTDRIV_Pos       (13U)</span></div>
<div class="line"><a id="l10643" name="l10643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106626aa8411c5971efa5b6e3624fae8">10643</a></span><span class="preprocessor">#define SAI_xCR1_OUTDRIV_Msk       (0x1UL &lt;&lt; SAI_xCR1_OUTDRIV_Pos)             </span></div>
<div class="line"><a id="l10644" name="l10644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c79a642d52f20f97ab575f655b1ddea">10644</a></span><span class="preprocessor">#define SAI_xCR1_OUTDRIV           SAI_xCR1_OUTDRIV_Msk                        </span></div>
<div class="line"><a id="l10645" name="l10645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73f838a3809c0d0b3ba17f884b63e828">10645</a></span><span class="preprocessor">#define SAI_xCR1_SAIEN_Pos         (16U)</span></div>
<div class="line"><a id="l10646" name="l10646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eca508bb68775d39b9c7882ddf6e329">10646</a></span><span class="preprocessor">#define SAI_xCR1_SAIEN_Msk         (0x1UL &lt;&lt; SAI_xCR1_SAIEN_Pos)               </span></div>
<div class="line"><a id="l10647" name="l10647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916f81ebe07b5109b0ca405d41eb95b">10647</a></span><span class="preprocessor">#define SAI_xCR1_SAIEN             SAI_xCR1_SAIEN_Msk                          </span></div>
<div class="line"><a id="l10648" name="l10648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada68ed9b6b899425b7f7c169270ad712">10648</a></span><span class="preprocessor">#define SAI_xCR1_DMAEN_Pos         (17U)</span></div>
<div class="line"><a id="l10649" name="l10649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a095203e269d44ceef7182016d190a">10649</a></span><span class="preprocessor">#define SAI_xCR1_DMAEN_Msk         (0x1UL &lt;&lt; SAI_xCR1_DMAEN_Pos)               </span></div>
<div class="line"><a id="l10650" name="l10650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed9d19f7ddcdf86b0db1843a1b0d6cd">10650</a></span><span class="preprocessor">#define SAI_xCR1_DMAEN             SAI_xCR1_DMAEN_Msk                          </span></div>
<div class="line"><a id="l10651" name="l10651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3401f1d9c7ae944406aa82eef54993">10651</a></span><span class="preprocessor">#define SAI_xCR1_NODIV_Pos         (19U)</span></div>
<div class="line"><a id="l10652" name="l10652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f67f1090f09a579226e8e54a0423967">10652</a></span><span class="preprocessor">#define SAI_xCR1_NODIV_Msk         (0x1UL &lt;&lt; SAI_xCR1_NODIV_Pos)               </span></div>
<div class="line"><a id="l10653" name="l10653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98132c4a713c61f232c51b5c5e73622d">10653</a></span><span class="preprocessor">#define SAI_xCR1_NODIV             SAI_xCR1_NODIV_Msk                          </span></div>
<div class="line"><a id="l10655" name="l10655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f41379c389e4a9304b379f4b5df51ba">10655</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_Pos        (20U)</span></div>
<div class="line"><a id="l10656" name="l10656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1ea9e4df0935736849dcdf54611a04d">10656</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_Msk        (0xFUL &lt;&lt; SAI_xCR1_MCKDIV_Pos)              </span></div>
<div class="line"><a id="l10657" name="l10657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d3161434e2c4613f37ebe676735aaf">10657</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV            SAI_xCR1_MCKDIV_Msk                         </span></div>
<div class="line"><a id="l10658" name="l10658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a62dda2c1af628ead9fd7db830c69">10658</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_0          (0x1UL &lt;&lt; SAI_xCR1_MCKDIV_Pos)              </span></div>
<div class="line"><a id="l10659" name="l10659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa253fffbd9bb4a514266afd305016485">10659</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_1          (0x2UL &lt;&lt; SAI_xCR1_MCKDIV_Pos)              </span></div>
<div class="line"><a id="l10660" name="l10660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fa7d8a7306afaacd841374f5baa3e9">10660</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_2          (0x4UL &lt;&lt; SAI_xCR1_MCKDIV_Pos)              </span></div>
<div class="line"><a id="l10661" name="l10661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac064c863cb6d75c11728a4642079fe99">10661</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_3          (0x8UL &lt;&lt; SAI_xCR1_MCKDIV_Pos)              </span></div>
<div class="line"><a id="l10663" name="l10663"></a><span class="lineno">10663</span><span class="comment">/*******************  Bit definition for SAI_xCR2 register  *******************/</span></div>
<div class="line"><a id="l10664" name="l10664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7308baa15f5832bc4df39bd2f039f2d5">10664</a></span><span class="preprocessor">#define SAI_xCR2_FTH_Pos           (0U)</span></div>
<div class="line"><a id="l10665" name="l10665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40a81a34d00d587f50972ded31d0149">10665</a></span><span class="preprocessor">#define SAI_xCR2_FTH_Msk           (0x7UL &lt;&lt; SAI_xCR2_FTH_Pos)                 </span></div>
<div class="line"><a id="l10666" name="l10666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713102e56f4bb8c7c942662c82d04463">10666</a></span><span class="preprocessor">#define SAI_xCR2_FTH               SAI_xCR2_FTH_Msk                            </span></div>
<div class="line"><a id="l10667" name="l10667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71082a8712881f93ee19875609c699a">10667</a></span><span class="preprocessor">#define SAI_xCR2_FTH_0             (0x1UL &lt;&lt; SAI_xCR2_FTH_Pos)                 </span></div>
<div class="line"><a id="l10668" name="l10668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada48fb2897794cd0d5436909c9706046">10668</a></span><span class="preprocessor">#define SAI_xCR2_FTH_1             (0x2UL &lt;&lt; SAI_xCR2_FTH_Pos)                 </span></div>
<div class="line"><a id="l10669" name="l10669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5eb07982aa5bbfff3e392351ad7735">10669</a></span><span class="preprocessor">#define SAI_xCR2_FTH_2             (0x4UL &lt;&lt; SAI_xCR2_FTH_Pos)                 </span></div>
<div class="line"><a id="l10671" name="l10671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b046efbd9f1c0afcfd4a876f3b49ed">10671</a></span><span class="preprocessor">#define SAI_xCR2_FFLUSH_Pos        (3U)</span></div>
<div class="line"><a id="l10672" name="l10672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff96f0a1e53a70d90ec40732d61d6ae">10672</a></span><span class="preprocessor">#define SAI_xCR2_FFLUSH_Msk        (0x1UL &lt;&lt; SAI_xCR2_FFLUSH_Pos)              </span></div>
<div class="line"><a id="l10673" name="l10673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2baa86fa37d7709b06a04664a52be0a1">10673</a></span><span class="preprocessor">#define SAI_xCR2_FFLUSH            SAI_xCR2_FFLUSH_Msk                         </span></div>
<div class="line"><a id="l10674" name="l10674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2361eefcba48c35563a265c3d83945f7">10674</a></span><span class="preprocessor">#define SAI_xCR2_TRIS_Pos          (4U)</span></div>
<div class="line"><a id="l10675" name="l10675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6efc5e456fdef347eb5b4a628f2cce">10675</a></span><span class="preprocessor">#define SAI_xCR2_TRIS_Msk          (0x1UL &lt;&lt; SAI_xCR2_TRIS_Pos)                </span></div>
<div class="line"><a id="l10676" name="l10676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb67ecd983af1e4f8c9a5935c013752d">10676</a></span><span class="preprocessor">#define SAI_xCR2_TRIS              SAI_xCR2_TRIS_Msk                           </span></div>
<div class="line"><a id="l10677" name="l10677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24bdecec495cc7bf0eeddf307a841630">10677</a></span><span class="preprocessor">#define SAI_xCR2_MUTE_Pos          (5U)</span></div>
<div class="line"><a id="l10678" name="l10678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7d3f1efe45598ee57465c7cbb2cb2">10678</a></span><span class="preprocessor">#define SAI_xCR2_MUTE_Msk          (0x1UL &lt;&lt; SAI_xCR2_MUTE_Pos)                </span></div>
<div class="line"><a id="l10679" name="l10679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga000d56139b0c8d823a8000c8c210b247">10679</a></span><span class="preprocessor">#define SAI_xCR2_MUTE              SAI_xCR2_MUTE_Msk                           </span></div>
<div class="line"><a id="l10680" name="l10680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86de0332373fa2b288918c59d0e9d5f5">10680</a></span><span class="preprocessor">#define SAI_xCR2_MUTEVAL_Pos       (6U)</span></div>
<div class="line"><a id="l10681" name="l10681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619f2e0d05d31d7500c5f9f1311a5c34">10681</a></span><span class="preprocessor">#define SAI_xCR2_MUTEVAL_Msk       (0x1UL &lt;&lt; SAI_xCR2_MUTEVAL_Pos)             </span></div>
<div class="line"><a id="l10682" name="l10682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba4ba2073e0737d432aeca306cc47e2">10682</a></span><span class="preprocessor">#define SAI_xCR2_MUTEVAL           SAI_xCR2_MUTEVAL_Msk                        </span></div>
<div class="line"><a id="l10685" name="l10685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43b6df753976ea14ca446ec5997ad3e">10685</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_Pos       (7U)</span></div>
<div class="line"><a id="l10686" name="l10686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1cbc4c7a73e43a210179d0c78911e5">10686</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_Msk       (0x3FUL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l10687" name="l10687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeea35e023c198d82d24fa64ab3081d9">10687</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT           SAI_xCR2_MUTECNT_Msk                        </span></div>
<div class="line"><a id="l10688" name="l10688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga738aaa45d7140ea8adb69990c6b73f11">10688</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_0         (0x01UL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l10689" name="l10689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8646398473c7b5d42ae6172796848562">10689</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_1         (0x02UL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l10690" name="l10690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008e089b87f5e7a0a63c565e1f59c206">10690</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_2         (0x04UL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l10691" name="l10691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1271dbdafa65f001779fedc9c9320166">10691</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_3         (0x08UL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l10692" name="l10692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64fa52897b581b1d2f36a23027f74770">10692</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_4         (0x10UL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l10693" name="l10693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga296db2ad211b0c3b4330a4c3b1f0233f">10693</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_5         (0x20UL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l10695" name="l10695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1547c8ec9103dba12ce7c3afed8656">10695</a></span><span class="preprocessor">#define SAI_xCR2_CPL_Pos           (13U)</span></div>
<div class="line"><a id="l10696" name="l10696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c39ecaa057468ee1fad2365094ab81e">10696</a></span><span class="preprocessor">#define SAI_xCR2_CPL_Msk           (0x1UL &lt;&lt; SAI_xCR2_CPL_Pos)                 </span></div>
<div class="line"><a id="l10697" name="l10697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8f6db7fd5fe5f0e264fa6c184d02e1">10697</a></span><span class="preprocessor">#define SAI_xCR2_CPL               SAI_xCR2_CPL_Msk                            </span></div>
<div class="line"><a id="l10698" name="l10698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92c8e5d16da96f0418d7701d649fa5e2">10698</a></span><span class="preprocessor">#define SAI_xCR2_COMP_Pos          (14U)</span></div>
<div class="line"><a id="l10699" name="l10699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dd7923dfbd89cb44d9879c1359f522">10699</a></span><span class="preprocessor">#define SAI_xCR2_COMP_Msk          (0x3UL &lt;&lt; SAI_xCR2_COMP_Pos)                </span></div>
<div class="line"><a id="l10700" name="l10700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8732274be296455ea01ac0b95232c4d">10700</a></span><span class="preprocessor">#define SAI_xCR2_COMP              SAI_xCR2_COMP_Msk                           </span></div>
<div class="line"><a id="l10701" name="l10701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e73ed73e3404aa41ae0edad8af036f8">10701</a></span><span class="preprocessor">#define SAI_xCR2_COMP_0            (0x1UL &lt;&lt; SAI_xCR2_COMP_Pos)                </span></div>
<div class="line"><a id="l10702" name="l10702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d441ea4c041f91e4879a5b32278128">10702</a></span><span class="preprocessor">#define SAI_xCR2_COMP_1            (0x2UL &lt;&lt; SAI_xCR2_COMP_Pos)                </span></div>
<div class="line"><a id="l10705" name="l10705"></a><span class="lineno">10705</span><span class="comment">/******************  Bit definition for SAI_xFRCR register  *******************/</span></div>
<div class="line"><a id="l10706" name="l10706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga671ddc336838bcc5342bbb1014b4e3e9">10706</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_Pos          (0U)</span></div>
<div class="line"><a id="l10707" name="l10707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6ce2796117236185a5b2b438a63bd5">10707</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_Msk          (0xFFUL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l10708" name="l10708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7145cd48fe5f1135082db1dd5bab5697">10708</a></span><span class="preprocessor">#define SAI_xFRCR_FRL              SAI_xFRCR_FRL_Msk                           </span></div>
<div class="line"><a id="l10709" name="l10709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeeb587d1dd769e9dba21d96c15b0a5d">10709</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_0            (0x01UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l10710" name="l10710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c5bdfa2777ca5890798d7aaf7067b9">10710</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_1            (0x02UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l10711" name="l10711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e705e32fff1ba410938636af8b5bc38">10711</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_2            (0x04UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l10712" name="l10712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad568d991beac0d0f1970ec66731c974b">10712</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_3            (0x08UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l10713" name="l10713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c72db15f0f18329f497d1809be47298">10713</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_4            (0x10UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l10714" name="l10714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef47f5def6ac6f7e18c52349e427a0a">10714</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_5            (0x20UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l10715" name="l10715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e4b5d4429a6b6558bf92565a16de6a">10715</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_6            (0x40UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l10716" name="l10716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a63a0bbb35ceb0fedbd1f32c0205544">10716</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_7            (0x80UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l10718" name="l10718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f66607de70c6d42ee28d41dd26e05a7">10718</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_Pos        (8U)</span></div>
<div class="line"><a id="l10719" name="l10719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7018a5b8b4675c935bcff34b09112d">10719</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_Msk        (0x7FUL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l10720" name="l10720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5da4d6d92e108bac869ca37a1d9510c">10720</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL            SAI_xFRCR_FSALL_Msk                         </span></div>
<div class="line"><a id="l10721" name="l10721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a6c7e235ee451ed574092b0ceb974e1">10721</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_0          (0x01UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l10722" name="l10722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a74c00e149382365fa40c1fe4535794">10722</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_1          (0x02UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l10723" name="l10723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a7f33c72264a5adeb95cb02e413601">10723</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_2          (0x04UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l10724" name="l10724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12a31862f1e9c31bf35e35eea8920f38">10724</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_3          (0x08UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l10725" name="l10725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcbbf60f36e99c371327f02a9d151ae">10725</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_4          (0x10UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l10726" name="l10726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga520f01c1d1fa3f61c3b1acb5864cd6aa">10726</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_5          (0x20UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l10727" name="l10727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga523a1caf60b37eb9cc56f19e7d0dd91a">10727</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_6          (0x40UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l10729" name="l10729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73c0a0aae5d93cc0355713b0015f5ad5">10729</a></span><span class="preprocessor">#define SAI_xFRCR_FSDEF_Pos        (16U)</span></div>
<div class="line"><a id="l10730" name="l10730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa196b6a2d38399d7609dc00d616d1df8">10730</a></span><span class="preprocessor">#define SAI_xFRCR_FSDEF_Msk        (0x1UL &lt;&lt; SAI_xFRCR_FSDEF_Pos)              </span></div>
<div class="line"><a id="l10731" name="l10731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b9e1700cf196e3dec87c1362023ca29">10731</a></span><span class="preprocessor">#define SAI_xFRCR_FSDEF            SAI_xFRCR_FSDEF_Msk                         </span></div>
<div class="line"><a id="l10732" name="l10732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373cdc809717eb659d260bd5c96052ae">10732</a></span><span class="preprocessor">#define SAI_xFRCR_FSPOL_Pos        (17U)</span></div>
<div class="line"><a id="l10733" name="l10733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd52ffc70b461802914f63872ba9b818">10733</a></span><span class="preprocessor">#define SAI_xFRCR_FSPOL_Msk        (0x1UL &lt;&lt; SAI_xFRCR_FSPOL_Pos)              </span></div>
<div class="line"><a id="l10734" name="l10734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e8613bc470ec537f6ee8e93bf06324">10734</a></span><span class="preprocessor">#define SAI_xFRCR_FSPOL            SAI_xFRCR_FSPOL_Msk                         </span></div>
<div class="line"><a id="l10735" name="l10735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac24290bd00c42cc6f6c039a410f6d477">10735</a></span><span class="preprocessor">#define SAI_xFRCR_FSOFF_Pos        (18U)</span></div>
<div class="line"><a id="l10736" name="l10736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d9f50db25a669948f7ce3fb922fb281">10736</a></span><span class="preprocessor">#define SAI_xFRCR_FSOFF_Msk        (0x1UL &lt;&lt; SAI_xFRCR_FSOFF_Pos)              </span></div>
<div class="line"><a id="l10737" name="l10737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250708d79ab12828bb6388390790a406">10737</a></span><span class="preprocessor">#define SAI_xFRCR_FSOFF            SAI_xFRCR_FSOFF_Msk                         </span></div>
<div class="line"><a id="l10739" name="l10739"></a><span class="lineno">10739</span><span class="comment">/******************  Bit definition for SAI_xSLOTR register  *******************/</span></div>
<div class="line"><a id="l10740" name="l10740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf111e482844178a173a8f41b525169d5">10740</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_Pos       (0U)</span></div>
<div class="line"><a id="l10741" name="l10741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6d036ba3f7e36c803c71a2a79672d6">10741</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_Msk       (0x1FUL &lt;&lt; SAI_xSLOTR_FBOFF_Pos)            </span></div>
<div class="line"><a id="l10742" name="l10742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7765ebf87061237afaa5995af169e52">10742</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF           SAI_xSLOTR_FBOFF_Msk                        </span></div>
<div class="line"><a id="l10743" name="l10743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b408483c0ead128ebc644ae18f56640">10743</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_0         (0x01UL &lt;&lt; SAI_xSLOTR_FBOFF_Pos)            </span></div>
<div class="line"><a id="l10744" name="l10744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bccac768ad131f506077eb62bae5735">10744</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_1         (0x02UL &lt;&lt; SAI_xSLOTR_FBOFF_Pos)            </span></div>
<div class="line"><a id="l10745" name="l10745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd460f33d3668f3ff845d5bcdb09d1a">10745</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_2         (0x04UL &lt;&lt; SAI_xSLOTR_FBOFF_Pos)            </span></div>
<div class="line"><a id="l10746" name="l10746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49d37e327ea19b508974044944370f67">10746</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_3         (0x08UL &lt;&lt; SAI_xSLOTR_FBOFF_Pos)            </span></div>
<div class="line"><a id="l10747" name="l10747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4dc62365e1f26821a794a1d6d445e65">10747</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_4         (0x10UL &lt;&lt; SAI_xSLOTR_FBOFF_Pos)            </span></div>
<div class="line"><a id="l10749" name="l10749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87ba057e4b77973dfaaef2c9800cec9">10749</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTSZ_Pos      (6U)</span></div>
<div class="line"><a id="l10750" name="l10750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70a983dcea1fe337fec2bf4021507ac">10750</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTSZ_Msk      (0x3UL &lt;&lt; SAI_xSLOTR_SLOTSZ_Pos)            </span></div>
<div class="line"><a id="l10751" name="l10751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5a75af6a1bddfb90900eb32a954b79">10751</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTSZ          SAI_xSLOTR_SLOTSZ_Msk                       </span></div>
<div class="line"><a id="l10752" name="l10752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43df0af67bd0155111e18bcecbdf7ad">10752</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTSZ_0        (0x1UL &lt;&lt; SAI_xSLOTR_SLOTSZ_Pos)            </span></div>
<div class="line"><a id="l10753" name="l10753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf84f10c4f64d886eed350d7227f112a2">10753</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTSZ_1        (0x2UL &lt;&lt; SAI_xSLOTR_SLOTSZ_Pos)            </span></div>
<div class="line"><a id="l10755" name="l10755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6264dd73058c7bd40fd3950df82b7df">10755</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT_Pos      (8U)</span></div>
<div class="line"><a id="l10756" name="l10756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d4d243f58aa0f58500eeb7452f0bb1">10756</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT_Msk      (0xFUL &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)            </span></div>
<div class="line"><a id="l10757" name="l10757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cb9f8174d764be83e5317d3e1035d7">10757</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT          SAI_xSLOTR_NBSLOT_Msk                       </span></div>
<div class="line"><a id="l10758" name="l10758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4da866d6d37aa5bf683719627e987d">10758</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT_0        (0x1UL &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)            </span></div>
<div class="line"><a id="l10759" name="l10759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa38bb50c74d9be58506d6254fcb9eb">10759</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT_1        (0x2UL &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)            </span></div>
<div class="line"><a id="l10760" name="l10760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6583a05ab1fb085bd3a8efb549a66cd0">10760</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT_2        (0x4UL &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)            </span></div>
<div class="line"><a id="l10761" name="l10761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbba380cbd21b4a615f3e3c6f5787f5b">10761</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT_3        (0x8UL &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)            </span></div>
<div class="line"><a id="l10763" name="l10763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf498ab7e7454c5b9f7abee8c64b2c14">10763</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTEN_Pos      (16U)</span></div>
<div class="line"><a id="l10764" name="l10764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga517cf20ca5da6d17ec05b9e5049758c8">10764</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTEN_Msk      (0xFFFFUL &lt;&lt; SAI_xSLOTR_SLOTEN_Pos)         </span></div>
<div class="line"><a id="l10765" name="l10765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3be5abc4ae85eb99423ad87c2742813">10765</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTEN          SAI_xSLOTR_SLOTEN_Msk                       </span></div>
<div class="line"><a id="l10767" name="l10767"></a><span class="lineno">10767</span><span class="comment">/*******************  Bit definition for SAI_xIMR register  *******************/</span></div>
<div class="line"><a id="l10768" name="l10768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf2e78cd3ffbb21948cad54c3c972918">10768</a></span><span class="preprocessor">#define SAI_xIMR_OVRUDRIE_Pos      (0U)</span></div>
<div class="line"><a id="l10769" name="l10769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65abc8ca7397bba3e07784810672867">10769</a></span><span class="preprocessor">#define SAI_xIMR_OVRUDRIE_Msk      (0x1UL &lt;&lt; SAI_xIMR_OVRUDRIE_Pos)            </span></div>
<div class="line"><a id="l10770" name="l10770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19cf98322a8a9297bf189674085a3c4d">10770</a></span><span class="preprocessor">#define SAI_xIMR_OVRUDRIE          SAI_xIMR_OVRUDRIE_Msk                       </span></div>
<div class="line"><a id="l10771" name="l10771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00739139ca3f5f71d22e22d1978685ad">10771</a></span><span class="preprocessor">#define SAI_xIMR_MUTEDETIE_Pos     (1U)</span></div>
<div class="line"><a id="l10772" name="l10772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga026858e17c0efd7ad04e831b042834b4">10772</a></span><span class="preprocessor">#define SAI_xIMR_MUTEDETIE_Msk     (0x1UL &lt;&lt; SAI_xIMR_MUTEDETIE_Pos)           </span></div>
<div class="line"><a id="l10773" name="l10773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d1812361eb7081a60d575fbc1c664e">10773</a></span><span class="preprocessor">#define SAI_xIMR_MUTEDETIE         SAI_xIMR_MUTEDETIE_Msk                      </span></div>
<div class="line"><a id="l10774" name="l10774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f837d23af2d53f4e3d898022802042">10774</a></span><span class="preprocessor">#define SAI_xIMR_WCKCFGIE_Pos      (2U)</span></div>
<div class="line"><a id="l10775" name="l10775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bfd2169a8c13e6f15fe1a132225b95b">10775</a></span><span class="preprocessor">#define SAI_xIMR_WCKCFGIE_Msk      (0x1UL &lt;&lt; SAI_xIMR_WCKCFGIE_Pos)            </span></div>
<div class="line"><a id="l10776" name="l10776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bce2334c9381068661356c84b947507">10776</a></span><span class="preprocessor">#define SAI_xIMR_WCKCFGIE          SAI_xIMR_WCKCFGIE_Msk                       </span></div>
<div class="line"><a id="l10777" name="l10777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7b4fd326dddabe81176f56b1cabcb64">10777</a></span><span class="preprocessor">#define SAI_xIMR_FREQIE_Pos        (3U)</span></div>
<div class="line"><a id="l10778" name="l10778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c7dbd857d1a5b9c88784aca909afc08">10778</a></span><span class="preprocessor">#define SAI_xIMR_FREQIE_Msk        (0x1UL &lt;&lt; SAI_xIMR_FREQIE_Pos)              </span></div>
<div class="line"><a id="l10779" name="l10779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ddbd32ec7f069219827247614454f9">10779</a></span><span class="preprocessor">#define SAI_xIMR_FREQIE            SAI_xIMR_FREQIE_Msk                         </span></div>
<div class="line"><a id="l10780" name="l10780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86a46345bc3f11ddb1eafafd3420e1f">10780</a></span><span class="preprocessor">#define SAI_xIMR_CNRDYIE_Pos       (4U)</span></div>
<div class="line"><a id="l10781" name="l10781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af01186ba392eafd14821bd46230fe7">10781</a></span><span class="preprocessor">#define SAI_xIMR_CNRDYIE_Msk       (0x1UL &lt;&lt; SAI_xIMR_CNRDYIE_Pos)             </span></div>
<div class="line"><a id="l10782" name="l10782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c51a8eacd28e521cf3da6d3a427a32">10782</a></span><span class="preprocessor">#define SAI_xIMR_CNRDYIE           SAI_xIMR_CNRDYIE_Msk                        </span></div>
<div class="line"><a id="l10783" name="l10783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5cc1957ee125656d1b8aa7ae64319fd">10783</a></span><span class="preprocessor">#define SAI_xIMR_AFSDETIE_Pos      (5U)</span></div>
<div class="line"><a id="l10784" name="l10784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339fb62c537f4287f9f2d89b5c847ddf">10784</a></span><span class="preprocessor">#define SAI_xIMR_AFSDETIE_Msk      (0x1UL &lt;&lt; SAI_xIMR_AFSDETIE_Pos)            </span></div>
<div class="line"><a id="l10785" name="l10785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef4af228a1ce820c6d83615aa5cd5c">10785</a></span><span class="preprocessor">#define SAI_xIMR_AFSDETIE          SAI_xIMR_AFSDETIE_Msk                       </span></div>
<div class="line"><a id="l10786" name="l10786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b7908758af62d57364f6fc6e1610daa">10786</a></span><span class="preprocessor">#define SAI_xIMR_LFSDETIE_Pos      (6U)</span></div>
<div class="line"><a id="l10787" name="l10787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94fce570eda325f7d87e569e83066a7">10787</a></span><span class="preprocessor">#define SAI_xIMR_LFSDETIE_Msk      (0x1UL &lt;&lt; SAI_xIMR_LFSDETIE_Pos)            </span></div>
<div class="line"><a id="l10788" name="l10788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac59347c7f574af79b586a793b2160f">10788</a></span><span class="preprocessor">#define SAI_xIMR_LFSDETIE          SAI_xIMR_LFSDETIE_Msk                       </span></div>
<div class="line"><a id="l10790" name="l10790"></a><span class="lineno">10790</span><span class="comment">/********************  Bit definition for SAI_xSR register  *******************/</span></div>
<div class="line"><a id="l10791" name="l10791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6086f9aaa09a16f7289f24e15d0f0d0b">10791</a></span><span class="preprocessor">#define SAI_xSR_OVRUDR_Pos         (0U)</span></div>
<div class="line"><a id="l10792" name="l10792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93f1eec99b3a94d70572bfd2954baf3">10792</a></span><span class="preprocessor">#define SAI_xSR_OVRUDR_Msk         (0x1UL &lt;&lt; SAI_xSR_OVRUDR_Pos)               </span></div>
<div class="line"><a id="l10793" name="l10793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac935e26343913d548d1fa4a1d53d37df">10793</a></span><span class="preprocessor">#define SAI_xSR_OVRUDR             SAI_xSR_OVRUDR_Msk                          </span></div>
<div class="line"><a id="l10794" name="l10794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c77b2c24af600d1ef937b142f3916f0">10794</a></span><span class="preprocessor">#define SAI_xSR_MUTEDET_Pos        (1U)</span></div>
<div class="line"><a id="l10795" name="l10795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f2790587c0d4cf75f370439ad149e2">10795</a></span><span class="preprocessor">#define SAI_xSR_MUTEDET_Msk        (0x1UL &lt;&lt; SAI_xSR_MUTEDET_Pos)              </span></div>
<div class="line"><a id="l10796" name="l10796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f97a8a22c3301d76e3704fb70d1234">10796</a></span><span class="preprocessor">#define SAI_xSR_MUTEDET            SAI_xSR_MUTEDET_Msk                         </span></div>
<div class="line"><a id="l10797" name="l10797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f719c4770f3800eabde9fb910f8724f">10797</a></span><span class="preprocessor">#define SAI_xSR_WCKCFG_Pos         (2U)</span></div>
<div class="line"><a id="l10798" name="l10798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae95859114172ea9c219fcb679529a77e">10798</a></span><span class="preprocessor">#define SAI_xSR_WCKCFG_Msk         (0x1UL &lt;&lt; SAI_xSR_WCKCFG_Pos)               </span></div>
<div class="line"><a id="l10799" name="l10799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac85199d384ead397bc7e5874b948e798">10799</a></span><span class="preprocessor">#define SAI_xSR_WCKCFG             SAI_xSR_WCKCFG_Msk                          </span></div>
<div class="line"><a id="l10800" name="l10800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492bf9618fda55168531c4ff2fca062f">10800</a></span><span class="preprocessor">#define SAI_xSR_FREQ_Pos           (3U)</span></div>
<div class="line"><a id="l10801" name="l10801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1520380c57359677cdecbd5821749707">10801</a></span><span class="preprocessor">#define SAI_xSR_FREQ_Msk           (0x1UL &lt;&lt; SAI_xSR_FREQ_Pos)                 </span></div>
<div class="line"><a id="l10802" name="l10802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5530f57526edd6dc0d2774042f8f5cc">10802</a></span><span class="preprocessor">#define SAI_xSR_FREQ               SAI_xSR_FREQ_Msk                            </span></div>
<div class="line"><a id="l10803" name="l10803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3e61bf4fe0792b8202813e9d6a287b3">10803</a></span><span class="preprocessor">#define SAI_xSR_CNRDY_Pos          (4U)</span></div>
<div class="line"><a id="l10804" name="l10804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e66797308c7eab1cacda93d61b1ebe6">10804</a></span><span class="preprocessor">#define SAI_xSR_CNRDY_Msk          (0x1UL &lt;&lt; SAI_xSR_CNRDY_Pos)                </span></div>
<div class="line"><a id="l10805" name="l10805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59176cbf38a7bf9913215ca9cc716da7">10805</a></span><span class="preprocessor">#define SAI_xSR_CNRDY              SAI_xSR_CNRDY_Msk                           </span></div>
<div class="line"><a id="l10806" name="l10806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c6237fcdbf69fad41aedf9d1d967db8">10806</a></span><span class="preprocessor">#define SAI_xSR_AFSDET_Pos         (5U)</span></div>
<div class="line"><a id="l10807" name="l10807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e59c0b337ca328c2762652b846ba48">10807</a></span><span class="preprocessor">#define SAI_xSR_AFSDET_Msk         (0x1UL &lt;&lt; SAI_xSR_AFSDET_Pos)               </span></div>
<div class="line"><a id="l10808" name="l10808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc2e10428061bed46dc98ae7aa7f31">10808</a></span><span class="preprocessor">#define SAI_xSR_AFSDET             SAI_xSR_AFSDET_Msk                          </span></div>
<div class="line"><a id="l10809" name="l10809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2653be68c22c491c00d43ba084432e37">10809</a></span><span class="preprocessor">#define SAI_xSR_LFSDET_Pos         (6U)</span></div>
<div class="line"><a id="l10810" name="l10810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0075c459d115ed3ee6e6085209179cf7">10810</a></span><span class="preprocessor">#define SAI_xSR_LFSDET_Msk         (0x1UL &lt;&lt; SAI_xSR_LFSDET_Pos)               </span></div>
<div class="line"><a id="l10811" name="l10811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d45adbe2be27461e25ecbf736e0500">10811</a></span><span class="preprocessor">#define SAI_xSR_LFSDET             SAI_xSR_LFSDET_Msk                          </span></div>
<div class="line"><a id="l10813" name="l10813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9ca0c37e9f00235f427c42ac9eae92">10813</a></span><span class="preprocessor">#define SAI_xSR_FLVL_Pos           (16U)</span></div>
<div class="line"><a id="l10814" name="l10814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e049ae91d8dbee879191ddab9b6d283">10814</a></span><span class="preprocessor">#define SAI_xSR_FLVL_Msk           (0x7UL &lt;&lt; SAI_xSR_FLVL_Pos)                 </span></div>
<div class="line"><a id="l10815" name="l10815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59818375f1cff9c6f6f7236282786e05">10815</a></span><span class="preprocessor">#define SAI_xSR_FLVL               SAI_xSR_FLVL_Msk                            </span></div>
<div class="line"><a id="l10816" name="l10816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997ab54aae94ba235453fdfabd9d87ce">10816</a></span><span class="preprocessor">#define SAI_xSR_FLVL_0             (0x1UL &lt;&lt; SAI_xSR_FLVL_Pos)                 </span></div>
<div class="line"><a id="l10817" name="l10817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506ef457d3e6a1b29c0d2d823574d30a">10817</a></span><span class="preprocessor">#define SAI_xSR_FLVL_1             (0x2UL &lt;&lt; SAI_xSR_FLVL_Pos)                 </span></div>
<div class="line"><a id="l10818" name="l10818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ba36509d0ee8a339bd65002529fe5d">10818</a></span><span class="preprocessor">#define SAI_xSR_FLVL_2             (0x4UL &lt;&lt; SAI_xSR_FLVL_Pos)                 </span></div>
<div class="line"><a id="l10820" name="l10820"></a><span class="lineno">10820</span><span class="comment">/******************  Bit definition for SAI_xCLRFR register  ******************/</span></div>
<div class="line"><a id="l10821" name="l10821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6cfc6a361be9d6dfa139e4960048301">10821</a></span><span class="preprocessor">#define SAI_xCLRFR_COVRUDR_Pos     (0U)</span></div>
<div class="line"><a id="l10822" name="l10822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7ea4f5a57b4c811beae7dbe80d320b">10822</a></span><span class="preprocessor">#define SAI_xCLRFR_COVRUDR_Msk     (0x1UL &lt;&lt; SAI_xCLRFR_COVRUDR_Pos)           </span></div>
<div class="line"><a id="l10823" name="l10823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2055a162a6d48320dd850efe26666986">10823</a></span><span class="preprocessor">#define SAI_xCLRFR_COVRUDR         SAI_xCLRFR_COVRUDR_Msk                      </span></div>
<div class="line"><a id="l10824" name="l10824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8b541e49261f8e224efff6fd20f9f6">10824</a></span><span class="preprocessor">#define SAI_xCLRFR_CMUTEDET_Pos    (1U)</span></div>
<div class="line"><a id="l10825" name="l10825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8dac615bfe4da6dbe25987d38121b8">10825</a></span><span class="preprocessor">#define SAI_xCLRFR_CMUTEDET_Msk    (0x1UL &lt;&lt; SAI_xCLRFR_CMUTEDET_Pos)          </span></div>
<div class="line"><a id="l10826" name="l10826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc93014165f8d5f1543f08ee91602b8">10826</a></span><span class="preprocessor">#define SAI_xCLRFR_CMUTEDET        SAI_xCLRFR_CMUTEDET_Msk                     </span></div>
<div class="line"><a id="l10827" name="l10827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a2e04a1057f5ea730861250cf9c8135">10827</a></span><span class="preprocessor">#define SAI_xCLRFR_CWCKCFG_Pos     (2U)</span></div>
<div class="line"><a id="l10828" name="l10828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2b83aede02830c000ee104dcd47e7db">10828</a></span><span class="preprocessor">#define SAI_xCLRFR_CWCKCFG_Msk     (0x1UL &lt;&lt; SAI_xCLRFR_CWCKCFG_Pos)           </span></div>
<div class="line"><a id="l10829" name="l10829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac253542238f77deb2ea84843653cb06b">10829</a></span><span class="preprocessor">#define SAI_xCLRFR_CWCKCFG         SAI_xCLRFR_CWCKCFG_Msk                      </span></div>
<div class="line"><a id="l10830" name="l10830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6056eddfaa081b596576bcee2bb9b10d">10830</a></span><span class="preprocessor">#define SAI_xCLRFR_CFREQ_Pos       (3U)</span></div>
<div class="line"><a id="l10831" name="l10831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1762733aaa63488c13faacbbe4a0f4a2">10831</a></span><span class="preprocessor">#define SAI_xCLRFR_CFREQ_Msk       (0x1UL &lt;&lt; SAI_xCLRFR_CFREQ_Pos)             </span></div>
<div class="line"><a id="l10832" name="l10832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6594324f23f4ead6abc8fec3b94e4606">10832</a></span><span class="preprocessor">#define SAI_xCLRFR_CFREQ           SAI_xCLRFR_CFREQ_Msk                        </span></div>
<div class="line"><a id="l10833" name="l10833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e6e9dc12dfa6b841adfbac9ba22087c">10833</a></span><span class="preprocessor">#define SAI_xCLRFR_CCNRDY_Pos      (4U)</span></div>
<div class="line"><a id="l10834" name="l10834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27141ab0eca0964c54981371066f7f4b">10834</a></span><span class="preprocessor">#define SAI_xCLRFR_CCNRDY_Msk      (0x1UL &lt;&lt; SAI_xCLRFR_CCNRDY_Pos)            </span></div>
<div class="line"><a id="l10835" name="l10835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef77e53ee176c9ba61416ca5503ac717">10835</a></span><span class="preprocessor">#define SAI_xCLRFR_CCNRDY          SAI_xCLRFR_CCNRDY_Msk                       </span></div>
<div class="line"><a id="l10836" name="l10836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdbbfd259ca280d4a3c8c97f811b645a">10836</a></span><span class="preprocessor">#define SAI_xCLRFR_CAFSDET_Pos     (5U)</span></div>
<div class="line"><a id="l10837" name="l10837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92a40e4dfe0d74b96b89dd6810450fc3">10837</a></span><span class="preprocessor">#define SAI_xCLRFR_CAFSDET_Msk     (0x1UL &lt;&lt; SAI_xCLRFR_CAFSDET_Pos)           </span></div>
<div class="line"><a id="l10838" name="l10838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc76390a8daf386c8932b54957a6569">10838</a></span><span class="preprocessor">#define SAI_xCLRFR_CAFSDET         SAI_xCLRFR_CAFSDET_Msk                      </span></div>
<div class="line"><a id="l10839" name="l10839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37310cd86e6dc0f6778bcc5786da70b1">10839</a></span><span class="preprocessor">#define SAI_xCLRFR_CLFSDET_Pos     (6U)</span></div>
<div class="line"><a id="l10840" name="l10840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8e9b047302722b8705c3d4d9aeda620">10840</a></span><span class="preprocessor">#define SAI_xCLRFR_CLFSDET_Msk     (0x1UL &lt;&lt; SAI_xCLRFR_CLFSDET_Pos)           </span></div>
<div class="line"><a id="l10841" name="l10841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27f000890347520975d00db031f8998">10841</a></span><span class="preprocessor">#define SAI_xCLRFR_CLFSDET         SAI_xCLRFR_CLFSDET_Msk                      </span></div>
<div class="line"><a id="l10843" name="l10843"></a><span class="lineno">10843</span><span class="comment">/******************  Bit definition for SAI_xDR register  ******************/</span></div>
<div class="line"><a id="l10844" name="l10844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac86ca0458b8f569e8fe86e8889b73b">10844</a></span><span class="preprocessor">#define SAI_xDR_DATA_Pos           (0U)</span></div>
<div class="line"><a id="l10845" name="l10845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f238903828ee3057a5e83c564e99323">10845</a></span><span class="preprocessor">#define SAI_xDR_DATA_Msk           (0xFFFFFFFFUL &lt;&lt; SAI_xDR_DATA_Pos)          </span></div>
<div class="line"><a id="l10846" name="l10846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa01089cc7783e04655bd5cfbf25c6f52">10846</a></span><span class="preprocessor">#define SAI_xDR_DATA               SAI_xDR_DATA_Msk</span></div>
<div class="line"><a id="l10847" name="l10847"></a><span class="lineno">10847</span> </div>
<div class="line"><a id="l10848" name="l10848"></a><span class="lineno">10848</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10849" name="l10849"></a><span class="lineno">10849</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10850" name="l10850"></a><span class="lineno">10850</span><span class="comment">/*                        Serial Peripheral Interface (SPI)                   */</span></div>
<div class="line"><a id="l10851" name="l10851"></a><span class="lineno">10851</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10852" name="l10852"></a><span class="lineno">10852</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10853" name="l10853"></a><span class="lineno">10853</span><span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a id="l10854" name="l10854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a">10854</a></span><span class="preprocessor">#define SPI_CR1_CPHA_Pos         (0U)</span></div>
<div class="line"><a id="l10855" name="l10855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">10855</a></span><span class="preprocessor">#define SPI_CR1_CPHA_Msk         (0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)                   </span></div>
<div class="line"><a id="l10856" name="l10856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">10856</a></span><span class="preprocessor">#define SPI_CR1_CPHA             SPI_CR1_CPHA_Msk                              </span></div>
<div class="line"><a id="l10857" name="l10857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be">10857</a></span><span class="preprocessor">#define SPI_CR1_CPOL_Pos         (1U)</span></div>
<div class="line"><a id="l10858" name="l10858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">10858</a></span><span class="preprocessor">#define SPI_CR1_CPOL_Msk         (0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)                   </span></div>
<div class="line"><a id="l10859" name="l10859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">10859</a></span><span class="preprocessor">#define SPI_CR1_CPOL             SPI_CR1_CPOL_Msk                              </span></div>
<div class="line"><a id="l10860" name="l10860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71">10860</a></span><span class="preprocessor">#define SPI_CR1_MSTR_Pos         (2U)</span></div>
<div class="line"><a id="l10861" name="l10861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">10861</a></span><span class="preprocessor">#define SPI_CR1_MSTR_Msk         (0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)                   </span></div>
<div class="line"><a id="l10862" name="l10862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">10862</a></span><span class="preprocessor">#define SPI_CR1_MSTR             SPI_CR1_MSTR_Msk                              </span></div>
<div class="line"><a id="l10864" name="l10864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">10864</a></span><span class="preprocessor">#define SPI_CR1_BR_Pos           (3U)</span></div>
<div class="line"><a id="l10865" name="l10865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">10865</a></span><span class="preprocessor">#define SPI_CR1_BR_Msk           (0x7UL &lt;&lt; SPI_CR1_BR_Pos)                     </span></div>
<div class="line"><a id="l10866" name="l10866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">10866</a></span><span class="preprocessor">#define SPI_CR1_BR               SPI_CR1_BR_Msk                                </span></div>
<div class="line"><a id="l10867" name="l10867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">10867</a></span><span class="preprocessor">#define SPI_CR1_BR_0             (0x1UL &lt;&lt; SPI_CR1_BR_Pos)                     </span></div>
<div class="line"><a id="l10868" name="l10868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">10868</a></span><span class="preprocessor">#define SPI_CR1_BR_1             (0x2UL &lt;&lt; SPI_CR1_BR_Pos)                     </span></div>
<div class="line"><a id="l10869" name="l10869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">10869</a></span><span class="preprocessor">#define SPI_CR1_BR_2             (0x4UL &lt;&lt; SPI_CR1_BR_Pos)                     </span></div>
<div class="line"><a id="l10871" name="l10871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284">10871</a></span><span class="preprocessor">#define SPI_CR1_SPE_Pos          (6U)</span></div>
<div class="line"><a id="l10872" name="l10872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">10872</a></span><span class="preprocessor">#define SPI_CR1_SPE_Msk          (0x1UL &lt;&lt; SPI_CR1_SPE_Pos)                    </span></div>
<div class="line"><a id="l10873" name="l10873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">10873</a></span><span class="preprocessor">#define SPI_CR1_SPE              SPI_CR1_SPE_Msk                               </span></div>
<div class="line"><a id="l10874" name="l10874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27">10874</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos     (7U)</span></div>
<div class="line"><a id="l10875" name="l10875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">10875</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk     (0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)               </span></div>
<div class="line"><a id="l10876" name="l10876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">10876</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST         SPI_CR1_LSBFIRST_Msk                          </span></div>
<div class="line"><a id="l10877" name="l10877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e">10877</a></span><span class="preprocessor">#define SPI_CR1_SSI_Pos          (8U)</span></div>
<div class="line"><a id="l10878" name="l10878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">10878</a></span><span class="preprocessor">#define SPI_CR1_SSI_Msk          (0x1UL &lt;&lt; SPI_CR1_SSI_Pos)                    </span></div>
<div class="line"><a id="l10879" name="l10879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">10879</a></span><span class="preprocessor">#define SPI_CR1_SSI              SPI_CR1_SSI_Msk                               </span></div>
<div class="line"><a id="l10880" name="l10880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c">10880</a></span><span class="preprocessor">#define SPI_CR1_SSM_Pos          (9U)</span></div>
<div class="line"><a id="l10881" name="l10881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">10881</a></span><span class="preprocessor">#define SPI_CR1_SSM_Msk          (0x1UL &lt;&lt; SPI_CR1_SSM_Pos)                    </span></div>
<div class="line"><a id="l10882" name="l10882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">10882</a></span><span class="preprocessor">#define SPI_CR1_SSM              SPI_CR1_SSM_Msk                               </span></div>
<div class="line"><a id="l10883" name="l10883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b">10883</a></span><span class="preprocessor">#define SPI_CR1_RXONLY_Pos       (10U)</span></div>
<div class="line"><a id="l10884" name="l10884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">10884</a></span><span class="preprocessor">#define SPI_CR1_RXONLY_Msk       (0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)                 </span></div>
<div class="line"><a id="l10885" name="l10885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">10885</a></span><span class="preprocessor">#define SPI_CR1_RXONLY           SPI_CR1_RXONLY_Msk                            </span></div>
<div class="line"><a id="l10886" name="l10886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e0d520a4bc6e5d181cfab0156888df5">10886</a></span><span class="preprocessor">#define SPI_CR1_CRCL_Pos         (11U)</span></div>
<div class="line"><a id="l10887" name="l10887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00">10887</a></span><span class="preprocessor">#define SPI_CR1_CRCL_Msk         (0x1UL &lt;&lt; SPI_CR1_CRCL_Pos)                   </span></div>
<div class="line"><a id="l10888" name="l10888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c">10888</a></span><span class="preprocessor">#define SPI_CR1_CRCL             SPI_CR1_CRCL_Msk                              </span></div>
<div class="line"><a id="l10889" name="l10889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7">10889</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos      (12U)</span></div>
<div class="line"><a id="l10890" name="l10890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">10890</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk      (0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)                </span></div>
<div class="line"><a id="l10891" name="l10891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">10891</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT          SPI_CR1_CRCNEXT_Msk                           </span></div>
<div class="line"><a id="l10892" name="l10892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac">10892</a></span><span class="preprocessor">#define SPI_CR1_CRCEN_Pos        (13U)</span></div>
<div class="line"><a id="l10893" name="l10893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">10893</a></span><span class="preprocessor">#define SPI_CR1_CRCEN_Msk        (0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)                  </span></div>
<div class="line"><a id="l10894" name="l10894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">10894</a></span><span class="preprocessor">#define SPI_CR1_CRCEN            SPI_CR1_CRCEN_Msk                             </span></div>
<div class="line"><a id="l10895" name="l10895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d">10895</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE_Pos       (14U)</span></div>
<div class="line"><a id="l10896" name="l10896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">10896</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE_Msk       (0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)                 </span></div>
<div class="line"><a id="l10897" name="l10897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">10897</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE           SPI_CR1_BIDIOE_Msk                            </span></div>
<div class="line"><a id="l10898" name="l10898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711">10898</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos     (15U)</span></div>
<div class="line"><a id="l10899" name="l10899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">10899</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk     (0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)               </span></div>
<div class="line"><a id="l10900" name="l10900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">10900</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE         SPI_CR1_BIDIMODE_Msk                          </span></div>
<div class="line"><a id="l10902" name="l10902"></a><span class="lineno">10902</span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a id="l10903" name="l10903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021">10903</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos      (0U)</span></div>
<div class="line"><a id="l10904" name="l10904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">10904</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk      (0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)                </span></div>
<div class="line"><a id="l10905" name="l10905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">10905</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN          SPI_CR2_RXDMAEN_Msk                           </span></div>
<div class="line"><a id="l10906" name="l10906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81">10906</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos      (1U)</span></div>
<div class="line"><a id="l10907" name="l10907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">10907</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk      (0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)                </span></div>
<div class="line"><a id="l10908" name="l10908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">10908</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN          SPI_CR2_TXDMAEN_Msk                           </span></div>
<div class="line"><a id="l10909" name="l10909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896">10909</a></span><span class="preprocessor">#define SPI_CR2_SSOE_Pos         (2U)</span></div>
<div class="line"><a id="l10910" name="l10910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">10910</a></span><span class="preprocessor">#define SPI_CR2_SSOE_Msk         (0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)                   </span></div>
<div class="line"><a id="l10911" name="l10911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">10911</a></span><span class="preprocessor">#define SPI_CR2_SSOE             SPI_CR2_SSOE_Msk                              </span></div>
<div class="line"><a id="l10912" name="l10912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f3d219a0dd2637fb87e10a081f4a298">10912</a></span><span class="preprocessor">#define SPI_CR2_NSSP_Pos         (3U)</span></div>
<div class="line"><a id="l10913" name="l10913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509">10913</a></span><span class="preprocessor">#define SPI_CR2_NSSP_Msk         (0x1UL &lt;&lt; SPI_CR2_NSSP_Pos)                   </span></div>
<div class="line"><a id="l10914" name="l10914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">10914</a></span><span class="preprocessor">#define SPI_CR2_NSSP             SPI_CR2_NSSP_Msk                              </span></div>
<div class="line"><a id="l10915" name="l10915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222">10915</a></span><span class="preprocessor">#define SPI_CR2_FRF_Pos          (4U)</span></div>
<div class="line"><a id="l10916" name="l10916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">10916</a></span><span class="preprocessor">#define SPI_CR2_FRF_Msk          (0x1UL &lt;&lt; SPI_CR2_FRF_Pos)                    </span></div>
<div class="line"><a id="l10917" name="l10917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">10917</a></span><span class="preprocessor">#define SPI_CR2_FRF              SPI_CR2_FRF_Msk                               </span></div>
<div class="line"><a id="l10918" name="l10918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7">10918</a></span><span class="preprocessor">#define SPI_CR2_ERRIE_Pos        (5U)</span></div>
<div class="line"><a id="l10919" name="l10919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">10919</a></span><span class="preprocessor">#define SPI_CR2_ERRIE_Msk        (0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)                  </span></div>
<div class="line"><a id="l10920" name="l10920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">10920</a></span><span class="preprocessor">#define SPI_CR2_ERRIE            SPI_CR2_ERRIE_Msk                             </span></div>
<div class="line"><a id="l10921" name="l10921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971">10921</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE_Pos       (6U)</span></div>
<div class="line"><a id="l10922" name="l10922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">10922</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE_Msk       (0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)                 </span></div>
<div class="line"><a id="l10923" name="l10923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">10923</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE           SPI_CR2_RXNEIE_Msk                            </span></div>
<div class="line"><a id="l10924" name="l10924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262">10924</a></span><span class="preprocessor">#define SPI_CR2_TXEIE_Pos        (7U)</span></div>
<div class="line"><a id="l10925" name="l10925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">10925</a></span><span class="preprocessor">#define SPI_CR2_TXEIE_Msk        (0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)                  </span></div>
<div class="line"><a id="l10926" name="l10926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">10926</a></span><span class="preprocessor">#define SPI_CR2_TXEIE            SPI_CR2_TXEIE_Msk                             </span></div>
<div class="line"><a id="l10927" name="l10927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d99d892c07e86bdec0167e55afefea2">10927</a></span><span class="preprocessor">#define SPI_CR2_DS_Pos           (8U)</span></div>
<div class="line"><a id="l10928" name="l10928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865">10928</a></span><span class="preprocessor">#define SPI_CR2_DS_Msk           (0xFUL &lt;&lt; SPI_CR2_DS_Pos)                     </span></div>
<div class="line"><a id="l10929" name="l10929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e">10929</a></span><span class="preprocessor">#define SPI_CR2_DS               SPI_CR2_DS_Msk                                </span></div>
<div class="line"><a id="l10930" name="l10930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da">10930</a></span><span class="preprocessor">#define SPI_CR2_DS_0             (0x1UL &lt;&lt; SPI_CR2_DS_Pos)                     </span></div>
<div class="line"><a id="l10931" name="l10931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e">10931</a></span><span class="preprocessor">#define SPI_CR2_DS_1             (0x2UL &lt;&lt; SPI_CR2_DS_Pos)                     </span></div>
<div class="line"><a id="l10932" name="l10932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802">10932</a></span><span class="preprocessor">#define SPI_CR2_DS_2             (0x4UL &lt;&lt; SPI_CR2_DS_Pos)                     </span></div>
<div class="line"><a id="l10933" name="l10933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34">10933</a></span><span class="preprocessor">#define SPI_CR2_DS_3             (0x8UL &lt;&lt; SPI_CR2_DS_Pos)                     </span></div>
<div class="line"><a id="l10934" name="l10934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8140a279ef9c9bcbf108177185b95ee7">10934</a></span><span class="preprocessor">#define SPI_CR2_FRXTH_Pos        (12U)</span></div>
<div class="line"><a id="l10935" name="l10935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2">10935</a></span><span class="preprocessor">#define SPI_CR2_FRXTH_Msk        (0x1UL &lt;&lt; SPI_CR2_FRXTH_Pos)                  </span></div>
<div class="line"><a id="l10936" name="l10936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477">10936</a></span><span class="preprocessor">#define SPI_CR2_FRXTH            SPI_CR2_FRXTH_Msk                             </span></div>
<div class="line"><a id="l10937" name="l10937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fb6b0a429f5c9c32744b957921fb2b">10937</a></span><span class="preprocessor">#define SPI_CR2_LDMARX_Pos       (13U)</span></div>
<div class="line"><a id="l10938" name="l10938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985">10938</a></span><span class="preprocessor">#define SPI_CR2_LDMARX_Msk       (0x1UL &lt;&lt; SPI_CR2_LDMARX_Pos)                 </span></div>
<div class="line"><a id="l10939" name="l10939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc">10939</a></span><span class="preprocessor">#define SPI_CR2_LDMARX           SPI_CR2_LDMARX_Msk                            </span></div>
<div class="line"><a id="l10940" name="l10940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e7407f185f89e5c5a82a7aa8141002">10940</a></span><span class="preprocessor">#define SPI_CR2_LDMATX_Pos       (14U)</span></div>
<div class="line"><a id="l10941" name="l10941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17aed0276aab29fd9f996bfd02db3ce">10941</a></span><span class="preprocessor">#define SPI_CR2_LDMATX_Msk       (0x1UL &lt;&lt; SPI_CR2_LDMATX_Pos)                 </span></div>
<div class="line"><a id="l10942" name="l10942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d">10942</a></span><span class="preprocessor">#define SPI_CR2_LDMATX           SPI_CR2_LDMATX_Msk                            </span></div>
<div class="line"><a id="l10944" name="l10944"></a><span class="lineno">10944</span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a id="l10945" name="l10945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b">10945</a></span><span class="preprocessor">#define SPI_SR_RXNE_Pos          (0U)</span></div>
<div class="line"><a id="l10946" name="l10946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">10946</a></span><span class="preprocessor">#define SPI_SR_RXNE_Msk          (0x1UL &lt;&lt; SPI_SR_RXNE_Pos)                    </span></div>
<div class="line"><a id="l10947" name="l10947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">10947</a></span><span class="preprocessor">#define SPI_SR_RXNE              SPI_SR_RXNE_Msk                               </span></div>
<div class="line"><a id="l10948" name="l10948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d">10948</a></span><span class="preprocessor">#define SPI_SR_TXE_Pos           (1U)</span></div>
<div class="line"><a id="l10949" name="l10949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">10949</a></span><span class="preprocessor">#define SPI_SR_TXE_Msk           (0x1UL &lt;&lt; SPI_SR_TXE_Pos)                     </span></div>
<div class="line"><a id="l10950" name="l10950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">10950</a></span><span class="preprocessor">#define SPI_SR_TXE               SPI_SR_TXE_Msk                                </span></div>
<div class="line"><a id="l10951" name="l10951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c">10951</a></span><span class="preprocessor">#define SPI_SR_CHSIDE_Pos        (2U)</span></div>
<div class="line"><a id="l10952" name="l10952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">10952</a></span><span class="preprocessor">#define SPI_SR_CHSIDE_Msk        (0x1UL &lt;&lt; SPI_SR_CHSIDE_Pos)                  </span></div>
<div class="line"><a id="l10953" name="l10953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">10953</a></span><span class="preprocessor">#define SPI_SR_CHSIDE            SPI_SR_CHSIDE_Msk                             </span></div>
<div class="line"><a id="l10954" name="l10954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0">10954</a></span><span class="preprocessor">#define SPI_SR_UDR_Pos           (3U)</span></div>
<div class="line"><a id="l10955" name="l10955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">10955</a></span><span class="preprocessor">#define SPI_SR_UDR_Msk           (0x1UL &lt;&lt; SPI_SR_UDR_Pos)                     </span></div>
<div class="line"><a id="l10956" name="l10956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">10956</a></span><span class="preprocessor">#define SPI_SR_UDR               SPI_SR_UDR_Msk                                </span></div>
<div class="line"><a id="l10957" name="l10957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c">10957</a></span><span class="preprocessor">#define SPI_SR_CRCERR_Pos        (4U)</span></div>
<div class="line"><a id="l10958" name="l10958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">10958</a></span><span class="preprocessor">#define SPI_SR_CRCERR_Msk        (0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)                  </span></div>
<div class="line"><a id="l10959" name="l10959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">10959</a></span><span class="preprocessor">#define SPI_SR_CRCERR            SPI_SR_CRCERR_Msk                             </span></div>
<div class="line"><a id="l10960" name="l10960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73">10960</a></span><span class="preprocessor">#define SPI_SR_MODF_Pos          (5U)</span></div>
<div class="line"><a id="l10961" name="l10961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">10961</a></span><span class="preprocessor">#define SPI_SR_MODF_Msk          (0x1UL &lt;&lt; SPI_SR_MODF_Pos)                    </span></div>
<div class="line"><a id="l10962" name="l10962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">10962</a></span><span class="preprocessor">#define SPI_SR_MODF              SPI_SR_MODF_Msk                               </span></div>
<div class="line"><a id="l10963" name="l10963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be">10963</a></span><span class="preprocessor">#define SPI_SR_OVR_Pos           (6U)</span></div>
<div class="line"><a id="l10964" name="l10964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">10964</a></span><span class="preprocessor">#define SPI_SR_OVR_Msk           (0x1UL &lt;&lt; SPI_SR_OVR_Pos)                     </span></div>
<div class="line"><a id="l10965" name="l10965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">10965</a></span><span class="preprocessor">#define SPI_SR_OVR               SPI_SR_OVR_Msk                                </span></div>
<div class="line"><a id="l10966" name="l10966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8">10966</a></span><span class="preprocessor">#define SPI_SR_BSY_Pos           (7U)</span></div>
<div class="line"><a id="l10967" name="l10967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">10967</a></span><span class="preprocessor">#define SPI_SR_BSY_Msk           (0x1UL &lt;&lt; SPI_SR_BSY_Pos)                     </span></div>
<div class="line"><a id="l10968" name="l10968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">10968</a></span><span class="preprocessor">#define SPI_SR_BSY               SPI_SR_BSY_Msk                                </span></div>
<div class="line"><a id="l10969" name="l10969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6">10969</a></span><span class="preprocessor">#define SPI_SR_FRE_Pos           (8U)</span></div>
<div class="line"><a id="l10970" name="l10970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">10970</a></span><span class="preprocessor">#define SPI_SR_FRE_Msk           (0x1UL &lt;&lt; SPI_SR_FRE_Pos)                     </span></div>
<div class="line"><a id="l10971" name="l10971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">10971</a></span><span class="preprocessor">#define SPI_SR_FRE               SPI_SR_FRE_Msk                                </span></div>
<div class="line"><a id="l10972" name="l10972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f440bc7e9a34e9094268fe763eeb53a">10972</a></span><span class="preprocessor">#define SPI_SR_FRLVL_Pos         (9U)</span></div>
<div class="line"><a id="l10973" name="l10973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1">10973</a></span><span class="preprocessor">#define SPI_SR_FRLVL_Msk         (0x3UL &lt;&lt; SPI_SR_FRLVL_Pos)                   </span></div>
<div class="line"><a id="l10974" name="l10974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665">10974</a></span><span class="preprocessor">#define SPI_SR_FRLVL             SPI_SR_FRLVL_Msk                              </span></div>
<div class="line"><a id="l10975" name="l10975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6">10975</a></span><span class="preprocessor">#define SPI_SR_FRLVL_0           (0x1UL &lt;&lt; SPI_SR_FRLVL_Pos)                   </span></div>
<div class="line"><a id="l10976" name="l10976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495">10976</a></span><span class="preprocessor">#define SPI_SR_FRLVL_1           (0x2UL &lt;&lt; SPI_SR_FRLVL_Pos)                   </span></div>
<div class="line"><a id="l10977" name="l10977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66cece750fe7dcf3edf1bbb432c16c5">10977</a></span><span class="preprocessor">#define SPI_SR_FTLVL_Pos         (11U)</span></div>
<div class="line"><a id="l10978" name="l10978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd">10978</a></span><span class="preprocessor">#define SPI_SR_FTLVL_Msk         (0x3UL &lt;&lt; SPI_SR_FTLVL_Pos)                   </span></div>
<div class="line"><a id="l10979" name="l10979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371">10979</a></span><span class="preprocessor">#define SPI_SR_FTLVL             SPI_SR_FTLVL_Msk                              </span></div>
<div class="line"><a id="l10980" name="l10980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39582c6501a37d23965a05094b45b960">10980</a></span><span class="preprocessor">#define SPI_SR_FTLVL_0           (0x1UL &lt;&lt; SPI_SR_FTLVL_Pos)                   </span></div>
<div class="line"><a id="l10981" name="l10981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702">10981</a></span><span class="preprocessor">#define SPI_SR_FTLVL_1           (0x2UL &lt;&lt; SPI_SR_FTLVL_Pos)                   </span></div>
<div class="line"><a id="l10983" name="l10983"></a><span class="lineno">10983</span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a id="l10984" name="l10984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f">10984</a></span><span class="preprocessor">#define SPI_DR_DR_Pos            (0U)</span></div>
<div class="line"><a id="l10985" name="l10985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">10985</a></span><span class="preprocessor">#define SPI_DR_DR_Msk            (0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)                   </span></div>
<div class="line"><a id="l10986" name="l10986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">10986</a></span><span class="preprocessor">#define SPI_DR_DR                SPI_DR_DR_Msk                                 </span></div>
<div class="line"><a id="l10988" name="l10988"></a><span class="lineno">10988</span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a id="l10989" name="l10989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac">10989</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos    (0U)</span></div>
<div class="line"><a id="l10990" name="l10990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">10990</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk    (0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)           </span></div>
<div class="line"><a id="l10991" name="l10991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">10991</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY        SPI_CRCPR_CRCPOLY_Msk                         </span></div>
<div class="line"><a id="l10993" name="l10993"></a><span class="lineno">10993</span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a id="l10994" name="l10994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129">10994</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos     (0U)</span></div>
<div class="line"><a id="l10995" name="l10995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">10995</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk     (0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)            </span></div>
<div class="line"><a id="l10996" name="l10996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">10996</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC         SPI_RXCRCR_RXCRC_Msk                          </span></div>
<div class="line"><a id="l10998" name="l10998"></a><span class="lineno">10998</span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a id="l10999" name="l10999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1">10999</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos     (0U)</span></div>
<div class="line"><a id="l11000" name="l11000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">11000</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk     (0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)            </span></div>
<div class="line"><a id="l11001" name="l11001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">11001</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC         SPI_TXCRCR_TXCRC_Msk                          </span></div>
<div class="line"><a id="l11003" name="l11003"></a><span class="lineno">11003</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11004" name="l11004"></a><span class="lineno">11004</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11005" name="l11005"></a><span class="lineno">11005</span><span class="comment">/*                                    QUADSPI                                 */</span></div>
<div class="line"><a id="l11006" name="l11006"></a><span class="lineno">11006</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11007" name="l11007"></a><span class="lineno">11007</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11008" name="l11008"></a><span class="lineno">11008</span><span class="comment">/*****************  Bit definition for QUADSPI_CR register  *******************/</span></div>
<div class="line"><a id="l11009" name="l11009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa4aa80b4905ec26d619b92e48fc854d">11009</a></span><span class="preprocessor">#define QUADSPI_CR_EN_Pos              (0U)</span></div>
<div class="line"><a id="l11010" name="l11010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46cef7c03db0d2f56c0162e46f6d5b7e">11010</a></span><span class="preprocessor">#define QUADSPI_CR_EN_Msk              (0x1UL &lt;&lt; QUADSPI_CR_EN_Pos)            </span></div>
<div class="line"><a id="l11011" name="l11011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050f00e199825fdcbf074c6c1f8607e3">11011</a></span><span class="preprocessor">#define QUADSPI_CR_EN                  QUADSPI_CR_EN_Msk                       </span></div>
<div class="line"><a id="l11012" name="l11012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2251920f156f08110fd839eae45be031">11012</a></span><span class="preprocessor">#define QUADSPI_CR_ABORT_Pos           (1U)</span></div>
<div class="line"><a id="l11013" name="l11013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3943d288eb9c96ca27136a6bf897cd7">11013</a></span><span class="preprocessor">#define QUADSPI_CR_ABORT_Msk           (0x1UL &lt;&lt; QUADSPI_CR_ABORT_Pos)         </span></div>
<div class="line"><a id="l11014" name="l11014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099d47035fb63f8793169d7f0eb0ae3">11014</a></span><span class="preprocessor">#define QUADSPI_CR_ABORT               QUADSPI_CR_ABORT_Msk                    </span></div>
<div class="line"><a id="l11015" name="l11015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba74bba7eb261b3c66801c676131ad6f">11015</a></span><span class="preprocessor">#define QUADSPI_CR_DMAEN_Pos           (2U)</span></div>
<div class="line"><a id="l11016" name="l11016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fec485d7854f604b165a742784c302a">11016</a></span><span class="preprocessor">#define QUADSPI_CR_DMAEN_Msk           (0x1UL &lt;&lt; QUADSPI_CR_DMAEN_Pos)         </span></div>
<div class="line"><a id="l11017" name="l11017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7806b1bf9954ff72139fd657f193732">11017</a></span><span class="preprocessor">#define QUADSPI_CR_DMAEN               QUADSPI_CR_DMAEN_Msk                    </span></div>
<div class="line"><a id="l11018" name="l11018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0cd4d3ed92f2bff76e300eb316b5dee">11018</a></span><span class="preprocessor">#define QUADSPI_CR_TCEN_Pos            (3U)</span></div>
<div class="line"><a id="l11019" name="l11019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76b5767d370f90eb6dbbbb4f11599ebc">11019</a></span><span class="preprocessor">#define QUADSPI_CR_TCEN_Msk            (0x1UL &lt;&lt; QUADSPI_CR_TCEN_Pos)          </span></div>
<div class="line"><a id="l11020" name="l11020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932b50af86c9c97f801efd75f342638a">11020</a></span><span class="preprocessor">#define QUADSPI_CR_TCEN                QUADSPI_CR_TCEN_Msk                     </span></div>
<div class="line"><a id="l11021" name="l11021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d599667cf72d71bf079f16f74996294">11021</a></span><span class="preprocessor">#define QUADSPI_CR_SSHIFT_Pos          (4U)</span></div>
<div class="line"><a id="l11022" name="l11022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4750dc0e2b6b04adb40fae6401694a98">11022</a></span><span class="preprocessor">#define QUADSPI_CR_SSHIFT_Msk          (0x1UL &lt;&lt; QUADSPI_CR_SSHIFT_Pos)        </span></div>
<div class="line"><a id="l11023" name="l11023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac649059660621f63f0fad2475c9054de">11023</a></span><span class="preprocessor">#define QUADSPI_CR_SSHIFT              QUADSPI_CR_SSHIFT_Msk                   </span></div>
<div class="line"><a id="l11024" name="l11024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad011d794d88c184122e73dd10fc647b6">11024</a></span><span class="preprocessor">#define QUADSPI_CR_DFM_Pos             (6U)</span></div>
<div class="line"><a id="l11025" name="l11025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac72190b3395b4829c81606842b99268d">11025</a></span><span class="preprocessor">#define QUADSPI_CR_DFM_Msk             (0x1UL &lt;&lt; QUADSPI_CR_DFM_Pos)           </span></div>
<div class="line"><a id="l11026" name="l11026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d442f814ee278094ea5a7a4c2f24c1b">11026</a></span><span class="preprocessor">#define QUADSPI_CR_DFM                 QUADSPI_CR_DFM_Msk                      </span></div>
<div class="line"><a id="l11027" name="l11027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada9388b6b568504d250a60c26ee1f54e">11027</a></span><span class="preprocessor">#define QUADSPI_CR_FSEL_Pos            (7U)</span></div>
<div class="line"><a id="l11028" name="l11028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35dc9e719ebc5572f4ff72b60c58f340">11028</a></span><span class="preprocessor">#define QUADSPI_CR_FSEL_Msk            (0x1UL &lt;&lt; QUADSPI_CR_FSEL_Pos)          </span></div>
<div class="line"><a id="l11029" name="l11029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ac5939ec9c764a0aef267fe8f43997f">11029</a></span><span class="preprocessor">#define QUADSPI_CR_FSEL                QUADSPI_CR_FSEL_Msk                     </span></div>
<div class="line"><a id="l11030" name="l11030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad404b7bd6a6bb81ce11eea0e2ea87b77">11030</a></span><span class="preprocessor">#define QUADSPI_CR_FTHRES_Pos          (8U)</span></div>
<div class="line"><a id="l11031" name="l11031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a4c063ab026506633d7fae01b756b9">11031</a></span><span class="preprocessor">#define QUADSPI_CR_FTHRES_Msk          (0xFUL &lt;&lt; QUADSPI_CR_FTHRES_Pos)        </span></div>
<div class="line"><a id="l11032" name="l11032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082e8164b4758a9259244923b602b3ea">11032</a></span><span class="preprocessor">#define QUADSPI_CR_FTHRES              QUADSPI_CR_FTHRES_Msk                   </span></div>
<div class="line"><a id="l11033" name="l11033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14d6cf3a4073d3427b81fe6fefaa87ab">11033</a></span><span class="preprocessor">#define QUADSPI_CR_TEIE_Pos            (16U)</span></div>
<div class="line"><a id="l11034" name="l11034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f93e9c1c1c20a032b6fbdff478db62">11034</a></span><span class="preprocessor">#define QUADSPI_CR_TEIE_Msk            (0x1UL &lt;&lt; QUADSPI_CR_TEIE_Pos)          </span></div>
<div class="line"><a id="l11035" name="l11035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25e8a6f3a65548cd3507bb01e1d505c4">11035</a></span><span class="preprocessor">#define QUADSPI_CR_TEIE                QUADSPI_CR_TEIE_Msk                     </span></div>
<div class="line"><a id="l11036" name="l11036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb4567c3eb9de1377014633288b88e">11036</a></span><span class="preprocessor">#define QUADSPI_CR_TCIE_Pos            (17U)</span></div>
<div class="line"><a id="l11037" name="l11037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2b833518483dfbfac21a5cba9c38">11037</a></span><span class="preprocessor">#define QUADSPI_CR_TCIE_Msk            (0x1UL &lt;&lt; QUADSPI_CR_TCIE_Pos)          </span></div>
<div class="line"><a id="l11038" name="l11038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b40d2fa562d560e20c1be773996e9ba">11038</a></span><span class="preprocessor">#define QUADSPI_CR_TCIE                QUADSPI_CR_TCIE_Msk                     </span></div>
<div class="line"><a id="l11039" name="l11039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7418d4689c235ee57122975244060f9">11039</a></span><span class="preprocessor">#define QUADSPI_CR_FTIE_Pos            (18U)</span></div>
<div class="line"><a id="l11040" name="l11040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25c42df9850be004b2a905418247d0ff">11040</a></span><span class="preprocessor">#define QUADSPI_CR_FTIE_Msk            (0x1UL &lt;&lt; QUADSPI_CR_FTIE_Pos)          </span></div>
<div class="line"><a id="l11041" name="l11041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2045af0479b1dac21baee49c33e8e42f">11041</a></span><span class="preprocessor">#define QUADSPI_CR_FTIE                QUADSPI_CR_FTIE_Msk                     </span></div>
<div class="line"><a id="l11042" name="l11042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae533b752ad19cd488c045eb91f099ebb">11042</a></span><span class="preprocessor">#define QUADSPI_CR_SMIE_Pos            (19U)</span></div>
<div class="line"><a id="l11043" name="l11043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8269f74372f54434546644791504dfa">11043</a></span><span class="preprocessor">#define QUADSPI_CR_SMIE_Msk            (0x1UL &lt;&lt; QUADSPI_CR_SMIE_Pos)          </span></div>
<div class="line"><a id="l11044" name="l11044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f95f4be636467b6fde77aa7a5785459">11044</a></span><span class="preprocessor">#define QUADSPI_CR_SMIE                QUADSPI_CR_SMIE_Msk                     </span></div>
<div class="line"><a id="l11045" name="l11045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f3c13464a588f4f851bb0321a25edfa">11045</a></span><span class="preprocessor">#define QUADSPI_CR_TOIE_Pos            (20U)</span></div>
<div class="line"><a id="l11046" name="l11046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a6933c16c6f2f599eb2400be00449c">11046</a></span><span class="preprocessor">#define QUADSPI_CR_TOIE_Msk            (0x1UL &lt;&lt; QUADSPI_CR_TOIE_Pos)          </span></div>
<div class="line"><a id="l11047" name="l11047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24de4f12fa1b925837252613f85e4c94">11047</a></span><span class="preprocessor">#define QUADSPI_CR_TOIE                QUADSPI_CR_TOIE_Msk                     </span></div>
<div class="line"><a id="l11048" name="l11048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3106ef55e0687ff0b58e1cfdc1c888b8">11048</a></span><span class="preprocessor">#define QUADSPI_CR_APMS_Pos            (22U)</span></div>
<div class="line"><a id="l11049" name="l11049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96d5cbc8c43b952d08dd1211406d102e">11049</a></span><span class="preprocessor">#define QUADSPI_CR_APMS_Msk            (0x1UL &lt;&lt; QUADSPI_CR_APMS_Pos)          </span></div>
<div class="line"><a id="l11050" name="l11050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d623300af29d42d1233140873c43db6">11050</a></span><span class="preprocessor">#define QUADSPI_CR_APMS                QUADSPI_CR_APMS_Msk                     </span></div>
<div class="line"><a id="l11051" name="l11051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef62b343fc5f2ea1a52439db51d02af">11051</a></span><span class="preprocessor">#define QUADSPI_CR_PMM_Pos             (23U)</span></div>
<div class="line"><a id="l11052" name="l11052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f020bd6457b98962d55bd5bf198a944">11052</a></span><span class="preprocessor">#define QUADSPI_CR_PMM_Msk             (0x1UL &lt;&lt; QUADSPI_CR_PMM_Pos)           </span></div>
<div class="line"><a id="l11053" name="l11053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccf439c54bb374d15bb1407e3018e4a">11053</a></span><span class="preprocessor">#define QUADSPI_CR_PMM                 QUADSPI_CR_PMM_Msk                      </span></div>
<div class="line"><a id="l11054" name="l11054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12223b96eff7f01cf7d11066e81863dc">11054</a></span><span class="preprocessor">#define QUADSPI_CR_PRESCALER_Pos       (24U)</span></div>
<div class="line"><a id="l11055" name="l11055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62974bf5335f5adb1703e8cd978dbea9">11055</a></span><span class="preprocessor">#define QUADSPI_CR_PRESCALER_Msk       (0xFFUL &lt;&lt; QUADSPI_CR_PRESCALER_Pos)    </span></div>
<div class="line"><a id="l11056" name="l11056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114d302227e035a45dc61fdf1ac1b779">11056</a></span><span class="preprocessor">#define QUADSPI_CR_PRESCALER           QUADSPI_CR_PRESCALER_Msk                </span></div>
<div class="line"><a id="l11058" name="l11058"></a><span class="lineno">11058</span><span class="comment">/*****************  Bit definition for QUADSPI_DCR register  ******************/</span></div>
<div class="line"><a id="l11059" name="l11059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac418d61b5a68a28febfbcfa3747ddea1">11059</a></span><span class="preprocessor">#define QUADSPI_DCR_CKMODE_Pos         (0U)</span></div>
<div class="line"><a id="l11060" name="l11060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf08d28379992cc33a77c8b179eb2ed33">11060</a></span><span class="preprocessor">#define QUADSPI_DCR_CKMODE_Msk         (0x1UL &lt;&lt; QUADSPI_DCR_CKMODE_Pos)       </span></div>
<div class="line"><a id="l11061" name="l11061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8832f18ae10c2d8d1406182e340561bf">11061</a></span><span class="preprocessor">#define QUADSPI_DCR_CKMODE             QUADSPI_DCR_CKMODE_Msk                  </span></div>
<div class="line"><a id="l11062" name="l11062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a8121dc638582bb0d874f648d584cd2">11062</a></span><span class="preprocessor">#define QUADSPI_DCR_CSHT_Pos           (8U)</span></div>
<div class="line"><a id="l11063" name="l11063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaffcf3d688615c78fd05559dc3d3ad03">11063</a></span><span class="preprocessor">#define QUADSPI_DCR_CSHT_Msk           (0x7UL &lt;&lt; QUADSPI_DCR_CSHT_Pos)         </span></div>
<div class="line"><a id="l11064" name="l11064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63f0111a0ed3bcdcfabfd618da1909">11064</a></span><span class="preprocessor">#define QUADSPI_DCR_CSHT               QUADSPI_DCR_CSHT_Msk                    </span></div>
<div class="line"><a id="l11065" name="l11065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac912ef20933fcfb0a1618f78d4809a35">11065</a></span><span class="preprocessor">#define QUADSPI_DCR_CSHT_0             (0x1UL &lt;&lt; QUADSPI_DCR_CSHT_Pos)         </span></div>
<div class="line"><a id="l11066" name="l11066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6964dc08cfe39a49142c172efec76c62">11066</a></span><span class="preprocessor">#define QUADSPI_DCR_CSHT_1             (0x2UL &lt;&lt; QUADSPI_DCR_CSHT_Pos)         </span></div>
<div class="line"><a id="l11067" name="l11067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92c3f2d244cf216043f65940860f39ed">11067</a></span><span class="preprocessor">#define QUADSPI_DCR_CSHT_2             (0x4UL &lt;&lt; QUADSPI_DCR_CSHT_Pos)         </span></div>
<div class="line"><a id="l11068" name="l11068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b6e4e51734616c4532811a8f945ad2b">11068</a></span><span class="preprocessor">#define QUADSPI_DCR_FSIZE_Pos          (16U)</span></div>
<div class="line"><a id="l11069" name="l11069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga368780b3973790e6ed38d4ec1f84d3c5">11069</a></span><span class="preprocessor">#define QUADSPI_DCR_FSIZE_Msk          (0x1FUL &lt;&lt; QUADSPI_DCR_FSIZE_Pos)       </span></div>
<div class="line"><a id="l11070" name="l11070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf584e24757c37b02f1dd151c03e20561">11070</a></span><span class="preprocessor">#define QUADSPI_DCR_FSIZE              QUADSPI_DCR_FSIZE_Msk                   </span></div>
<div class="line"><a id="l11072" name="l11072"></a><span class="lineno">11072</span><span class="comment">/******************  Bit definition for QUADSPI_SR register  *******************/</span></div>
<div class="line"><a id="l11073" name="l11073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed448ce0713bd90101c9122a682da51a">11073</a></span><span class="preprocessor">#define QUADSPI_SR_TEF_Pos             (0U)</span></div>
<div class="line"><a id="l11074" name="l11074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f735f87bc58b45b805955787f44dc48">11074</a></span><span class="preprocessor">#define QUADSPI_SR_TEF_Msk             (0x1UL &lt;&lt; QUADSPI_SR_TEF_Pos)           </span></div>
<div class="line"><a id="l11075" name="l11075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cec647b2b62709c4518c4f82eb38b1d">11075</a></span><span class="preprocessor">#define QUADSPI_SR_TEF                 QUADSPI_SR_TEF_Msk                      </span></div>
<div class="line"><a id="l11076" name="l11076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f37bf69fe0c87e0e38a847456a8b462">11076</a></span><span class="preprocessor">#define QUADSPI_SR_TCF_Pos             (1U)</span></div>
<div class="line"><a id="l11077" name="l11077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacf5b7079925037717377eb190962cf3">11077</a></span><span class="preprocessor">#define QUADSPI_SR_TCF_Msk             (0x1UL &lt;&lt; QUADSPI_SR_TCF_Pos)           </span></div>
<div class="line"><a id="l11078" name="l11078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c813dad6149701606c0ff42663b64c9">11078</a></span><span class="preprocessor">#define QUADSPI_SR_TCF                 QUADSPI_SR_TCF_Msk                      </span></div>
<div class="line"><a id="l11079" name="l11079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82f87fa2af235ca3c6829ff9327db83">11079</a></span><span class="preprocessor">#define QUADSPI_SR_FTF_Pos             (2U)</span></div>
<div class="line"><a id="l11080" name="l11080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c9c43d86edbd0af2ef0acbbe1ee83d">11080</a></span><span class="preprocessor">#define QUADSPI_SR_FTF_Msk             (0x1UL &lt;&lt; QUADSPI_SR_FTF_Pos)           </span></div>
<div class="line"><a id="l11081" name="l11081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad96f31e896e12ca3a3f2e836a115bb09">11081</a></span><span class="preprocessor">#define QUADSPI_SR_FTF                 QUADSPI_SR_FTF_Msk                      </span></div>
<div class="line"><a id="l11082" name="l11082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab56e027eb8904a4167f5bdd2b928131a">11082</a></span><span class="preprocessor">#define QUADSPI_SR_SMF_Pos             (3U)</span></div>
<div class="line"><a id="l11083" name="l11083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d593adbb4f4147a3a10328128817d6">11083</a></span><span class="preprocessor">#define QUADSPI_SR_SMF_Msk             (0x1UL &lt;&lt; QUADSPI_SR_SMF_Pos)           </span></div>
<div class="line"><a id="l11084" name="l11084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33328be6c9c4f951ba6d04c80ed846a5">11084</a></span><span class="preprocessor">#define QUADSPI_SR_SMF                 QUADSPI_SR_SMF_Msk                      </span></div>
<div class="line"><a id="l11085" name="l11085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6705486da5a51463ccce8338c502ec51">11085</a></span><span class="preprocessor">#define QUADSPI_SR_TOF_Pos             (4U)</span></div>
<div class="line"><a id="l11086" name="l11086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c908040b579907946bac113088a3bbf">11086</a></span><span class="preprocessor">#define QUADSPI_SR_TOF_Msk             (0x1UL &lt;&lt; QUADSPI_SR_TOF_Pos)           </span></div>
<div class="line"><a id="l11087" name="l11087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76452c78d891392aad440842dc2882f6">11087</a></span><span class="preprocessor">#define QUADSPI_SR_TOF                 QUADSPI_SR_TOF_Msk                      </span></div>
<div class="line"><a id="l11088" name="l11088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7786097c439ca79aab6f5a9ac4bfbd">11088</a></span><span class="preprocessor">#define QUADSPI_SR_BUSY_Pos            (5U)</span></div>
<div class="line"><a id="l11089" name="l11089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade769c50d3921188ecf13db3619bd13d">11089</a></span><span class="preprocessor">#define QUADSPI_SR_BUSY_Msk            (0x1UL &lt;&lt; QUADSPI_SR_BUSY_Pos)          </span></div>
<div class="line"><a id="l11090" name="l11090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27254c6ca941e4ca5d2f46e5bc7fdf0d">11090</a></span><span class="preprocessor">#define QUADSPI_SR_BUSY                QUADSPI_SR_BUSY_Msk                     </span></div>
<div class="line"><a id="l11091" name="l11091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239f0e21dfc058591b82fae2112c43e2">11091</a></span><span class="preprocessor">#define QUADSPI_SR_FLEVEL_Pos          (8U)</span></div>
<div class="line"><a id="l11092" name="l11092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340ed2c87acf50c9a031fdd32039caad">11092</a></span><span class="preprocessor">#define QUADSPI_SR_FLEVEL_Msk          (0x1FUL &lt;&lt; QUADSPI_SR_FLEVEL_Pos)       </span></div>
<div class="line"><a id="l11093" name="l11093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d4c03a504a1e187cdac3f993580f050">11093</a></span><span class="preprocessor">#define QUADSPI_SR_FLEVEL              QUADSPI_SR_FLEVEL_Msk                   </span></div>
<div class="line"><a id="l11095" name="l11095"></a><span class="lineno">11095</span><span class="comment">/******************  Bit definition for QUADSPI_FCR register  ******************/</span></div>
<div class="line"><a id="l11096" name="l11096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99f47ba6f636bb4565bbf3e27870ff4">11096</a></span><span class="preprocessor">#define QUADSPI_FCR_CTEF_Pos           (0U)</span></div>
<div class="line"><a id="l11097" name="l11097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63058292a090cdbe5e8549c26a874016">11097</a></span><span class="preprocessor">#define QUADSPI_FCR_CTEF_Msk           (0x1UL &lt;&lt; QUADSPI_FCR_CTEF_Pos)         </span></div>
<div class="line"><a id="l11098" name="l11098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4884ff79878b8b4a9bbf4cab3719b72f">11098</a></span><span class="preprocessor">#define QUADSPI_FCR_CTEF               QUADSPI_FCR_CTEF_Msk                    </span></div>
<div class="line"><a id="l11099" name="l11099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfdf17eb37e5519f927c08a7a798991e">11099</a></span><span class="preprocessor">#define QUADSPI_FCR_CTCF_Pos           (1U)</span></div>
<div class="line"><a id="l11100" name="l11100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9137481f0934856da91f1c00395970">11100</a></span><span class="preprocessor">#define QUADSPI_FCR_CTCF_Msk           (0x1UL &lt;&lt; QUADSPI_FCR_CTCF_Pos)         </span></div>
<div class="line"><a id="l11101" name="l11101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c6130ef9224cad78ad7c8161782886">11101</a></span><span class="preprocessor">#define QUADSPI_FCR_CTCF               QUADSPI_FCR_CTCF_Msk                    </span></div>
<div class="line"><a id="l11102" name="l11102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae648aafacee44ee4ff7c5b3f50f848d7">11102</a></span><span class="preprocessor">#define QUADSPI_FCR_CSMF_Pos           (3U)</span></div>
<div class="line"><a id="l11103" name="l11103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0356f5d6bc4282392be36d2473ab61c9">11103</a></span><span class="preprocessor">#define QUADSPI_FCR_CSMF_Msk           (0x1UL &lt;&lt; QUADSPI_FCR_CSMF_Pos)         </span></div>
<div class="line"><a id="l11104" name="l11104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4a83d65aa38256bcfa4e88621bc514">11104</a></span><span class="preprocessor">#define QUADSPI_FCR_CSMF               QUADSPI_FCR_CSMF_Msk                    </span></div>
<div class="line"><a id="l11105" name="l11105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30534930ced45ca0ec96028ad9ed7ae8">11105</a></span><span class="preprocessor">#define QUADSPI_FCR_CTOF_Pos           (4U)</span></div>
<div class="line"><a id="l11106" name="l11106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf086299045c80044206d34a27e5f20a">11106</a></span><span class="preprocessor">#define QUADSPI_FCR_CTOF_Msk           (0x1UL &lt;&lt; QUADSPI_FCR_CTOF_Pos)         </span></div>
<div class="line"><a id="l11107" name="l11107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6694075780a7586b8a4dcaa97fd86dd">11107</a></span><span class="preprocessor">#define QUADSPI_FCR_CTOF               QUADSPI_FCR_CTOF_Msk                    </span></div>
<div class="line"><a id="l11109" name="l11109"></a><span class="lineno">11109</span><span class="comment">/******************  Bit definition for QUADSPI_DLR register  ******************/</span></div>
<div class="line"><a id="l11110" name="l11110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabade7575444d8aee805a4f7a59750f27">11110</a></span><span class="preprocessor">#define QUADSPI_DLR_DL_Pos             (0U)</span></div>
<div class="line"><a id="l11111" name="l11111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb22282d2a69a2db801a310ccbbfea3f">11111</a></span><span class="preprocessor">#define QUADSPI_DLR_DL_Msk             (0xFFFFFFFFUL &lt;&lt; QUADSPI_DLR_DL_Pos)    </span></div>
<div class="line"><a id="l11112" name="l11112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59fb9f95ad0078959c752e92cde27249">11112</a></span><span class="preprocessor">#define QUADSPI_DLR_DL                 QUADSPI_DLR_DL_Msk                      </span></div>
<div class="line"><a id="l11114" name="l11114"></a><span class="lineno">11114</span><span class="comment">/******************  Bit definition for QUADSPI_CCR register  ******************/</span></div>
<div class="line"><a id="l11115" name="l11115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2db1d07b31f4fb545d8e7c2c9791ff2">11115</a></span><span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION_Pos    (0U)</span></div>
<div class="line"><a id="l11116" name="l11116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cefca385410f735408a014b4d2db8f0">11116</a></span><span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION_Msk    (0xFFUL &lt;&lt; QUADSPI_CCR_INSTRUCTION_Pos) </span></div>
<div class="line"><a id="l11117" name="l11117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ed7a5064224daa407ad9029eb42b28">11117</a></span><span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION        QUADSPI_CCR_INSTRUCTION_Msk             </span></div>
<div class="line"><a id="l11118" name="l11118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3aecdf1f1d220aa8b4bab90e5c15c0c">11118</a></span><span class="preprocessor">#define QUADSPI_CCR_IMODE_Pos          (8U)</span></div>
<div class="line"><a id="l11119" name="l11119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa00234074a8f3c422b37b27c4018637c">11119</a></span><span class="preprocessor">#define QUADSPI_CCR_IMODE_Msk          (0x3UL &lt;&lt; QUADSPI_CCR_IMODE_Pos)        </span></div>
<div class="line"><a id="l11120" name="l11120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f4596d166dc7ab94d2da7a5dd7539d">11120</a></span><span class="preprocessor">#define QUADSPI_CCR_IMODE              QUADSPI_CCR_IMODE_Msk                   </span></div>
<div class="line"><a id="l11121" name="l11121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab695f13859f6781ad3e7628bf3a49e">11121</a></span><span class="preprocessor">#define QUADSPI_CCR_IMODE_0            (0x1UL &lt;&lt; QUADSPI_CCR_IMODE_Pos)        </span></div>
<div class="line"><a id="l11122" name="l11122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823ea8041e96d5f07da42bab62eff812">11122</a></span><span class="preprocessor">#define QUADSPI_CCR_IMODE_1            (0x2UL &lt;&lt; QUADSPI_CCR_IMODE_Pos)        </span></div>
<div class="line"><a id="l11123" name="l11123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7245c5167d4021eaec2a6a24fbe2e50f">11123</a></span><span class="preprocessor">#define QUADSPI_CCR_ADMODE_Pos         (10U)</span></div>
<div class="line"><a id="l11124" name="l11124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8933f698cf4d1e2fe6be5c058c92ac">11124</a></span><span class="preprocessor">#define QUADSPI_CCR_ADMODE_Msk         (0x3UL &lt;&lt; QUADSPI_CCR_ADMODE_Pos)       </span></div>
<div class="line"><a id="l11125" name="l11125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9864b837f30e0a71c01f2e0bdb2aca">11125</a></span><span class="preprocessor">#define QUADSPI_CCR_ADMODE             QUADSPI_CCR_ADMODE_Msk                  </span></div>
<div class="line"><a id="l11126" name="l11126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf621124ab63b71e0eb81bd3f5de5a692">11126</a></span><span class="preprocessor">#define QUADSPI_CCR_ADMODE_0           (0x1UL &lt;&lt; QUADSPI_CCR_ADMODE_Pos)       </span></div>
<div class="line"><a id="l11127" name="l11127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98b17d18d09eaa2d0b3964a8bba2987f">11127</a></span><span class="preprocessor">#define QUADSPI_CCR_ADMODE_1           (0x2UL &lt;&lt; QUADSPI_CCR_ADMODE_Pos)       </span></div>
<div class="line"><a id="l11128" name="l11128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c560c1b4b48df4137694a3d7b16e985">11128</a></span><span class="preprocessor">#define QUADSPI_CCR_ADSIZE_Pos         (12U)</span></div>
<div class="line"><a id="l11129" name="l11129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1bb9e881487896c02827b587129cf09">11129</a></span><span class="preprocessor">#define QUADSPI_CCR_ADSIZE_Msk         (0x3UL &lt;&lt; QUADSPI_CCR_ADSIZE_Pos)       </span></div>
<div class="line"><a id="l11130" name="l11130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c1450a577fbd8a23f4eae6bacd19e0e">11130</a></span><span class="preprocessor">#define QUADSPI_CCR_ADSIZE             QUADSPI_CCR_ADSIZE_Msk                  </span></div>
<div class="line"><a id="l11131" name="l11131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa8bcf22a33048f216cb2f4cb04a804c">11131</a></span><span class="preprocessor">#define QUADSPI_CCR_ADSIZE_0           (0x1UL &lt;&lt; QUADSPI_CCR_ADSIZE_Pos)       </span></div>
<div class="line"><a id="l11132" name="l11132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac494d4650497b178db83a0d2e2f76523">11132</a></span><span class="preprocessor">#define QUADSPI_CCR_ADSIZE_1           (0x2UL &lt;&lt; QUADSPI_CCR_ADSIZE_Pos)       </span></div>
<div class="line"><a id="l11133" name="l11133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab875fb0da93019006b26543bc35e3e">11133</a></span><span class="preprocessor">#define QUADSPI_CCR_ABMODE_Pos         (14U)</span></div>
<div class="line"><a id="l11134" name="l11134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1a75ed248abae68c5c7886f935229b">11134</a></span><span class="preprocessor">#define QUADSPI_CCR_ABMODE_Msk         (0x3UL &lt;&lt; QUADSPI_CCR_ABMODE_Pos)       </span></div>
<div class="line"><a id="l11135" name="l11135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f909348c71158503ac2c88920a83b47">11135</a></span><span class="preprocessor">#define QUADSPI_CCR_ABMODE             QUADSPI_CCR_ABMODE_Msk                  </span></div>
<div class="line"><a id="l11136" name="l11136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479cace0fc2a6484e4d8972a5f6527f">11136</a></span><span class="preprocessor">#define QUADSPI_CCR_ABMODE_0           (0x1UL &lt;&lt; QUADSPI_CCR_ABMODE_Pos)       </span></div>
<div class="line"><a id="l11137" name="l11137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5152b4a6f79afebad47e48b3b00164c">11137</a></span><span class="preprocessor">#define QUADSPI_CCR_ABMODE_1           (0x2UL &lt;&lt; QUADSPI_CCR_ABMODE_Pos)       </span></div>
<div class="line"><a id="l11138" name="l11138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21f4a4ba928859b14f73a71e7c9a6e95">11138</a></span><span class="preprocessor">#define QUADSPI_CCR_ABSIZE_Pos         (16U)</span></div>
<div class="line"><a id="l11139" name="l11139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e9a51af71674f5a81bf660f99d7f98">11139</a></span><span class="preprocessor">#define QUADSPI_CCR_ABSIZE_Msk         (0x3UL &lt;&lt; QUADSPI_CCR_ABSIZE_Pos)       </span></div>
<div class="line"><a id="l11140" name="l11140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07e06ab4a72b1a656dc5109865c094cd">11140</a></span><span class="preprocessor">#define QUADSPI_CCR_ABSIZE             QUADSPI_CCR_ABSIZE_Msk                  </span></div>
<div class="line"><a id="l11141" name="l11141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc04385fd4c11faea9bfc69abdaeffd4">11141</a></span><span class="preprocessor">#define QUADSPI_CCR_ABSIZE_0           (0x1UL &lt;&lt; QUADSPI_CCR_ABSIZE_Pos)       </span></div>
<div class="line"><a id="l11142" name="l11142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9edfe20cd5f17adf58431043c60e8e4d">11142</a></span><span class="preprocessor">#define QUADSPI_CCR_ABSIZE_1           (0x2UL &lt;&lt; QUADSPI_CCR_ABSIZE_Pos)       </span></div>
<div class="line"><a id="l11143" name="l11143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3951d005e9304f86907375ccb265432b">11143</a></span><span class="preprocessor">#define QUADSPI_CCR_DCYC_Pos           (18U)</span></div>
<div class="line"><a id="l11144" name="l11144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea9d644c4058a425e82f939b37323005">11144</a></span><span class="preprocessor">#define QUADSPI_CCR_DCYC_Msk           (0x1FUL &lt;&lt; QUADSPI_CCR_DCYC_Pos)        </span></div>
<div class="line"><a id="l11145" name="l11145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668f5eab7fce95556ef4a5d963b816e5">11145</a></span><span class="preprocessor">#define QUADSPI_CCR_DCYC               QUADSPI_CCR_DCYC_Msk                    </span></div>
<div class="line"><a id="l11146" name="l11146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cb15a53e5664ec28d15c8b7d15df35c">11146</a></span><span class="preprocessor">#define QUADSPI_CCR_DMODE_Pos          (24U)</span></div>
<div class="line"><a id="l11147" name="l11147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11cd83632f1d5c4e110d5c9bd1702466">11147</a></span><span class="preprocessor">#define QUADSPI_CCR_DMODE_Msk          (0x3UL &lt;&lt; QUADSPI_CCR_DMODE_Pos)        </span></div>
<div class="line"><a id="l11148" name="l11148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c416cd5ebdbcf7ba0a4c909dc83d9b6">11148</a></span><span class="preprocessor">#define QUADSPI_CCR_DMODE              QUADSPI_CCR_DMODE_Msk                   </span></div>
<div class="line"><a id="l11149" name="l11149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be8dd1cabe88ebfc68fec73a3323fda">11149</a></span><span class="preprocessor">#define QUADSPI_CCR_DMODE_0            (0x1UL &lt;&lt; QUADSPI_CCR_DMODE_Pos)        </span></div>
<div class="line"><a id="l11150" name="l11150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga620fa9db75387cc03044997325b2c291">11150</a></span><span class="preprocessor">#define QUADSPI_CCR_DMODE_1            (0x2UL &lt;&lt; QUADSPI_CCR_DMODE_Pos)        </span></div>
<div class="line"><a id="l11151" name="l11151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace4c51655ab27cf8d8c3430de26944ef">11151</a></span><span class="preprocessor">#define QUADSPI_CCR_FMODE_Pos          (26U)</span></div>
<div class="line"><a id="l11152" name="l11152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b3c279c3e9cadbba9b29040eed3bedb">11152</a></span><span class="preprocessor">#define QUADSPI_CCR_FMODE_Msk          (0x3UL &lt;&lt; QUADSPI_CCR_FMODE_Pos)        </span></div>
<div class="line"><a id="l11153" name="l11153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8bc946580d9e262135bec9bd61deef0">11153</a></span><span class="preprocessor">#define QUADSPI_CCR_FMODE              QUADSPI_CCR_FMODE_Msk                   </span></div>
<div class="line"><a id="l11154" name="l11154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fffb292781550aa45bfa9c7794fd831">11154</a></span><span class="preprocessor">#define QUADSPI_CCR_FMODE_0            (0x1UL &lt;&lt; QUADSPI_CCR_FMODE_Pos)        </span></div>
<div class="line"><a id="l11155" name="l11155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ddd04f00327d4b6110472fc5627d7d0">11155</a></span><span class="preprocessor">#define QUADSPI_CCR_FMODE_1            (0x2UL &lt;&lt; QUADSPI_CCR_FMODE_Pos)        </span></div>
<div class="line"><a id="l11156" name="l11156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6fad9f4152468b3e8e2042559d3efb">11156</a></span><span class="preprocessor">#define QUADSPI_CCR_SIOO_Pos           (28U)</span></div>
<div class="line"><a id="l11157" name="l11157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb2acd179421e6fb0f74dfed3f9bb686">11157</a></span><span class="preprocessor">#define QUADSPI_CCR_SIOO_Msk           (0x1UL &lt;&lt; QUADSPI_CCR_SIOO_Pos)         </span></div>
<div class="line"><a id="l11158" name="l11158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688f887b33af465540dbaf97ee924497">11158</a></span><span class="preprocessor">#define QUADSPI_CCR_SIOO               QUADSPI_CCR_SIOO_Msk                    </span></div>
<div class="line"><a id="l11159" name="l11159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga208cbfa44dac7de361a3a4c675ed7a7e">11159</a></span><span class="preprocessor">#define QUADSPI_CCR_DHHC_Pos           (30U)</span></div>
<div class="line"><a id="l11160" name="l11160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a94be1a5c13bdbb74827a1ed19cfdf">11160</a></span><span class="preprocessor">#define QUADSPI_CCR_DHHC_Msk           (0x1UL &lt;&lt; QUADSPI_CCR_DHHC_Pos)         </span></div>
<div class="line"><a id="l11161" name="l11161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcb43a53d42e435f766e61dd6dabb73e">11161</a></span><span class="preprocessor">#define QUADSPI_CCR_DHHC               QUADSPI_CCR_DHHC_Msk                    </span></div>
<div class="line"><a id="l11162" name="l11162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9b5a773e76bca5624ea07ef133e23a">11162</a></span><span class="preprocessor">#define QUADSPI_CCR_DDRM_Pos           (31U)</span></div>
<div class="line"><a id="l11163" name="l11163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3446a45e544546887305d64341e245">11163</a></span><span class="preprocessor">#define QUADSPI_CCR_DDRM_Msk           (0x1UL &lt;&lt; QUADSPI_CCR_DDRM_Pos)         </span></div>
<div class="line"><a id="l11164" name="l11164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884faae87510ac6026871e24a517f3d8">11164</a></span><span class="preprocessor">#define QUADSPI_CCR_DDRM               QUADSPI_CCR_DDRM_Msk                    </span></div>
<div class="line"><a id="l11166" name="l11166"></a><span class="lineno">11166</span><span class="comment">/******************  Bit definition for QUADSPI_AR register  *******************/</span></div>
<div class="line"><a id="l11167" name="l11167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d48725c60a2cbf975d609a9853f09e8">11167</a></span><span class="preprocessor">#define QUADSPI_AR_ADDRESS_Pos         (0U)</span></div>
<div class="line"><a id="l11168" name="l11168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0d5af1a1214bb00a732c7213a9e69c">11168</a></span><span class="preprocessor">#define QUADSPI_AR_ADDRESS_Msk         (0xFFFFFFFFUL &lt;&lt; QUADSPI_AR_ADDRESS_Pos) </span></div>
<div class="line"><a id="l11169" name="l11169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac204c686bdf36b5d6e848467d4ce3d86">11169</a></span><span class="preprocessor">#define QUADSPI_AR_ADDRESS             QUADSPI_AR_ADDRESS_Msk                  </span></div>
<div class="line"><a id="l11171" name="l11171"></a><span class="lineno">11171</span><span class="comment">/******************  Bit definition for QUADSPI_ABR register  ******************/</span></div>
<div class="line"><a id="l11172" name="l11172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c3f5dab77feb8d1ebe9ed77d130317">11172</a></span><span class="preprocessor">#define QUADSPI_ABR_ALTERNATE_Pos      (0U)</span></div>
<div class="line"><a id="l11173" name="l11173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee28c0dbb70fc72098cc10d75edf6131">11173</a></span><span class="preprocessor">#define QUADSPI_ABR_ALTERNATE_Msk      (0xFFFFFFFFUL &lt;&lt; QUADSPI_ABR_ALTERNATE_Pos) </span></div>
<div class="line"><a id="l11174" name="l11174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec428dde9b33f356fb630b6944d9ab4">11174</a></span><span class="preprocessor">#define QUADSPI_ABR_ALTERNATE          QUADSPI_ABR_ALTERNATE_Msk               </span></div>
<div class="line"><a id="l11176" name="l11176"></a><span class="lineno">11176</span><span class="comment">/******************  Bit definition for QUADSPI_DR register  *******************/</span></div>
<div class="line"><a id="l11177" name="l11177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ddd87bb24474452267a54e01a3009f">11177</a></span><span class="preprocessor">#define QUADSPI_DR_DATA_Pos            (0U)</span></div>
<div class="line"><a id="l11178" name="l11178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e47d752f67a4d6a3fabf8c71da0426b">11178</a></span><span class="preprocessor">#define QUADSPI_DR_DATA_Msk            (0xFFFFFFFFUL &lt;&lt; QUADSPI_DR_DATA_Pos)   </span></div>
<div class="line"><a id="l11179" name="l11179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae10dc21fda848c12e954e5627f73fb1c">11179</a></span><span class="preprocessor">#define QUADSPI_DR_DATA                QUADSPI_DR_DATA_Msk                     </span></div>
<div class="line"><a id="l11181" name="l11181"></a><span class="lineno">11181</span><span class="comment">/******************  Bit definition for QUADSPI_PSMKR register  ****************/</span></div>
<div class="line"><a id="l11182" name="l11182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa21b2669bd0c70f5e8c932fa9ee4ff65">11182</a></span><span class="preprocessor">#define QUADSPI_PSMKR_MASK_Pos         (0U)</span></div>
<div class="line"><a id="l11183" name="l11183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7258eb53f55c15e6c90a2b539d4e391d">11183</a></span><span class="preprocessor">#define QUADSPI_PSMKR_MASK_Msk         (0xFFFFFFFFUL &lt;&lt; QUADSPI_PSMKR_MASK_Pos) </span></div>
<div class="line"><a id="l11184" name="l11184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b390cb9922c1fc26e0c2140f783806">11184</a></span><span class="preprocessor">#define QUADSPI_PSMKR_MASK             QUADSPI_PSMKR_MASK_Msk                  </span></div>
<div class="line"><a id="l11186" name="l11186"></a><span class="lineno">11186</span><span class="comment">/******************  Bit definition for QUADSPI_PSMAR register  ****************/</span></div>
<div class="line"><a id="l11187" name="l11187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c51920f068f0fdc6f1b72c49e9d465">11187</a></span><span class="preprocessor">#define QUADSPI_PSMAR_MATCH_Pos        (0U)</span></div>
<div class="line"><a id="l11188" name="l11188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab20175d341b7f273f0d221424184bd52">11188</a></span><span class="preprocessor">#define QUADSPI_PSMAR_MATCH_Msk        (0xFFFFFFFFUL &lt;&lt; QUADSPI_PSMAR_MATCH_Pos) </span></div>
<div class="line"><a id="l11189" name="l11189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga539a30463ce63b7e73fdf85292296d1c">11189</a></span><span class="preprocessor">#define QUADSPI_PSMAR_MATCH            QUADSPI_PSMAR_MATCH_Msk                 </span></div>
<div class="line"><a id="l11191" name="l11191"></a><span class="lineno">11191</span><span class="comment">/******************  Bit definition for QUADSPI_PIR register  *****************/</span></div>
<div class="line"><a id="l11192" name="l11192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed028e3c1dba726689d8249bd2318a3">11192</a></span><span class="preprocessor">#define QUADSPI_PIR_INTERVAL_Pos       (0U)</span></div>
<div class="line"><a id="l11193" name="l11193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcec0ecb3086582dca75aebe34c421c0">11193</a></span><span class="preprocessor">#define QUADSPI_PIR_INTERVAL_Msk       (0xFFFFUL &lt;&lt; QUADSPI_PIR_INTERVAL_Pos)  </span></div>
<div class="line"><a id="l11194" name="l11194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c199545122e685c22c56c3cb89cb22">11194</a></span><span class="preprocessor">#define QUADSPI_PIR_INTERVAL           QUADSPI_PIR_INTERVAL_Msk                </span></div>
<div class="line"><a id="l11196" name="l11196"></a><span class="lineno">11196</span><span class="comment">/******************  Bit definition for QUADSPI_LPTR register  *****************/</span></div>
<div class="line"><a id="l11197" name="l11197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac891fc743567990b23be011d0b8dd497">11197</a></span><span class="preprocessor">#define QUADSPI_LPTR_TIMEOUT_Pos       (0U)</span></div>
<div class="line"><a id="l11198" name="l11198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad959445e1e5968ae309857547f79ba6">11198</a></span><span class="preprocessor">#define QUADSPI_LPTR_TIMEOUT_Msk       (0xFFFFUL &lt;&lt; QUADSPI_LPTR_TIMEOUT_Pos)  </span></div>
<div class="line"><a id="l11199" name="l11199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18ac0dc4be5d70af1fbbfb7443d8c49">11199</a></span><span class="preprocessor">#define QUADSPI_LPTR_TIMEOUT           QUADSPI_LPTR_TIMEOUT_Msk                </span></div>
<div class="line"><a id="l11201" name="l11201"></a><span class="lineno">11201</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11202" name="l11202"></a><span class="lineno">11202</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11203" name="l11203"></a><span class="lineno">11203</span><span class="comment">/*                                 SYSCFG                                     */</span></div>
<div class="line"><a id="l11204" name="l11204"></a><span class="lineno">11204</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11205" name="l11205"></a><span class="lineno">11205</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11206" name="l11206"></a><span class="lineno">11206</span><span class="comment">/******************  Bit definition for SYSCFG_MEMRMP register  ***************/</span></div>
<div class="line"><a id="l11207" name="l11207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20a445ef41a942b3ec617cfce8297931">11207</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Pos      (0U)</span></div>
<div class="line"><a id="l11208" name="l11208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d">11208</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Msk      (0x7UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)  </span></div>
<div class="line"><a id="l11209" name="l11209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">11209</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE          SYSCFG_MEMRMP_MEM_MODE_Msk             </span></div>
<div class="line"><a id="l11210" name="l11210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">11210</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0        (0x1UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)  </span></div>
<div class="line"><a id="l11211" name="l11211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">11211</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1        (0x2UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)  </span></div>
<div class="line"><a id="l11212" name="l11212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42eb2e54640311449d074871dc352819">11212</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_2        (0x4UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)  </span></div>
<div class="line"><a id="l11214" name="l11214"></a><span class="lineno">11214</span><span class="comment">/******************  Bit definition for SYSCFG_CFGR1 register  ******************/</span></div>
<div class="line"><a id="l11215" name="l11215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a98d5be175a97cfa403feabd4d34611">11215</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FWDIS_Pos          (0U)</span></div>
<div class="line"><a id="l11216" name="l11216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ecf5ba43eab92e2cbb8dff94c7a824a">11216</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FWDIS_Msk          (0x1UL &lt;&lt; SYSCFG_CFGR1_FWDIS_Pos)      </span></div>
<div class="line"><a id="l11217" name="l11217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c84f10bd275f2abb8214e3e78c2da15">11217</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FWDIS              SYSCFG_CFGR1_FWDIS_Msk                 </span></div>
<div class="line"><a id="l11218" name="l11218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1899e756148f7c17d240ef52344a184f">11218</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOSTEN_Pos        (8U)</span></div>
<div class="line"><a id="l11219" name="l11219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb31e569eae913f4707024e66fde991">11219</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOSTEN_Msk        (0x1UL &lt;&lt; SYSCFG_CFGR1_BOOSTEN_Pos)    </span></div>
<div class="line"><a id="l11220" name="l11220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948471b86a4c7bf56000670b10b203ab">11220</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOSTEN            SYSCFG_CFGR1_BOOSTEN_Msk               </span></div>
<div class="line"><a id="l11221" name="l11221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga826fba242f6edc42c0c6895d42f5c2b0">11221</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos    (16U)</span></div>
<div class="line"><a id="l11222" name="l11222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga301d3b5ac2e8801ba6ff3c00c55299e1">11222</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk    (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB6_FMP_Pos) </span></div>
<div class="line"><a id="l11223" name="l11223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee5a1ca3b0408d359907fdc8ae1e44ae">11223</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP        SYSCFG_CFGR1_I2C_PB6_FMP_Msk           </span></div>
<div class="line"><a id="l11224" name="l11224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01a42ee69d7be6f9390bfd8c1970edc1">11224</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos    (17U)</span></div>
<div class="line"><a id="l11225" name="l11225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac594ec163e1f4c32fce0d01c8ec73187">11225</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk    (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB7_FMP_Pos) </span></div>
<div class="line"><a id="l11226" name="l11226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga218ec7f8116e53121ba41a9a57f2ab9c">11226</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP        SYSCFG_CFGR1_I2C_PB7_FMP_Msk           </span></div>
<div class="line"><a id="l11227" name="l11227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e370599c91d80625491b2e3ad7669f6">11227</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP_Pos       (20U)</span></div>
<div class="line"><a id="l11228" name="l11228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea318d04aaef50492a399bd5a8e3ac4">11228</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP_Msk       (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C1_FMP_Pos)   </span></div>
<div class="line"><a id="l11229" name="l11229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e28a2c5e89597d5d447b3d206a3fd6">11229</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP           SYSCFG_CFGR1_I2C1_FMP_Msk              </span></div>
<div class="line"><a id="l11230" name="l11230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee1eec1b9b688bc7601eb9c6cf7ed0c">11230</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C3_FMP_Pos       (22U)</span></div>
<div class="line"><a id="l11231" name="l11231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd593ab3a28fd7074715d3b8194fa27f">11231</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C3_FMP_Msk       (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C3_FMP_Pos)   </span></div>
<div class="line"><a id="l11232" name="l11232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6d532c7b92bc3454f375f1792062a7a">11232</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C3_FMP           SYSCFG_CFGR1_I2C3_FMP_Msk              </span></div>
<div class="line"><a id="l11233" name="l11233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed60c67f0551da302b2fcbf7a45d56c">11233</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_0           (0x04000000UL)                         </span></div>
<div class="line"><a id="l11234" name="l11234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35f8d70bddd719864e4ee1cfa871217a">11234</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_1           (0x08000000UL)                         </span></div>
<div class="line"><a id="l11235" name="l11235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7707762bd4192fee7875ec7d5f1f27a1">11235</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_2           (0x10000000UL)                         </span></div>
<div class="line"><a id="l11236" name="l11236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf085379d759b80ce28d1672eb4a8a69f">11236</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_3           (0x20000000UL)                         </span></div>
<div class="line"><a id="l11237" name="l11237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8838d130a5c7a34402c789f98d812828">11237</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_4           (0x40000000UL)                         </span></div>
<div class="line"><a id="l11238" name="l11238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ebd31d4d65b65a38f34b7dd2915679f">11238</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_5           (0x80000000UL)                         </span></div>
<div class="line"><a id="l11240" name="l11240"></a><span class="lineno">11240</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span></div>
<div class="line"><a id="l11241" name="l11241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40db3f75cc81dcb1b6b8c18194d07a8">11241</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos        (0U)</span></div>
<div class="line"><a id="l11242" name="l11242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">11242</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos)    </span></div>
<div class="line"><a id="l11243" name="l11243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">11243</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0            SYSCFG_EXTICR1_EXTI0_Msk               </span></div>
<div class="line"><a id="l11244" name="l11244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e187825ececb74bc0dc9bb16a22e8af">11244</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos        (4U)</span></div>
<div class="line"><a id="l11245" name="l11245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">11245</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos)    </span></div>
<div class="line"><a id="l11246" name="l11246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">11246</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1            SYSCFG_EXTICR1_EXTI1_Msk               </span></div>
<div class="line"><a id="l11247" name="l11247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283584ecd69e2dfd310b2b09d1028457">11247</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos        (8U)</span></div>
<div class="line"><a id="l11248" name="l11248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">11248</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos)    </span></div>
<div class="line"><a id="l11249" name="l11249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">11249</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2            SYSCFG_EXTICR1_EXTI2_Msk               </span></div>
<div class="line"><a id="l11250" name="l11250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a505d92a83c5fc8d5d0c8202119f61">11250</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos        (12U)</span></div>
<div class="line"><a id="l11251" name="l11251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">11251</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos)    </span></div>
<div class="line"><a id="l11252" name="l11252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">11252</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3            SYSCFG_EXTICR1_EXTI3_Msk               </span></div>
<div class="line"><a id="l11257" name="l11257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">11257</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA             (0x00000000UL)                     </span></div>
<div class="line"><a id="l11258" name="l11258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">11258</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB             (0x00000001UL)                     </span></div>
<div class="line"><a id="l11259" name="l11259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">11259</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH             (0x00000007UL)                     </span></div>
<div class="line"><a id="l11264" name="l11264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">11264</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA             (0x00000000UL)                     </span></div>
<div class="line"><a id="l11265" name="l11265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">11265</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB             (0x00000010UL)                     </span></div>
<div class="line"><a id="l11266" name="l11266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">11266</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH             (0x00000070UL)                     </span></div>
<div class="line"><a id="l11271" name="l11271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">11271</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA             (0x00000000UL)                     </span></div>
<div class="line"><a id="l11276" name="l11276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">11276</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA             (0x00000000UL)                     </span></div>
<div class="line"><a id="l11277" name="l11277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">11277</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB             (0x00001000UL)                     </span></div>
<div class="line"><a id="l11278" name="l11278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5">11278</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PG             (0x00006000UL)                     </span></div>
<div class="line"><a id="l11280" name="l11280"></a><span class="lineno">11280</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span></div>
<div class="line"><a id="l11281" name="l11281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2d0b453a61771de5591f5eb58ccb174">11281</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos        (0U)</span></div>
<div class="line"><a id="l11282" name="l11282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">11282</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos)    </span></div>
<div class="line"><a id="l11283" name="l11283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">11283</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4            SYSCFG_EXTICR2_EXTI4_Msk               </span></div>
<div class="line"><a id="l11284" name="l11284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade15c38da4f70df1a360337abac37314">11284</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos        (4U)</span></div>
<div class="line"><a id="l11285" name="l11285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">11285</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos)    </span></div>
<div class="line"><a id="l11286" name="l11286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">11286</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5            SYSCFG_EXTICR2_EXTI5_Msk               </span></div>
<div class="line"><a id="l11287" name="l11287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab355e39e166c83c356999c3da7fd7893">11287</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos        (8U)</span></div>
<div class="line"><a id="l11288" name="l11288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">11288</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos)    </span></div>
<div class="line"><a id="l11289" name="l11289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">11289</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6            SYSCFG_EXTICR2_EXTI6_Msk               </span></div>
<div class="line"><a id="l11290" name="l11290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa503d2cda916e0b9d0f621317c3f1601">11290</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos        (12U)</span></div>
<div class="line"><a id="l11291" name="l11291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">11291</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos)    </span></div>
<div class="line"><a id="l11292" name="l11292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">11292</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7            SYSCFG_EXTICR2_EXTI7_Msk               </span></div>
<div class="line"><a id="l11296" name="l11296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">11296</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA             (0x00000000UL)                     </span></div>
<div class="line"><a id="l11297" name="l11297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">11297</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB             (0x00000001UL)                     </span></div>
<div class="line"><a id="l11302" name="l11302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">11302</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA             (0x00000000UL)                     </span></div>
<div class="line"><a id="l11303" name="l11303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">11303</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB             (0x00000010UL)                     </span></div>
<div class="line"><a id="l11308" name="l11308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">11308</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA             (0x00000000UL)                     </span></div>
<div class="line"><a id="l11309" name="l11309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">11309</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB             (0x00000100UL)                     </span></div>
<div class="line"><a id="l11314" name="l11314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">11314</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA             (0x00000000UL)                     </span></div>
<div class="line"><a id="l11315" name="l11315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">11315</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB             (0x00001000UL)                     </span></div>
<div class="line"><a id="l11317" name="l11317"></a><span class="lineno">11317</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span></div>
<div class="line"><a id="l11318" name="l11318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e1169e4f50e721a7c6b9d9c2b722035">11318</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos        (0U)</span></div>
<div class="line"><a id="l11319" name="l11319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">11319</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos)    </span></div>
<div class="line"><a id="l11320" name="l11320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">11320</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8            SYSCFG_EXTICR3_EXTI8_Msk               </span></div>
<div class="line"><a id="l11321" name="l11321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f6d994a483df2e705db0343cb88fb53">11321</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos        (4U)</span></div>
<div class="line"><a id="l11322" name="l11322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">11322</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos)    </span></div>
<div class="line"><a id="l11323" name="l11323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">11323</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9            SYSCFG_EXTICR3_EXTI9_Msk               </span></div>
<div class="line"><a id="l11324" name="l11324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d6efb981e6435ae15643e438196ffba">11324</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos       (8U)</span></div>
<div class="line"><a id="l11325" name="l11325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">11325</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk       (0x7UL &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos)   </span></div>
<div class="line"><a id="l11326" name="l11326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">11326</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10           SYSCFG_EXTICR3_EXTI10_Msk              </span></div>
<div class="line"><a id="l11327" name="l11327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b9c2241040cf831bbb18391cda402c">11327</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos       (12U)</span></div>
<div class="line"><a id="l11328" name="l11328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">11328</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk       (0x7UL &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos)   </span></div>
<div class="line"><a id="l11329" name="l11329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">11329</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11           SYSCFG_EXTICR3_EXTI11_Msk              </span></div>
<div class="line"><a id="l11334" name="l11334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">11334</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA             (0x00000000UL)                     </span></div>
<div class="line"><a id="l11339" name="l11339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">11339</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA             (0x00000000UL)                     </span></div>
<div class="line"><a id="l11344" name="l11344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">11344</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA            (0x00000000UL)                     </span></div>
<div class="line"><a id="l11349" name="l11349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">11349</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA            (0x00000000UL)                     </span></div>
<div class="line"><a id="l11351" name="l11351"></a><span class="lineno">11351</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/</span></div>
<div class="line"><a id="l11352" name="l11352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bcb273eca8dad24924a1402c31411e">11352</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos       (0U)</span></div>
<div class="line"><a id="l11353" name="l11353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">11353</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk       (0x7UL &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos)   </span></div>
<div class="line"><a id="l11354" name="l11354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">11354</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12           SYSCFG_EXTICR4_EXTI12_Msk              </span></div>
<div class="line"><a id="l11355" name="l11355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09cc7a3ec956c6849e56f0deb4bf94cc">11355</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos       (4U)</span></div>
<div class="line"><a id="l11356" name="l11356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">11356</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk       (0x7UL &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos)   </span></div>
<div class="line"><a id="l11357" name="l11357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">11357</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13           SYSCFG_EXTICR4_EXTI13_Msk              </span></div>
<div class="line"><a id="l11358" name="l11358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga525a67279d0e7f222fd770de959a96d5">11358</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos       (8U)</span></div>
<div class="line"><a id="l11359" name="l11359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">11359</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk       (0x7UL &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos)   </span></div>
<div class="line"><a id="l11360" name="l11360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">11360</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14           SYSCFG_EXTICR4_EXTI14_Msk              </span></div>
<div class="line"><a id="l11361" name="l11361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d829ebf74fc207970f57a960bd8b4a">11361</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos       (12U)</span></div>
<div class="line"><a id="l11362" name="l11362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">11362</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk       (0x7UL &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos)   </span></div>
<div class="line"><a id="l11363" name="l11363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">11363</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15           SYSCFG_EXTICR4_EXTI15_Msk              </span></div>
<div class="line"><a id="l11368" name="l11368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">11368</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA            (0x00000000UL)                     </span></div>
<div class="line"><a id="l11373" name="l11373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">11373</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA            (0x00000000UL)                     </span></div>
<div class="line"><a id="l11378" name="l11378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">11378</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA            (0x00000000UL)                     </span></div>
<div class="line"><a id="l11379" name="l11379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">11379</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC            (0x00000200UL)                     </span></div>
<div class="line"><a id="l11384" name="l11384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">11384</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA            (0x00000000UL)                     </span></div>
<div class="line"><a id="l11385" name="l11385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">11385</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC            (0x00002000UL)                     </span></div>
<div class="line"><a id="l11387" name="l11387"></a><span class="lineno">11387</span><span class="comment">/******************  Bit definition for SYSCFG_SCSR register  ****************/</span></div>
<div class="line"><a id="l11388" name="l11388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7235a9c0e313c5944333419912e138">11388</a></span><span class="preprocessor">#define SYSCFG_SCSR_SRAM2ER_Pos         (0U)</span></div>
<div class="line"><a id="l11389" name="l11389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa93fe4e059073d97382b75b4dff9fbfa">11389</a></span><span class="preprocessor">#define SYSCFG_SCSR_SRAM2ER_Msk         (0x1UL &lt;&lt; SYSCFG_SCSR_SRAM2ER_Pos)     </span></div>
<div class="line"><a id="l11390" name="l11390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2980c87d46dca95c2670581abee8e3c">11390</a></span><span class="preprocessor">#define SYSCFG_SCSR_SRAM2ER             SYSCFG_SCSR_SRAM2ER_Msk                </span></div>
<div class="line"><a id="l11391" name="l11391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e9178c6080c04d8323a8e1ec84a52c2">11391</a></span><span class="preprocessor">#define SYSCFG_SCSR_SRAM2BSY_Pos        (1U)</span></div>
<div class="line"><a id="l11392" name="l11392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cdd9e14f4d87d0c7615214b3e6ce150">11392</a></span><span class="preprocessor">#define SYSCFG_SCSR_SRAM2BSY_Msk        (0x1UL &lt;&lt; SYSCFG_SCSR_SRAM2BSY_Pos)    </span></div>
<div class="line"><a id="l11393" name="l11393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e9f5f6472989faf6dc577b801caadbf">11393</a></span><span class="preprocessor">#define SYSCFG_SCSR_SRAM2BSY            SYSCFG_SCSR_SRAM2BSY_Msk               </span></div>
<div class="line"><a id="l11395" name="l11395"></a><span class="lineno">11395</span><span class="comment">/******************  Bit definition for SYSCFG_CFGR2 register  ****************/</span></div>
<div class="line"><a id="l11396" name="l11396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360c802b41e1bc7fa89de9319e296d73">11396</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CLL_Pos            (0U)</span></div>
<div class="line"><a id="l11397" name="l11397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1fc0165248de4dad33629111e39a048">11397</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CLL_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR2_CLL_Pos)        </span></div>
<div class="line"><a id="l11398" name="l11398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37867c85a6455883bf60424879a281f4">11398</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CLL                SYSCFG_CFGR2_CLL_Msk                   </span></div>
<div class="line"><a id="l11399" name="l11399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588495646475add997a5175ea2f87234">11399</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPL_Pos            (1U)</span></div>
<div class="line"><a id="l11400" name="l11400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c8e9869fb0f6f6fa266974085ac312">11400</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPL_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR2_SPL_Pos)        </span></div>
<div class="line"><a id="l11401" name="l11401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbf387c6e12d90c012dd85636c5dc31b">11401</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPL                SYSCFG_CFGR2_SPL_Msk                   </span></div>
<div class="line"><a id="l11402" name="l11402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d196bde1810d3915573a0a7c422ade7">11402</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PVDL_Pos           (2U)</span></div>
<div class="line"><a id="l11403" name="l11403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0db1bfa9007424bbd53c468e0accd23d">11403</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PVDL_Msk           (0x1UL &lt;&lt; SYSCFG_CFGR2_PVDL_Pos)       </span></div>
<div class="line"><a id="l11404" name="l11404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ca8fa7bb3ae856eb5fc3102cc0ff21">11404</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PVDL               SYSCFG_CFGR2_PVDL_Msk                  </span></div>
<div class="line"><a id="l11405" name="l11405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa719052c0d5d3f901424ce0809e085ed">11405</a></span><span class="preprocessor">#define SYSCFG_CFGR2_ECCL_Pos           (3U)</span></div>
<div class="line"><a id="l11406" name="l11406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbbcc01e11ce7e4606f73ef4ca5fb4c0">11406</a></span><span class="preprocessor">#define SYSCFG_CFGR2_ECCL_Msk           (0x1UL &lt;&lt; SYSCFG_CFGR2_ECCL_Pos)       </span></div>
<div class="line"><a id="l11407" name="l11407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae75e85c4c032560b4db88cd8fcb3aaf9">11407</a></span><span class="preprocessor">#define SYSCFG_CFGR2_ECCL               SYSCFG_CFGR2_ECCL_Msk                  </span></div>
<div class="line"><a id="l11408" name="l11408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d49969c9310a2cede78a3636ef4d8d">11408</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPF_Pos            (8U)</span></div>
<div class="line"><a id="l11409" name="l11409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b73007bdcf65cdd09998fca7d298bc">11409</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPF_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR2_SPF_Pos)        </span></div>
<div class="line"><a id="l11410" name="l11410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155014fba33b6dc281892ec1ff27e4da">11410</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPF                SYSCFG_CFGR2_SPF_Msk                   </span></div>
<div class="line"><a id="l11412" name="l11412"></a><span class="lineno">11412</span><span class="comment">/******************  Bit definition for SYSCFG_SWPR register  ****************/</span></div>
<div class="line"><a id="l11413" name="l11413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf961bd413520b207e886da0996a75c58">11413</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE0_Pos           (0U)</span></div>
<div class="line"><a id="l11414" name="l11414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf802b94d62a0daa17fe5f980fbd438db">11414</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE0_Msk           (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE0_Pos)       </span></div>
<div class="line"><a id="l11415" name="l11415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02e369a9d753a147d6edbc6561847bab">11415</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE0               SYSCFG_SWPR_PAGE0_Msk                  </span></div>
<div class="line"><a id="l11416" name="l11416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9691fb4c5cb629d6d39f62f958e368a">11416</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE1_Pos           (1U)</span></div>
<div class="line"><a id="l11417" name="l11417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba1c5a48173a67e9f1dcb153edb05dd">11417</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE1_Msk           (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE1_Pos)       </span></div>
<div class="line"><a id="l11418" name="l11418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f465abe61aeb9d54f96f61a26dbcba">11418</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE1               SYSCFG_SWPR_PAGE1_Msk                  </span></div>
<div class="line"><a id="l11419" name="l11419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93905c78be84b80f4d3a87aa9c32697b">11419</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE2_Pos           (2U)</span></div>
<div class="line"><a id="l11420" name="l11420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eeb2331d466e56ee5db2aa409a91312">11420</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE2_Msk           (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE2_Pos)       </span></div>
<div class="line"><a id="l11421" name="l11421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1ab048295a0b4ee0900e91a41dc68fa">11421</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE2               SYSCFG_SWPR_PAGE2_Msk                  </span></div>
<div class="line"><a id="l11422" name="l11422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05a9ab27638468d845008862f39d67b1">11422</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE3_Pos           (3U)</span></div>
<div class="line"><a id="l11423" name="l11423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf31208298db0b202aee95c46df7d0db">11423</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE3_Msk           (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE3_Pos)       </span></div>
<div class="line"><a id="l11424" name="l11424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978517b95be487a0b51c54cb04a5e1e4">11424</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE3               SYSCFG_SWPR_PAGE3_Msk                  </span></div>
<div class="line"><a id="l11425" name="l11425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6dd5ede211a9405113effc420b53de">11425</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE4_Pos           (4U)</span></div>
<div class="line"><a id="l11426" name="l11426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab43b0ce28bfc0eeb65002f726c1f04">11426</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE4_Msk           (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE4_Pos)       </span></div>
<div class="line"><a id="l11427" name="l11427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2436f2c3268b8cc74c1f92c8130fb6a7">11427</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE4               SYSCFG_SWPR_PAGE4_Msk                  </span></div>
<div class="line"><a id="l11428" name="l11428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f5163db5db933322d80c28a432867f">11428</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE5_Pos           (5U)</span></div>
<div class="line"><a id="l11429" name="l11429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf7ab83da2b8c807c41959ef54620db">11429</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE5_Msk           (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE5_Pos)       </span></div>
<div class="line"><a id="l11430" name="l11430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd9ab12f7ddde4d8932a2581ffac341f">11430</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE5               SYSCFG_SWPR_PAGE5_Msk                  </span></div>
<div class="line"><a id="l11431" name="l11431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f791ad0ca55c5f085ec397185849876">11431</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE6_Pos           (6U)</span></div>
<div class="line"><a id="l11432" name="l11432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga071c82ee34adb960c2ef6ffd00b13e4f">11432</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE6_Msk           (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE6_Pos)       </span></div>
<div class="line"><a id="l11433" name="l11433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63c45b97c76927de3be62599c6057d5c">11433</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE6               SYSCFG_SWPR_PAGE6_Msk                  </span></div>
<div class="line"><a id="l11434" name="l11434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fc3f122fddd7b99efe453eb1a80f167">11434</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE7_Pos           (7U)</span></div>
<div class="line"><a id="l11435" name="l11435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa18355d5dbdf8b060abd9fdbba7c00">11435</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE7_Msk           (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE7_Pos)       </span></div>
<div class="line"><a id="l11436" name="l11436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910f8ca93c564c395a4292ef88b0cfc3">11436</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE7               SYSCFG_SWPR_PAGE7_Msk                  </span></div>
<div class="line"><a id="l11437" name="l11437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9142d1b12a83339f40ba0b9c1d96db4c">11437</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE8_Pos           (8U)</span></div>
<div class="line"><a id="l11438" name="l11438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a4f5604474ba3496ae88d94e748b3c">11438</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE8_Msk           (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE8_Pos)       </span></div>
<div class="line"><a id="l11439" name="l11439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81415c135dbdf0e231976ea32e46c9ab">11439</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE8               SYSCFG_SWPR_PAGE8_Msk                  </span></div>
<div class="line"><a id="l11440" name="l11440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20b5948721e9dd03b1813898bc54b99e">11440</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE9_Pos           (9U)</span></div>
<div class="line"><a id="l11441" name="l11441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75c6309282309bb6073fef76637a3dc7">11441</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE9_Msk           (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE9_Pos)       </span></div>
<div class="line"><a id="l11442" name="l11442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b118edf79214c51c85b761ee65b8e">11442</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE9               SYSCFG_SWPR_PAGE9_Msk                  </span></div>
<div class="line"><a id="l11443" name="l11443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49064e62540de2ec6d096cdb5460dad7">11443</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE10_Pos          (10U)</span></div>
<div class="line"><a id="l11444" name="l11444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f90155839e3d3aa76b76afa731cd089">11444</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE10_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE10_Pos)      </span></div>
<div class="line"><a id="l11445" name="l11445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048c2339b904f6441a46d8c6453455d5">11445</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE10              SYSCFG_SWPR_PAGE10_Msk                 </span></div>
<div class="line"><a id="l11446" name="l11446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7e30b74ea6a3613614c075f48ca7e0">11446</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE11_Pos          (11U)</span></div>
<div class="line"><a id="l11447" name="l11447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5732b25b90d05f6d95cb877f49aee62">11447</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE11_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE11_Pos)      </span></div>
<div class="line"><a id="l11448" name="l11448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5270bddc08a881712b88e5f437567f31">11448</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE11              SYSCFG_SWPR_PAGE11_Msk                 </span></div>
<div class="line"><a id="l11449" name="l11449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75f1ac905f280ceecb9bd9f6212bde7e">11449</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE12_Pos          (12U)</span></div>
<div class="line"><a id="l11450" name="l11450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7087e05033a9836e33422761ac482046">11450</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE12_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE12_Pos)      </span></div>
<div class="line"><a id="l11451" name="l11451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f08edc0a4ad0a2282f50596afe77ac8">11451</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE12              SYSCFG_SWPR_PAGE12_Msk                 </span></div>
<div class="line"><a id="l11452" name="l11452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6f741054bb199cf9007a345e9894fb0">11452</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE13_Pos          (13U)</span></div>
<div class="line"><a id="l11453" name="l11453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a433f3826b730688dfa1973225c60d8">11453</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE13_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE13_Pos)      </span></div>
<div class="line"><a id="l11454" name="l11454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fa7360a8bec9a1cdcd1625aac70cf6e">11454</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE13              SYSCFG_SWPR_PAGE13_Msk                 </span></div>
<div class="line"><a id="l11455" name="l11455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1029eb26434c9d3a707087fd06b42c5">11455</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE14_Pos          (14U)</span></div>
<div class="line"><a id="l11456" name="l11456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20213b03f596a6dc496a49368ca9f3cb">11456</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE14_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE14_Pos)      </span></div>
<div class="line"><a id="l11457" name="l11457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e6eadeeb74de0fd0f0f0a56257e8a4b">11457</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE14              SYSCFG_SWPR_PAGE14_Msk                 </span></div>
<div class="line"><a id="l11458" name="l11458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad980f04cb0eae96c7e8e1bde0c6337">11458</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE15_Pos          (15U)</span></div>
<div class="line"><a id="l11459" name="l11459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b16ebcd98ecb80d17ccfe3b3626f5f2">11459</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE15_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE15_Pos)      </span></div>
<div class="line"><a id="l11460" name="l11460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6acf9084f1f326f9febba1cc1109d883">11460</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE15              SYSCFG_SWPR_PAGE15_Msk                 </span></div>
<div class="line"><a id="l11462" name="l11462"></a><span class="lineno">11462</span><span class="comment">/******************  Bit definition for SYSCFG_SKR register  ****************/</span></div>
<div class="line"><a id="l11463" name="l11463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae037dfc5f97f7b07c07881ff2133cbe">11463</a></span><span class="preprocessor">#define SYSCFG_SKR_KEY_Pos              (0U)</span></div>
<div class="line"><a id="l11464" name="l11464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7c1b594125b1e9b0b112bfcaf3bcc4">11464</a></span><span class="preprocessor">#define SYSCFG_SKR_KEY_Msk              (0xFFUL &lt;&lt; SYSCFG_SKR_KEY_Pos)         </span></div>
<div class="line"><a id="l11465" name="l11465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67abbc594d34875b851dfaf9cb97e4ff">11465</a></span><span class="preprocessor">#define SYSCFG_SKR_KEY                  SYSCFG_SKR_KEY_Msk                     </span></div>
<div class="line"><a id="l11470" name="l11470"></a><span class="lineno">11470</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11471" name="l11471"></a><span class="lineno">11471</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11472" name="l11472"></a><span class="lineno">11472</span><span class="comment">/*                                    TIM                                     */</span></div>
<div class="line"><a id="l11473" name="l11473"></a><span class="lineno">11473</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11474" name="l11474"></a><span class="lineno">11474</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11475" name="l11475"></a><span class="lineno">11475</span><span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a id="l11476" name="l11476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584">11476</a></span><span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)</span></div>
<div class="line"><a id="l11477" name="l11477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">11477</a></span><span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1UL &lt;&lt; TIM_CR1_CEN_Pos)                   </span></div>
<div class="line"><a id="l11478" name="l11478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">11478</a></span><span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div>
<div class="line"><a id="l11479" name="l11479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d">11479</a></span><span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)</span></div>
<div class="line"><a id="l11480" name="l11480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">11480</a></span><span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)                  </span></div>
<div class="line"><a id="l11481" name="l11481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">11481</a></span><span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div>
<div class="line"><a id="l11482" name="l11482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239">11482</a></span><span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)</span></div>
<div class="line"><a id="l11483" name="l11483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">11483</a></span><span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1UL &lt;&lt; TIM_CR1_URS_Pos)                   </span></div>
<div class="line"><a id="l11484" name="l11484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">11484</a></span><span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div>
<div class="line"><a id="l11485" name="l11485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e">11485</a></span><span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)</span></div>
<div class="line"><a id="l11486" name="l11486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">11486</a></span><span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1UL &lt;&lt; TIM_CR1_OPM_Pos)                   </span></div>
<div class="line"><a id="l11487" name="l11487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">11487</a></span><span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div>
<div class="line"><a id="l11488" name="l11488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga161776b682c51f69581800125bf89a48">11488</a></span><span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)</span></div>
<div class="line"><a id="l11489" name="l11489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">11489</a></span><span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1UL &lt;&lt; TIM_CR1_DIR_Pos)                   </span></div>
<div class="line"><a id="l11490" name="l11490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">11490</a></span><span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div>
<div class="line"><a id="l11492" name="l11492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">11492</a></span><span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)</span></div>
<div class="line"><a id="l11493" name="l11493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">11493</a></span><span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3UL &lt;&lt; TIM_CR1_CMS_Pos)                   </span></div>
<div class="line"><a id="l11494" name="l11494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">11494</a></span><span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div>
<div class="line"><a id="l11495" name="l11495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">11495</a></span><span class="preprocessor">#define TIM_CR1_CMS_0             (0x1UL &lt;&lt; TIM_CR1_CMS_Pos)                   </span></div>
<div class="line"><a id="l11496" name="l11496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">11496</a></span><span class="preprocessor">#define TIM_CR1_CMS_1             (0x2UL &lt;&lt; TIM_CR1_CMS_Pos)                   </span></div>
<div class="line"><a id="l11498" name="l11498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga517317561e18e823ac75a35ae05b2c29">11498</a></span><span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)</span></div>
<div class="line"><a id="l11499" name="l11499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">11499</a></span><span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)                  </span></div>
<div class="line"><a id="l11500" name="l11500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">11500</a></span><span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div>
<div class="line"><a id="l11502" name="l11502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">11502</a></span><span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)</span></div>
<div class="line"><a id="l11503" name="l11503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">11503</a></span><span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3UL &lt;&lt; TIM_CR1_CKD_Pos)                   </span></div>
<div class="line"><a id="l11504" name="l11504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">11504</a></span><span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div>
<div class="line"><a id="l11505" name="l11505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">11505</a></span><span class="preprocessor">#define TIM_CR1_CKD_0             (0x1UL &lt;&lt; TIM_CR1_CKD_Pos)                   </span></div>
<div class="line"><a id="l11506" name="l11506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">11506</a></span><span class="preprocessor">#define TIM_CR1_CKD_1             (0x2UL &lt;&lt; TIM_CR1_CKD_Pos)                   </span></div>
<div class="line"><a id="l11508" name="l11508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf464343e7584974eb24dd05fadeb3edc">11508</a></span><span class="preprocessor">#define TIM_CR1_UIFREMAP_Pos      (11U)</span></div>
<div class="line"><a id="l11509" name="l11509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa09b833467a8a80aea28716d5807c5d7">11509</a></span><span class="preprocessor">#define TIM_CR1_UIFREMAP_Msk      (0x1UL &lt;&lt; TIM_CR1_UIFREMAP_Pos)              </span></div>
<div class="line"><a id="l11510" name="l11510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">11510</a></span><span class="preprocessor">#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         </span></div>
<div class="line"><a id="l11512" name="l11512"></a><span class="lineno">11512</span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span></div>
<div class="line"><a id="l11513" name="l11513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a631cdfa58f91c731b709e27ee6d0d">11513</a></span><span class="preprocessor">#define TIM_CR2_CCPC_Pos          (0U)</span></div>
<div class="line"><a id="l11514" name="l11514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">11514</a></span><span class="preprocessor">#define TIM_CR2_CCPC_Msk          (0x1UL &lt;&lt; TIM_CR2_CCPC_Pos)                  </span></div>
<div class="line"><a id="l11515" name="l11515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">11515</a></span><span class="preprocessor">#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             </span></div>
<div class="line"><a id="l11516" name="l11516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944661589a5e77ab328c5df5569d967a">11516</a></span><span class="preprocessor">#define TIM_CR2_CCUS_Pos          (2U)</span></div>
<div class="line"><a id="l11517" name="l11517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">11517</a></span><span class="preprocessor">#define TIM_CR2_CCUS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCUS_Pos)                  </span></div>
<div class="line"><a id="l11518" name="l11518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">11518</a></span><span class="preprocessor">#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             </span></div>
<div class="line"><a id="l11519" name="l11519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159a232ac14d50dc779712b5917e2ab5">11519</a></span><span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)</span></div>
<div class="line"><a id="l11520" name="l11520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">11520</a></span><span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)                  </span></div>
<div class="line"><a id="l11521" name="l11521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">11521</a></span><span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div>
<div class="line"><a id="l11523" name="l11523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">11523</a></span><span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)</span></div>
<div class="line"><a id="l11524" name="l11524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">11524</a></span><span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x7UL &lt;&lt; TIM_CR2_MMS_Pos)                   </span></div>
<div class="line"><a id="l11525" name="l11525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">11525</a></span><span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div>
<div class="line"><a id="l11526" name="l11526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">11526</a></span><span class="preprocessor">#define TIM_CR2_MMS_0             (0x1UL &lt;&lt; TIM_CR2_MMS_Pos)                   </span></div>
<div class="line"><a id="l11527" name="l11527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">11527</a></span><span class="preprocessor">#define TIM_CR2_MMS_1             (0x2UL &lt;&lt; TIM_CR2_MMS_Pos)                   </span></div>
<div class="line"><a id="l11528" name="l11528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">11528</a></span><span class="preprocessor">#define TIM_CR2_MMS_2             (0x4UL &lt;&lt; TIM_CR2_MMS_Pos)                   </span></div>
<div class="line"><a id="l11530" name="l11530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493bce1bb3c1243de9e4a9069c261e54">11530</a></span><span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)</span></div>
<div class="line"><a id="l11531" name="l11531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">11531</a></span><span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)                  </span></div>
<div class="line"><a id="l11532" name="l11532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">11532</a></span><span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div>
<div class="line"><a id="l11533" name="l11533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a3877d7270c1ddf25da016cc40ed21">11533</a></span><span class="preprocessor">#define TIM_CR2_OIS1_Pos          (8U)</span></div>
<div class="line"><a id="l11534" name="l11534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">11534</a></span><span class="preprocessor">#define TIM_CR2_OIS1_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS1_Pos)                  </span></div>
<div class="line"><a id="l11535" name="l11535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">11535</a></span><span class="preprocessor">#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             </span></div>
<div class="line"><a id="l11536" name="l11536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820e5a3fe5cf4265bc144c8bd697d839">11536</a></span><span class="preprocessor">#define TIM_CR2_OIS1N_Pos         (9U)</span></div>
<div class="line"><a id="l11537" name="l11537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">11537</a></span><span class="preprocessor">#define TIM_CR2_OIS1N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS1N_Pos)                 </span></div>
<div class="line"><a id="l11538" name="l11538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">11538</a></span><span class="preprocessor">#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            </span></div>
<div class="line"><a id="l11539" name="l11539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7e01ac6a03a0903067f24c11540e2f0">11539</a></span><span class="preprocessor">#define TIM_CR2_OIS2_Pos          (10U)</span></div>
<div class="line"><a id="l11540" name="l11540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">11540</a></span><span class="preprocessor">#define TIM_CR2_OIS2_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS2_Pos)                  </span></div>
<div class="line"><a id="l11541" name="l11541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">11541</a></span><span class="preprocessor">#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             </span></div>
<div class="line"><a id="l11542" name="l11542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60d70395acf83574da7c53ca126bdd4d">11542</a></span><span class="preprocessor">#define TIM_CR2_OIS2N_Pos         (11U)</span></div>
<div class="line"><a id="l11543" name="l11543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">11543</a></span><span class="preprocessor">#define TIM_CR2_OIS2N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS2N_Pos)                 </span></div>
<div class="line"><a id="l11544" name="l11544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">11544</a></span><span class="preprocessor">#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            </span></div>
<div class="line"><a id="l11545" name="l11545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56da9ea6f82692b87573a45abab7447">11545</a></span><span class="preprocessor">#define TIM_CR2_OIS3_Pos          (12U)</span></div>
<div class="line"><a id="l11546" name="l11546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">11546</a></span><span class="preprocessor">#define TIM_CR2_OIS3_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS3_Pos)                  </span></div>
<div class="line"><a id="l11547" name="l11547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">11547</a></span><span class="preprocessor">#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             </span></div>
<div class="line"><a id="l11548" name="l11548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0849600336151b9eb3a0b405913bdd96">11548</a></span><span class="preprocessor">#define TIM_CR2_OIS3N_Pos         (13U)</span></div>
<div class="line"><a id="l11549" name="l11549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">11549</a></span><span class="preprocessor">#define TIM_CR2_OIS3N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS3N_Pos)                 </span></div>
<div class="line"><a id="l11550" name="l11550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">11550</a></span><span class="preprocessor">#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            </span></div>
<div class="line"><a id="l11551" name="l11551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab672f9b97f3346360d6d740328a780f7">11551</a></span><span class="preprocessor">#define TIM_CR2_OIS4_Pos          (14U)</span></div>
<div class="line"><a id="l11552" name="l11552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">11552</a></span><span class="preprocessor">#define TIM_CR2_OIS4_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS4_Pos)                  </span></div>
<div class="line"><a id="l11553" name="l11553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">11553</a></span><span class="preprocessor">#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             </span></div>
<div class="line"><a id="l11554" name="l11554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556f8a9d183deacc7abfe7233e6f55df">11554</a></span><span class="preprocessor">#define TIM_CR2_OIS5_Pos          (16U)</span></div>
<div class="line"><a id="l11555" name="l11555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3b0a193707e2d7ba1421a526a531e2">11555</a></span><span class="preprocessor">#define TIM_CR2_OIS5_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS5_Pos)                  </span></div>
<div class="line"><a id="l11556" name="l11556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c885772c50b24cbef001463b4d6d618">11556</a></span><span class="preprocessor">#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             </span></div>
<div class="line"><a id="l11557" name="l11557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306dee1554fc8797ff3ce61ccbfd8b2f">11557</a></span><span class="preprocessor">#define TIM_CR2_OIS6_Pos          (18U)</span></div>
<div class="line"><a id="l11558" name="l11558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47b38c4fd500502e9489ef59908d5633">11558</a></span><span class="preprocessor">#define TIM_CR2_OIS6_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS6_Pos)                  </span></div>
<div class="line"><a id="l11559" name="l11559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf1e1eb07347f77426b72990438c934">11559</a></span><span class="preprocessor">#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             </span></div>
<div class="line"><a id="l11561" name="l11561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad4e2d35d6e1cb12cb78e7abfc276d14">11561</a></span><span class="preprocessor">#define TIM_CR2_MMS2_Pos          (20U)</span></div>
<div class="line"><a id="l11562" name="l11562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f56183c230729b98063b3f3876bad47">11562</a></span><span class="preprocessor">#define TIM_CR2_MMS2_Msk          (0xFUL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l11563" name="l11563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae199132077792fb8efa01b87edd1c033">11563</a></span><span class="preprocessor">#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             </span></div>
<div class="line"><a id="l11564" name="l11564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990">11564</a></span><span class="preprocessor">#define TIM_CR2_MMS2_0            (0x1UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l11565" name="l11565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5">11565</a></span><span class="preprocessor">#define TIM_CR2_MMS2_1            (0x2UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l11566" name="l11566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527">11566</a></span><span class="preprocessor">#define TIM_CR2_MMS2_2            (0x4UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l11567" name="l11567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">11567</a></span><span class="preprocessor">#define TIM_CR2_MMS2_3            (0x8UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l11569" name="l11569"></a><span class="lineno">11569</span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span></div>
<div class="line"><a id="l11570" name="l11570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">11570</a></span><span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)</span></div>
<div class="line"><a id="l11571" name="l11571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">11571</a></span><span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x10007UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l11572" name="l11572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">11572</a></span><span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div>
<div class="line"><a id="l11573" name="l11573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">11573</a></span><span class="preprocessor">#define TIM_SMCR_SMS_0            (0x00001UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l11574" name="l11574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">11574</a></span><span class="preprocessor">#define TIM_SMCR_SMS_1            (0x00002UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l11575" name="l11575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">11575</a></span><span class="preprocessor">#define TIM_SMCR_SMS_2            (0x00004UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l11576" name="l11576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf87a33432788ed16b0582056d03bc29">11576</a></span><span class="preprocessor">#define TIM_SMCR_SMS_3            (0x10000UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l11578" name="l11578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea721a2c84d19eb7ccb3a75b4262f5e7">11578</a></span><span class="preprocessor">#define TIM_SMCR_OCCS_Pos         (3U)</span></div>
<div class="line"><a id="l11579" name="l11579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105">11579</a></span><span class="preprocessor">#define TIM_SMCR_OCCS_Msk         (0x1UL &lt;&lt; TIM_SMCR_OCCS_Pos)                 </span></div>
<div class="line"><a id="l11580" name="l11580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">11580</a></span><span class="preprocessor">#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            </span></div>
<div class="line"><a id="l11582" name="l11582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">11582</a></span><span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)</span></div>
<div class="line"><a id="l11583" name="l11583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">11583</a></span><span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x7UL &lt;&lt; TIM_SMCR_TS_Pos)                   </span></div>
<div class="line"><a id="l11584" name="l11584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">11584</a></span><span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div>
<div class="line"><a id="l11585" name="l11585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">11585</a></span><span class="preprocessor">#define TIM_SMCR_TS_0             (0x1UL &lt;&lt; TIM_SMCR_TS_Pos)                   </span></div>
<div class="line"><a id="l11586" name="l11586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">11586</a></span><span class="preprocessor">#define TIM_SMCR_TS_1             (0x2UL &lt;&lt; TIM_SMCR_TS_Pos)                   </span></div>
<div class="line"><a id="l11587" name="l11587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">11587</a></span><span class="preprocessor">#define TIM_SMCR_TS_2             (0x4UL &lt;&lt; TIM_SMCR_TS_Pos)                   </span></div>
<div class="line"><a id="l11589" name="l11589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904f429175a5ab1cfb78af1487d8b187">11589</a></span><span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)</span></div>
<div class="line"><a id="l11590" name="l11590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">11590</a></span><span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)                  </span></div>
<div class="line"><a id="l11591" name="l11591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">11591</a></span><span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div>
<div class="line"><a id="l11593" name="l11593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">11593</a></span><span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)</span></div>
<div class="line"><a id="l11594" name="l11594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">11594</a></span><span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l11595" name="l11595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">11595</a></span><span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div>
<div class="line"><a id="l11596" name="l11596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">11596</a></span><span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l11597" name="l11597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">11597</a></span><span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l11598" name="l11598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">11598</a></span><span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l11599" name="l11599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">11599</a></span><span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l11601" name="l11601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">11601</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)</span></div>
<div class="line"><a id="l11602" name="l11602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">11602</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)                 </span></div>
<div class="line"><a id="l11603" name="l11603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">11603</a></span><span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div>
<div class="line"><a id="l11604" name="l11604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">11604</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)                 </span></div>
<div class="line"><a id="l11605" name="l11605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">11605</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)                 </span></div>
<div class="line"><a id="l11607" name="l11607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0">11607</a></span><span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)</span></div>
<div class="line"><a id="l11608" name="l11608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">11608</a></span><span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)                  </span></div>
<div class="line"><a id="l11609" name="l11609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">11609</a></span><span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div>
<div class="line"><a id="l11610" name="l11610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5b5864ba9fe393be0bcd168e3cf439">11610</a></span><span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)</span></div>
<div class="line"><a id="l11611" name="l11611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">11611</a></span><span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)                  </span></div>
<div class="line"><a id="l11612" name="l11612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">11612</a></span><span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div>
<div class="line"><a id="l11614" name="l11614"></a><span class="lineno">11614</span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span></div>
<div class="line"><a id="l11615" name="l11615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6">11615</a></span><span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)</span></div>
<div class="line"><a id="l11616" name="l11616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">11616</a></span><span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1UL &lt;&lt; TIM_DIER_UIE_Pos)                  </span></div>
<div class="line"><a id="l11617" name="l11617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">11617</a></span><span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div>
<div class="line"><a id="l11618" name="l11618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364">11618</a></span><span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)</span></div>
<div class="line"><a id="l11619" name="l11619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">11619</a></span><span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)                </span></div>
<div class="line"><a id="l11620" name="l11620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">11620</a></span><span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div>
<div class="line"><a id="l11621" name="l11621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90">11621</a></span><span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)</span></div>
<div class="line"><a id="l11622" name="l11622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">11622</a></span><span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)                </span></div>
<div class="line"><a id="l11623" name="l11623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">11623</a></span><span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div>
<div class="line"><a id="l11624" name="l11624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d">11624</a></span><span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)</span></div>
<div class="line"><a id="l11625" name="l11625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">11625</a></span><span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)                </span></div>
<div class="line"><a id="l11626" name="l11626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">11626</a></span><span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div>
<div class="line"><a id="l11627" name="l11627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98">11627</a></span><span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)</span></div>
<div class="line"><a id="l11628" name="l11628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">11628</a></span><span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)                </span></div>
<div class="line"><a id="l11629" name="l11629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">11629</a></span><span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div>
<div class="line"><a id="l11630" name="l11630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f87983f6cb8450b975286079c19ff29">11630</a></span><span class="preprocessor">#define TIM_DIER_COMIE_Pos        (5U)</span></div>
<div class="line"><a id="l11631" name="l11631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">11631</a></span><span class="preprocessor">#define TIM_DIER_COMIE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMIE_Pos)                </span></div>
<div class="line"><a id="l11632" name="l11632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">11632</a></span><span class="preprocessor">#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           </span></div>
<div class="line"><a id="l11633" name="l11633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6">11633</a></span><span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)</span></div>
<div class="line"><a id="l11634" name="l11634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">11634</a></span><span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1UL &lt;&lt; TIM_DIER_TIE_Pos)                  </span></div>
<div class="line"><a id="l11635" name="l11635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">11635</a></span><span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div>
<div class="line"><a id="l11636" name="l11636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f1acf20b177e729494b03d389fc879">11636</a></span><span class="preprocessor">#define TIM_DIER_BIE_Pos          (7U)</span></div>
<div class="line"><a id="l11637" name="l11637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">11637</a></span><span class="preprocessor">#define TIM_DIER_BIE_Msk          (0x1UL &lt;&lt; TIM_DIER_BIE_Pos)                  </span></div>
<div class="line"><a id="l11638" name="l11638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">11638</a></span><span class="preprocessor">#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             </span></div>
<div class="line"><a id="l11639" name="l11639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3">11639</a></span><span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)</span></div>
<div class="line"><a id="l11640" name="l11640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">11640</a></span><span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1UL &lt;&lt; TIM_DIER_UDE_Pos)                  </span></div>
<div class="line"><a id="l11641" name="l11641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">11641</a></span><span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div>
<div class="line"><a id="l11642" name="l11642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4">11642</a></span><span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)</span></div>
<div class="line"><a id="l11643" name="l11643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">11643</a></span><span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)                </span></div>
<div class="line"><a id="l11644" name="l11644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">11644</a></span><span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div>
<div class="line"><a id="l11645" name="l11645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420">11645</a></span><span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)</span></div>
<div class="line"><a id="l11646" name="l11646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">11646</a></span><span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)                </span></div>
<div class="line"><a id="l11647" name="l11647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">11647</a></span><span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div>
<div class="line"><a id="l11648" name="l11648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373">11648</a></span><span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)</span></div>
<div class="line"><a id="l11649" name="l11649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">11649</a></span><span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)                </span></div>
<div class="line"><a id="l11650" name="l11650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">11650</a></span><span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div>
<div class="line"><a id="l11651" name="l11651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39">11651</a></span><span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)</span></div>
<div class="line"><a id="l11652" name="l11652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">11652</a></span><span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)                </span></div>
<div class="line"><a id="l11653" name="l11653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">11653</a></span><span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div>
<div class="line"><a id="l11654" name="l11654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed">11654</a></span><span class="preprocessor">#define TIM_DIER_COMDE_Pos        (13U)</span></div>
<div class="line"><a id="l11655" name="l11655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">11655</a></span><span class="preprocessor">#define TIM_DIER_COMDE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMDE_Pos)                </span></div>
<div class="line"><a id="l11656" name="l11656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">11656</a></span><span class="preprocessor">#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           </span></div>
<div class="line"><a id="l11657" name="l11657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1014527f96f63edc7dfa3b79297557">11657</a></span><span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)</span></div>
<div class="line"><a id="l11658" name="l11658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">11658</a></span><span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1UL &lt;&lt; TIM_DIER_TDE_Pos)                  </span></div>
<div class="line"><a id="l11659" name="l11659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">11659</a></span><span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div>
<div class="line"><a id="l11661" name="l11661"></a><span class="lineno">11661</span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span></div>
<div class="line"><a id="l11662" name="l11662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19">11662</a></span><span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)</span></div>
<div class="line"><a id="l11663" name="l11663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">11663</a></span><span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1UL &lt;&lt; TIM_SR_UIF_Pos)                    </span></div>
<div class="line"><a id="l11664" name="l11664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">11664</a></span><span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div>
<div class="line"><a id="l11665" name="l11665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c">11665</a></span><span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)</span></div>
<div class="line"><a id="l11666" name="l11666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">11666</a></span><span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)                  </span></div>
<div class="line"><a id="l11667" name="l11667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">11667</a></span><span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div>
<div class="line"><a id="l11668" name="l11668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae">11668</a></span><span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)</span></div>
<div class="line"><a id="l11669" name="l11669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">11669</a></span><span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)                  </span></div>
<div class="line"><a id="l11670" name="l11670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">11670</a></span><span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div>
<div class="line"><a id="l11671" name="l11671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a">11671</a></span><span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)</span></div>
<div class="line"><a id="l11672" name="l11672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">11672</a></span><span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)                  </span></div>
<div class="line"><a id="l11673" name="l11673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">11673</a></span><span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div>
<div class="line"><a id="l11674" name="l11674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9">11674</a></span><span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)</span></div>
<div class="line"><a id="l11675" name="l11675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">11675</a></span><span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)                  </span></div>
<div class="line"><a id="l11676" name="l11676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">11676</a></span><span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div>
<div class="line"><a id="l11677" name="l11677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa44f0ec2b4134ef80ce28d7a878772af">11677</a></span><span class="preprocessor">#define TIM_SR_COMIF_Pos          (5U)</span></div>
<div class="line"><a id="l11678" name="l11678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">11678</a></span><span class="preprocessor">#define TIM_SR_COMIF_Msk          (0x1UL &lt;&lt; TIM_SR_COMIF_Pos)                  </span></div>
<div class="line"><a id="l11679" name="l11679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">11679</a></span><span class="preprocessor">#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             </span></div>
<div class="line"><a id="l11680" name="l11680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563">11680</a></span><span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)</span></div>
<div class="line"><a id="l11681" name="l11681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">11681</a></span><span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1UL &lt;&lt; TIM_SR_TIF_Pos)                    </span></div>
<div class="line"><a id="l11682" name="l11682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">11682</a></span><span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div>
<div class="line"><a id="l11683" name="l11683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61bc5fc1383047eb82dd66cb44a52ff3">11683</a></span><span class="preprocessor">#define TIM_SR_BIF_Pos            (7U)</span></div>
<div class="line"><a id="l11684" name="l11684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">11684</a></span><span class="preprocessor">#define TIM_SR_BIF_Msk            (0x1UL &lt;&lt; TIM_SR_BIF_Pos)                    </span></div>
<div class="line"><a id="l11685" name="l11685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">11685</a></span><span class="preprocessor">#define TIM_SR_BIF                TIM_SR_BIF_Msk                               </span></div>
<div class="line"><a id="l11686" name="l11686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f9773dcf1820ffbf5223529b607c7b">11686</a></span><span class="preprocessor">#define TIM_SR_B2IF_Pos           (8U)</span></div>
<div class="line"><a id="l11687" name="l11687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad64da46f96903b3c765a23c742523ceb">11687</a></span><span class="preprocessor">#define TIM_SR_B2IF_Msk           (0x1UL &lt;&lt; TIM_SR_B2IF_Pos)                   </span></div>
<div class="line"><a id="l11688" name="l11688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645">11688</a></span><span class="preprocessor">#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              </span></div>
<div class="line"><a id="l11689" name="l11689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6">11689</a></span><span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)</span></div>
<div class="line"><a id="l11690" name="l11690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">11690</a></span><span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)                  </span></div>
<div class="line"><a id="l11691" name="l11691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">11691</a></span><span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div>
<div class="line"><a id="l11692" name="l11692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3">11692</a></span><span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)</span></div>
<div class="line"><a id="l11693" name="l11693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">11693</a></span><span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)                  </span></div>
<div class="line"><a id="l11694" name="l11694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">11694</a></span><span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div>
<div class="line"><a id="l11695" name="l11695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb">11695</a></span><span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)</span></div>
<div class="line"><a id="l11696" name="l11696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">11696</a></span><span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)                  </span></div>
<div class="line"><a id="l11697" name="l11697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">11697</a></span><span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div>
<div class="line"><a id="l11698" name="l11698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa692368f903e95550c110a8cdbece996">11698</a></span><span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)</span></div>
<div class="line"><a id="l11699" name="l11699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">11699</a></span><span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)                  </span></div>
<div class="line"><a id="l11700" name="l11700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">11700</a></span><span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div>
<div class="line"><a id="l11701" name="l11701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c7c1fa324513963663efc33746d2824">11701</a></span><span class="preprocessor">#define TIM_SR_SBIF_Pos           (13U)</span></div>
<div class="line"><a id="l11702" name="l11702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0ac27a9dc42c76846ae62f4c9e10ac2">11702</a></span><span class="preprocessor">#define TIM_SR_SBIF_Msk           (0x1UL &lt;&lt; TIM_SR_SBIF_Pos)                   </span></div>
<div class="line"><a id="l11703" name="l11703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c84655ac31844ff644f796ef638e06">11703</a></span><span class="preprocessor">#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              </span></div>
<div class="line"><a id="l11704" name="l11704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8534da998a3c083d65ffb2faae4e99fe">11704</a></span><span class="preprocessor">#define TIM_SR_CC5IF_Pos          (16U)</span></div>
<div class="line"><a id="l11705" name="l11705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03cd6a0a4254e5b25bcd29ef3261f65">11705</a></span><span class="preprocessor">#define TIM_SR_CC5IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC5IF_Pos)                  </span></div>
<div class="line"><a id="l11706" name="l11706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f">11706</a></span><span class="preprocessor">#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             </span></div>
<div class="line"><a id="l11707" name="l11707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384924af9f6b51bc3009bfd1b1f698e0">11707</a></span><span class="preprocessor">#define TIM_SR_CC6IF_Pos          (17U)</span></div>
<div class="line"><a id="l11708" name="l11708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3081500be344dacdcb4dfc6e4f7c3a1">11708</a></span><span class="preprocessor">#define TIM_SR_CC6IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC6IF_Pos)                  </span></div>
<div class="line"><a id="l11709" name="l11709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db">11709</a></span><span class="preprocessor">#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             </span></div>
<div class="line"><a id="l11712" name="l11712"></a><span class="lineno">11712</span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span></div>
<div class="line"><a id="l11713" name="l11713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593">11713</a></span><span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)</span></div>
<div class="line"><a id="l11714" name="l11714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">11714</a></span><span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1UL &lt;&lt; TIM_EGR_UG_Pos)                    </span></div>
<div class="line"><a id="l11715" name="l11715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">11715</a></span><span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div>
<div class="line"><a id="l11716" name="l11716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211">11716</a></span><span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)</span></div>
<div class="line"><a id="l11717" name="l11717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">11717</a></span><span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)                  </span></div>
<div class="line"><a id="l11718" name="l11718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">11718</a></span><span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div>
<div class="line"><a id="l11719" name="l11719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea">11719</a></span><span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)</span></div>
<div class="line"><a id="l11720" name="l11720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">11720</a></span><span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)                  </span></div>
<div class="line"><a id="l11721" name="l11721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">11721</a></span><span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div>
<div class="line"><a id="l11722" name="l11722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145">11722</a></span><span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)</span></div>
<div class="line"><a id="l11723" name="l11723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">11723</a></span><span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)                  </span></div>
<div class="line"><a id="l11724" name="l11724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">11724</a></span><span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div>
<div class="line"><a id="l11725" name="l11725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26">11725</a></span><span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)</span></div>
<div class="line"><a id="l11726" name="l11726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">11726</a></span><span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)                  </span></div>
<div class="line"><a id="l11727" name="l11727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">11727</a></span><span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div>
<div class="line"><a id="l11728" name="l11728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga235c6ad9b108e6640f0c3fb7b3b9e278">11728</a></span><span class="preprocessor">#define TIM_EGR_COMG_Pos          (5U)</span></div>
<div class="line"><a id="l11729" name="l11729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">11729</a></span><span class="preprocessor">#define TIM_EGR_COMG_Msk          (0x1UL &lt;&lt; TIM_EGR_COMG_Pos)                  </span></div>
<div class="line"><a id="l11730" name="l11730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">11730</a></span><span class="preprocessor">#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             </span></div>
<div class="line"><a id="l11731" name="l11731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad68094deb44a74ef649c243ec840b9a2">11731</a></span><span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)</span></div>
<div class="line"><a id="l11732" name="l11732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">11732</a></span><span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1UL &lt;&lt; TIM_EGR_TG_Pos)                    </span></div>
<div class="line"><a id="l11733" name="l11733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">11733</a></span><span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div>
<div class="line"><a id="l11734" name="l11734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga068531a673c44015bef074e6c926ce77">11734</a></span><span class="preprocessor">#define TIM_EGR_BG_Pos            (7U)</span></div>
<div class="line"><a id="l11735" name="l11735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">11735</a></span><span class="preprocessor">#define TIM_EGR_BG_Msk            (0x1UL &lt;&lt; TIM_EGR_BG_Pos)                    </span></div>
<div class="line"><a id="l11736" name="l11736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">11736</a></span><span class="preprocessor">#define TIM_EGR_BG                TIM_EGR_BG_Msk                               </span></div>
<div class="line"><a id="l11737" name="l11737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd90bade3c3486602bcad1cfc58d5ed">11737</a></span><span class="preprocessor">#define TIM_EGR_B2G_Pos           (8U)</span></div>
<div class="line"><a id="l11738" name="l11738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab679f7e61fd5fed9512b4f0bdd1a81a3">11738</a></span><span class="preprocessor">#define TIM_EGR_B2G_Msk           (0x1UL &lt;&lt; TIM_EGR_B2G_Pos)                   </span></div>
<div class="line"><a id="l11739" name="l11739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a7335ccbf7565d45b3efd51c213af2">11739</a></span><span class="preprocessor">#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              </span></div>
<div class="line"><a id="l11742" name="l11742"></a><span class="lineno">11742</span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span></div>
<div class="line"><a id="l11743" name="l11743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">11743</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)</span></div>
<div class="line"><a id="l11744" name="l11744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">11744</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                </span></div>
<div class="line"><a id="l11745" name="l11745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">11745</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div>
<div class="line"><a id="l11746" name="l11746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">11746</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                </span></div>
<div class="line"><a id="l11747" name="l11747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">11747</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                </span></div>
<div class="line"><a id="l11749" name="l11749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1">11749</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)</span></div>
<div class="line"><a id="l11750" name="l11750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">11750</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)               </span></div>
<div class="line"><a id="l11751" name="l11751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">11751</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div>
<div class="line"><a id="l11752" name="l11752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7">11752</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)</span></div>
<div class="line"><a id="l11753" name="l11753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">11753</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)               </span></div>
<div class="line"><a id="l11754" name="l11754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">11754</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div>
<div class="line"><a id="l11756" name="l11756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">11756</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)</span></div>
<div class="line"><a id="l11757" name="l11757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">11757</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x1007UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l11758" name="l11758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">11758</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div>
<div class="line"><a id="l11759" name="l11759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">11759</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x0001UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l11760" name="l11760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">11760</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x0002UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l11761" name="l11761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">11761</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x0004UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l11762" name="l11762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93dfe7865726bc84363684b9fa01c93">11762</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_3          (0x1000UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l11764" name="l11764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2">11764</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)</span></div>
<div class="line"><a id="l11765" name="l11765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">11765</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)               </span></div>
<div class="line"><a id="l11766" name="l11766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">11766</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div>
<div class="line"><a id="l11768" name="l11768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">11768</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)</span></div>
<div class="line"><a id="l11769" name="l11769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">11769</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                </span></div>
<div class="line"><a id="l11770" name="l11770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">11770</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div>
<div class="line"><a id="l11771" name="l11771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">11771</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                </span></div>
<div class="line"><a id="l11772" name="l11772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">11772</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                </span></div>
<div class="line"><a id="l11774" name="l11774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511">11774</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)</span></div>
<div class="line"><a id="l11775" name="l11775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">11775</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)               </span></div>
<div class="line"><a id="l11776" name="l11776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">11776</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div>
<div class="line"><a id="l11777" name="l11777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819513a7183766b4427cddfb08413eb7">11777</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)</span></div>
<div class="line"><a id="l11778" name="l11778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">11778</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)               </span></div>
<div class="line"><a id="l11779" name="l11779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">11779</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div>
<div class="line"><a id="l11781" name="l11781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">11781</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)</span></div>
<div class="line"><a id="l11782" name="l11782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">11782</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x1007UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l11783" name="l11783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">11783</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div>
<div class="line"><a id="l11784" name="l11784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">11784</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x0001UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l11785" name="l11785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">11785</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x0002UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l11786" name="l11786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">11786</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x0004UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l11787" name="l11787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4afde805ac7d80768b0e8a94133cc108">11787</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_3          (0x1000UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l11789" name="l11789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e30d09989e2a51517b5962e63baf1dd">11789</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)</span></div>
<div class="line"><a id="l11790" name="l11790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">11790</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)               </span></div>
<div class="line"><a id="l11791" name="l11791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">11791</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div>
<div class="line"><a id="l11793" name="l11793"></a><span class="lineno">11793</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l11794" name="l11794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">11794</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)</span></div>
<div class="line"><a id="l11795" name="l11795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">11795</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)              </span></div>
<div class="line"><a id="l11796" name="l11796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">11796</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div>
<div class="line"><a id="l11797" name="l11797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">11797</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)              </span></div>
<div class="line"><a id="l11798" name="l11798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">11798</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)              </span></div>
<div class="line"><a id="l11800" name="l11800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">11800</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)</span></div>
<div class="line"><a id="l11801" name="l11801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">11801</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l11802" name="l11802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">11802</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div>
<div class="line"><a id="l11803" name="l11803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">11803</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l11804" name="l11804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">11804</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l11805" name="l11805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">11805</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l11806" name="l11806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">11806</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l11808" name="l11808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">11808</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)</span></div>
<div class="line"><a id="l11809" name="l11809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">11809</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)              </span></div>
<div class="line"><a id="l11810" name="l11810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">11810</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div>
<div class="line"><a id="l11811" name="l11811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">11811</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)              </span></div>
<div class="line"><a id="l11812" name="l11812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">11812</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)              </span></div>
<div class="line"><a id="l11814" name="l11814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">11814</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)</span></div>
<div class="line"><a id="l11815" name="l11815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">11815</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l11816" name="l11816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">11816</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div>
<div class="line"><a id="l11817" name="l11817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">11817</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l11818" name="l11818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">11818</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l11819" name="l11819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">11819</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l11820" name="l11820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">11820</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l11822" name="l11822"></a><span class="lineno">11822</span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span></div>
<div class="line"><a id="l11823" name="l11823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">11823</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)</span></div>
<div class="line"><a id="l11824" name="l11824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">11824</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                </span></div>
<div class="line"><a id="l11825" name="l11825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">11825</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div>
<div class="line"><a id="l11826" name="l11826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">11826</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                </span></div>
<div class="line"><a id="l11827" name="l11827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">11827</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                </span></div>
<div class="line"><a id="l11829" name="l11829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8">11829</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)</span></div>
<div class="line"><a id="l11830" name="l11830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">11830</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)               </span></div>
<div class="line"><a id="l11831" name="l11831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">11831</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div>
<div class="line"><a id="l11832" name="l11832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf">11832</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)</span></div>
<div class="line"><a id="l11833" name="l11833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">11833</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)               </span></div>
<div class="line"><a id="l11834" name="l11834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">11834</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div>
<div class="line"><a id="l11836" name="l11836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">11836</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)</span></div>
<div class="line"><a id="l11837" name="l11837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">11837</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x1007UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l11838" name="l11838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">11838</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div>
<div class="line"><a id="l11839" name="l11839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">11839</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x0001UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l11840" name="l11840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">11840</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x0002UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l11841" name="l11841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">11841</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x0004UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l11842" name="l11842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa715c5b88b33870f6f8763f6df5dab4e">11842</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_3          (0x1000UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l11844" name="l11844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03695b16c15f57bd329b050603e11ff6">11844</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)</span></div>
<div class="line"><a id="l11845" name="l11845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">11845</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)               </span></div>
<div class="line"><a id="l11846" name="l11846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">11846</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div>
<div class="line"><a id="l11848" name="l11848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">11848</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)</span></div>
<div class="line"><a id="l11849" name="l11849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">11849</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                </span></div>
<div class="line"><a id="l11850" name="l11850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">11850</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div>
<div class="line"><a id="l11851" name="l11851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">11851</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                </span></div>
<div class="line"><a id="l11852" name="l11852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">11852</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                </span></div>
<div class="line"><a id="l11854" name="l11854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09">11854</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)</span></div>
<div class="line"><a id="l11855" name="l11855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">11855</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)               </span></div>
<div class="line"><a id="l11856" name="l11856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">11856</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div>
<div class="line"><a id="l11857" name="l11857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1271844d8091a2494487cd082a585ca">11857</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)</span></div>
<div class="line"><a id="l11858" name="l11858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">11858</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)               </span></div>
<div class="line"><a id="l11859" name="l11859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">11859</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div>
<div class="line"><a id="l11861" name="l11861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">11861</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)</span></div>
<div class="line"><a id="l11862" name="l11862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">11862</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x1007UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l11863" name="l11863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">11863</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div>
<div class="line"><a id="l11864" name="l11864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">11864</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x0001UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l11865" name="l11865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">11865</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x0002UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l11866" name="l11866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">11866</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x0004UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l11867" name="l11867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00088921276b0185b802397e30e45f6">11867</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_3          (0x1000UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l11869" name="l11869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b">11869</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)</span></div>
<div class="line"><a id="l11870" name="l11870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">11870</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)               </span></div>
<div class="line"><a id="l11871" name="l11871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">11871</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div>
<div class="line"><a id="l11873" name="l11873"></a><span class="lineno">11873</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l11874" name="l11874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">11874</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)</span></div>
<div class="line"><a id="l11875" name="l11875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">11875</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)              </span></div>
<div class="line"><a id="l11876" name="l11876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">11876</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div>
<div class="line"><a id="l11877" name="l11877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">11877</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)              </span></div>
<div class="line"><a id="l11878" name="l11878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">11878</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)              </span></div>
<div class="line"><a id="l11880" name="l11880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">11880</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)</span></div>
<div class="line"><a id="l11881" name="l11881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">11881</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l11882" name="l11882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">11882</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div>
<div class="line"><a id="l11883" name="l11883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">11883</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l11884" name="l11884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">11884</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l11885" name="l11885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">11885</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l11886" name="l11886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">11886</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l11888" name="l11888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">11888</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)</span></div>
<div class="line"><a id="l11889" name="l11889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">11889</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)              </span></div>
<div class="line"><a id="l11890" name="l11890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">11890</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div>
<div class="line"><a id="l11891" name="l11891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">11891</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)              </span></div>
<div class="line"><a id="l11892" name="l11892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">11892</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)              </span></div>
<div class="line"><a id="l11894" name="l11894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">11894</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)</span></div>
<div class="line"><a id="l11895" name="l11895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">11895</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l11896" name="l11896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">11896</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div>
<div class="line"><a id="l11897" name="l11897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">11897</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l11898" name="l11898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">11898</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l11899" name="l11899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">11899</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l11900" name="l11900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">11900</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l11902" name="l11902"></a><span class="lineno">11902</span><span class="comment">/******************  Bit definition for TIM_CCMR3 register  *******************/</span></div>
<div class="line"><a id="l11903" name="l11903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32822f2cd21a18c96f7e29c0b49c9521">11903</a></span><span class="preprocessor">#define TIM_CCMR3_OC5FE_Pos       (2U)</span></div>
<div class="line"><a id="l11904" name="l11904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41440b5b66b657da3b56d964d5c98e6b">11904</a></span><span class="preprocessor">#define TIM_CCMR3_OC5FE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5FE_Pos)               </span></div>
<div class="line"><a id="l11905" name="l11905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1bfc494938e6bc6cecf58fe5200956a">11905</a></span><span class="preprocessor">#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          </span></div>
<div class="line"><a id="l11906" name="l11906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8797e16e9a271f511855e2d78cf32e2">11906</a></span><span class="preprocessor">#define TIM_CCMR3_OC5PE_Pos       (3U)</span></div>
<div class="line"><a id="l11907" name="l11907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9d1be96a903e2317f0fc926e74f2e0">11907</a></span><span class="preprocessor">#define TIM_CCMR3_OC5PE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5PE_Pos)               </span></div>
<div class="line"><a id="l11908" name="l11908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efaf0e7c00e772ba4662978f4793666">11908</a></span><span class="preprocessor">#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          </span></div>
<div class="line"><a id="l11910" name="l11910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc55654cfbb3416e4207046c90c2a718">11910</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_Pos        (4U)</span></div>
<div class="line"><a id="l11911" name="l11911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1114d6b40d2a93c67e6d6e8b3544aeac">11911</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_Msk        (0x1007UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l11912" name="l11912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9288ac5e548cd27131a8178dbb439148">11912</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           </span></div>
<div class="line"><a id="l11913" name="l11913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97fd07a7ae92aa6a6b2566d91cbe32fb">11913</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_0          (0x0001UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l11914" name="l11914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba30d9baa5e308b080bc7c0bc20b388">11914</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_1          (0x0002UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l11915" name="l11915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc049a5a0b8a82af4416e64229e5a478">11915</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_2          (0x0004UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l11916" name="l11916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf78cb1c998cc7cf37399aa471e338ab0">11916</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_3          (0x1000UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l11918" name="l11918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33a60e86a6796eafd5562dec9814263">11918</a></span><span class="preprocessor">#define TIM_CCMR3_OC5CE_Pos       (7U)</span></div>
<div class="line"><a id="l11919" name="l11919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a806bf0c14b4a19f160feb99409e41a">11919</a></span><span class="preprocessor">#define TIM_CCMR3_OC5CE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5CE_Pos)               </span></div>
<div class="line"><a id="l11920" name="l11920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9317192d013659f6d1708faeeda26922">11920</a></span><span class="preprocessor">#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          </span></div>
<div class="line"><a id="l11922" name="l11922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga278195e7652134e746fbaddc08b82ff9">11922</a></span><span class="preprocessor">#define TIM_CCMR3_OC6FE_Pos       (10U)</span></div>
<div class="line"><a id="l11923" name="l11923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04ba362e1f4bb4f6e1cc441d2c66c8de">11923</a></span><span class="preprocessor">#define TIM_CCMR3_OC6FE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6FE_Pos)               </span></div>
<div class="line"><a id="l11924" name="l11924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0edb08af3da878d46153477508fbbbf8">11924</a></span><span class="preprocessor">#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          </span></div>
<div class="line"><a id="l11925" name="l11925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad2b24b8d25496f8a06717b73a73c29">11925</a></span><span class="preprocessor">#define TIM_CCMR3_OC6PE_Pos       (11U)</span></div>
<div class="line"><a id="l11926" name="l11926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1634df85bbd21e3be7b5d09164d961">11926</a></span><span class="preprocessor">#define TIM_CCMR3_OC6PE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6PE_Pos)               </span></div>
<div class="line"><a id="l11927" name="l11927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421f1263c2900e4c952424d5cb062476">11927</a></span><span class="preprocessor">#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          </span></div>
<div class="line"><a id="l11929" name="l11929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga466e3ed64b59a46aef001bb7915e1366">11929</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_Pos        (12U)</span></div>
<div class="line"><a id="l11930" name="l11930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf8ce57a967a976fa5a23029743d3cf">11930</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_Msk        (0x1007UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l11931" name="l11931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41403a6becee1f75d12757fb922559cb">11931</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           </span></div>
<div class="line"><a id="l11932" name="l11932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bec0b0b21d7f999ac1296bff0d065ca">11932</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_0          (0x0001UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l11933" name="l11933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga918d4cefba958f09580585eb55e0c253">11933</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_1          (0x0002UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l11934" name="l11934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7faa4f85b1118969ec7f596ed986cb56">11934</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_2          (0x0004UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l11935" name="l11935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0202c101a1709dbf736a349995e7d1">11935</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_3          (0x1000UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l11937" name="l11937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0998bdd67b7778deb48cc0d063ba574d">11937</a></span><span class="preprocessor">#define TIM_CCMR3_OC6CE_Pos       (15U)</span></div>
<div class="line"><a id="l11938" name="l11938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43e090b350a0cf1c09071d94970f5f9">11938</a></span><span class="preprocessor">#define TIM_CCMR3_OC6CE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6CE_Pos)               </span></div>
<div class="line"><a id="l11939" name="l11939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d91bdb4d4c027143628767929f996b9">11939</a></span><span class="preprocessor">#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          </span></div>
<div class="line"><a id="l11941" name="l11941"></a><span class="lineno">11941</span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span></div>
<div class="line"><a id="l11942" name="l11942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1">11942</a></span><span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)</span></div>
<div class="line"><a id="l11943" name="l11943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">11943</a></span><span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)                 </span></div>
<div class="line"><a id="l11944" name="l11944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">11944</a></span><span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div>
<div class="line"><a id="l11945" name="l11945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb">11945</a></span><span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)</span></div>
<div class="line"><a id="l11946" name="l11946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">11946</a></span><span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)                 </span></div>
<div class="line"><a id="l11947" name="l11947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">11947</a></span><span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div>
<div class="line"><a id="l11948" name="l11948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27744605da2a44ce88bcd692a6dd639">11948</a></span><span class="preprocessor">#define TIM_CCER_CC1NE_Pos        (2U)</span></div>
<div class="line"><a id="l11949" name="l11949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">11949</a></span><span class="preprocessor">#define TIM_CCER_CC1NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NE_Pos)                </span></div>
<div class="line"><a id="l11950" name="l11950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">11950</a></span><span class="preprocessor">#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           </span></div>
<div class="line"><a id="l11951" name="l11951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3">11951</a></span><span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)</span></div>
<div class="line"><a id="l11952" name="l11952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">11952</a></span><span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)                </span></div>
<div class="line"><a id="l11953" name="l11953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">11953</a></span><span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div>
<div class="line"><a id="l11954" name="l11954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84">11954</a></span><span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)</span></div>
<div class="line"><a id="l11955" name="l11955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">11955</a></span><span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)                 </span></div>
<div class="line"><a id="l11956" name="l11956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">11956</a></span><span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div>
<div class="line"><a id="l11957" name="l11957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f">11957</a></span><span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)</span></div>
<div class="line"><a id="l11958" name="l11958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">11958</a></span><span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)                 </span></div>
<div class="line"><a id="l11959" name="l11959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">11959</a></span><span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div>
<div class="line"><a id="l11960" name="l11960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a035ed74e6d62a0fcf54bd0b31f785a">11960</a></span><span class="preprocessor">#define TIM_CCER_CC2NE_Pos        (6U)</span></div>
<div class="line"><a id="l11961" name="l11961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">11961</a></span><span class="preprocessor">#define TIM_CCER_CC2NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NE_Pos)                </span></div>
<div class="line"><a id="l11962" name="l11962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">11962</a></span><span class="preprocessor">#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           </span></div>
<div class="line"><a id="l11963" name="l11963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab">11963</a></span><span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)</span></div>
<div class="line"><a id="l11964" name="l11964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">11964</a></span><span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)                </span></div>
<div class="line"><a id="l11965" name="l11965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">11965</a></span><span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div>
<div class="line"><a id="l11966" name="l11966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899">11966</a></span><span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)</span></div>
<div class="line"><a id="l11967" name="l11967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">11967</a></span><span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)                 </span></div>
<div class="line"><a id="l11968" name="l11968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">11968</a></span><span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div>
<div class="line"><a id="l11969" name="l11969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb">11969</a></span><span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)</span></div>
<div class="line"><a id="l11970" name="l11970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">11970</a></span><span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)                 </span></div>
<div class="line"><a id="l11971" name="l11971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">11971</a></span><span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div>
<div class="line"><a id="l11972" name="l11972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e4ec9ec3d3f6b778c7750f4861de8dc">11972</a></span><span class="preprocessor">#define TIM_CCER_CC3NE_Pos        (10U)</span></div>
<div class="line"><a id="l11973" name="l11973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">11973</a></span><span class="preprocessor">#define TIM_CCER_CC3NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NE_Pos)                </span></div>
<div class="line"><a id="l11974" name="l11974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">11974</a></span><span class="preprocessor">#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           </span></div>
<div class="line"><a id="l11975" name="l11975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a">11975</a></span><span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)</span></div>
<div class="line"><a id="l11976" name="l11976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">11976</a></span><span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)                </span></div>
<div class="line"><a id="l11977" name="l11977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">11977</a></span><span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div>
<div class="line"><a id="l11978" name="l11978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3">11978</a></span><span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)</span></div>
<div class="line"><a id="l11979" name="l11979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">11979</a></span><span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)                 </span></div>
<div class="line"><a id="l11980" name="l11980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">11980</a></span><span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div>
<div class="line"><a id="l11981" name="l11981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8">11981</a></span><span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)</span></div>
<div class="line"><a id="l11982" name="l11982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">11982</a></span><span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)                 </span></div>
<div class="line"><a id="l11983" name="l11983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">11983</a></span><span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div>
<div class="line"><a id="l11984" name="l11984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga451b690ca839a363b6b911bcacafffb4">11984</a></span><span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)</span></div>
<div class="line"><a id="l11985" name="l11985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">11985</a></span><span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC4NP_Pos)                </span></div>
<div class="line"><a id="l11986" name="l11986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">11986</a></span><span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div>
<div class="line"><a id="l11987" name="l11987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb96234a35d5c12b13cc5b84a95145fc">11987</a></span><span class="preprocessor">#define TIM_CCER_CC5E_Pos         (16U)</span></div>
<div class="line"><a id="l11988" name="l11988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aabdb39bf8e7840ea4aa0a6a342650e">11988</a></span><span class="preprocessor">#define TIM_CCER_CC5E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC5E_Pos)                 </span></div>
<div class="line"><a id="l11989" name="l11989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ee3a244dfa78f27f9e248f142defd0">11989</a></span><span class="preprocessor">#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            </span></div>
<div class="line"><a id="l11990" name="l11990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136a467d3f0e5bb516adaee089516802">11990</a></span><span class="preprocessor">#define TIM_CCER_CC5P_Pos         (17U)</span></div>
<div class="line"><a id="l11991" name="l11991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb78c4138706b523ac3a879782702c7">11991</a></span><span class="preprocessor">#define TIM_CCER_CC5P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC5P_Pos)                 </span></div>
<div class="line"><a id="l11992" name="l11992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cfe53a9c0e07852a83ec2dd09cbb016">11992</a></span><span class="preprocessor">#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            </span></div>
<div class="line"><a id="l11993" name="l11993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d24bc5620b196c6255c2209a29164a5">11993</a></span><span class="preprocessor">#define TIM_CCER_CC6E_Pos         (20U)</span></div>
<div class="line"><a id="l11994" name="l11994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef4ea79463170df9a037e2582631e03">11994</a></span><span class="preprocessor">#define TIM_CCER_CC6E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC6E_Pos)                 </span></div>
<div class="line"><a id="l11995" name="l11995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325a9db5038e4031b332099f9a0c990d">11995</a></span><span class="preprocessor">#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            </span></div>
<div class="line"><a id="l11996" name="l11996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4e03148897b4f8d664b77cb11f3a66">11996</a></span><span class="preprocessor">#define TIM_CCER_CC6P_Pos         (21U)</span></div>
<div class="line"><a id="l11997" name="l11997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ce2c07d9587bf60ca858a9d14b555c">11997</a></span><span class="preprocessor">#define TIM_CCER_CC6P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC6P_Pos)                 </span></div>
<div class="line"><a id="l11998" name="l11998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80cc5355d63f2bcf28a31921e2a165e7">11998</a></span><span class="preprocessor">#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            </span></div>
<div class="line"><a id="l12000" name="l12000"></a><span class="lineno">12000</span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span></div>
<div class="line"><a id="l12001" name="l12001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf110ca46cc8cf7b55f63cafa563073b2">12001</a></span><span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)</span></div>
<div class="line"><a id="l12002" name="l12002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">12002</a></span><span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)            </span></div>
<div class="line"><a id="l12003" name="l12003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">12003</a></span><span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              </span></div>
<div class="line"><a id="l12004" name="l12004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0736a57db06ead26456234444a8a74ba">12004</a></span><span class="preprocessor">#define TIM_CNT_UIFCPY_Pos        (31U)</span></div>
<div class="line"><a id="l12005" name="l12005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31400d488e545a45eba6e90e0958c069">12005</a></span><span class="preprocessor">#define TIM_CNT_UIFCPY_Msk        (0x1UL &lt;&lt; TIM_CNT_UIFCPY_Pos)                </span></div>
<div class="line"><a id="l12006" name="l12006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">12006</a></span><span class="preprocessor">#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           </span></div>
<div class="line"><a id="l12008" name="l12008"></a><span class="lineno">12008</span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span></div>
<div class="line"><a id="l12009" name="l12009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11163ae1ef14d3e7a1f047c40a501f4">12009</a></span><span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)</span></div>
<div class="line"><a id="l12010" name="l12010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">12010</a></span><span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)                </span></div>
<div class="line"><a id="l12011" name="l12011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">12011</a></span><span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div>
<div class="line"><a id="l12013" name="l12013"></a><span class="lineno">12013</span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span></div>
<div class="line"><a id="l12014" name="l12014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b">12014</a></span><span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)</span></div>
<div class="line"><a id="l12015" name="l12015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">12015</a></span><span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)            </span></div>
<div class="line"><a id="l12016" name="l12016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">12016</a></span><span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div>
<div class="line"><a id="l12018" name="l12018"></a><span class="lineno">12018</span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span></div>
<div class="line"><a id="l12019" name="l12019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab062a3ee5ed93cef0fd1de937719fe5c">12019</a></span><span class="preprocessor">#define TIM_RCR_REP_Pos           (0U)</span></div>
<div class="line"><a id="l12020" name="l12020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">12020</a></span><span class="preprocessor">#define TIM_RCR_REP_Msk           (0xFFFFUL &lt;&lt; TIM_RCR_REP_Pos)                </span></div>
<div class="line"><a id="l12021" name="l12021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">12021</a></span><span class="preprocessor">#define TIM_RCR_REP               TIM_RCR_REP_Msk                              </span></div>
<div class="line"><a id="l12023" name="l12023"></a><span class="lineno">12023</span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span></div>
<div class="line"><a id="l12024" name="l12024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815f704b96c35f8f2b4a9160913e36f6">12024</a></span><span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)</span></div>
<div class="line"><a id="l12025" name="l12025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">12025</a></span><span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)              </span></div>
<div class="line"><a id="l12026" name="l12026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">12026</a></span><span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div>
<div class="line"><a id="l12028" name="l12028"></a><span class="lineno">12028</span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span></div>
<div class="line"><a id="l12029" name="l12029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf">12029</a></span><span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)</span></div>
<div class="line"><a id="l12030" name="l12030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">12030</a></span><span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)              </span></div>
<div class="line"><a id="l12031" name="l12031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">12031</a></span><span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div>
<div class="line"><a id="l12033" name="l12033"></a><span class="lineno">12033</span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span></div>
<div class="line"><a id="l12034" name="l12034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a2438c905cf2e7f0c15b06090be697">12034</a></span><span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)</span></div>
<div class="line"><a id="l12035" name="l12035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">12035</a></span><span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)              </span></div>
<div class="line"><a id="l12036" name="l12036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">12036</a></span><span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div>
<div class="line"><a id="l12038" name="l12038"></a><span class="lineno">12038</span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span></div>
<div class="line"><a id="l12039" name="l12039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga812691bb8cabc5eef6093926c6afb0fa">12039</a></span><span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)</span></div>
<div class="line"><a id="l12040" name="l12040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">12040</a></span><span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)              </span></div>
<div class="line"><a id="l12041" name="l12041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">12041</a></span><span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div>
<div class="line"><a id="l12043" name="l12043"></a><span class="lineno">12043</span><span class="comment">/*******************  Bit definition for TIM_CCR5 register  *******************/</span></div>
<div class="line"><a id="l12044" name="l12044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga913b286e9b9adc82f44b5792aed666cb">12044</a></span><span class="preprocessor">#define TIM_CCR5_CCR5_Pos         (0U)</span></div>
<div class="line"><a id="l12045" name="l12045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f5145f8b7d32afc9558b07c0dc5e4a">12045</a></span><span class="preprocessor">#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL &lt;&lt; TIM_CCR5_CCR5_Pos)          </span></div>
<div class="line"><a id="l12046" name="l12046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a4e24f3276f4c908874940657dc7e7">12046</a></span><span class="preprocessor">#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            </span></div>
<div class="line"><a id="l12047" name="l12047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf5c3fcf05bbe2b2c3d92af39f0e2615">12047</a></span><span class="preprocessor">#define TIM_CCR5_GC5C1_Pos        (29U)</span></div>
<div class="line"><a id="l12048" name="l12048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7707fe708a5d704159008c77655f7b">12048</a></span><span class="preprocessor">#define TIM_CCR5_GC5C1_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C1_Pos)                </span></div>
<div class="line"><a id="l12049" name="l12049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">12049</a></span><span class="preprocessor">#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           </span></div>
<div class="line"><a id="l12050" name="l12050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dccb0aa764e1d8a39876ab07e09a74d">12050</a></span><span class="preprocessor">#define TIM_CCR5_GC5C2_Pos        (30U)</span></div>
<div class="line"><a id="l12051" name="l12051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b6fd57d6e5600ce69a758e54ffdb98">12051</a></span><span class="preprocessor">#define TIM_CCR5_GC5C2_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C2_Pos)                </span></div>
<div class="line"><a id="l12052" name="l12052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027">12052</a></span><span class="preprocessor">#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           </span></div>
<div class="line"><a id="l12053" name="l12053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d34a39b754ea3f0ffb75030a0b66d8">12053</a></span><span class="preprocessor">#define TIM_CCR5_GC5C3_Pos        (31U)</span></div>
<div class="line"><a id="l12054" name="l12054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea9e79e0528eefb3b45918774246531">12054</a></span><span class="preprocessor">#define TIM_CCR5_GC5C3_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C3_Pos)                </span></div>
<div class="line"><a id="l12055" name="l12055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">12055</a></span><span class="preprocessor">#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           </span></div>
<div class="line"><a id="l12057" name="l12057"></a><span class="lineno">12057</span><span class="comment">/*******************  Bit definition for TIM_CCR6 register  *******************/</span></div>
<div class="line"><a id="l12058" name="l12058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe6722765cf52f67b80cd3f59f1494f">12058</a></span><span class="preprocessor">#define TIM_CCR6_CCR6_Pos         (0U)</span></div>
<div class="line"><a id="l12059" name="l12059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf3f84efc6a97c06036734752c90b890">12059</a></span><span class="preprocessor">#define TIM_CCR6_CCR6_Msk         (0xFFFFUL &lt;&lt; TIM_CCR6_CCR6_Pos)              </span></div>
<div class="line"><a id="l12060" name="l12060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac811f82d51257abd39a3ade0b7e2d990">12060</a></span><span class="preprocessor">#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            </span></div>
<div class="line"><a id="l12062" name="l12062"></a><span class="lineno">12062</span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span></div>
<div class="line"><a id="l12063" name="l12063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">12063</a></span><span class="preprocessor">#define TIM_BDTR_DTG_Pos          (0U)</span></div>
<div class="line"><a id="l12064" name="l12064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">12064</a></span><span class="preprocessor">#define TIM_BDTR_DTG_Msk          (0xFFUL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l12065" name="l12065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">12065</a></span><span class="preprocessor">#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             </span></div>
<div class="line"><a id="l12066" name="l12066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">12066</a></span><span class="preprocessor">#define TIM_BDTR_DTG_0            (0x01UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l12067" name="l12067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">12067</a></span><span class="preprocessor">#define TIM_BDTR_DTG_1            (0x02UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l12068" name="l12068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">12068</a></span><span class="preprocessor">#define TIM_BDTR_DTG_2            (0x04UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l12069" name="l12069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">12069</a></span><span class="preprocessor">#define TIM_BDTR_DTG_3            (0x08UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l12070" name="l12070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">12070</a></span><span class="preprocessor">#define TIM_BDTR_DTG_4            (0x10UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l12071" name="l12071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">12071</a></span><span class="preprocessor">#define TIM_BDTR_DTG_5            (0x20UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l12072" name="l12072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">12072</a></span><span class="preprocessor">#define TIM_BDTR_DTG_6            (0x40UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l12073" name="l12073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">12073</a></span><span class="preprocessor">#define TIM_BDTR_DTG_7            (0x80UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l12075" name="l12075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">12075</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_Pos         (8U)</span></div>
<div class="line"><a id="l12076" name="l12076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">12076</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_Msk         (0x3UL &lt;&lt; TIM_BDTR_LOCK_Pos)                 </span></div>
<div class="line"><a id="l12077" name="l12077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">12077</a></span><span class="preprocessor">#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            </span></div>
<div class="line"><a id="l12078" name="l12078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">12078</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_0           (0x1UL &lt;&lt; TIM_BDTR_LOCK_Pos)                 </span></div>
<div class="line"><a id="l12079" name="l12079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">12079</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_1           (0x2UL &lt;&lt; TIM_BDTR_LOCK_Pos)                 </span></div>
<div class="line"><a id="l12081" name="l12081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508a8d8aea6def7bd3dd689ff5f47312">12081</a></span><span class="preprocessor">#define TIM_BDTR_OSSI_Pos         (10U)</span></div>
<div class="line"><a id="l12082" name="l12082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">12082</a></span><span class="preprocessor">#define TIM_BDTR_OSSI_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSI_Pos)                 </span></div>
<div class="line"><a id="l12083" name="l12083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">12083</a></span><span class="preprocessor">#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            </span></div>
<div class="line"><a id="l12084" name="l12084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5738bf6a27c598bc93b37db41f1a21c1">12084</a></span><span class="preprocessor">#define TIM_BDTR_OSSR_Pos         (11U)</span></div>
<div class="line"><a id="l12085" name="l12085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">12085</a></span><span class="preprocessor">#define TIM_BDTR_OSSR_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSR_Pos)                 </span></div>
<div class="line"><a id="l12086" name="l12086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">12086</a></span><span class="preprocessor">#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            </span></div>
<div class="line"><a id="l12087" name="l12087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27bff46bd1b077d0a152e4600397f98d">12087</a></span><span class="preprocessor">#define TIM_BDTR_BKE_Pos          (12U)</span></div>
<div class="line"><a id="l12088" name="l12088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">12088</a></span><span class="preprocessor">#define TIM_BDTR_BKE_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKE_Pos)                  </span></div>
<div class="line"><a id="l12089" name="l12089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">12089</a></span><span class="preprocessor">#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             </span></div>
<div class="line"><a id="l12090" name="l12090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42525a0a24fac15595720c1ef01d57a">12090</a></span><span class="preprocessor">#define TIM_BDTR_BKP_Pos          (13U)</span></div>
<div class="line"><a id="l12091" name="l12091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">12091</a></span><span class="preprocessor">#define TIM_BDTR_BKP_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKP_Pos)                  </span></div>
<div class="line"><a id="l12092" name="l12092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">12092</a></span><span class="preprocessor">#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             </span></div>
<div class="line"><a id="l12093" name="l12093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c59af6d6570d3f4c7bff1efcde8fd5a">12093</a></span><span class="preprocessor">#define TIM_BDTR_AOE_Pos          (14U)</span></div>
<div class="line"><a id="l12094" name="l12094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">12094</a></span><span class="preprocessor">#define TIM_BDTR_AOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_AOE_Pos)                  </span></div>
<div class="line"><a id="l12095" name="l12095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">12095</a></span><span class="preprocessor">#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             </span></div>
<div class="line"><a id="l12096" name="l12096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1874eb52559400db69885a6dee768c4">12096</a></span><span class="preprocessor">#define TIM_BDTR_MOE_Pos          (15U)</span></div>
<div class="line"><a id="l12097" name="l12097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">12097</a></span><span class="preprocessor">#define TIM_BDTR_MOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_MOE_Pos)                  </span></div>
<div class="line"><a id="l12098" name="l12098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">12098</a></span><span class="preprocessor">#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             </span></div>
<div class="line"><a id="l12100" name="l12100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a276db9f8f1830064dd5905a73df612">12100</a></span><span class="preprocessor">#define TIM_BDTR_BKF_Pos          (16U)</span></div>
<div class="line"><a id="l12101" name="l12101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7d2ec92bc1d9f2380f35ec05f17b4">12101</a></span><span class="preprocessor">#define TIM_BDTR_BKF_Msk          (0xFUL &lt;&lt; TIM_BDTR_BKF_Pos)                  </span></div>
<div class="line"><a id="l12102" name="l12102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">12102</a></span><span class="preprocessor">#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             </span></div>
<div class="line"><a id="l12103" name="l12103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8259adbdbe9ba5bd8f40d508504d2d0">12103</a></span><span class="preprocessor">#define TIM_BDTR_BK2F_Pos         (20U)</span></div>
<div class="line"><a id="l12104" name="l12104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5227d19ecfa2559de4271672ed8c3e75">12104</a></span><span class="preprocessor">#define TIM_BDTR_BK2F_Msk         (0xFUL &lt;&lt; TIM_BDTR_BK2F_Pos)                 </span></div>
<div class="line"><a id="l12105" name="l12105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb338853d60dffd23d45fc67b6649705">12105</a></span><span class="preprocessor">#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            </span></div>
<div class="line"><a id="l12107" name="l12107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecfb172630ebfd6dc86f7634ea8826ff">12107</a></span><span class="preprocessor">#define TIM_BDTR_BK2E_Pos         (24U)</span></div>
<div class="line"><a id="l12108" name="l12108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910d00d0c755277ce1f85e74cdd2ef93">12108</a></span><span class="preprocessor">#define TIM_BDTR_BK2E_Msk         (0x1UL &lt;&lt; TIM_BDTR_BK2E_Pos)                 </span></div>
<div class="line"><a id="l12109" name="l12109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">12109</a></span><span class="preprocessor">#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            </span></div>
<div class="line"><a id="l12110" name="l12110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd1378c80f27716d7322e296bf4c90e">12110</a></span><span class="preprocessor">#define TIM_BDTR_BK2P_Pos         (25U)</span></div>
<div class="line"><a id="l12111" name="l12111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1760db2566652821d0c0853b898049">12111</a></span><span class="preprocessor">#define TIM_BDTR_BK2P_Msk         (0x1UL &lt;&lt; TIM_BDTR_BK2P_Pos)                 </span></div>
<div class="line"><a id="l12112" name="l12112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590">12112</a></span><span class="preprocessor">#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            </span></div>
<div class="line"><a id="l12114" name="l12114"></a><span class="lineno">12114</span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span></div>
<div class="line"><a id="l12115" name="l12115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">12115</a></span><span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)</span></div>
<div class="line"><a id="l12116" name="l12116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">12116</a></span><span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l12117" name="l12117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">12117</a></span><span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div>
<div class="line"><a id="l12118" name="l12118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">12118</a></span><span class="preprocessor">#define TIM_DCR_DBA_0             (0x01UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l12119" name="l12119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">12119</a></span><span class="preprocessor">#define TIM_DCR_DBA_1             (0x02UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l12120" name="l12120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">12120</a></span><span class="preprocessor">#define TIM_DCR_DBA_2             (0x04UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l12121" name="l12121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">12121</a></span><span class="preprocessor">#define TIM_DCR_DBA_3             (0x08UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l12122" name="l12122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">12122</a></span><span class="preprocessor">#define TIM_DCR_DBA_4             (0x10UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l12124" name="l12124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">12124</a></span><span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)</span></div>
<div class="line"><a id="l12125" name="l12125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">12125</a></span><span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l12126" name="l12126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">12126</a></span><span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div>
<div class="line"><a id="l12127" name="l12127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">12127</a></span><span class="preprocessor">#define TIM_DCR_DBL_0             (0x01UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l12128" name="l12128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">12128</a></span><span class="preprocessor">#define TIM_DCR_DBL_1             (0x02UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l12129" name="l12129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">12129</a></span><span class="preprocessor">#define TIM_DCR_DBL_2             (0x04UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l12130" name="l12130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">12130</a></span><span class="preprocessor">#define TIM_DCR_DBL_3             (0x08UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l12131" name="l12131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">12131</a></span><span class="preprocessor">#define TIM_DCR_DBL_4             (0x10UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l12133" name="l12133"></a><span class="lineno">12133</span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span></div>
<div class="line"><a id="l12134" name="l12134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404a796ef83390218d4aed467f779ca0">12134</a></span><span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)</span></div>
<div class="line"><a id="l12135" name="l12135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">12135</a></span><span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)              </span></div>
<div class="line"><a id="l12136" name="l12136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">12136</a></span><span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            </span></div>
<div class="line"><a id="l12138" name="l12138"></a><span class="lineno">12138</span><span class="comment">/*******************  Bit definition for TIM1_OR1 register  *******************/</span></div>
<div class="line"><a id="l12139" name="l12139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50d9e174ce6378135eb1180a894319f3">12139</a></span><span class="preprocessor">#define TIM1_OR1_ETR_ADC1_RMP_Pos      (0U)</span></div>
<div class="line"><a id="l12140" name="l12140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13517c95152ed365bbad78589637140b">12140</a></span><span class="preprocessor">#define TIM1_OR1_ETR_ADC1_RMP_Msk      (0x3UL &lt;&lt; TIM1_OR1_ETR_ADC1_RMP_Pos)    </span></div>
<div class="line"><a id="l12141" name="l12141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80db36658ca2db54e2a532642dee2abf">12141</a></span><span class="preprocessor">#define TIM1_OR1_ETR_ADC1_RMP          TIM1_OR1_ETR_ADC1_RMP_Msk               </span></div>
<div class="line"><a id="l12142" name="l12142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb672043f414e3b80af53f6e695d8a8f">12142</a></span><span class="preprocessor">#define TIM1_OR1_ETR_ADC1_RMP_0        (0x1UL &lt;&lt; TIM1_OR1_ETR_ADC1_RMP_Pos)    </span></div>
<div class="line"><a id="l12143" name="l12143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8a0005b6512395f886a266b9c44f644">12143</a></span><span class="preprocessor">#define TIM1_OR1_ETR_ADC1_RMP_1        (0x2UL &lt;&lt; TIM1_OR1_ETR_ADC1_RMP_Pos)    </span></div>
<div class="line"><a id="l12145" name="l12145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc84c9b0f4267013069671868a3aa789">12145</a></span><span class="preprocessor">#define TIM1_OR1_TI1_RMP_Pos           (4U)</span></div>
<div class="line"><a id="l12146" name="l12146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd117ef11ab350d17d484c834bcfccd6">12146</a></span><span class="preprocessor">#define TIM1_OR1_TI1_RMP_Msk           (0x1UL &lt;&lt; TIM1_OR1_TI1_RMP_Pos)         </span></div>
<div class="line"><a id="l12147" name="l12147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001fc39f08ec583f846e9d2c43ccad24">12147</a></span><span class="preprocessor">#define TIM1_OR1_TI1_RMP               TIM1_OR1_TI1_RMP_Msk                    </span></div>
<div class="line"><a id="l12149" name="l12149"></a><span class="lineno">12149</span><span class="comment">/*******************  Bit definition for TIM1_OR2 register  *******************/</span></div>
<div class="line"><a id="l12150" name="l12150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752aa8b546b09d5b529d0c50cfc35ab1">12150</a></span><span class="preprocessor">#define TIM1_OR2_BKINE_Pos             (0U)</span></div>
<div class="line"><a id="l12151" name="l12151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3654a4cb8881d7bc47550d3634d006c6">12151</a></span><span class="preprocessor">#define TIM1_OR2_BKINE_Msk             (0x1UL &lt;&lt; TIM1_OR2_BKINE_Pos)           </span></div>
<div class="line"><a id="l12152" name="l12152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa036fc63b1119b12e72cd11457ca919d">12152</a></span><span class="preprocessor">#define TIM1_OR2_BKINE                 TIM1_OR2_BKINE_Msk                      </span></div>
<div class="line"><a id="l12153" name="l12153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22336b2853b892e64a86e411020fb56c">12153</a></span><span class="preprocessor">#define TIM1_OR2_BKCMP1E_Pos           (1U)</span></div>
<div class="line"><a id="l12154" name="l12154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b48237be7e2da8ce840db9dcdfe11a2">12154</a></span><span class="preprocessor">#define TIM1_OR2_BKCMP1E_Msk           (0x1UL &lt;&lt; TIM1_OR2_BKCMP1E_Pos)         </span></div>
<div class="line"><a id="l12155" name="l12155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97c8afd92b2384b9b651fc04275868b9">12155</a></span><span class="preprocessor">#define TIM1_OR2_BKCMP1E               TIM1_OR2_BKCMP1E_Msk                    </span></div>
<div class="line"><a id="l12156" name="l12156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf295b1711f24950082314209b3d28037">12156</a></span><span class="preprocessor">#define TIM1_OR2_BKCMP2E_Pos           (2U)</span></div>
<div class="line"><a id="l12157" name="l12157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ae85d9a294685e8774a97542d50151">12157</a></span><span class="preprocessor">#define TIM1_OR2_BKCMP2E_Msk           (0x1UL &lt;&lt; TIM1_OR2_BKCMP2E_Pos)         </span></div>
<div class="line"><a id="l12158" name="l12158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b023ff0a9d7c8ee3adf0c0d1f6ab522">12158</a></span><span class="preprocessor">#define TIM1_OR2_BKCMP2E               TIM1_OR2_BKCMP2E_Msk                    </span></div>
<div class="line"><a id="l12159" name="l12159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7932bf783ea6fdf3afd1e052a78a735">12159</a></span><span class="preprocessor">#define TIM1_OR2_BKINP_Pos             (9U)</span></div>
<div class="line"><a id="l12160" name="l12160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f2865ad1339aecb4ca8784c3db52828">12160</a></span><span class="preprocessor">#define TIM1_OR2_BKINP_Msk             (0x1UL &lt;&lt; TIM1_OR2_BKINP_Pos)           </span></div>
<div class="line"><a id="l12161" name="l12161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe7d0e3623f9036737fa080d52338d0">12161</a></span><span class="preprocessor">#define TIM1_OR2_BKINP                 TIM1_OR2_BKINP_Msk                      </span></div>
<div class="line"><a id="l12162" name="l12162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3deff8d779c20b88d98318990c409f2e">12162</a></span><span class="preprocessor">#define TIM1_OR2_BKCMP1P_Pos           (10U)</span></div>
<div class="line"><a id="l12163" name="l12163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11296965ae4de06303029783193f01c9">12163</a></span><span class="preprocessor">#define TIM1_OR2_BKCMP1P_Msk           (0x1UL &lt;&lt; TIM1_OR2_BKCMP1P_Pos)         </span></div>
<div class="line"><a id="l12164" name="l12164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f0180d3103bac6b5c0ddbf4aa77d8b0">12164</a></span><span class="preprocessor">#define TIM1_OR2_BKCMP1P               TIM1_OR2_BKCMP1P_Msk                    </span></div>
<div class="line"><a id="l12165" name="l12165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab1b63000eb306e7956a44c0f242d6a2">12165</a></span><span class="preprocessor">#define TIM1_OR2_BKCMP2P_Pos           (11U)</span></div>
<div class="line"><a id="l12166" name="l12166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac10cacc0c85c976ca1f2871b2533f913">12166</a></span><span class="preprocessor">#define TIM1_OR2_BKCMP2P_Msk           (0x1UL &lt;&lt; TIM1_OR2_BKCMP2P_Pos)         </span></div>
<div class="line"><a id="l12167" name="l12167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga004086ecac9e73832deec432af15729e">12167</a></span><span class="preprocessor">#define TIM1_OR2_BKCMP2P               TIM1_OR2_BKCMP2P_Msk                    </span></div>
<div class="line"><a id="l12169" name="l12169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5c7b7e41b0bf8b5d8a15c8ea2beb41">12169</a></span><span class="preprocessor">#define TIM1_OR2_ETRSEL_Pos            (14U)</span></div>
<div class="line"><a id="l12170" name="l12170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa633677607a634714722350b9a73c16">12170</a></span><span class="preprocessor">#define TIM1_OR2_ETRSEL_Msk            (0x7UL &lt;&lt; TIM1_OR2_ETRSEL_Pos)          </span></div>
<div class="line"><a id="l12171" name="l12171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c6d08378a578b8ad9f96b7c2da1497e">12171</a></span><span class="preprocessor">#define TIM1_OR2_ETRSEL                TIM1_OR2_ETRSEL_Msk                     </span></div>
<div class="line"><a id="l12172" name="l12172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca3e052514c680e12126447d91e19545">12172</a></span><span class="preprocessor">#define TIM1_OR2_ETRSEL_0              (0x1UL &lt;&lt; TIM1_OR2_ETRSEL_Pos)          </span></div>
<div class="line"><a id="l12173" name="l12173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15caaa7b378d53ceabd4e0cab403ab36">12173</a></span><span class="preprocessor">#define TIM1_OR2_ETRSEL_1              (0x2UL &lt;&lt; TIM1_OR2_ETRSEL_Pos)          </span></div>
<div class="line"><a id="l12174" name="l12174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f9f2e69302de08d2482c03fda79491">12174</a></span><span class="preprocessor">#define TIM1_OR2_ETRSEL_2              (0x4UL &lt;&lt; TIM1_OR2_ETRSEL_Pos)          </span></div>
<div class="line"><a id="l12176" name="l12176"></a><span class="lineno">12176</span><span class="comment">/*******************  Bit definition for TIM1_OR3 register  *******************/</span></div>
<div class="line"><a id="l12177" name="l12177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf193a1d0225989bcd01d142b033e92c7">12177</a></span><span class="preprocessor">#define TIM1_OR3_BK2INE_Pos            (0U)</span></div>
<div class="line"><a id="l12178" name="l12178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43af5cfc71b33722bfb62a198f8f7983">12178</a></span><span class="preprocessor">#define TIM1_OR3_BK2INE_Msk            (0x1UL &lt;&lt; TIM1_OR3_BK2INE_Pos)          </span></div>
<div class="line"><a id="l12179" name="l12179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4115a1f85d4967a2812a9d2c2a8e3ed4">12179</a></span><span class="preprocessor">#define TIM1_OR3_BK2INE                TIM1_OR3_BK2INE_Msk                     </span></div>
<div class="line"><a id="l12180" name="l12180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533bd9fb8af67c4a770fca3255c031be">12180</a></span><span class="preprocessor">#define TIM1_OR3_BK2CMP1E_Pos          (1U)</span></div>
<div class="line"><a id="l12181" name="l12181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb94c99778a309a8fcc85a8693ae4f4">12181</a></span><span class="preprocessor">#define TIM1_OR3_BK2CMP1E_Msk          (0x1UL &lt;&lt; TIM1_OR3_BK2CMP1E_Pos)        </span></div>
<div class="line"><a id="l12182" name="l12182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ae5e8df611d9d1ca9cb46c5b5d0c4a">12182</a></span><span class="preprocessor">#define TIM1_OR3_BK2CMP1E              TIM1_OR3_BK2CMP1E_Msk                   </span></div>
<div class="line"><a id="l12183" name="l12183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b4e670764e0243b32e4ebb1b041f8b9">12183</a></span><span class="preprocessor">#define TIM1_OR3_BK2CMP2E_Pos          (2U)</span></div>
<div class="line"><a id="l12184" name="l12184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4f16034cfcb9dffecba46a8a396dab">12184</a></span><span class="preprocessor">#define TIM1_OR3_BK2CMP2E_Msk          (0x1UL &lt;&lt; TIM1_OR3_BK2CMP2E_Pos)        </span></div>
<div class="line"><a id="l12185" name="l12185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7747fb2808f52869451f0057eecd128">12185</a></span><span class="preprocessor">#define TIM1_OR3_BK2CMP2E              TIM1_OR3_BK2CMP2E_Msk                   </span></div>
<div class="line"><a id="l12186" name="l12186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e84efaca851862320cd6b376b42aef5">12186</a></span><span class="preprocessor">#define TIM1_OR3_BK2INP_Pos            (9U)</span></div>
<div class="line"><a id="l12187" name="l12187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94398f71f5f00be4ede698de370a478">12187</a></span><span class="preprocessor">#define TIM1_OR3_BK2INP_Msk            (0x1UL &lt;&lt; TIM1_OR3_BK2INP_Pos)          </span></div>
<div class="line"><a id="l12188" name="l12188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00a7292279f4e565caec40822bcdb913">12188</a></span><span class="preprocessor">#define TIM1_OR3_BK2INP                TIM1_OR3_BK2INP_Msk                     </span></div>
<div class="line"><a id="l12189" name="l12189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e695728f9c4aa3902aaff35e9887cfb">12189</a></span><span class="preprocessor">#define TIM1_OR3_BK2CMP1P_Pos          (10U)</span></div>
<div class="line"><a id="l12190" name="l12190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4bbd23e5869967e2e8d0f69b9da0d88">12190</a></span><span class="preprocessor">#define TIM1_OR3_BK2CMP1P_Msk          (0x1UL &lt;&lt; TIM1_OR3_BK2CMP1P_Pos)        </span></div>
<div class="line"><a id="l12191" name="l12191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga457677f5d24a5a86b7ade31d769b6ca5">12191</a></span><span class="preprocessor">#define TIM1_OR3_BK2CMP1P              TIM1_OR3_BK2CMP1P_Msk                   </span></div>
<div class="line"><a id="l12192" name="l12192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e2f0cbd986c16bb5190028d3dd19fee">12192</a></span><span class="preprocessor">#define TIM1_OR3_BK2CMP2P_Pos          (11U)</span></div>
<div class="line"><a id="l12193" name="l12193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040eec0b71b179c4a4168c8004a22d62">12193</a></span><span class="preprocessor">#define TIM1_OR3_BK2CMP2P_Msk          (0x1UL &lt;&lt; TIM1_OR3_BK2CMP2P_Pos)        </span></div>
<div class="line"><a id="l12194" name="l12194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1ed7ad3b9838e4c60cb0839c207e45">12194</a></span><span class="preprocessor">#define TIM1_OR3_BK2CMP2P              TIM1_OR3_BK2CMP2P_Msk                   </span></div>
<div class="line"><a id="l12197" name="l12197"></a><span class="lineno">12197</span><span class="comment">/*******************  Bit definition for TIM2_OR1 register  *******************/</span></div>
<div class="line"><a id="l12198" name="l12198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d6d1a047ce8d49f8351543fdf437a44">12198</a></span><span class="preprocessor">#define TIM2_OR1_ITR1_RMP_Pos     (0U)</span></div>
<div class="line"><a id="l12199" name="l12199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052ac237aef85f34231ca70c2c91f07e">12199</a></span><span class="preprocessor">#define TIM2_OR1_ITR1_RMP_Msk     (0x1UL &lt;&lt; TIM2_OR1_ITR1_RMP_Pos)             </span></div>
<div class="line"><a id="l12200" name="l12200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ad5a77c7014fe88ebfc4a69d8ebbac">12200</a></span><span class="preprocessor">#define TIM2_OR1_ITR1_RMP         TIM2_OR1_ITR1_RMP_Msk                        </span></div>
<div class="line"><a id="l12201" name="l12201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab13c047f6cfb93b1059f1ba415dac3ff">12201</a></span><span class="preprocessor">#define TIM2_OR1_ETR1_RMP_Pos     (1U)</span></div>
<div class="line"><a id="l12202" name="l12202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73fe216e2c8d0f47e8216d91caa5192e">12202</a></span><span class="preprocessor">#define TIM2_OR1_ETR1_RMP_Msk     (0x1UL &lt;&lt; TIM2_OR1_ETR1_RMP_Pos)             </span></div>
<div class="line"><a id="l12203" name="l12203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47e58f8120c28e0008b40fc2d19ebf2f">12203</a></span><span class="preprocessor">#define TIM2_OR1_ETR1_RMP         TIM2_OR1_ETR1_RMP_Msk                        </span></div>
<div class="line"><a id="l12205" name="l12205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf008c42c6af36ed66bed648e2a961ec">12205</a></span><span class="preprocessor">#define TIM2_OR1_TI4_RMP_Pos      (2U)</span></div>
<div class="line"><a id="l12206" name="l12206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5db3d61483676ee0ae0834ae3e3d429">12206</a></span><span class="preprocessor">#define TIM2_OR1_TI4_RMP_Msk      (0x3UL &lt;&lt; TIM2_OR1_TI4_RMP_Pos)              </span></div>
<div class="line"><a id="l12207" name="l12207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacfeaa3e1e6c9e058134ea3f83dc2c71">12207</a></span><span class="preprocessor">#define TIM2_OR1_TI4_RMP          TIM2_OR1_TI4_RMP_Msk                         </span></div>
<div class="line"><a id="l12208" name="l12208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7588d98b96a166d39ea3af92e1946719">12208</a></span><span class="preprocessor">#define TIM2_OR1_TI4_RMP_0        (0x1UL &lt;&lt; TIM2_OR1_TI4_RMP_Pos)              </span></div>
<div class="line"><a id="l12209" name="l12209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4192bd67852ce52f4019a9d73078a9d3">12209</a></span><span class="preprocessor">#define TIM2_OR1_TI4_RMP_1        (0x2UL &lt;&lt; TIM2_OR1_TI4_RMP_Pos)              </span></div>
<div class="line"><a id="l12211" name="l12211"></a><span class="lineno">12211</span><span class="comment">/*******************  Bit definition for TIM2_OR2 register  *******************/</span></div>
<div class="line"><a id="l12212" name="l12212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f0257e33cd30595c47f443f918cda4">12212</a></span><span class="preprocessor">#define TIM2_OR2_ETRSEL_Pos       (14U)</span></div>
<div class="line"><a id="l12213" name="l12213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064340baf49dd95f23752e2b51e3264a">12213</a></span><span class="preprocessor">#define TIM2_OR2_ETRSEL_Msk       (0x7UL &lt;&lt; TIM2_OR2_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l12214" name="l12214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9132eea26770c23e0b83fc243afbb4e2">12214</a></span><span class="preprocessor">#define TIM2_OR2_ETRSEL           TIM2_OR2_ETRSEL_Msk                          </span></div>
<div class="line"><a id="l12215" name="l12215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7ea71dea5786423b7988f01826f63a">12215</a></span><span class="preprocessor">#define TIM2_OR2_ETRSEL_0         (0x1UL &lt;&lt; TIM2_OR2_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l12216" name="l12216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga808384f5fcc3145d60293f265cdf3d88">12216</a></span><span class="preprocessor">#define TIM2_OR2_ETRSEL_1         (0x2UL &lt;&lt; TIM2_OR2_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l12217" name="l12217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef661c05214e3a3d2d0b9eb13cd6b2e1">12217</a></span><span class="preprocessor">#define TIM2_OR2_ETRSEL_2         (0x4UL &lt;&lt; TIM2_OR2_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l12220" name="l12220"></a><span class="lineno">12220</span><span class="comment">/*******************  Bit definition for TIM15_OR1 register  ******************/</span></div>
<div class="line"><a id="l12221" name="l12221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf98d74c10557bf3927db0c99e4da183">12221</a></span><span class="preprocessor">#define TIM15_OR1_TI1_RMP_Pos           (0U)</span></div>
<div class="line"><a id="l12222" name="l12222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04847c4ed3247807b1358bb20edea2a0">12222</a></span><span class="preprocessor">#define TIM15_OR1_TI1_RMP_Msk           (0x1UL &lt;&lt; TIM15_OR1_TI1_RMP_Pos)       </span></div>
<div class="line"><a id="l12223" name="l12223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa76bfd8c341575564a9dbf80be11b818">12223</a></span><span class="preprocessor">#define TIM15_OR1_TI1_RMP               TIM15_OR1_TI1_RMP_Msk                  </span></div>
<div class="line"><a id="l12225" name="l12225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f2ed76282c4e4b50467aa5786651e82">12225</a></span><span class="preprocessor">#define TIM15_OR1_ENCODER_MODE_Pos      (1U)</span></div>
<div class="line"><a id="l12226" name="l12226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ba9bb13c468c1b475e31fe2d92bee58">12226</a></span><span class="preprocessor">#define TIM15_OR1_ENCODER_MODE_Msk      (0x3UL &lt;&lt; TIM15_OR1_ENCODER_MODE_Pos)  </span></div>
<div class="line"><a id="l12227" name="l12227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafafce5dffb43b8d6ab3c943f2bc2be41">12227</a></span><span class="preprocessor">#define TIM15_OR1_ENCODER_MODE          TIM15_OR1_ENCODER_MODE_Msk             </span></div>
<div class="line"><a id="l12228" name="l12228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1926214375f168b36bed2031900c55d0">12228</a></span><span class="preprocessor">#define TIM15_OR1_ENCODER_MODE_0        (0x1UL &lt;&lt; TIM15_OR1_ENCODER_MODE_Pos)  </span></div>
<div class="line"><a id="l12229" name="l12229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45dd1d15644877f49e413aacdf3ea0b8">12229</a></span><span class="preprocessor">#define TIM15_OR1_ENCODER_MODE_1        (0x2UL &lt;&lt; TIM15_OR1_ENCODER_MODE_Pos)  </span></div>
<div class="line"><a id="l12231" name="l12231"></a><span class="lineno">12231</span><span class="comment">/*******************  Bit definition for TIM15_OR2 register  ******************/</span></div>
<div class="line"><a id="l12232" name="l12232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad20ac18901abf9ba69856c95c3db384c">12232</a></span><span class="preprocessor">#define TIM15_OR2_BKINE_Pos             (0U)</span></div>
<div class="line"><a id="l12233" name="l12233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b971f00e3179f9d64e4f60ddcb92f6">12233</a></span><span class="preprocessor">#define TIM15_OR2_BKINE_Msk             (0x1UL &lt;&lt; TIM15_OR2_BKINE_Pos)         </span></div>
<div class="line"><a id="l12234" name="l12234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166286208dfebf43cc128e2ec8b0d7b8">12234</a></span><span class="preprocessor">#define TIM15_OR2_BKINE                 TIM15_OR2_BKINE_Msk                    </span></div>
<div class="line"><a id="l12235" name="l12235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893ef65cd21687cfda2238102c6073df">12235</a></span><span class="preprocessor">#define TIM15_OR2_BKCMP1E_Pos           (1U)</span></div>
<div class="line"><a id="l12236" name="l12236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5931ec5aff899a54dec49f0b0eb567ad">12236</a></span><span class="preprocessor">#define TIM15_OR2_BKCMP1E_Msk           (0x1UL &lt;&lt; TIM15_OR2_BKCMP1E_Pos)       </span></div>
<div class="line"><a id="l12237" name="l12237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf90738725f0e9639678014ec335f506b">12237</a></span><span class="preprocessor">#define TIM15_OR2_BKCMP1E               TIM15_OR2_BKCMP1E_Msk                  </span></div>
<div class="line"><a id="l12238" name="l12238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af9e096f450751efa24240c87a95d5e">12238</a></span><span class="preprocessor">#define TIM15_OR2_BKCMP2E_Pos           (2U)</span></div>
<div class="line"><a id="l12239" name="l12239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5796550d6b67bb4b98c8307e18884b6">12239</a></span><span class="preprocessor">#define TIM15_OR2_BKCMP2E_Msk           (0x1UL &lt;&lt; TIM15_OR2_BKCMP2E_Pos)       </span></div>
<div class="line"><a id="l12240" name="l12240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c864d26aeee88a10cadddfe3601aa96">12240</a></span><span class="preprocessor">#define TIM15_OR2_BKCMP2E               TIM15_OR2_BKCMP2E_Msk                  </span></div>
<div class="line"><a id="l12241" name="l12241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c2aab25b1b05db3f7eac7c906c8f23">12241</a></span><span class="preprocessor">#define TIM15_OR2_BKINP_Pos             (9U)</span></div>
<div class="line"><a id="l12242" name="l12242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050af69b7b009c8f2fe65f2b2854e847">12242</a></span><span class="preprocessor">#define TIM15_OR2_BKINP_Msk             (0x1UL &lt;&lt; TIM15_OR2_BKINP_Pos)         </span></div>
<div class="line"><a id="l12243" name="l12243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga821042ac7091ca161b708a15170ee20a">12243</a></span><span class="preprocessor">#define TIM15_OR2_BKINP                 TIM15_OR2_BKINP_Msk                    </span></div>
<div class="line"><a id="l12244" name="l12244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f04c39c06233a7ea6ec097cc156654e">12244</a></span><span class="preprocessor">#define TIM15_OR2_BKCMP1P_Pos           (10U)</span></div>
<div class="line"><a id="l12245" name="l12245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68e0475b176b1b008e91b0f604a6fd45">12245</a></span><span class="preprocessor">#define TIM15_OR2_BKCMP1P_Msk           (0x1UL &lt;&lt; TIM15_OR2_BKCMP1P_Pos)       </span></div>
<div class="line"><a id="l12246" name="l12246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafec81c7dc2ec069a162b684ea64ee83">12246</a></span><span class="preprocessor">#define TIM15_OR2_BKCMP1P               TIM15_OR2_BKCMP1P_Msk                  </span></div>
<div class="line"><a id="l12247" name="l12247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b3df00070a253ec255f2036a6ff91b9">12247</a></span><span class="preprocessor">#define TIM15_OR2_BKCMP2P_Pos           (11U)</span></div>
<div class="line"><a id="l12248" name="l12248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga428f9090a82ceb8ba66946b976700011">12248</a></span><span class="preprocessor">#define TIM15_OR2_BKCMP2P_Msk           (0x1UL &lt;&lt; TIM15_OR2_BKCMP2P_Pos)       </span></div>
<div class="line"><a id="l12249" name="l12249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad31c67945e9694f52e37da35974ed011">12249</a></span><span class="preprocessor">#define TIM15_OR2_BKCMP2P               TIM15_OR2_BKCMP2P_Msk                  </span></div>
<div class="line"><a id="l12251" name="l12251"></a><span class="lineno">12251</span><span class="comment">/*******************  Bit definition for TIM16_OR1 register  ******************/</span></div>
<div class="line"><a id="l12252" name="l12252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa49f8319b15cd1fd6119f553f37055fd">12252</a></span><span class="preprocessor">#define TIM16_OR1_TI1_RMP_Pos      (0U)</span></div>
<div class="line"><a id="l12253" name="l12253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337d5748f0372b4ad8d1f661cf8b7f96">12253</a></span><span class="preprocessor">#define TIM16_OR1_TI1_RMP_Msk      (0x7UL &lt;&lt; TIM16_OR1_TI1_RMP_Pos)            </span></div>
<div class="line"><a id="l12254" name="l12254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f58a3982e5eb51ad70981e7cd943e02">12254</a></span><span class="preprocessor">#define TIM16_OR1_TI1_RMP          TIM16_OR1_TI1_RMP_Msk                       </span></div>
<div class="line"><a id="l12255" name="l12255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">12255</a></span><span class="preprocessor">#define TIM16_OR1_TI1_RMP_0        (0x1UL &lt;&lt; TIM16_OR1_TI1_RMP_Pos)            </span></div>
<div class="line"><a id="l12256" name="l12256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">12256</a></span><span class="preprocessor">#define TIM16_OR1_TI1_RMP_1        (0x2UL &lt;&lt; TIM16_OR1_TI1_RMP_Pos)            </span></div>
<div class="line"><a id="l12257" name="l12257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac78f66d6828cc5357323f88a5d16ce4">12257</a></span><span class="preprocessor">#define TIM16_OR1_TI1_RMP_2        (0x4UL &lt;&lt; TIM16_OR1_TI1_RMP_Pos)            </span></div>
<div class="line"><a id="l12259" name="l12259"></a><span class="lineno">12259</span><span class="comment">/*******************  Bit definition for TIM16_OR2 register  ******************/</span></div>
<div class="line"><a id="l12260" name="l12260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3de3f8eee241657416c8958c975c36e">12260</a></span><span class="preprocessor">#define TIM16_OR2_BKINE_Pos        (0U)</span></div>
<div class="line"><a id="l12261" name="l12261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59c584ac453cd70a8066d1f8b7820595">12261</a></span><span class="preprocessor">#define TIM16_OR2_BKINE_Msk        (0x1UL &lt;&lt; TIM16_OR2_BKINE_Pos)              </span></div>
<div class="line"><a id="l12262" name="l12262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b84463aab08cfc4adf6a772e2ab8709">12262</a></span><span class="preprocessor">#define TIM16_OR2_BKINE            TIM16_OR2_BKINE_Msk                         </span></div>
<div class="line"><a id="l12263" name="l12263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3174b5b1ff8a67781d28e58f85b1974">12263</a></span><span class="preprocessor">#define TIM16_OR2_BKCMP1E_Pos      (1U)</span></div>
<div class="line"><a id="l12264" name="l12264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19457f92b827b9cf5c7d523f72220b93">12264</a></span><span class="preprocessor">#define TIM16_OR2_BKCMP1E_Msk      (0x1UL &lt;&lt; TIM16_OR2_BKCMP1E_Pos)            </span></div>
<div class="line"><a id="l12265" name="l12265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b58b08a5cdb5465d7c71bc4bb7cbd4">12265</a></span><span class="preprocessor">#define TIM16_OR2_BKCMP1E          TIM16_OR2_BKCMP1E_Msk                       </span></div>
<div class="line"><a id="l12266" name="l12266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1bab7141db3bcb7b23d9a09c78d5257">12266</a></span><span class="preprocessor">#define TIM16_OR2_BKCMP2E_Pos      (2U)</span></div>
<div class="line"><a id="l12267" name="l12267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad63018762bde545b1030f84a4f764b5d">12267</a></span><span class="preprocessor">#define TIM16_OR2_BKCMP2E_Msk      (0x1UL &lt;&lt; TIM16_OR2_BKCMP2E_Pos)            </span></div>
<div class="line"><a id="l12268" name="l12268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f2292959ebe1e42270fda45c32259">12268</a></span><span class="preprocessor">#define TIM16_OR2_BKCMP2E          TIM16_OR2_BKCMP2E_Msk                       </span></div>
<div class="line"><a id="l12269" name="l12269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7d0f1335b901fc72d45eab188561298">12269</a></span><span class="preprocessor">#define TIM16_OR2_BKINP_Pos        (9U)</span></div>
<div class="line"><a id="l12270" name="l12270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0479002b542d72c1940d2ec93c362c49">12270</a></span><span class="preprocessor">#define TIM16_OR2_BKINP_Msk        (0x1UL &lt;&lt; TIM16_OR2_BKINP_Pos)              </span></div>
<div class="line"><a id="l12271" name="l12271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409afb83345e23760415c928e8507cd0">12271</a></span><span class="preprocessor">#define TIM16_OR2_BKINP            TIM16_OR2_BKINP_Msk                         </span></div>
<div class="line"><a id="l12272" name="l12272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850d0bdcc7ceb9b32741a4869ba90d83">12272</a></span><span class="preprocessor">#define TIM16_OR2_BKCMP1P_Pos      (10U)</span></div>
<div class="line"><a id="l12273" name="l12273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga870f714a6a07d3fca370ec34b075dd2e">12273</a></span><span class="preprocessor">#define TIM16_OR2_BKCMP1P_Msk      (0x1UL &lt;&lt; TIM16_OR2_BKCMP1P_Pos)            </span></div>
<div class="line"><a id="l12274" name="l12274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ce1876c73dc7f1cf542559acb0c05b">12274</a></span><span class="preprocessor">#define TIM16_OR2_BKCMP1P          TIM16_OR2_BKCMP1P_Msk                       </span></div>
<div class="line"><a id="l12275" name="l12275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9615bd7e9d09d24d0fd18818c00b9ea">12275</a></span><span class="preprocessor">#define TIM16_OR2_BKCMP2P_Pos      (11U)</span></div>
<div class="line"><a id="l12276" name="l12276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9f1997ac97d7a99cbabd1005840746">12276</a></span><span class="preprocessor">#define TIM16_OR2_BKCMP2P_Msk      (0x1UL &lt;&lt; TIM16_OR2_BKCMP2P_Pos)            </span></div>
<div class="line"><a id="l12277" name="l12277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21101ba4d03e7a34d8bdb93599079e48">12277</a></span><span class="preprocessor">#define TIM16_OR2_BKCMP2P          TIM16_OR2_BKCMP2P_Msk                       </span></div>
<div class="line"><a id="l12280" name="l12280"></a><span class="lineno">12280</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l12281" name="l12281"></a><span class="lineno">12281</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l12282" name="l12282"></a><span class="lineno">12282</span><span class="comment">/*                         Low Power Timer (LPTIM)                            */</span></div>
<div class="line"><a id="l12283" name="l12283"></a><span class="lineno">12283</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l12284" name="l12284"></a><span class="lineno">12284</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l12285" name="l12285"></a><span class="lineno">12285</span><span class="comment">/******************  Bit definition for LPTIM_ISR register  *******************/</span></div>
<div class="line"><a id="l12286" name="l12286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2a253575aa4bcd2c8097f2e9f5c528">12286</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM_Pos          (0U)</span></div>
<div class="line"><a id="l12287" name="l12287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd7e374f2dc01057c4b2b4a073de293">12287</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM_Msk          (0x1UL &lt;&lt; LPTIM_ISR_CMPM_Pos)              </span></div>
<div class="line"><a id="l12288" name="l12288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad268979549e2ab5d4e0227e37964e29">12288</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         </span></div>
<div class="line"><a id="l12289" name="l12289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d60b2a5aa3042e705fac690ddd82ad9">12289</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM_Pos          (1U)</span></div>
<div class="line"><a id="l12290" name="l12290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga738f282188e8958763a12993436b396b">12290</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM_Msk          (0x1UL &lt;&lt; LPTIM_ISR_ARRM_Pos)              </span></div>
<div class="line"><a id="l12291" name="l12291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dca1da3466dc935eebf232c120a42f7">12291</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         </span></div>
<div class="line"><a id="l12292" name="l12292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5744b7eeec364753bad9ec53583ddc83">12292</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG_Pos       (2U)</span></div>
<div class="line"><a id="l12293" name="l12293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7231122f4aa937f6e5496f9a375032">12293</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL &lt;&lt; LPTIM_ISR_EXTTRIG_Pos)           </span></div>
<div class="line"><a id="l12294" name="l12294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6fe3ef932a42040b0f9530eae1d014">12294</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      </span></div>
<div class="line"><a id="l12295" name="l12295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58bb3764cb71aa8b10e3dd579d81d566">12295</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK_Pos         (3U)</span></div>
<div class="line"><a id="l12296" name="l12296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fa25d178519d9d1e07d0a8dd33d5d81">12296</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK_Msk         (0x1UL &lt;&lt; LPTIM_ISR_CMPOK_Pos)             </span></div>
<div class="line"><a id="l12297" name="l12297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cad30aa68cb71dd75c78c01ee3ae870">12297</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        </span></div>
<div class="line"><a id="l12298" name="l12298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga225e79481e3488e2018b7066cc36c15d">12298</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK_Pos         (4U)</span></div>
<div class="line"><a id="l12299" name="l12299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa9e9c0a0295592da0aa99997aa10a">12299</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK_Msk         (0x1UL &lt;&lt; LPTIM_ISR_ARROK_Pos)             </span></div>
<div class="line"><a id="l12300" name="l12300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab444687af1f8f9863455191ad061a1d1">12300</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        </span></div>
<div class="line"><a id="l12301" name="l12301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f3149d0ec6718d910a43f12b69df19">12301</a></span><span class="preprocessor">#define LPTIM_ISR_UP_Pos            (5U)</span></div>
<div class="line"><a id="l12302" name="l12302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga517db9f5fee8e5be22e9ed9de34338d7">12302</a></span><span class="preprocessor">#define LPTIM_ISR_UP_Msk            (0x1UL &lt;&lt; LPTIM_ISR_UP_Pos)                </span></div>
<div class="line"><a id="l12303" name="l12303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c22c593384daf21fbf0648c7157609">12303</a></span><span class="preprocessor">#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           </span></div>
<div class="line"><a id="l12304" name="l12304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78026fe91462066bf46f3d20cfb59dde">12304</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN_Pos          (6U)</span></div>
<div class="line"><a id="l12305" name="l12305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6924a3b6ec9a7541387f1d40e0726abd">12305</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN_Msk          (0x1UL &lt;&lt; LPTIM_ISR_DOWN_Pos)              </span></div>
<div class="line"><a id="l12306" name="l12306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae419eeabea5979ae2658ab6597cb8223">12306</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         </span></div>
<div class="line"><a id="l12308" name="l12308"></a><span class="lineno">12308</span><span class="comment">/******************  Bit definition for LPTIM_ICR register  *******************/</span></div>
<div class="line"><a id="l12309" name="l12309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b506dcf4acdd6741977de00402c73b">12309</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF_Pos        (0U)</span></div>
<div class="line"><a id="l12310" name="l12310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d0e27b84a9db60669043f14f3d89ec8">12310</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF_Msk        (0x1UL &lt;&lt; LPTIM_ICR_CMPMCF_Pos)            </span></div>
<div class="line"><a id="l12311" name="l12311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a73f097347bc05382105a527ee7f2e">12311</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       </span></div>
<div class="line"><a id="l12312" name="l12312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8838d365e13b4c9de7d954989e7e3892">12312</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF_Pos        (1U)</span></div>
<div class="line"><a id="l12313" name="l12313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7a9b52575f7bb462d282dab0754c0fc">12313</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF_Msk        (0x1UL &lt;&lt; LPTIM_ICR_ARRMCF_Pos)            </span></div>
<div class="line"><a id="l12314" name="l12314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf43a4be174c9303faef371ec31ab44c">12314</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       </span></div>
<div class="line"><a id="l12315" name="l12315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee44edb9f638e0b13a269a13c013f0b8">12315</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)</span></div>
<div class="line"><a id="l12316" name="l12316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe35b22bd38a6b942b777a1ee9fb0c63">12316</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL &lt;&lt; LPTIM_ICR_EXTTRIGCF_Pos)         </span></div>
<div class="line"><a id="l12317" name="l12317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bdc0939c831c305f180c9d1518b852f">12317</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    </span></div>
<div class="line"><a id="l12318" name="l12318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcc238eda370f1999eb9e4c622a0d01">12318</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF_Pos       (3U)</span></div>
<div class="line"><a id="l12319" name="l12319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3023d4f15c022e8a57d9d499423efbd6">12319</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL &lt;&lt; LPTIM_ICR_CMPOKCF_Pos)           </span></div>
<div class="line"><a id="l12320" name="l12320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407e8ab4f0c1dfdca950ca20c5f2527d">12320</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      </span></div>
<div class="line"><a id="l12321" name="l12321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf56de4c8d0c89755297f0b062983b5b">12321</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF_Pos       (4U)</span></div>
<div class="line"><a id="l12322" name="l12322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46450f790d87d73e5159faeecd99d226">12322</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF_Msk       (0x1UL &lt;&lt; LPTIM_ICR_ARROKCF_Pos)           </span></div>
<div class="line"><a id="l12323" name="l12323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e0e5526e60b99a2a4958145207bff7d">12323</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      </span></div>
<div class="line"><a id="l12324" name="l12324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34a94627a5c2f998f5ea8d7a57f035d1">12324</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF_Pos          (5U)</span></div>
<div class="line"><a id="l12325" name="l12325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5829e2bd6ea624ccbcb9724f03e9a1d">12325</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF_Msk          (0x1UL &lt;&lt; LPTIM_ICR_UPCF_Pos)              </span></div>
<div class="line"><a id="l12326" name="l12326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94cea7a7a350f428dc1255dd6d143969">12326</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         </span></div>
<div class="line"><a id="l12327" name="l12327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19850a5ffe670eb179503fa1be9e3622">12327</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF_Pos        (6U)</span></div>
<div class="line"><a id="l12328" name="l12328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28120f6c8dc80f5014fb7fe6fedc6d73">12328</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF_Msk        (0x1UL &lt;&lt; LPTIM_ICR_DOWNCF_Pos)            </span></div>
<div class="line"><a id="l12329" name="l12329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d337943cd5849f0b67df2bae113ffe">12329</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       </span></div>
<div class="line"><a id="l12331" name="l12331"></a><span class="lineno">12331</span><span class="comment">/******************  Bit definition for LPTIM_IER register ********************/</span></div>
<div class="line"><a id="l12332" name="l12332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5420b7e7fdb5dafc0287743411ffb6b0">12332</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE_Pos        (0U)</span></div>
<div class="line"><a id="l12333" name="l12333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ab547325c45d174b52dab47fb10ae3">12333</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE_Msk        (0x1UL &lt;&lt; LPTIM_IER_CMPMIE_Pos)            </span></div>
<div class="line"><a id="l12334" name="l12334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84f1c6ec830c564596756452fac0f057">12334</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       </span></div>
<div class="line"><a id="l12335" name="l12335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30bc158ab0a4ed0cb11b74a2f260fb3d">12335</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE_Pos        (1U)</span></div>
<div class="line"><a id="l12336" name="l12336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6521147a135322a518bbf0bf60c394d">12336</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE_Msk        (0x1UL &lt;&lt; LPTIM_IER_ARRMIE_Pos)            </span></div>
<div class="line"><a id="l12337" name="l12337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddf28358beda70d5cabb8bbd2f7acd7">12337</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       </span></div>
<div class="line"><a id="l12338" name="l12338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad517b45bbd7fd664a9ffb734949ca2">12338</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE_Pos     (2U)</span></div>
<div class="line"><a id="l12339" name="l12339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5799cd746b83f50ce3cc0e5e432f56">12339</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL &lt;&lt; LPTIM_IER_EXTTRIGIE_Pos)         </span></div>
<div class="line"><a id="l12340" name="l12340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e2214a5cacaee65aa8487788edac8d1">12340</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    </span></div>
<div class="line"><a id="l12341" name="l12341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5f9215cbbefa3f09ee58766418af015">12341</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE_Pos       (3U)</span></div>
<div class="line"><a id="l12342" name="l12342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50650b47231f11edf550ffcbc0c510a7">12342</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE_Msk       (0x1UL &lt;&lt; LPTIM_IER_CMPOKIE_Pos)           </span></div>
<div class="line"><a id="l12343" name="l12343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac117a13cff0f470f7e9645e479301684">12343</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      </span></div>
<div class="line"><a id="l12344" name="l12344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d1f4b63657f81d98c810fb981be8b2">12344</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE_Pos       (4U)</span></div>
<div class="line"><a id="l12345" name="l12345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac72d70b2dafa3445301ce2907ba39b3">12345</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE_Msk       (0x1UL &lt;&lt; LPTIM_IER_ARROKIE_Pos)           </span></div>
<div class="line"><a id="l12346" name="l12346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e16757ed47e0ee03238f7ac41f54119">12346</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      </span></div>
<div class="line"><a id="l12347" name="l12347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20e48c6d4270508030ddd5d92996452b">12347</a></span><span class="preprocessor">#define LPTIM_IER_UPIE_Pos          (5U)</span></div>
<div class="line"><a id="l12348" name="l12348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647df93a691567bdda645f15e5dbf0b3">12348</a></span><span class="preprocessor">#define LPTIM_IER_UPIE_Msk          (0x1UL &lt;&lt; LPTIM_IER_UPIE_Pos)              </span></div>
<div class="line"><a id="l12349" name="l12349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4fea67fb509ddc013229335c241211">12349</a></span><span class="preprocessor">#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         </span></div>
<div class="line"><a id="l12350" name="l12350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943de8e961e0ec350de2fc45b9ca1eb5">12350</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE_Pos        (6U)</span></div>
<div class="line"><a id="l12351" name="l12351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf0d38445df80d079702aae01174e30">12351</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE_Msk        (0x1UL &lt;&lt; LPTIM_IER_DOWNIE_Pos)            </span></div>
<div class="line"><a id="l12352" name="l12352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e63fa15734a5d03c1879752ac4ea3e4">12352</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       </span></div>
<div class="line"><a id="l12354" name="l12354"></a><span class="lineno">12354</span><span class="comment">/******************  Bit definition for LPTIM_CFGR register *******************/</span></div>
<div class="line"><a id="l12355" name="l12355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e4c4cf0fd7105b535892c7a10e1aa4">12355</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL_Pos        (0U)</span></div>
<div class="line"><a id="l12356" name="l12356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f72372ea98b1648628c895894c613a2">12356</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL_Msk        (0x1UL &lt;&lt; LPTIM_CFGR_CKSEL_Pos)            </span></div>
<div class="line"><a id="l12357" name="l12357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51756ab9cdc0e908f6f272ccc3e221a">12357</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       </span></div>
<div class="line"><a id="l12359" name="l12359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93565f8804d86eb6b10c699241d543b1">12359</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_Pos        (1U)</span></div>
<div class="line"><a id="l12360" name="l12360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47dbd26a12c5443fd0955647b4d39a93">12360</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_Msk        (0x3UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)            </span></div>
<div class="line"><a id="l12361" name="l12361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b93ee347b6a137a97020e71fe2a44ff">12361</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       </span></div>
<div class="line"><a id="l12362" name="l12362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6779ec640b23cf833dd2105b8a220af5">12362</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_0          (0x1UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)            </span></div>
<div class="line"><a id="l12363" name="l12363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad084d831c97bad9c75bc5fb870f4c605">12363</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_1          (0x2UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)            </span></div>
<div class="line"><a id="l12365" name="l12365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe9732853338654f66fe51d6a6f9f837">12365</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_Pos        (3U)</span></div>
<div class="line"><a id="l12366" name="l12366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff87664b8380f74d415c408fac75d8ef">12366</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_Msk        (0x3UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)            </span></div>
<div class="line"><a id="l12367" name="l12367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga967fdd5160e383d5740de6c393ae76a5">12367</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       </span></div>
<div class="line"><a id="l12368" name="l12368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8880e8aa2748a1c125bb93711f764d">12368</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_0          (0x1UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)            </span></div>
<div class="line"><a id="l12369" name="l12369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafbe9abc3d0f44a37db62172a80afdb9">12369</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_1          (0x2UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)            </span></div>
<div class="line"><a id="l12371" name="l12371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1516877a8f950690f02d215362bb5b72">12371</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_Pos       (6U)</span></div>
<div class="line"><a id="l12372" name="l12372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0bc1fc6d1ba7310a96dc3e40e94cf1">12372</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)           </span></div>
<div class="line"><a id="l12373" name="l12373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbec2ad1910a83bb7ffbf4f2f9ade9c">12373</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      </span></div>
<div class="line"><a id="l12374" name="l12374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c0cb2093b00a0e32bc31f71c946c9d">12374</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_0         (0x1UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)           </span></div>
<div class="line"><a id="l12375" name="l12375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014ecb2c212432123a6ee2a01dfc4cce">12375</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_1         (0x2UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)           </span></div>
<div class="line"><a id="l12377" name="l12377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91">12377</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_Pos        (9U)</span></div>
<div class="line"><a id="l12378" name="l12378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae330680ff9e06c3d69b55523ad85e5">12378</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_Msk        (0x7UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)            </span></div>
<div class="line"><a id="l12379" name="l12379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd72b0a5dbce113393e4d367b49f5d0c">12379</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       </span></div>
<div class="line"><a id="l12380" name="l12380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf54ff2bff54f5ff370979c5310f60c16">12380</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_0          (0x1UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)            </span></div>
<div class="line"><a id="l12381" name="l12381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dee510fa2963d13fdf4aa81bb995e9a">12381</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_1          (0x2UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)            </span></div>
<div class="line"><a id="l12382" name="l12382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c870efbbe78646002653cf2333a74">12382</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_2          (0x4UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)            </span></div>
<div class="line"><a id="l12384" name="l12384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a">12384</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_Pos      (13U)</span></div>
<div class="line"><a id="l12385" name="l12385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206eab17762f56791b93d8c3ec9c5f15">12385</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)          </span></div>
<div class="line"><a id="l12386" name="l12386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519aa19bd79204f1eb94a1d378655634">12386</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     </span></div>
<div class="line"><a id="l12387" name="l12387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268e349e4278ec2f405603d1bc82eb2d">12387</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_0        (0x1UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)          </span></div>
<div class="line"><a id="l12388" name="l12388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c3ef431ee899309d6a8b518fc8af88">12388</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_1        (0x2UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)          </span></div>
<div class="line"><a id="l12389" name="l12389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3470980d3523263818a124f1642fbbdc">12389</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_2        (0x4UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)          </span></div>
<div class="line"><a id="l12391" name="l12391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga160a914484592698b174ecb64b7c77bf">12391</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_Pos       (17U)</span></div>
<div class="line"><a id="l12392" name="l12392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30f58ca145e568f4be8eadfd7b3f0b6d">12392</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)           </span></div>
<div class="line"><a id="l12393" name="l12393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbf1ffffa1a91f49efb93dc6a1571ea4">12393</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      </span></div>
<div class="line"><a id="l12394" name="l12394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2a7ee9793909a72ca469ac52cebf6f">12394</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_0         (0x1UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)           </span></div>
<div class="line"><a id="l12395" name="l12395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533f47720800bf4619d3f576043b6ce9">12395</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_1         (0x2UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)           </span></div>
<div class="line"><a id="l12397" name="l12397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga672cd9c43d091c2db4781c6e9b2043e4">12397</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT_Pos       (19U)</span></div>
<div class="line"><a id="l12398" name="l12398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9f05dd8291e7351c085cf9fc2549c76">12398</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL &lt;&lt; LPTIM_CFGR_TIMOUT_Pos)           </span></div>
<div class="line"><a id="l12399" name="l12399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca64047a63144f4d0d4663d1d6ee6da">12399</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      </span></div>
<div class="line"><a id="l12400" name="l12400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9bf1bcfbb869bb8c12a6389cd678fdd">12400</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE_Pos         (20U)</span></div>
<div class="line"><a id="l12401" name="l12401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab9d7a59b17326ad6cedabb70c0faf3">12401</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE_Msk         (0x1UL &lt;&lt; LPTIM_CFGR_WAVE_Pos)             </span></div>
<div class="line"><a id="l12402" name="l12402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d04d4b6c31e68728a6c515aa36571c">12402</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        </span></div>
<div class="line"><a id="l12403" name="l12403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae98435524773e234e766a4fdbaf407e5">12403</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL_Pos       (21U)</span></div>
<div class="line"><a id="l12404" name="l12404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9cccc4a18860c1b4a1500945b0dc6d7">12404</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL &lt;&lt; LPTIM_CFGR_WAVPOL_Pos)           </span></div>
<div class="line"><a id="l12405" name="l12405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf953b0b77f31228a0ddac549eb0b470e">12405</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      </span></div>
<div class="line"><a id="l12406" name="l12406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5563d14ff71e36211e358a0eeda8a0b5">12406</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD_Pos      (22U)</span></div>
<div class="line"><a id="l12407" name="l12407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ab0c368193e5c00b8961d10f4c9e51">12407</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL &lt;&lt; LPTIM_CFGR_PRELOAD_Pos)          </span></div>
<div class="line"><a id="l12408" name="l12408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5dc1fa00988177012c9cb933e50db5d">12408</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     </span></div>
<div class="line"><a id="l12409" name="l12409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e50d972d4a24782712301bf2d632ae0">12409</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE_Pos    (23U)</span></div>
<div class="line"><a id="l12410" name="l12410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347fd1dcb47397008e30d1c1f371361a">12410</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL &lt;&lt; LPTIM_CFGR_COUNTMODE_Pos)        </span></div>
<div class="line"><a id="l12411" name="l12411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360d483b0d8b2a36bf8634319cf3c4a0">12411</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   </span></div>
<div class="line"><a id="l12412" name="l12412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b057945543edba5a0b79df5fe9a583e">12412</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC_Pos          (24U)</span></div>
<div class="line"><a id="l12413" name="l12413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f19afb5440831244036ec045d842ab">12413</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC_Msk          (0x1UL &lt;&lt; LPTIM_CFGR_ENC_Pos)              </span></div>
<div class="line"><a id="l12414" name="l12414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd13a5203732ee6743bf9025ad9f9172">12414</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         </span></div>
<div class="line"><a id="l12416" name="l12416"></a><span class="lineno">12416</span><span class="comment">/******************  Bit definition for LPTIM_CR register  ********************/</span></div>
<div class="line"><a id="l12417" name="l12417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaade535c6c5758858bd51334fc8ab6a49">12417</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE_Pos         (0U)</span></div>
<div class="line"><a id="l12418" name="l12418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf077af8a00be1e670e37294915fd2a">12418</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE_Msk         (0x1UL &lt;&lt; LPTIM_CR_ENABLE_Pos)             </span></div>
<div class="line"><a id="l12419" name="l12419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1f4b2d79870055c5c7b622a301ad73">12419</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        </span></div>
<div class="line"><a id="l12420" name="l12420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac129e479d844619e29c2384fc33426">12420</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT_Pos        (1U)</span></div>
<div class="line"><a id="l12421" name="l12421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c4bdf05747cce9157336fa8399b7e8">12421</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT_Msk        (0x1UL &lt;&lt; LPTIM_CR_SNGSTRT_Pos)            </span></div>
<div class="line"><a id="l12422" name="l12422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c59145554d8bfa0d636f225a932514">12422</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       </span></div>
<div class="line"><a id="l12423" name="l12423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289cfd728541ed33acdb6e023b19f9ca">12423</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT_Pos        (2U)</span></div>
<div class="line"><a id="l12424" name="l12424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04b4aa158a5189ff3981bcccb9756e1">12424</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT_Msk        (0x1UL &lt;&lt; LPTIM_CR_CNTSTRT_Pos)            </span></div>
<div class="line"><a id="l12425" name="l12425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8912f46b6f529d6c632ad2de408ff3">12425</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       </span></div>
<div class="line"><a id="l12427" name="l12427"></a><span class="lineno">12427</span><span class="comment">/******************  Bit definition for LPTIM_CMP register  *******************/</span></div>
<div class="line"><a id="l12428" name="l12428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5643bfded457f91880778f7db67656">12428</a></span><span class="preprocessor">#define LPTIM_CMP_CMP_Pos           (0U)</span></div>
<div class="line"><a id="l12429" name="l12429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d9327679862c756efafdbb860dcb394">12429</a></span><span class="preprocessor">#define LPTIM_CMP_CMP_Msk           (0xFFFFUL &lt;&lt; LPTIM_CMP_CMP_Pos)            </span></div>
<div class="line"><a id="l12430" name="l12430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0da614536f546b3420c0801d6df70f">12430</a></span><span class="preprocessor">#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          </span></div>
<div class="line"><a id="l12432" name="l12432"></a><span class="lineno">12432</span><span class="comment">/******************  Bit definition for LPTIM_ARR register  *******************/</span></div>
<div class="line"><a id="l12433" name="l12433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabad0ac8b37df965dd6402cca20fdd0bb">12433</a></span><span class="preprocessor">#define LPTIM_ARR_ARR_Pos           (0U)</span></div>
<div class="line"><a id="l12434" name="l12434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5a1383d56848f5030c2c2557f8621a">12434</a></span><span class="preprocessor">#define LPTIM_ARR_ARR_Msk           (0xFFFFUL &lt;&lt; LPTIM_ARR_ARR_Pos)            </span></div>
<div class="line"><a id="l12435" name="l12435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac708b2613ec085499446b969b89e90eb">12435</a></span><span class="preprocessor">#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          </span></div>
<div class="line"><a id="l12437" name="l12437"></a><span class="lineno">12437</span><span class="comment">/******************  Bit definition for LPTIM_CNT register  *******************/</span></div>
<div class="line"><a id="l12438" name="l12438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81cb635eb99877bdd13613c39ca4d50">12438</a></span><span class="preprocessor">#define LPTIM_CNT_CNT_Pos           (0U)</span></div>
<div class="line"><a id="l12439" name="l12439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf423bd32750bf9bda6194a024f9815b8">12439</a></span><span class="preprocessor">#define LPTIM_CNT_CNT_Msk           (0xFFFFUL &lt;&lt; LPTIM_CNT_CNT_Pos)            </span></div>
<div class="line"><a id="l12440" name="l12440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b069fc9f9436dbc473cee09bb67aae">12440</a></span><span class="preprocessor">#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          </span></div>
<div class="line"><a id="l12442" name="l12442"></a><span class="lineno">12442</span><span class="comment">/******************  Bit definition for LPTIM_OR register  ********************/</span></div>
<div class="line"><a id="l12443" name="l12443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35232808a093600056fe6b6a54aefa54">12443</a></span><span class="preprocessor">#define LPTIM_OR_OR_Pos             (0U)</span></div>
<div class="line"><a id="l12444" name="l12444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09277ff64d91eb2fdf28cbd8ebcc98e4">12444</a></span><span class="preprocessor">#define LPTIM_OR_OR_Msk             (0x3UL &lt;&lt; LPTIM_OR_OR_Pos)                 </span></div>
<div class="line"><a id="l12445" name="l12445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124f0c6d21ae7a3be7d9db1d8b22676d">12445</a></span><span class="preprocessor">#define LPTIM_OR_OR                 LPTIM_OR_OR_Msk                            </span></div>
<div class="line"><a id="l12446" name="l12446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9be41dfe8310f51f1db3554b438adff">12446</a></span><span class="preprocessor">#define LPTIM_OR_OR_0               (0x1UL &lt;&lt; LPTIM_OR_OR_Pos)                 </span></div>
<div class="line"><a id="l12447" name="l12447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga686096d3d97e19825b09f8804d9aae99">12447</a></span><span class="preprocessor">#define LPTIM_OR_OR_1               (0x2UL &lt;&lt; LPTIM_OR_OR_Pos)                 </span></div>
<div class="line"><a id="l12449" name="l12449"></a><span class="lineno">12449</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l12450" name="l12450"></a><span class="lineno">12450</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l12451" name="l12451"></a><span class="lineno">12451</span><span class="comment">/*                      Analog Comparators (COMP)                             */</span></div>
<div class="line"><a id="l12452" name="l12452"></a><span class="lineno">12452</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l12453" name="l12453"></a><span class="lineno">12453</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l12454" name="l12454"></a><span class="lineno">12454</span><span class="comment">/**********************  Bit definition for COMP_CSR register  ****************/</span></div>
<div class="line"><a id="l12455" name="l12455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498f8c6f080f53a4bd0cbd3f4cdf2958">12455</a></span><span class="preprocessor">#define COMP_CSR_EN_Pos            (0U)</span></div>
<div class="line"><a id="l12456" name="l12456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fa9eb21f742da9d30243c271f8d874">12456</a></span><span class="preprocessor">#define COMP_CSR_EN_Msk            (0x1UL &lt;&lt; COMP_CSR_EN_Pos)                  </span></div>
<div class="line"><a id="l12457" name="l12457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6feb7a7d13ffb5a2811aa35c8abed1ed">12457</a></span><span class="preprocessor">#define COMP_CSR_EN                COMP_CSR_EN_Msk                             </span></div>
<div class="line"><a id="l12459" name="l12459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14f6a840843d6c83f61c3ed21a5b4ca">12459</a></span><span class="preprocessor">#define COMP_CSR_PWRMODE_Pos       (2U)</span></div>
<div class="line"><a id="l12460" name="l12460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3667d685168e6956c9fb211a2aaef436">12460</a></span><span class="preprocessor">#define COMP_CSR_PWRMODE_Msk       (0x3UL &lt;&lt; COMP_CSR_PWRMODE_Pos)             </span></div>
<div class="line"><a id="l12461" name="l12461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf36b6dbc30dfce81263126777bbbce8">12461</a></span><span class="preprocessor">#define COMP_CSR_PWRMODE           COMP_CSR_PWRMODE_Msk                        </span></div>
<div class="line"><a id="l12462" name="l12462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9116e6ea53c492fd022a930dfb14263e">12462</a></span><span class="preprocessor">#define COMP_CSR_PWRMODE_0         (0x1UL &lt;&lt; COMP_CSR_PWRMODE_Pos)             </span></div>
<div class="line"><a id="l12463" name="l12463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea5304f1c3b278797ad08d7b9aa2991">12463</a></span><span class="preprocessor">#define COMP_CSR_PWRMODE_1         (0x2UL &lt;&lt; COMP_CSR_PWRMODE_Pos)             </span></div>
<div class="line"><a id="l12465" name="l12465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26e32c06c524aa25e9797d8c507474e3">12465</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_Pos        (4U)</span></div>
<div class="line"><a id="l12466" name="l12466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c3e4c32368ad500afd1021d6623f587">12466</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_Msk        (0x7UL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l12467" name="l12467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa449262c64ece0a455de606c9f559a81">12467</a></span><span class="preprocessor">#define COMP_CSR_INMSEL            COMP_CSR_INMSEL_Msk                         </span></div>
<div class="line"><a id="l12468" name="l12468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67b84e4c0acf3c6431a51be269dae47a">12468</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_0          (0x1UL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l12469" name="l12469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5160ed0a32d6f3584aa169408365c9">12469</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_1          (0x2UL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l12470" name="l12470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc34f6719dcd70004614bd539e686f24">12470</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_2          (0x4UL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l12472" name="l12472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae74bb5d3043a12431960bc02375ed02a">12472</a></span><span class="preprocessor">#define COMP_CSR_INPSEL_Pos        (7U)</span></div>
<div class="line"><a id="l12473" name="l12473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a67a31c95b4bdf4012a98618552e15">12473</a></span><span class="preprocessor">#define COMP_CSR_INPSEL_Msk        (0x3UL &lt;&lt; COMP_CSR_INPSEL_Pos)              </span></div>
<div class="line"><a id="l12474" name="l12474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb22cd1cc39fd1ef30722547e35156d3">12474</a></span><span class="preprocessor">#define COMP_CSR_INPSEL            COMP_CSR_INPSEL_Msk                         </span></div>
<div class="line"><a id="l12475" name="l12475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bab22f1c3d0bf9515d5376822d78679">12475</a></span><span class="preprocessor">#define COMP_CSR_INPSEL_0          (0x1UL &lt;&lt; COMP_CSR_INPSEL_Pos)              </span></div>
<div class="line"><a id="l12476" name="l12476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c6e281cda5e166e3012761e969589bc">12476</a></span><span class="preprocessor">#define COMP_CSR_INPSEL_1          (0x2UL &lt;&lt; COMP_CSR_INPSEL_Pos)              </span></div>
<div class="line"><a id="l12478" name="l12478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cfabda532305a4d9d306761303613b9">12478</a></span><span class="preprocessor">#define COMP_CSR_WINMODE_Pos       (9U)</span></div>
<div class="line"><a id="l12479" name="l12479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e28164807b418b49b06b5ab06eafff1">12479</a></span><span class="preprocessor">#define COMP_CSR_WINMODE_Msk       (0x1UL &lt;&lt; COMP_CSR_WINMODE_Pos)             </span></div>
<div class="line"><a id="l12480" name="l12480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae82df5f413cb31966809bae67a827a1e">12480</a></span><span class="preprocessor">#define COMP_CSR_WINMODE           COMP_CSR_WINMODE_Msk                        </span></div>
<div class="line"><a id="l12482" name="l12482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacedd88cca3a53e74dc7f1296792d15c4">12482</a></span><span class="preprocessor">#define COMP_CSR_POLARITY_Pos      (15U)</span></div>
<div class="line"><a id="l12483" name="l12483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c98a00c578925462109788597d5acbc">12483</a></span><span class="preprocessor">#define COMP_CSR_POLARITY_Msk      (0x1UL &lt;&lt; COMP_CSR_POLARITY_Pos)            </span></div>
<div class="line"><a id="l12484" name="l12484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga297fb1e2579f708ccbef154f574105f5">12484</a></span><span class="preprocessor">#define COMP_CSR_POLARITY          COMP_CSR_POLARITY_Msk                       </span></div>
<div class="line"><a id="l12486" name="l12486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ca1d8272428fd1386b9a971b687a589">12486</a></span><span class="preprocessor">#define COMP_CSR_HYST_Pos          (16U)</span></div>
<div class="line"><a id="l12487" name="l12487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18879dcbd9305b57fbbe19c35a814d25">12487</a></span><span class="preprocessor">#define COMP_CSR_HYST_Msk          (0x3UL &lt;&lt; COMP_CSR_HYST_Pos)                </span></div>
<div class="line"><a id="l12488" name="l12488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe57b321ccbc7cbef7ab5dba15ec851f">12488</a></span><span class="preprocessor">#define COMP_CSR_HYST              COMP_CSR_HYST_Msk                           </span></div>
<div class="line"><a id="l12489" name="l12489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921b78b44b1638adb97b4a3fea45e77a">12489</a></span><span class="preprocessor">#define COMP_CSR_HYST_0            (0x1UL &lt;&lt; COMP_CSR_HYST_Pos)                </span></div>
<div class="line"><a id="l12490" name="l12490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2453bf9a390028d42fa48f76169f7036">12490</a></span><span class="preprocessor">#define COMP_CSR_HYST_1            (0x2UL &lt;&lt; COMP_CSR_HYST_Pos)                </span></div>
<div class="line"><a id="l12492" name="l12492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22aebc782b27f758081c2ba3b50bac5d">12492</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_Pos      (18U)</span></div>
<div class="line"><a id="l12493" name="l12493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dc4b4a57b305dd3c62816ddb6887ad">12493</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_Msk      (0x7UL &lt;&lt; COMP_CSR_BLANKING_Pos)            </span></div>
<div class="line"><a id="l12494" name="l12494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca5e2f8219ced485e977823f7ee7413">12494</a></span><span class="preprocessor">#define COMP_CSR_BLANKING          COMP_CSR_BLANKING_Msk                       </span></div>
<div class="line"><a id="l12495" name="l12495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d27cdb63579659d435522a93fdcc2e7">12495</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_0        (0x1UL &lt;&lt; COMP_CSR_BLANKING_Pos)            </span></div>
<div class="line"><a id="l12496" name="l12496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f5db2aa58c949351fc161993bb09a0">12496</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_1        (0x2UL &lt;&lt; COMP_CSR_BLANKING_Pos)            </span></div>
<div class="line"><a id="l12497" name="l12497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa140f4d58c5c6fc1e9e916f5e3c76c71">12497</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_2        (0x4UL &lt;&lt; COMP_CSR_BLANKING_Pos)            </span></div>
<div class="line"><a id="l12499" name="l12499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58fbf7aace6101faf51d589dc95939aa">12499</a></span><span class="preprocessor">#define COMP_CSR_BRGEN_Pos         (22U)</span></div>
<div class="line"><a id="l12500" name="l12500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3da6163b861cedb9170575119387ff9">12500</a></span><span class="preprocessor">#define COMP_CSR_BRGEN_Msk         (0x1UL &lt;&lt; COMP_CSR_BRGEN_Pos)               </span></div>
<div class="line"><a id="l12501" name="l12501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a75737ca908efc9732e40c55eca9051">12501</a></span><span class="preprocessor">#define COMP_CSR_BRGEN             COMP_CSR_BRGEN_Msk                          </span></div>
<div class="line"><a id="l12502" name="l12502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae65d0cf8660d17ef7e6e734729861320">12502</a></span><span class="preprocessor">#define COMP_CSR_SCALEN_Pos        (23U)</span></div>
<div class="line"><a id="l12503" name="l12503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93fd0442d1f2e4acd7c9c79d28b39c64">12503</a></span><span class="preprocessor">#define COMP_CSR_SCALEN_Msk        (0x1UL &lt;&lt; COMP_CSR_SCALEN_Pos)              </span></div>
<div class="line"><a id="l12504" name="l12504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7edae58fccd841ccd1b369c2b7081d">12504</a></span><span class="preprocessor">#define COMP_CSR_SCALEN            COMP_CSR_SCALEN_Msk                         </span></div>
<div class="line"><a id="l12506" name="l12506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2e3adebbba77e5cb89c117aa7418586">12506</a></span><span class="preprocessor">#define COMP_CSR_INMESEL_Pos       (25U)</span></div>
<div class="line"><a id="l12507" name="l12507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9468f1fa843fd118bf38fed34e4f75f1">12507</a></span><span class="preprocessor">#define COMP_CSR_INMESEL_Msk       (0x3UL &lt;&lt; COMP_CSR_INMESEL_Pos)             </span></div>
<div class="line"><a id="l12508" name="l12508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284362e142647d4127c6df2953a1a773">12508</a></span><span class="preprocessor">#define COMP_CSR_INMESEL           COMP_CSR_INMESEL_Msk                        </span></div>
<div class="line"><a id="l12509" name="l12509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35c67dfacdc8a25b708194d94941879">12509</a></span><span class="preprocessor">#define COMP_CSR_INMESEL_0         (0x1UL &lt;&lt; COMP_CSR_INMESEL_Pos)             </span></div>
<div class="line"><a id="l12510" name="l12510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e138c181afefb6e991c4b2033f00180">12510</a></span><span class="preprocessor">#define COMP_CSR_INMESEL_1         (0x2UL &lt;&lt; COMP_CSR_INMESEL_Pos)             </span></div>
<div class="line"><a id="l12512" name="l12512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731b83688fb8d6b411c100d6104a2e2a">12512</a></span><span class="preprocessor">#define COMP_CSR_VALUE_Pos         (30U)</span></div>
<div class="line"><a id="l12513" name="l12513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110e8535f67740fc403c848f40c1ea13">12513</a></span><span class="preprocessor">#define COMP_CSR_VALUE_Msk         (0x1UL &lt;&lt; COMP_CSR_VALUE_Pos)               </span></div>
<div class="line"><a id="l12514" name="l12514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7671b4d9a10fb07c0b498725ca65d43f">12514</a></span><span class="preprocessor">#define COMP_CSR_VALUE             COMP_CSR_VALUE_Msk                          </span></div>
<div class="line"><a id="l12516" name="l12516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38ed1b1eb108ae669a872817a81e22c">12516</a></span><span class="preprocessor">#define COMP_CSR_LOCK_Pos          (31U)</span></div>
<div class="line"><a id="l12517" name="l12517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d68a130c778f413c9af23d146fb6ce">12517</a></span><span class="preprocessor">#define COMP_CSR_LOCK_Msk          (0x1UL &lt;&lt; COMP_CSR_LOCK_Pos)                </span></div>
<div class="line"><a id="l12518" name="l12518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a926a0b464f05c1f53a783275878832">12518</a></span><span class="preprocessor">#define COMP_CSR_LOCK              COMP_CSR_LOCK_Msk                           </span></div>
<div class="line"><a id="l12520" name="l12520"></a><span class="lineno">12520</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l12521" name="l12521"></a><span class="lineno">12521</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l12522" name="l12522"></a><span class="lineno">12522</span><span class="comment">/*                         Operational Amplifier (OPAMP)                      */</span></div>
<div class="line"><a id="l12523" name="l12523"></a><span class="lineno">12523</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l12524" name="l12524"></a><span class="lineno">12524</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l12525" name="l12525"></a><span class="lineno">12525</span><span class="comment">/*********************  Bit definition for OPAMPx_CSR register  ***************/</span></div>
<div class="line"><a id="l12526" name="l12526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63f3b43b0acf0c24d3c4a1671b1cc2c">12526</a></span><span class="preprocessor">#define OPAMP_CSR_OPAMPxEN_Pos           (0U)</span></div>
<div class="line"><a id="l12527" name="l12527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1add886109d22824bba50d8c8625fe6">12527</a></span><span class="preprocessor">#define OPAMP_CSR_OPAMPxEN_Msk           (0x1UL &lt;&lt; OPAMP_CSR_OPAMPxEN_Pos)     </span></div>
<div class="line"><a id="l12528" name="l12528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544aac1da6f16f4eb187e6851b7711f6">12528</a></span><span class="preprocessor">#define OPAMP_CSR_OPAMPxEN               OPAMP_CSR_OPAMPxEN_Msk                </span></div>
<div class="line"><a id="l12529" name="l12529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc44451d715c1c75a02468bad6429a5c">12529</a></span><span class="preprocessor">#define OPAMP_CSR_OPALPM_Pos             (1U)</span></div>
<div class="line"><a id="l12530" name="l12530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6329d12755634c84a3c320992866b692">12530</a></span><span class="preprocessor">#define OPAMP_CSR_OPALPM_Msk             (0x1UL &lt;&lt; OPAMP_CSR_OPALPM_Pos)       </span></div>
<div class="line"><a id="l12531" name="l12531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6d33d2ae8024a1a502bb78b95541e7d">12531</a></span><span class="preprocessor">#define OPAMP_CSR_OPALPM                 OPAMP_CSR_OPALPM_Msk                  </span></div>
<div class="line"><a id="l12533" name="l12533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e248c17bf2194fb967b11f2f0c7388">12533</a></span><span class="preprocessor">#define OPAMP_CSR_OPAMODE_Pos            (2U)</span></div>
<div class="line"><a id="l12534" name="l12534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434bc9b735428da3ea876a899977e706">12534</a></span><span class="preprocessor">#define OPAMP_CSR_OPAMODE_Msk            (0x3UL &lt;&lt; OPAMP_CSR_OPAMODE_Pos)      </span></div>
<div class="line"><a id="l12535" name="l12535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace4143795b876dea67e4192fa697c8eb">12535</a></span><span class="preprocessor">#define OPAMP_CSR_OPAMODE                OPAMP_CSR_OPAMODE_Msk                 </span></div>
<div class="line"><a id="l12536" name="l12536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72fbae5aa1316f31bb3561bfee66a39">12536</a></span><span class="preprocessor">#define OPAMP_CSR_OPAMODE_0              (0x1UL &lt;&lt; OPAMP_CSR_OPAMODE_Pos)      </span></div>
<div class="line"><a id="l12537" name="l12537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43f43ef81f58ce9712cfb33753cba5db">12537</a></span><span class="preprocessor">#define OPAMP_CSR_OPAMODE_1              (0x2UL &lt;&lt; OPAMP_CSR_OPAMODE_Pos)      </span></div>
<div class="line"><a id="l12539" name="l12539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a9dddeba6b0eb9e58b6de1f7a8384b">12539</a></span><span class="preprocessor">#define OPAMP_CSR_PGGAIN_Pos             (4U)</span></div>
<div class="line"><a id="l12540" name="l12540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2">12540</a></span><span class="preprocessor">#define OPAMP_CSR_PGGAIN_Msk             (0x3UL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)       </span></div>
<div class="line"><a id="l12541" name="l12541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29">12541</a></span><span class="preprocessor">#define OPAMP_CSR_PGGAIN                 OPAMP_CSR_PGGAIN_Msk                  </span></div>
<div class="line"><a id="l12542" name="l12542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d5b9c273620fd0b3c441d522c415e7">12542</a></span><span class="preprocessor">#define OPAMP_CSR_PGGAIN_0               (0x1UL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)       </span></div>
<div class="line"><a id="l12543" name="l12543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fde506981f9a5a0d6a195e25b68d99">12543</a></span><span class="preprocessor">#define OPAMP_CSR_PGGAIN_1               (0x2UL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)       </span></div>
<div class="line"><a id="l12545" name="l12545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga480b38580315aa0940cfc29e8491127f">12545</a></span><span class="preprocessor">#define OPAMP_CSR_VMSEL_Pos              (8U)</span></div>
<div class="line"><a id="l12546" name="l12546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada380b084108367ad911b476c581f68d">12546</a></span><span class="preprocessor">#define OPAMP_CSR_VMSEL_Msk              (0x3UL &lt;&lt; OPAMP_CSR_VMSEL_Pos)        </span></div>
<div class="line"><a id="l12547" name="l12547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d844900337686f187b0d8053dff917">12547</a></span><span class="preprocessor">#define OPAMP_CSR_VMSEL                  OPAMP_CSR_VMSEL_Msk                   </span></div>
<div class="line"><a id="l12548" name="l12548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e">12548</a></span><span class="preprocessor">#define OPAMP_CSR_VMSEL_0                (0x1UL &lt;&lt; OPAMP_CSR_VMSEL_Pos)        </span></div>
<div class="line"><a id="l12549" name="l12549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46f1f7f5183b41b90fb25cfe3e920460">12549</a></span><span class="preprocessor">#define OPAMP_CSR_VMSEL_1                (0x2UL &lt;&lt; OPAMP_CSR_VMSEL_Pos)        </span></div>
<div class="line"><a id="l12551" name="l12551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4252d962ff051d1b1b9564c84f5622ee">12551</a></span><span class="preprocessor">#define OPAMP_CSR_VPSEL_Pos              (10U)</span></div>
<div class="line"><a id="l12552" name="l12552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cc44b01594db558befcb0e66705480">12552</a></span><span class="preprocessor">#define OPAMP_CSR_VPSEL_Msk              (0x1UL &lt;&lt; OPAMP_CSR_VPSEL_Pos)        </span></div>
<div class="line"><a id="l12553" name="l12553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc457f5800c654905ebe4463082910">12553</a></span><span class="preprocessor">#define OPAMP_CSR_VPSEL                  OPAMP_CSR_VPSEL_Msk                   </span></div>
<div class="line"><a id="l12554" name="l12554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22572bc87e0835ac1c9c21d678cecd23">12554</a></span><span class="preprocessor">#define OPAMP_CSR_CALON_Pos              (12U)</span></div>
<div class="line"><a id="l12555" name="l12555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585abc89695eadf5e9ead9daf6f6e505">12555</a></span><span class="preprocessor">#define OPAMP_CSR_CALON_Msk              (0x1UL &lt;&lt; OPAMP_CSR_CALON_Pos)        </span></div>
<div class="line"><a id="l12556" name="l12556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7956ed2599bdd9e6527507e543dd687">12556</a></span><span class="preprocessor">#define OPAMP_CSR_CALON                  OPAMP_CSR_CALON_Msk                   </span></div>
<div class="line"><a id="l12557" name="l12557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb557962b393c58a14137c8bb6f6f5e">12557</a></span><span class="preprocessor">#define OPAMP_CSR_CALSEL_Pos             (13U)</span></div>
<div class="line"><a id="l12558" name="l12558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63d1aeb331c459803aa9d4e036946d7a">12558</a></span><span class="preprocessor">#define OPAMP_CSR_CALSEL_Msk             (0x1UL &lt;&lt; OPAMP_CSR_CALSEL_Pos)       </span></div>
<div class="line"><a id="l12559" name="l12559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac544abc19652bb44e316ffbbbb9e0a40">12559</a></span><span class="preprocessor">#define OPAMP_CSR_CALSEL                 OPAMP_CSR_CALSEL_Msk                  </span></div>
<div class="line"><a id="l12560" name="l12560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6089250803220b54bca714acbb7aefc1">12560</a></span><span class="preprocessor">#define OPAMP_CSR_USERTRIM_Pos           (14U)</span></div>
<div class="line"><a id="l12561" name="l12561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07">12561</a></span><span class="preprocessor">#define OPAMP_CSR_USERTRIM_Msk           (0x1UL &lt;&lt; OPAMP_CSR_USERTRIM_Pos)     </span></div>
<div class="line"><a id="l12562" name="l12562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcad44dbf70db471e1cdc52aa3875be">12562</a></span><span class="preprocessor">#define OPAMP_CSR_USERTRIM               OPAMP_CSR_USERTRIM_Msk                </span></div>
<div class="line"><a id="l12563" name="l12563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf3a793c3a25128015320fe3211b0a20">12563</a></span><span class="preprocessor">#define OPAMP_CSR_CALOUT_Pos             (15U)</span></div>
<div class="line"><a id="l12564" name="l12564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd0d384b28dddc30c24a83de506bc7e7">12564</a></span><span class="preprocessor">#define OPAMP_CSR_CALOUT_Msk             (0x1UL &lt;&lt; OPAMP_CSR_CALOUT_Pos)       </span></div>
<div class="line"><a id="l12565" name="l12565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43dfcde7f913ed8ad5e35b80c520e37">12565</a></span><span class="preprocessor">#define OPAMP_CSR_CALOUT                 OPAMP_CSR_CALOUT_Msk                  </span></div>
<div class="line"><a id="l12567" name="l12567"></a><span class="lineno">12567</span><span class="comment">/*********************  Bit definition for OPAMP1_CSR register  ***************/</span></div>
<div class="line"><a id="l12568" name="l12568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da24ad32237ab12098531b0837a271c">12568</a></span><span class="preprocessor">#define OPAMP1_CSR_OPAEN_Pos              (0U)</span></div>
<div class="line"><a id="l12569" name="l12569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga328414fe6c71a3165eda6150246776d2">12569</a></span><span class="preprocessor">#define OPAMP1_CSR_OPAEN_Msk              (0x1UL &lt;&lt; OPAMP1_CSR_OPAEN_Pos)      </span></div>
<div class="line"><a id="l12570" name="l12570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd85605b59f2ee6480eb2827aaef113c">12570</a></span><span class="preprocessor">#define OPAMP1_CSR_OPAEN                  OPAMP1_CSR_OPAEN_Msk                 </span></div>
<div class="line"><a id="l12571" name="l12571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ab2101563ca27033b684dd17623d416">12571</a></span><span class="preprocessor">#define OPAMP1_CSR_OPALPM_Pos             (1U)</span></div>
<div class="line"><a id="l12572" name="l12572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6389025343878e6afceb54420dd2d567">12572</a></span><span class="preprocessor">#define OPAMP1_CSR_OPALPM_Msk             (0x1UL &lt;&lt; OPAMP1_CSR_OPALPM_Pos)     </span></div>
<div class="line"><a id="l12573" name="l12573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14957d15dd5e94d6b25b76d33648aa59">12573</a></span><span class="preprocessor">#define OPAMP1_CSR_OPALPM                 OPAMP1_CSR_OPALPM_Msk                </span></div>
<div class="line"><a id="l12575" name="l12575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7db35be52d67f04c5fa6a1a832625ae5">12575</a></span><span class="preprocessor">#define OPAMP1_CSR_OPAMODE_Pos            (2U)</span></div>
<div class="line"><a id="l12576" name="l12576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260dc269ea3d948dbb77914341a94cc2">12576</a></span><span class="preprocessor">#define OPAMP1_CSR_OPAMODE_Msk            (0x3UL &lt;&lt; OPAMP1_CSR_OPAMODE_Pos)    </span></div>
<div class="line"><a id="l12577" name="l12577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae788656b37f651432c5bcef6bee7ac62">12577</a></span><span class="preprocessor">#define OPAMP1_CSR_OPAMODE                OPAMP1_CSR_OPAMODE_Msk               </span></div>
<div class="line"><a id="l12578" name="l12578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db163e9159eee63ff22c65f2b3c8122">12578</a></span><span class="preprocessor">#define OPAMP1_CSR_OPAMODE_0              (0x1UL &lt;&lt; OPAMP1_CSR_OPAMODE_Pos)    </span></div>
<div class="line"><a id="l12579" name="l12579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae2b36dc8b6de131b84834851e196c96">12579</a></span><span class="preprocessor">#define OPAMP1_CSR_OPAMODE_1              (0x2UL &lt;&lt; OPAMP1_CSR_OPAMODE_Pos)    </span></div>
<div class="line"><a id="l12581" name="l12581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4785f40b7329adfe05aaaa7c5941722e">12581</a></span><span class="preprocessor">#define OPAMP1_CSR_PGAGAIN_Pos            (4U)</span></div>
<div class="line"><a id="l12582" name="l12582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1a92fe0af3e9f5c203019c0c1e36d9">12582</a></span><span class="preprocessor">#define OPAMP1_CSR_PGAGAIN_Msk            (0x3UL &lt;&lt; OPAMP1_CSR_PGAGAIN_Pos)    </span></div>
<div class="line"><a id="l12583" name="l12583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62c2680694266755ad0385ba97b373a7">12583</a></span><span class="preprocessor">#define OPAMP1_CSR_PGAGAIN                OPAMP1_CSR_PGAGAIN_Msk               </span></div>
<div class="line"><a id="l12584" name="l12584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55a237bd750afb8c20f34830fde796e">12584</a></span><span class="preprocessor">#define OPAMP1_CSR_PGAGAIN_0              (0x1UL &lt;&lt; OPAMP1_CSR_PGAGAIN_Pos)    </span></div>
<div class="line"><a id="l12585" name="l12585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4298e902251bd492922d21b34e647e">12585</a></span><span class="preprocessor">#define OPAMP1_CSR_PGAGAIN_1              (0x2UL &lt;&lt; OPAMP1_CSR_PGAGAIN_Pos)    </span></div>
<div class="line"><a id="l12587" name="l12587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae76309f17791f58f98211ea3cbed609a">12587</a></span><span class="preprocessor">#define OPAMP1_CSR_VMSEL_Pos              (8U)</span></div>
<div class="line"><a id="l12588" name="l12588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dcb65d95398dda89e0f22d4df4777e0">12588</a></span><span class="preprocessor">#define OPAMP1_CSR_VMSEL_Msk              (0x3UL &lt;&lt; OPAMP1_CSR_VMSEL_Pos)      </span></div>
<div class="line"><a id="l12589" name="l12589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac959fd04fc7c379ba199deb057de149a">12589</a></span><span class="preprocessor">#define OPAMP1_CSR_VMSEL                  OPAMP1_CSR_VMSEL_Msk                 </span></div>
<div class="line"><a id="l12590" name="l12590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae85543e740bfa45a368fb0f1b19bb84">12590</a></span><span class="preprocessor">#define OPAMP1_CSR_VMSEL_0                (0x1UL &lt;&lt; OPAMP1_CSR_VMSEL_Pos)      </span></div>
<div class="line"><a id="l12591" name="l12591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab519fb03bd18cb416f6236f7ef46ab6e">12591</a></span><span class="preprocessor">#define OPAMP1_CSR_VMSEL_1                (0x2UL &lt;&lt; OPAMP1_CSR_VMSEL_Pos)      </span></div>
<div class="line"><a id="l12593" name="l12593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b33c8d1522452e1af6b9f0ecf7c8fe">12593</a></span><span class="preprocessor">#define OPAMP1_CSR_VPSEL_Pos              (10U)</span></div>
<div class="line"><a id="l12594" name="l12594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46af5e984dd50b8329c899c7613aa6af">12594</a></span><span class="preprocessor">#define OPAMP1_CSR_VPSEL_Msk              (0x1UL &lt;&lt; OPAMP1_CSR_VPSEL_Pos)      </span></div>
<div class="line"><a id="l12595" name="l12595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8b31cce17c2748b8e4fe9a28961772">12595</a></span><span class="preprocessor">#define OPAMP1_CSR_VPSEL                  OPAMP1_CSR_VPSEL_Msk                 </span></div>
<div class="line"><a id="l12596" name="l12596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd6bce1498db53652cd9e14365631dd">12596</a></span><span class="preprocessor">#define OPAMP1_CSR_CALON_Pos              (12U)</span></div>
<div class="line"><a id="l12597" name="l12597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab92e7f86f5e42bcc666a65a4de962ab3">12597</a></span><span class="preprocessor">#define OPAMP1_CSR_CALON_Msk              (0x1UL &lt;&lt; OPAMP1_CSR_CALON_Pos)      </span></div>
<div class="line"><a id="l12598" name="l12598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881edbd6128ecfd2d2d847efa0a4f474">12598</a></span><span class="preprocessor">#define OPAMP1_CSR_CALON                  OPAMP1_CSR_CALON_Msk                 </span></div>
<div class="line"><a id="l12599" name="l12599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139d4533657f05bf9c9e3fd6de380656">12599</a></span><span class="preprocessor">#define OPAMP1_CSR_CALSEL_Pos             (13U)</span></div>
<div class="line"><a id="l12600" name="l12600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6875a32091a2423091132cecb4033300">12600</a></span><span class="preprocessor">#define OPAMP1_CSR_CALSEL_Msk             (0x1UL &lt;&lt; OPAMP1_CSR_CALSEL_Pos)     </span></div>
<div class="line"><a id="l12601" name="l12601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bb40e20f70ede081630648396036a1c">12601</a></span><span class="preprocessor">#define OPAMP1_CSR_CALSEL                 OPAMP1_CSR_CALSEL_Msk                </span></div>
<div class="line"><a id="l12602" name="l12602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5131d98e569863a0c69dad00288314">12602</a></span><span class="preprocessor">#define OPAMP1_CSR_USERTRIM_Pos           (14U)</span></div>
<div class="line"><a id="l12603" name="l12603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28c9db62603b3e6c9f4a27d3ab345cd">12603</a></span><span class="preprocessor">#define OPAMP1_CSR_USERTRIM_Msk           (0x1UL &lt;&lt; OPAMP1_CSR_USERTRIM_Pos)   </span></div>
<div class="line"><a id="l12604" name="l12604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f5e943c33c5ba322326443eef14e60">12604</a></span><span class="preprocessor">#define OPAMP1_CSR_USERTRIM               OPAMP1_CSR_USERTRIM_Msk              </span></div>
<div class="line"><a id="l12605" name="l12605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26fe89b0a8e951d86048f77bbce8fbd3">12605</a></span><span class="preprocessor">#define OPAMP1_CSR_CALOUT_Pos             (15U)</span></div>
<div class="line"><a id="l12606" name="l12606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799a85e4c65cd1c83a371583e19ff5af">12606</a></span><span class="preprocessor">#define OPAMP1_CSR_CALOUT_Msk             (0x1UL &lt;&lt; OPAMP1_CSR_CALOUT_Pos)     </span></div>
<div class="line"><a id="l12607" name="l12607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e6b10a105915d63752a8b3a63431b55">12607</a></span><span class="preprocessor">#define OPAMP1_CSR_CALOUT                 OPAMP1_CSR_CALOUT_Msk                </span></div>
<div class="line"><a id="l12609" name="l12609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bea9a71dc78101698cf1df59bcda075">12609</a></span><span class="preprocessor">#define OPAMP1_CSR_OPARANGE_Pos           (31U)</span></div>
<div class="line"><a id="l12610" name="l12610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59d012fc3998782688ad57c89040fafc">12610</a></span><span class="preprocessor">#define OPAMP1_CSR_OPARANGE_Msk           (0x1UL &lt;&lt; OPAMP1_CSR_OPARANGE_Pos)   </span></div>
<div class="line"><a id="l12611" name="l12611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2033f5185fa86838448591b767fe2905">12611</a></span><span class="preprocessor">#define OPAMP1_CSR_OPARANGE               OPAMP1_CSR_OPARANGE_Msk              </span></div>
<div class="line"><a id="l12613" name="l12613"></a><span class="lineno">12613</span><span class="comment">/*******************  Bit definition for OPAMP_OTR register  ******************/</span></div>
<div class="line"><a id="l12614" name="l12614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56dea05ff46186f4a7dae1684f3a9ef8">12614</a></span><span class="preprocessor">#define OPAMP_OTR_TRIMOFFSETN_Pos        (0U)</span></div>
<div class="line"><a id="l12615" name="l12615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe1ec1a4d9c84acf7cce79800144e474">12615</a></span><span class="preprocessor">#define OPAMP_OTR_TRIMOFFSETN_Msk        (0x1FUL &lt;&lt; OPAMP_OTR_TRIMOFFSETN_Pos) </span></div>
<div class="line"><a id="l12616" name="l12616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8079cde9e7a527d9591c4dbb683efeb5">12616</a></span><span class="preprocessor">#define OPAMP_OTR_TRIMOFFSETN            OPAMP_OTR_TRIMOFFSETN_Msk             </span></div>
<div class="line"><a id="l12617" name="l12617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9843e46c3d5faf3ca1528cc893a3459c">12617</a></span><span class="preprocessor">#define OPAMP_OTR_TRIMOFFSETP_Pos        (8U)</span></div>
<div class="line"><a id="l12618" name="l12618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce7b29d792d02895287ba75f26c3b6f">12618</a></span><span class="preprocessor">#define OPAMP_OTR_TRIMOFFSETP_Msk        (0x1FUL &lt;&lt; OPAMP_OTR_TRIMOFFSETP_Pos) </span></div>
<div class="line"><a id="l12619" name="l12619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19df17a3c495840a7496397ae6f620">12619</a></span><span class="preprocessor">#define OPAMP_OTR_TRIMOFFSETP            OPAMP_OTR_TRIMOFFSETP_Msk             </span></div>
<div class="line"><a id="l12621" name="l12621"></a><span class="lineno">12621</span><span class="comment">/*******************  Bit definition for OPAMP1_OTR register  ******************/</span></div>
<div class="line"><a id="l12622" name="l12622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb900f84ac4ebc8d596d81226541ba24">12622</a></span><span class="preprocessor">#define OPAMP1_OTR_TRIMOFFSETN_Pos        (0U)</span></div>
<div class="line"><a id="l12623" name="l12623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1ee6afd2becb687feb39cf27510a784">12623</a></span><span class="preprocessor">#define OPAMP1_OTR_TRIMOFFSETN_Msk        (0x1FUL &lt;&lt; OPAMP1_OTR_TRIMOFFSETN_Pos) </span></div>
<div class="line"><a id="l12624" name="l12624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f8d0998d2220a73ee802943dcfaa9c">12624</a></span><span class="preprocessor">#define OPAMP1_OTR_TRIMOFFSETN            OPAMP1_OTR_TRIMOFFSETN_Msk           </span></div>
<div class="line"><a id="l12625" name="l12625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1eedb0471b1e7795eefba502f3c450a">12625</a></span><span class="preprocessor">#define OPAMP1_OTR_TRIMOFFSETP_Pos        (8U)</span></div>
<div class="line"><a id="l12626" name="l12626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga359afd4ec85dd0439573ef8888e0a5eb">12626</a></span><span class="preprocessor">#define OPAMP1_OTR_TRIMOFFSETP_Msk        (0x1FUL &lt;&lt; OPAMP1_OTR_TRIMOFFSETP_Pos) </span></div>
<div class="line"><a id="l12627" name="l12627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0c77514dae780fb3473a9c000a91f55">12627</a></span><span class="preprocessor">#define OPAMP1_OTR_TRIMOFFSETP            OPAMP1_OTR_TRIMOFFSETP_Msk           </span></div>
<div class="line"><a id="l12629" name="l12629"></a><span class="lineno">12629</span><span class="comment">/*******************  Bit definition for OPAMP_LPOTR register  ****************/</span></div>
<div class="line"><a id="l12630" name="l12630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe5172714779f9eaf95a244c5b843c06">12630</a></span><span class="preprocessor">#define OPAMP_LPOTR_TRIMLPOFFSETN_Pos    (0U)</span></div>
<div class="line"><a id="l12631" name="l12631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae23c3ec9c19dd7999df2612b1b2cbba2">12631</a></span><span class="preprocessor">#define OPAMP_LPOTR_TRIMLPOFFSETN_Msk    (0x1FUL &lt;&lt; OPAMP_LPOTR_TRIMLPOFFSETN_Pos) </span></div>
<div class="line"><a id="l12632" name="l12632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0c334ecf44311827d064478bd696b5">12632</a></span><span class="preprocessor">#define OPAMP_LPOTR_TRIMLPOFFSETN        OPAMP_LPOTR_TRIMLPOFFSETN_Msk         </span></div>
<div class="line"><a id="l12633" name="l12633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10191ef87117035b347f51f56248b166">12633</a></span><span class="preprocessor">#define OPAMP_LPOTR_TRIMLPOFFSETP_Pos    (8U)</span></div>
<div class="line"><a id="l12634" name="l12634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b0c2fe21b79f39290e1c6883e2ee0f">12634</a></span><span class="preprocessor">#define OPAMP_LPOTR_TRIMLPOFFSETP_Msk    (0x1FUL &lt;&lt; OPAMP_LPOTR_TRIMLPOFFSETP_Pos) </span></div>
<div class="line"><a id="l12635" name="l12635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbe54c45d2ce7c1cf7452bb92b49850">12635</a></span><span class="preprocessor">#define OPAMP_LPOTR_TRIMLPOFFSETP        OPAMP_LPOTR_TRIMLPOFFSETP_Msk         </span></div>
<div class="line"><a id="l12637" name="l12637"></a><span class="lineno">12637</span><span class="comment">/*******************  Bit definition for OPAMP1_LPOTR register  ****************/</span></div>
<div class="line"><a id="l12638" name="l12638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb3258dca47c587a271f4fd4f14623da">12638</a></span><span class="preprocessor">#define OPAMP1_LPOTR_TRIMLPOFFSETN_Pos    (0U)</span></div>
<div class="line"><a id="l12639" name="l12639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9feea1690d227c4d99bd26059bf9f3f6">12639</a></span><span class="preprocessor">#define OPAMP1_LPOTR_TRIMLPOFFSETN_Msk    (0x1FUL &lt;&lt; OPAMP1_LPOTR_TRIMLPOFFSETN_Pos) </span></div>
<div class="line"><a id="l12640" name="l12640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675d86cb0a8d96bcfdc764eb3477d7b8">12640</a></span><span class="preprocessor">#define OPAMP1_LPOTR_TRIMLPOFFSETN        OPAMP1_LPOTR_TRIMLPOFFSETN_Msk       </span></div>
<div class="line"><a id="l12641" name="l12641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acfe3dd4f17418525c4fc438971421b">12641</a></span><span class="preprocessor">#define OPAMP1_LPOTR_TRIMLPOFFSETP_Pos    (8U)</span></div>
<div class="line"><a id="l12642" name="l12642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa639befa5c64622bb55fe5a7a43f7f1d">12642</a></span><span class="preprocessor">#define OPAMP1_LPOTR_TRIMLPOFFSETP_Msk    (0x1FUL &lt;&lt; OPAMP1_LPOTR_TRIMLPOFFSETP_Pos) </span></div>
<div class="line"><a id="l12643" name="l12643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1b9c0d64c2a227fb97a5fec2258164">12643</a></span><span class="preprocessor">#define OPAMP1_LPOTR_TRIMLPOFFSETP        OPAMP1_LPOTR_TRIMLPOFFSETP_Msk       </span></div>
<div class="line"><a id="l12645" name="l12645"></a><span class="lineno">12645</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l12646" name="l12646"></a><span class="lineno">12646</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l12647" name="l12647"></a><span class="lineno">12647</span><span class="comment">/*                          Touch Sensing Controller (TSC)                    */</span></div>
<div class="line"><a id="l12648" name="l12648"></a><span class="lineno">12648</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l12649" name="l12649"></a><span class="lineno">12649</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l12650" name="l12650"></a><span class="lineno">12650</span><span class="comment">/*******************  Bit definition for TSC_CR register  *********************/</span></div>
<div class="line"><a id="l12651" name="l12651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf700d9e0c196aa2c31c16219064cc576">12651</a></span><span class="preprocessor">#define TSC_CR_TSCE_Pos          (0U)</span></div>
<div class="line"><a id="l12652" name="l12652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48ebc5401dd0ab889aad87262c7368af">12652</a></span><span class="preprocessor">#define TSC_CR_TSCE_Msk          (0x1UL &lt;&lt; TSC_CR_TSCE_Pos)                    </span></div>
<div class="line"><a id="l12653" name="l12653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4bed81b0f4bfd6fc705bfd0fcf1b97a">12653</a></span><span class="preprocessor">#define TSC_CR_TSCE              TSC_CR_TSCE_Msk                               </span></div>
<div class="line"><a id="l12654" name="l12654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7e1b2df8333d014097fe3f0944a318">12654</a></span><span class="preprocessor">#define TSC_CR_START_Pos         (1U)</span></div>
<div class="line"><a id="l12655" name="l12655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6e0b8351215ade6a39b8c98df53d65">12655</a></span><span class="preprocessor">#define TSC_CR_START_Msk         (0x1UL &lt;&lt; TSC_CR_START_Pos)                   </span></div>
<div class="line"><a id="l12656" name="l12656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07da87c403a4cbafed1f4755a8fde2d">12656</a></span><span class="preprocessor">#define TSC_CR_START             TSC_CR_START_Msk                              </span></div>
<div class="line"><a id="l12657" name="l12657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65c820c3226ddd16e0f2e5b27bc38a7">12657</a></span><span class="preprocessor">#define TSC_CR_AM_Pos            (2U)</span></div>
<div class="line"><a id="l12658" name="l12658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a599fd210bd35a872234ced0f59b3">12658</a></span><span class="preprocessor">#define TSC_CR_AM_Msk            (0x1UL &lt;&lt; TSC_CR_AM_Pos)                      </span></div>
<div class="line"><a id="l12659" name="l12659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade0929fc68617e66ccbfacd72dedcf06">12659</a></span><span class="preprocessor">#define TSC_CR_AM                TSC_CR_AM_Msk                                 </span></div>
<div class="line"><a id="l12660" name="l12660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf57436b2aba076785f04df45209bde8c">12660</a></span><span class="preprocessor">#define TSC_CR_SYNCPOL_Pos       (3U)</span></div>
<div class="line"><a id="l12661" name="l12661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7124e0a0d6e40193ee2700105cbf16e">12661</a></span><span class="preprocessor">#define TSC_CR_SYNCPOL_Msk       (0x1UL &lt;&lt; TSC_CR_SYNCPOL_Pos)                 </span></div>
<div class="line"><a id="l12662" name="l12662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cc52adb88fc4b2ce69ad94c3a5c9ad">12662</a></span><span class="preprocessor">#define TSC_CR_SYNCPOL           TSC_CR_SYNCPOL_Msk                            </span></div>
<div class="line"><a id="l12663" name="l12663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6548abe96cbe1bb410a8e7e58fe06252">12663</a></span><span class="preprocessor">#define TSC_CR_IODEF_Pos         (4U)</span></div>
<div class="line"><a id="l12664" name="l12664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4eb9a941c8bac7df95f1571a511b02d">12664</a></span><span class="preprocessor">#define TSC_CR_IODEF_Msk         (0x1UL &lt;&lt; TSC_CR_IODEF_Pos)                   </span></div>
<div class="line"><a id="l12665" name="l12665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44583200695245ec9b9ae0ee6a09f3fb">12665</a></span><span class="preprocessor">#define TSC_CR_IODEF             TSC_CR_IODEF_Msk                              </span></div>
<div class="line"><a id="l12667" name="l12667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872a4effd720065e9d5fd4336f64d86a">12667</a></span><span class="preprocessor">#define TSC_CR_MCV_Pos           (5U)</span></div>
<div class="line"><a id="l12668" name="l12668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17037b85b2ee0c7216d128214aaaa927">12668</a></span><span class="preprocessor">#define TSC_CR_MCV_Msk           (0x7UL &lt;&lt; TSC_CR_MCV_Pos)                     </span></div>
<div class="line"><a id="l12669" name="l12669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb47d1e1d755553b5c7eb90339a4aea0">12669</a></span><span class="preprocessor">#define TSC_CR_MCV               TSC_CR_MCV_Msk                                </span></div>
<div class="line"><a id="l12670" name="l12670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35e6d62c7af6a159fcc04a7a524eff5">12670</a></span><span class="preprocessor">#define TSC_CR_MCV_0             (0x1UL &lt;&lt; TSC_CR_MCV_Pos)                     </span></div>
<div class="line"><a id="l12671" name="l12671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95311743cb5fe9d1037f57edc3666548">12671</a></span><span class="preprocessor">#define TSC_CR_MCV_1             (0x2UL &lt;&lt; TSC_CR_MCV_Pos)                     </span></div>
<div class="line"><a id="l12672" name="l12672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb9a6d5a4a9e02bf3a0ec1af61249e49">12672</a></span><span class="preprocessor">#define TSC_CR_MCV_2             (0x4UL &lt;&lt; TSC_CR_MCV_Pos)                     </span></div>
<div class="line"><a id="l12674" name="l12674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638e3c0307d74f7fdf68a4c6cad4afd4">12674</a></span><span class="preprocessor">#define TSC_CR_PGPSC_Pos         (12U)</span></div>
<div class="line"><a id="l12675" name="l12675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884d91b2f01e1f5db927d9f0c8ee1e8a">12675</a></span><span class="preprocessor">#define TSC_CR_PGPSC_Msk         (0x7UL &lt;&lt; TSC_CR_PGPSC_Pos)                   </span></div>
<div class="line"><a id="l12676" name="l12676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47718eaf04b8c134760ff95b3b1a2b7">12676</a></span><span class="preprocessor">#define TSC_CR_PGPSC             TSC_CR_PGPSC_Msk                              </span></div>
<div class="line"><a id="l12677" name="l12677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce4a4a0c8479093ee5022b4b9b9956e">12677</a></span><span class="preprocessor">#define TSC_CR_PGPSC_0           (0x1UL &lt;&lt; TSC_CR_PGPSC_Pos)                   </span></div>
<div class="line"><a id="l12678" name="l12678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55e2bfd176fe1ca0ed654bf31abac178">12678</a></span><span class="preprocessor">#define TSC_CR_PGPSC_1           (0x2UL &lt;&lt; TSC_CR_PGPSC_Pos)                   </span></div>
<div class="line"><a id="l12679" name="l12679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef6afc810b582aee3a1c03afdf4e35c">12679</a></span><span class="preprocessor">#define TSC_CR_PGPSC_2           (0x4UL &lt;&lt; TSC_CR_PGPSC_Pos)                   </span></div>
<div class="line"><a id="l12681" name="l12681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253afb945f20c58b2cb180201af9ce5a">12681</a></span><span class="preprocessor">#define TSC_CR_SSPSC_Pos         (15U)</span></div>
<div class="line"><a id="l12682" name="l12682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7cedba08dcd1e814f2cb2c24fcc5ca">12682</a></span><span class="preprocessor">#define TSC_CR_SSPSC_Msk         (0x1UL &lt;&lt; TSC_CR_SSPSC_Pos)                   </span></div>
<div class="line"><a id="l12683" name="l12683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa60ca84f13e44db29bcf1770e6973ca">12683</a></span><span class="preprocessor">#define TSC_CR_SSPSC             TSC_CR_SSPSC_Msk                              </span></div>
<div class="line"><a id="l12684" name="l12684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d23c6c46a05baf2a0794cadc8e1b0c">12684</a></span><span class="preprocessor">#define TSC_CR_SSE_Pos           (16U)</span></div>
<div class="line"><a id="l12685" name="l12685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f37283d55c905486044b979105ae678">12685</a></span><span class="preprocessor">#define TSC_CR_SSE_Msk           (0x1UL &lt;&lt; TSC_CR_SSE_Pos)                     </span></div>
<div class="line"><a id="l12686" name="l12686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40821762cfb92e9fbfc34d327df79339">12686</a></span><span class="preprocessor">#define TSC_CR_SSE               TSC_CR_SSE_Msk                                </span></div>
<div class="line"><a id="l12688" name="l12688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4228ef6c8b0d9099e070266cdf91822">12688</a></span><span class="preprocessor">#define TSC_CR_SSD_Pos           (17U)</span></div>
<div class="line"><a id="l12689" name="l12689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33c61f8a72a7f2c18beb991bb1c6a5ee">12689</a></span><span class="preprocessor">#define TSC_CR_SSD_Msk           (0x7FUL &lt;&lt; TSC_CR_SSD_Pos)                    </span></div>
<div class="line"><a id="l12690" name="l12690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga179977791be9b9b3678d4a018af6a2f4">12690</a></span><span class="preprocessor">#define TSC_CR_SSD               TSC_CR_SSD_Msk                                </span></div>
<div class="line"><a id="l12691" name="l12691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad25247bd394b2751fa11f7295ab83d10">12691</a></span><span class="preprocessor">#define TSC_CR_SSD_0             (0x01UL &lt;&lt; TSC_CR_SSD_Pos)                    </span></div>
<div class="line"><a id="l12692" name="l12692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82bafb551613ef3b76c1bc6faa175115">12692</a></span><span class="preprocessor">#define TSC_CR_SSD_1             (0x02UL &lt;&lt; TSC_CR_SSD_Pos)                    </span></div>
<div class="line"><a id="l12693" name="l12693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1017ff4525ec7572ca65a1a15e424990">12693</a></span><span class="preprocessor">#define TSC_CR_SSD_2             (0x04UL &lt;&lt; TSC_CR_SSD_Pos)                    </span></div>
<div class="line"><a id="l12694" name="l12694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d0829fda8f696eb7a83436b0381b553">12694</a></span><span class="preprocessor">#define TSC_CR_SSD_3             (0x08UL &lt;&lt; TSC_CR_SSD_Pos)                    </span></div>
<div class="line"><a id="l12695" name="l12695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be757bc87141e2119bc288de6f3c5ad">12695</a></span><span class="preprocessor">#define TSC_CR_SSD_4             (0x10UL &lt;&lt; TSC_CR_SSD_Pos)                    </span></div>
<div class="line"><a id="l12696" name="l12696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace3c89d8a1a5ce9cbf24077f0d3ea6d6">12696</a></span><span class="preprocessor">#define TSC_CR_SSD_5             (0x20UL &lt;&lt; TSC_CR_SSD_Pos)                    </span></div>
<div class="line"><a id="l12697" name="l12697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02e21a182ce6bf1dfb8b8518df57a70f">12697</a></span><span class="preprocessor">#define TSC_CR_SSD_6             (0x40UL &lt;&lt; TSC_CR_SSD_Pos)                    </span></div>
<div class="line"><a id="l12699" name="l12699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148d20ddcdb19610a5526c657d42c993">12699</a></span><span class="preprocessor">#define TSC_CR_CTPL_Pos          (24U)</span></div>
<div class="line"><a id="l12700" name="l12700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed93043587a900045f03dc7bdb9f100">12700</a></span><span class="preprocessor">#define TSC_CR_CTPL_Msk          (0xFUL &lt;&lt; TSC_CR_CTPL_Pos)                    </span></div>
<div class="line"><a id="l12701" name="l12701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51200f6ae20bcbd7032e5b574c272e3">12701</a></span><span class="preprocessor">#define TSC_CR_CTPL              TSC_CR_CTPL_Msk                               </span></div>
<div class="line"><a id="l12702" name="l12702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6515fc3649f7e277293ef57a0cf05665">12702</a></span><span class="preprocessor">#define TSC_CR_CTPL_0            (0x1UL &lt;&lt; TSC_CR_CTPL_Pos)                    </span></div>
<div class="line"><a id="l12703" name="l12703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca1c175c904cf2b969bf9d913028361">12703</a></span><span class="preprocessor">#define TSC_CR_CTPL_1            (0x2UL &lt;&lt; TSC_CR_CTPL_Pos)                    </span></div>
<div class="line"><a id="l12704" name="l12704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">12704</a></span><span class="preprocessor">#define TSC_CR_CTPL_2            (0x4UL &lt;&lt; TSC_CR_CTPL_Pos)                    </span></div>
<div class="line"><a id="l12705" name="l12705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">12705</a></span><span class="preprocessor">#define TSC_CR_CTPL_3            (0x8UL &lt;&lt; TSC_CR_CTPL_Pos)                    </span></div>
<div class="line"><a id="l12707" name="l12707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1241241049f4ad19d5582ce3dc5de3">12707</a></span><span class="preprocessor">#define TSC_CR_CTPH_Pos          (28U)</span></div>
<div class="line"><a id="l12708" name="l12708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26ab445a22524376d13f0ad96d84d54">12708</a></span><span class="preprocessor">#define TSC_CR_CTPH_Msk          (0xFUL &lt;&lt; TSC_CR_CTPH_Pos)                    </span></div>
<div class="line"><a id="l12709" name="l12709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205e829691df257eac92cfcbd52a9234">12709</a></span><span class="preprocessor">#define TSC_CR_CTPH              TSC_CR_CTPH_Msk                               </span></div>
<div class="line"><a id="l12710" name="l12710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd9e63fcd48bc9a5452938602b038d0">12710</a></span><span class="preprocessor">#define TSC_CR_CTPH_0            (0x1UL &lt;&lt; TSC_CR_CTPH_Pos)                    </span></div>
<div class="line"><a id="l12711" name="l12711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25fdddd3bc31aae8a89e5f368a90d2ab">12711</a></span><span class="preprocessor">#define TSC_CR_CTPH_1            (0x2UL &lt;&lt; TSC_CR_CTPH_Pos)                    </span></div>
<div class="line"><a id="l12712" name="l12712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c4a6e9a1e320d513b6f790748dda426">12712</a></span><span class="preprocessor">#define TSC_CR_CTPH_2            (0x4UL &lt;&lt; TSC_CR_CTPH_Pos)                    </span></div>
<div class="line"><a id="l12713" name="l12713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5145023ed1e724732390a6019ee10f96">12713</a></span><span class="preprocessor">#define TSC_CR_CTPH_3            (0x8UL &lt;&lt; TSC_CR_CTPH_Pos)                    </span></div>
<div class="line"><a id="l12715" name="l12715"></a><span class="lineno">12715</span><span class="comment">/*******************  Bit definition for TSC_IER register  ********************/</span></div>
<div class="line"><a id="l12716" name="l12716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48906560597e99cf4d0a0a80591bb8fc">12716</a></span><span class="preprocessor">#define TSC_IER_EOAIE_Pos        (0U)</span></div>
<div class="line"><a id="l12717" name="l12717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea4bc66a6198df2ea536b5cf9f887cb7">12717</a></span><span class="preprocessor">#define TSC_IER_EOAIE_Msk        (0x1UL &lt;&lt; TSC_IER_EOAIE_Pos)                  </span></div>
<div class="line"><a id="l12718" name="l12718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18609c2bd9f0722e09b7c2a2feb36b98">12718</a></span><span class="preprocessor">#define TSC_IER_EOAIE            TSC_IER_EOAIE_Msk                             </span></div>
<div class="line"><a id="l12719" name="l12719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad04b09cbc975612b90fdec93b47ce90b">12719</a></span><span class="preprocessor">#define TSC_IER_MCEIE_Pos        (1U)</span></div>
<div class="line"><a id="l12720" name="l12720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a346fba7028395529a2b6b401f3f3b">12720</a></span><span class="preprocessor">#define TSC_IER_MCEIE_Msk        (0x1UL &lt;&lt; TSC_IER_MCEIE_Pos)                  </span></div>
<div class="line"><a id="l12721" name="l12721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41bcb05f4f38c3cc3ee256d70962b503">12721</a></span><span class="preprocessor">#define TSC_IER_MCEIE            TSC_IER_MCEIE_Msk                             </span></div>
<div class="line"><a id="l12723" name="l12723"></a><span class="lineno">12723</span><span class="comment">/*******************  Bit definition for TSC_ICR register  ********************/</span></div>
<div class="line"><a id="l12724" name="l12724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb4336d88540410c11b7fdcd8e2f587">12724</a></span><span class="preprocessor">#define TSC_ICR_EOAIC_Pos        (0U)</span></div>
<div class="line"><a id="l12725" name="l12725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a0614611c87dd6635cae48e2000acc">12725</a></span><span class="preprocessor">#define TSC_ICR_EOAIC_Msk        (0x1UL &lt;&lt; TSC_ICR_EOAIC_Pos)                  </span></div>
<div class="line"><a id="l12726" name="l12726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga740bad54c77081c9a7bef94b59275dfb">12726</a></span><span class="preprocessor">#define TSC_ICR_EOAIC            TSC_ICR_EOAIC_Msk                             </span></div>
<div class="line"><a id="l12727" name="l12727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb96ca5e5b2e1de0a09881ccf6ad261">12727</a></span><span class="preprocessor">#define TSC_ICR_MCEIC_Pos        (1U)</span></div>
<div class="line"><a id="l12728" name="l12728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeeb228f0002927a29b0abb8a88569f01">12728</a></span><span class="preprocessor">#define TSC_ICR_MCEIC_Msk        (0x1UL &lt;&lt; TSC_ICR_MCEIC_Pos)                  </span></div>
<div class="line"><a id="l12729" name="l12729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68531ebddec02a9850d537e3b301a245">12729</a></span><span class="preprocessor">#define TSC_ICR_MCEIC            TSC_ICR_MCEIC_Msk                             </span></div>
<div class="line"><a id="l12731" name="l12731"></a><span class="lineno">12731</span><span class="comment">/*******************  Bit definition for TSC_ISR register  ********************/</span></div>
<div class="line"><a id="l12732" name="l12732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4088dbddfc293f3c38dd19eb2a9ab7">12732</a></span><span class="preprocessor">#define TSC_ISR_EOAF_Pos         (0U)</span></div>
<div class="line"><a id="l12733" name="l12733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab62167d0e5acdc7187f94ef017fbf984">12733</a></span><span class="preprocessor">#define TSC_ISR_EOAF_Msk         (0x1UL &lt;&lt; TSC_ISR_EOAF_Pos)                   </span></div>
<div class="line"><a id="l12734" name="l12734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af41466f8ec826c6d53585d7e406c94">12734</a></span><span class="preprocessor">#define TSC_ISR_EOAF             TSC_ISR_EOAF_Msk                              </span></div>
<div class="line"><a id="l12735" name="l12735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88708505240f39c495e0ebe8e0b19cf9">12735</a></span><span class="preprocessor">#define TSC_ISR_MCEF_Pos         (1U)</span></div>
<div class="line"><a id="l12736" name="l12736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949e9e2ce80648d5c80ca97ff62f9f8a">12736</a></span><span class="preprocessor">#define TSC_ISR_MCEF_Msk         (0x1UL &lt;&lt; TSC_ISR_MCEF_Pos)                   </span></div>
<div class="line"><a id="l12737" name="l12737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08fce3de6964b2b9701254ceb90a0c9f">12737</a></span><span class="preprocessor">#define TSC_ISR_MCEF             TSC_ISR_MCEF_Msk                              </span></div>
<div class="line"><a id="l12739" name="l12739"></a><span class="lineno">12739</span><span class="comment">/*******************  Bit definition for TSC_IOHCR register  ******************/</span></div>
<div class="line"><a id="l12740" name="l12740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498a458b999e6d3a19ffe54895b06bc3">12740</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO1_Pos     (0U)</span></div>
<div class="line"><a id="l12741" name="l12741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad914ae8c873cbd6c90a0f85badf108ea">12741</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G1_IO1_Pos)               </span></div>
<div class="line"><a id="l12742" name="l12742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25cc0d8b7f3e595bac13268e5e25fc8">12742</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO1         TSC_IOHCR_G1_IO1_Msk                          </span></div>
<div class="line"><a id="l12743" name="l12743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac17e740b11b58609c1ba150b328e9c5e">12743</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO2_Pos     (1U)</span></div>
<div class="line"><a id="l12744" name="l12744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962c5fc27318f21d7b4dba7b4797f204">12744</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G1_IO2_Pos)               </span></div>
<div class="line"><a id="l12745" name="l12745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4147c9618c6eead6c51b414e94ba7da">12745</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO2         TSC_IOHCR_G1_IO2_Msk                          </span></div>
<div class="line"><a id="l12746" name="l12746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ce63849264828f2ed844f61fb338d0">12746</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO3_Pos     (2U)</span></div>
<div class="line"><a id="l12747" name="l12747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543fd3a284d83450f2a4ac03d83e2ef2">12747</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G1_IO3_Pos)               </span></div>
<div class="line"><a id="l12748" name="l12748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8f0d29b3ef4e73ac8b2ea96f32d8cd">12748</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO3         TSC_IOHCR_G1_IO3_Msk                          </span></div>
<div class="line"><a id="l12749" name="l12749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12241fab44a385affa6ab4012aae89a2">12749</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO4_Pos     (3U)</span></div>
<div class="line"><a id="l12750" name="l12750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85db0d34a6e1784899b5f503fa447137">12750</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G1_IO4_Pos)               </span></div>
<div class="line"><a id="l12751" name="l12751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48705b45ecd5fafb8ab7dc71f2da1d5d">12751</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO4         TSC_IOHCR_G1_IO4_Msk                          </span></div>
<div class="line"><a id="l12752" name="l12752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf39a4d8ddc128100e8a0c0dcb53909b5">12752</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO1_Pos     (4U)</span></div>
<div class="line"><a id="l12753" name="l12753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0368c722120c5fe9bc867c44770dec4">12753</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G2_IO1_Pos)               </span></div>
<div class="line"><a id="l12754" name="l12754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8681571606b6796f2cd981635559c56">12754</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO1         TSC_IOHCR_G2_IO1_Msk                          </span></div>
<div class="line"><a id="l12755" name="l12755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeae7d833ff8f6c090b82b468ea049d1">12755</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO2_Pos     (5U)</span></div>
<div class="line"><a id="l12756" name="l12756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71624ed452582a6a4dcdfa27b6e3c10c">12756</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G2_IO2_Pos)               </span></div>
<div class="line"><a id="l12757" name="l12757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904f727450371d79dd8ac2fd60b56511">12757</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO2         TSC_IOHCR_G2_IO2_Msk                          </span></div>
<div class="line"><a id="l12758" name="l12758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7896ac6fc78c22c08c3ffb0f3c5f8c2">12758</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO3_Pos     (6U)</span></div>
<div class="line"><a id="l12759" name="l12759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6111248a0a3e123059ff72f5ccf7e7aa">12759</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G2_IO3_Pos)               </span></div>
<div class="line"><a id="l12760" name="l12760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c5d1e914479c16db0ded6f6bce8459a">12760</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO3         TSC_IOHCR_G2_IO3_Msk                          </span></div>
<div class="line"><a id="l12761" name="l12761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972e3adb31ae7ed65b410a1f45db473d">12761</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO4_Pos     (7U)</span></div>
<div class="line"><a id="l12762" name="l12762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa851496c60c087f91b6bad50d54ed10">12762</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G2_IO4_Pos)               </span></div>
<div class="line"><a id="l12763" name="l12763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d7880ae8eb9e743e428b6581fc30cf">12763</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO4         TSC_IOHCR_G2_IO4_Msk                          </span></div>
<div class="line"><a id="l12764" name="l12764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b7a39794c03d026df7bea499dbaf33">12764</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO1_Pos     (8U)</span></div>
<div class="line"><a id="l12765" name="l12765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga927fc99e1f7ec64e993ae4bfc9fedc31">12765</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G3_IO1_Pos)               </span></div>
<div class="line"><a id="l12766" name="l12766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e4c08dcf346ac63a2eb8c9116b0e75">12766</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO1         TSC_IOHCR_G3_IO1_Msk                          </span></div>
<div class="line"><a id="l12767" name="l12767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50f71bf392857d84c2841087ce972f23">12767</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO2_Pos     (9U)</span></div>
<div class="line"><a id="l12768" name="l12768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94a2279022d718d948cadd9b3384cd27">12768</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G3_IO2_Pos)               </span></div>
<div class="line"><a id="l12769" name="l12769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad88991f11f855f6ccfdb134f00dede16">12769</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO2         TSC_IOHCR_G3_IO2_Msk                          </span></div>
<div class="line"><a id="l12770" name="l12770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b93ab82db0c944ede6a7f864ea9793">12770</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO3_Pos     (10U)</span></div>
<div class="line"><a id="l12771" name="l12771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0de3cc891b5799e27b8c78371a9d9bbd">12771</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G3_IO3_Pos)               </span></div>
<div class="line"><a id="l12772" name="l12772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1551f1d9718e48deb700eb4e37f41302">12772</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO3         TSC_IOHCR_G3_IO3_Msk                          </span></div>
<div class="line"><a id="l12773" name="l12773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6461a65b1eba1937784d95672dbad22b">12773</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO4_Pos     (11U)</span></div>
<div class="line"><a id="l12774" name="l12774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2860b6a0748e9c0a9c8c3be4131afe4">12774</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G3_IO4_Pos)               </span></div>
<div class="line"><a id="l12775" name="l12775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f2ba2e5bb73229545925d8be8e2ba16">12775</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO4         TSC_IOHCR_G3_IO4_Msk                          </span></div>
<div class="line"><a id="l12776" name="l12776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff58b95386046582573328abde19e7d5">12776</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO1_Pos     (12U)</span></div>
<div class="line"><a id="l12777" name="l12777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f0e106831adfd4d26be14e2fcc27f16">12777</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G4_IO1_Pos)               </span></div>
<div class="line"><a id="l12778" name="l12778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5995a7a9bb38ddd5c2bd187b9f503c9f">12778</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO1         TSC_IOHCR_G4_IO1_Msk                          </span></div>
<div class="line"><a id="l12779" name="l12779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e4a6a6b20bf5c96ad4fbec4a7f38c7">12779</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO2_Pos     (13U)</span></div>
<div class="line"><a id="l12780" name="l12780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ab26ba1317a9233421d5bbbc98c65f">12780</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G4_IO2_Pos)               </span></div>
<div class="line"><a id="l12781" name="l12781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d7e1dbd9de1e8bdce07927851a7a72">12781</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO2         TSC_IOHCR_G4_IO2_Msk                          </span></div>
<div class="line"><a id="l12782" name="l12782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f16b92d4eb7a1ce41ffef4d5eaa53f2">12782</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO3_Pos     (14U)</span></div>
<div class="line"><a id="l12783" name="l12783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d02a4a8239e984257fad85122f8861">12783</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G4_IO3_Pos)               </span></div>
<div class="line"><a id="l12784" name="l12784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed99725c69d270e2d63070cffc882e33">12784</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO3         TSC_IOHCR_G4_IO3_Msk                          </span></div>
<div class="line"><a id="l12785" name="l12785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace9446ffa2858d9620769292b4070b7e">12785</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO4_Pos     (15U)</span></div>
<div class="line"><a id="l12786" name="l12786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga679df472f64e3b84144510c54a6c3488">12786</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G4_IO4_Pos)               </span></div>
<div class="line"><a id="l12787" name="l12787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47234ba070241ad44d8220e88df6b3f8">12787</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO4         TSC_IOHCR_G4_IO4_Msk                          </span></div>
<div class="line"><a id="l12788" name="l12788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386ee9dadd93dc662d21b3a32134a046">12788</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO1_Pos     (16U)</span></div>
<div class="line"><a id="l12789" name="l12789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eb8a1ef32f3880fdfa7ad9bbacb8c85">12789</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G5_IO1_Pos)               </span></div>
<div class="line"><a id="l12790" name="l12790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590a418cdb27fd02a4cf121e42e569b2">12790</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO1         TSC_IOHCR_G5_IO1_Msk                          </span></div>
<div class="line"><a id="l12791" name="l12791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce791c42ec8868681231eab7fad93fb">12791</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO2_Pos     (17U)</span></div>
<div class="line"><a id="l12792" name="l12792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0945252a4ad54fc2e45c265552f23b1">12792</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G5_IO2_Pos)               </span></div>
<div class="line"><a id="l12793" name="l12793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade99d60646e3fa1517f799052a6cd5a6">12793</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO2         TSC_IOHCR_G5_IO2_Msk                          </span></div>
<div class="line"><a id="l12794" name="l12794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546f450f10be9f449cca36b5f81e68cd">12794</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO3_Pos     (18U)</span></div>
<div class="line"><a id="l12795" name="l12795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8584b8f434a451d286bfc57a580cfa">12795</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G5_IO3_Pos)               </span></div>
<div class="line"><a id="l12796" name="l12796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da7c42861ebff9f1368ce0b891cc0aa">12796</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO3         TSC_IOHCR_G5_IO3_Msk                          </span></div>
<div class="line"><a id="l12797" name="l12797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4444bf0f6a644c1bb24d670467b92">12797</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO4_Pos     (19U)</span></div>
<div class="line"><a id="l12798" name="l12798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2e5851c2873baacdbcc9465e1b143d">12798</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G5_IO4_Pos)               </span></div>
<div class="line"><a id="l12799" name="l12799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa38dc0c9e4de280da91030e4546e04bb">12799</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO4         TSC_IOHCR_G5_IO4_Msk                          </span></div>
<div class="line"><a id="l12800" name="l12800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a0b5a4ac4edc925725de8031fb718d">12800</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO1_Pos     (20U)</span></div>
<div class="line"><a id="l12801" name="l12801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea8df44aad235a3e11d1bb0e79e7892">12801</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G6_IO1_Pos)               </span></div>
<div class="line"><a id="l12802" name="l12802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5e8601c2751fbfbcb9d09b4e4e3d6f">12802</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO1         TSC_IOHCR_G6_IO1_Msk                          </span></div>
<div class="line"><a id="l12803" name="l12803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38c4894931f6ef9a67a49d354383bc1">12803</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO2_Pos     (21U)</span></div>
<div class="line"><a id="l12804" name="l12804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1094f1f19f0e74bd6fde2d84a0eba4ae">12804</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G6_IO2_Pos)               </span></div>
<div class="line"><a id="l12805" name="l12805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6994edd44c8466c73563ebcecd3c9ab9">12805</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO2         TSC_IOHCR_G6_IO2_Msk                          </span></div>
<div class="line"><a id="l12806" name="l12806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a310964f46da42eecccecb03b33f24">12806</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO3_Pos     (22U)</span></div>
<div class="line"><a id="l12807" name="l12807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80b053bb58ca972fb4895848218a36a">12807</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G6_IO3_Pos)               </span></div>
<div class="line"><a id="l12808" name="l12808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508bd77407f2294acef566ec79680f24">12808</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO3         TSC_IOHCR_G6_IO3_Msk                          </span></div>
<div class="line"><a id="l12809" name="l12809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa37194872e8a9eb9796e6f7c30b85d1c">12809</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO4_Pos     (23U)</span></div>
<div class="line"><a id="l12810" name="l12810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae376d64e0cc9cde21f51f9364b1f558d">12810</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G6_IO4_Pos)               </span></div>
<div class="line"><a id="l12811" name="l12811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2dfee7d77600fda369e454119851b7">12811</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO4         TSC_IOHCR_G6_IO4_Msk                          </span></div>
<div class="line"><a id="l12812" name="l12812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc8bec3db2b5cc38dcb3ca6d82e5fa67">12812</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO1_Pos     (24U)</span></div>
<div class="line"><a id="l12813" name="l12813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fce707381e8493dabfd6ad661bb4e87">12813</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G7_IO1_Pos)               </span></div>
<div class="line"><a id="l12814" name="l12814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga084806ce2eeaea2e540a8f8eff7359e8">12814</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO1         TSC_IOHCR_G7_IO1_Msk                          </span></div>
<div class="line"><a id="l12815" name="l12815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37d9cfe0b5e73b2ab412a30d74328efc">12815</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO2_Pos     (25U)</span></div>
<div class="line"><a id="l12816" name="l12816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961f8fbdbcdf9b5294126cc65d4fbde8">12816</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G7_IO2_Pos)               </span></div>
<div class="line"><a id="l12817" name="l12817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904ec89e24c54b8899aa2578c38580ce">12817</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO2         TSC_IOHCR_G7_IO2_Msk                          </span></div>
<div class="line"><a id="l12818" name="l12818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac89dd6b2ad154a9d640d0b992c7a92a4">12818</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO3_Pos     (26U)</span></div>
<div class="line"><a id="l12819" name="l12819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a1fabb7ba13605e56c89ad0bbabef4c">12819</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G7_IO3_Pos)               </span></div>
<div class="line"><a id="l12820" name="l12820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837cd46add4c630f7d1d335564ecd41c">12820</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO3         TSC_IOHCR_G7_IO3_Msk                          </span></div>
<div class="line"><a id="l12821" name="l12821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga518e68100d26f1308a46b6fcd4d6bac8">12821</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO4_Pos     (27U)</span></div>
<div class="line"><a id="l12822" name="l12822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6470cae5e195d31f1519c59c8903df2c">12822</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G7_IO4_Pos)               </span></div>
<div class="line"><a id="l12823" name="l12823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482cd03a685f379cc1b748f7684ce395">12823</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO4         TSC_IOHCR_G7_IO4_Msk                          </span></div>
<div class="line"><a id="l12825" name="l12825"></a><span class="lineno">12825</span><span class="comment">/*******************  Bit definition for TSC_IOASCR register  *****************/</span></div>
<div class="line"><a id="l12826" name="l12826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeafbea410bd3f8cccfd71c96e243108">12826</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO1_Pos    (0U)</span></div>
<div class="line"><a id="l12827" name="l12827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa09269d702707c666f40524b19a623e">12827</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G1_IO1_Pos)              </span></div>
<div class="line"><a id="l12828" name="l12828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd82b6899411d6e78512ed519d2c9a7f">12828</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO1        TSC_IOASCR_G1_IO1_Msk                         </span></div>
<div class="line"><a id="l12829" name="l12829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c64eae5c7b8de3eb8f7304fefa4dbc7">12829</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO2_Pos    (1U)</span></div>
<div class="line"><a id="l12830" name="l12830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2d48bcbf7960828fa3e9d5f1c4b455">12830</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G1_IO2_Pos)              </span></div>
<div class="line"><a id="l12831" name="l12831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fefef6a55f39aa48067a1c2524b4a86">12831</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO2        TSC_IOASCR_G1_IO2_Msk                         </span></div>
<div class="line"><a id="l12832" name="l12832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687219c707e15a0cd9c1f26268e7b803">12832</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO3_Pos    (2U)</span></div>
<div class="line"><a id="l12833" name="l12833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0262b0da8982b3b6d7bf848435f7c664">12833</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G1_IO3_Pos)              </span></div>
<div class="line"><a id="l12834" name="l12834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d8ed0949d6947d14af3673b8df8bbed">12834</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO3        TSC_IOASCR_G1_IO3_Msk                         </span></div>
<div class="line"><a id="l12835" name="l12835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a97641c7751fe975543c3cc05e60af">12835</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO4_Pos    (3U)</span></div>
<div class="line"><a id="l12836" name="l12836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbe0176b1fedd1f4011715241f5ace0">12836</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G1_IO4_Pos)              </span></div>
<div class="line"><a id="l12837" name="l12837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315b64a0b36129c0af07aac7d9a074a1">12837</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO4        TSC_IOASCR_G1_IO4_Msk                         </span></div>
<div class="line"><a id="l12838" name="l12838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab198173d7c1764c85b6d4dfc84be3a23">12838</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO1_Pos    (4U)</span></div>
<div class="line"><a id="l12839" name="l12839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16591b29fba47053d84879f23cef06b">12839</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G2_IO1_Pos)              </span></div>
<div class="line"><a id="l12840" name="l12840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc19a5bdb29490db6f0eb58e38b7e4e">12840</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO1        TSC_IOASCR_G2_IO1_Msk                         </span></div>
<div class="line"><a id="l12841" name="l12841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87363451b58d0310d827f635de557bb">12841</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO2_Pos    (5U)</span></div>
<div class="line"><a id="l12842" name="l12842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95cedbb5829e94fa393ce715100ed562">12842</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G2_IO2_Pos)              </span></div>
<div class="line"><a id="l12843" name="l12843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e85f60dd56c94d292afe16e94f5c1f">12843</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO2        TSC_IOASCR_G2_IO2_Msk                         </span></div>
<div class="line"><a id="l12844" name="l12844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca037b646cac50b9b6c33233ce99907d">12844</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO3_Pos    (6U)</span></div>
<div class="line"><a id="l12845" name="l12845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccee997f10fd98f9ce395c923fb7030">12845</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G2_IO3_Pos)              </span></div>
<div class="line"><a id="l12846" name="l12846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8228c36e743309c19108ec1acd6fa2b">12846</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO3        TSC_IOASCR_G2_IO3_Msk                         </span></div>
<div class="line"><a id="l12847" name="l12847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1efbe57402f6dfc4bc3515ca207b7290">12847</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO4_Pos    (7U)</span></div>
<div class="line"><a id="l12848" name="l12848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e64760d4ef874523278d5d4005c7769">12848</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G2_IO4_Pos)              </span></div>
<div class="line"><a id="l12849" name="l12849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a8d38ca46cc18da31ab4251d9600a56">12849</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO4        TSC_IOASCR_G2_IO4_Msk                         </span></div>
<div class="line"><a id="l12850" name="l12850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06487e95b061ec4548fcb714700e6cb0">12850</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO1_Pos    (8U)</span></div>
<div class="line"><a id="l12851" name="l12851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f4ffe36024fbdf67d00cae9777047e">12851</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G3_IO1_Pos)              </span></div>
<div class="line"><a id="l12852" name="l12852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee85c71c1ab007caab03b89054d905e7">12852</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO1        TSC_IOASCR_G3_IO1_Msk                         </span></div>
<div class="line"><a id="l12853" name="l12853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a19b5efcc3a4e123cf0a0bd82c605e0">12853</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO2_Pos    (9U)</span></div>
<div class="line"><a id="l12854" name="l12854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b6b678df5149bb89686879263e65db">12854</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G3_IO2_Pos)              </span></div>
<div class="line"><a id="l12855" name="l12855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dabef88c6eefffbfe230d2af841ab1a">12855</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO2        TSC_IOASCR_G3_IO2_Msk                         </span></div>
<div class="line"><a id="l12856" name="l12856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53b2eebec946923ceb9829aabc5cf80b">12856</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO3_Pos    (10U)</span></div>
<div class="line"><a id="l12857" name="l12857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b2d8586f095e4cc5792b56045475311">12857</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G3_IO3_Pos)              </span></div>
<div class="line"><a id="l12858" name="l12858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9bcda9c707d944ae3bc69ff990e0c1">12858</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO3        TSC_IOASCR_G3_IO3_Msk                         </span></div>
<div class="line"><a id="l12859" name="l12859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3bea03ec7d9a8b542ddbb072d68663f">12859</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO4_Pos    (11U)</span></div>
<div class="line"><a id="l12860" name="l12860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa87ca7670a4709954c37a71b02b68975">12860</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G3_IO4_Pos)              </span></div>
<div class="line"><a id="l12861" name="l12861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b9496dae3ecdea0127cc48ca1f3b9bc">12861</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO4        TSC_IOASCR_G3_IO4_Msk                         </span></div>
<div class="line"><a id="l12862" name="l12862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f2ba9733fd039d6cb1702e43385bc63">12862</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO1_Pos    (12U)</span></div>
<div class="line"><a id="l12863" name="l12863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga401dcce908c8dd2e3e782f8e9cffbfb6">12863</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G4_IO1_Pos)              </span></div>
<div class="line"><a id="l12864" name="l12864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf630bc82f376391d7846b34d280abc94">12864</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO1        TSC_IOASCR_G4_IO1_Msk                         </span></div>
<div class="line"><a id="l12865" name="l12865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3402ca4922f8e7b9bee729872ab1e0">12865</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO2_Pos    (13U)</span></div>
<div class="line"><a id="l12866" name="l12866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0c507ef19330f9cf31b0a5025132d2">12866</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G4_IO2_Pos)              </span></div>
<div class="line"><a id="l12867" name="l12867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac784e0da3d24f283c2d466c1ac100ac7">12867</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO2        TSC_IOASCR_G4_IO2_Msk                         </span></div>
<div class="line"><a id="l12868" name="l12868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37c00369e96d872958e0adecbc75f250">12868</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO3_Pos    (14U)</span></div>
<div class="line"><a id="l12869" name="l12869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73e69bb653b51d1861578ba8c73a95b9">12869</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G4_IO3_Pos)              </span></div>
<div class="line"><a id="l12870" name="l12870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43060d8fa5382ba390da40a1386b93ff">12870</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO3        TSC_IOASCR_G4_IO3_Msk                         </span></div>
<div class="line"><a id="l12871" name="l12871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e2f9f120bed2b093a769673833b0cac">12871</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO4_Pos    (15U)</span></div>
<div class="line"><a id="l12872" name="l12872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c17e45ef43f63f08bcf41492c70210">12872</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G4_IO4_Pos)              </span></div>
<div class="line"><a id="l12873" name="l12873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd55955f843445f11d1c7d75c024ddaf">12873</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO4        TSC_IOASCR_G4_IO4_Msk                         </span></div>
<div class="line"><a id="l12874" name="l12874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43e0ff23ee9667b6ccdd777bdfd0ebf">12874</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO1_Pos    (16U)</span></div>
<div class="line"><a id="l12875" name="l12875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad34a714d41af8b7cdc4ec7d5773f246">12875</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G5_IO1_Pos)              </span></div>
<div class="line"><a id="l12876" name="l12876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea67e6299dd4afdd1fbddfb9e810400b">12876</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO1        TSC_IOASCR_G5_IO1_Msk                         </span></div>
<div class="line"><a id="l12877" name="l12877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9545d79a352548dc05cfac88dffef98d">12877</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO2_Pos    (17U)</span></div>
<div class="line"><a id="l12878" name="l12878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3762f9820146f0f36a8e513e33f7efd">12878</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G5_IO2_Pos)              </span></div>
<div class="line"><a id="l12879" name="l12879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac473ea3827fd3b8be7f680e2312c2c7b">12879</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO2        TSC_IOASCR_G5_IO2_Msk                         </span></div>
<div class="line"><a id="l12880" name="l12880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ced670a307f143c078350f74338c445">12880</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO3_Pos    (18U)</span></div>
<div class="line"><a id="l12881" name="l12881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d35a0a520577e30094465abae4821fd">12881</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G5_IO3_Pos)              </span></div>
<div class="line"><a id="l12882" name="l12882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ead086568ecc51e20d0b7b1854e1cbe">12882</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO3        TSC_IOASCR_G5_IO3_Msk                         </span></div>
<div class="line"><a id="l12883" name="l12883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4429aa3cdb894e64722d7a29a83fc990">12883</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO4_Pos    (19U)</span></div>
<div class="line"><a id="l12884" name="l12884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbbc7d3ac2bf5ccd39fb67376d15ce3b">12884</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G5_IO4_Pos)              </span></div>
<div class="line"><a id="l12885" name="l12885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712c84f43d1f00a89d3a351142588cb">12885</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO4        TSC_IOASCR_G5_IO4_Msk                         </span></div>
<div class="line"><a id="l12886" name="l12886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961ddb6315c7f591673955a3a38c42e5">12886</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO1_Pos    (20U)</span></div>
<div class="line"><a id="l12887" name="l12887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aed3c04dc60408ca9b1654ca7df9bfc">12887</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G6_IO1_Pos)              </span></div>
<div class="line"><a id="l12888" name="l12888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab57e0cb1a489a65adcece563c1b2b657">12888</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO1        TSC_IOASCR_G6_IO1_Msk                         </span></div>
<div class="line"><a id="l12889" name="l12889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac433725129e5d718a3714dc45cf5faa2">12889</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO2_Pos    (21U)</span></div>
<div class="line"><a id="l12890" name="l12890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b7565f413adf8873d3d1c6585c8e75">12890</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G6_IO2_Pos)              </span></div>
<div class="line"><a id="l12891" name="l12891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486fc83799f0b599a86535ac648f1966">12891</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO2        TSC_IOASCR_G6_IO2_Msk                         </span></div>
<div class="line"><a id="l12892" name="l12892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48c7b56a3cfa7655b8b3760e85b93e3f">12892</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO3_Pos    (22U)</span></div>
<div class="line"><a id="l12893" name="l12893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad396c410ad97506ad10e5758b0fd7211">12893</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G6_IO3_Pos)              </span></div>
<div class="line"><a id="l12894" name="l12894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13390ab79e7b1b53019e41476648a6cb">12894</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO3        TSC_IOASCR_G6_IO3_Msk                         </span></div>
<div class="line"><a id="l12895" name="l12895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga046fbdd7aa63b5df7a6cd68e9b881ed5">12895</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO4_Pos    (23U)</span></div>
<div class="line"><a id="l12896" name="l12896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67124969348e0d0f75f4c737cc7043e">12896</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G6_IO4_Pos)              </span></div>
<div class="line"><a id="l12897" name="l12897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc48485735d1d84555a9b0f9a2bbf63c">12897</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO4        TSC_IOASCR_G6_IO4_Msk                         </span></div>
<div class="line"><a id="l12898" name="l12898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3cd02e83651a59f83118e773d8b1a5">12898</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO1_Pos    (24U)</span></div>
<div class="line"><a id="l12899" name="l12899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139f7858e8d4530a951a83ea11ed0216">12899</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G7_IO1_Pos)              </span></div>
<div class="line"><a id="l12900" name="l12900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafa6583c19f4cccd7408c0640d9a527b">12900</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO1        TSC_IOASCR_G7_IO1_Msk                         </span></div>
<div class="line"><a id="l12901" name="l12901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7195c95b53f9b5f8dc118d3ddbd397c5">12901</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO2_Pos    (25U)</span></div>
<div class="line"><a id="l12902" name="l12902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f1279e16bcf3017f87fed1cf121480">12902</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G7_IO2_Pos)              </span></div>
<div class="line"><a id="l12903" name="l12903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f18b8a1325536d2a6b6d4419201a88d">12903</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO2        TSC_IOASCR_G7_IO2_Msk                         </span></div>
<div class="line"><a id="l12904" name="l12904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f1d62df899f8004873076900eb1015">12904</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO3_Pos    (26U)</span></div>
<div class="line"><a id="l12905" name="l12905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde272e6f06a5b19c7ec89d7e1ad912b">12905</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G7_IO3_Pos)              </span></div>
<div class="line"><a id="l12906" name="l12906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81b2a03cdd4a4e1c9698d6b8269c9b0e">12906</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO3        TSC_IOASCR_G7_IO3_Msk                         </span></div>
<div class="line"><a id="l12907" name="l12907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2903e2f369136d878ff301c8a49ef42f">12907</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO4_Pos    (27U)</span></div>
<div class="line"><a id="l12908" name="l12908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f57b238fbda53139212d5abf1021b1">12908</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G7_IO4_Pos)              </span></div>
<div class="line"><a id="l12909" name="l12909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc37ecf4d213bfe1e6a7eadad1ef712e">12909</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO4        TSC_IOASCR_G7_IO4_Msk                         </span></div>
<div class="line"><a id="l12911" name="l12911"></a><span class="lineno">12911</span><span class="comment">/*******************  Bit definition for TSC_IOSCR register  ******************/</span></div>
<div class="line"><a id="l12912" name="l12912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0933864f319ec8af3793f310a623eeb2">12912</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO1_Pos     (0U)</span></div>
<div class="line"><a id="l12913" name="l12913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7ff8fe8f8e9a66ca9672b87620c936">12913</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G1_IO1_Pos)               </span></div>
<div class="line"><a id="l12914" name="l12914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7c90514a2b21ef121eb157ee318ba9">12914</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO1         TSC_IOSCR_G1_IO1_Msk                          </span></div>
<div class="line"><a id="l12915" name="l12915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b098ab964e408786c87b3a1cc7eb117">12915</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO2_Pos     (1U)</span></div>
<div class="line"><a id="l12916" name="l12916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a2f13637fb1b60c88339cff4b6846d">12916</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G1_IO2_Pos)               </span></div>
<div class="line"><a id="l12917" name="l12917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07a670311bcc0188d80a2836eb58a573">12917</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO2         TSC_IOSCR_G1_IO2_Msk                          </span></div>
<div class="line"><a id="l12918" name="l12918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6691f95a3c0c106316bde88b3bc1b241">12918</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO3_Pos     (2U)</span></div>
<div class="line"><a id="l12919" name="l12919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62c13e0a928b3bfb225c632c83df17fa">12919</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G1_IO3_Pos)               </span></div>
<div class="line"><a id="l12920" name="l12920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ccc80420fa141c83253ec8d0d5d8c75">12920</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO3         TSC_IOSCR_G1_IO3_Msk                          </span></div>
<div class="line"><a id="l12921" name="l12921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed723c350d2860393f212a02f8377a24">12921</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO4_Pos     (3U)</span></div>
<div class="line"><a id="l12922" name="l12922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f79d7e177e5ef12b9b24cffdff837a8">12922</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G1_IO4_Pos)               </span></div>
<div class="line"><a id="l12923" name="l12923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d7a5de5458401ef7f637ac791bd03e">12923</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO4         TSC_IOSCR_G1_IO4_Msk                          </span></div>
<div class="line"><a id="l12924" name="l12924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63b6f87c0f3ac575404c82fbb4b51f3">12924</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO1_Pos     (4U)</span></div>
<div class="line"><a id="l12925" name="l12925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50cd2e2ec9e78afcccc386072f3c659a">12925</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G2_IO1_Pos)               </span></div>
<div class="line"><a id="l12926" name="l12926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2642e94fd0535556cb1214b25ab54e82">12926</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO1         TSC_IOSCR_G2_IO1_Msk                          </span></div>
<div class="line"><a id="l12927" name="l12927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33870634d0891daefe4dbc5fe550dddc">12927</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO2_Pos     (5U)</span></div>
<div class="line"><a id="l12928" name="l12928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04885cf284fad1f9af14eb4a49820b4">12928</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G2_IO2_Pos)               </span></div>
<div class="line"><a id="l12929" name="l12929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7fdcf0810e671eae57b7fa808bb1e1">12929</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO2         TSC_IOSCR_G2_IO2_Msk                          </span></div>
<div class="line"><a id="l12930" name="l12930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4ecb71bcb1f84462875221472874852">12930</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO3_Pos     (6U)</span></div>
<div class="line"><a id="l12931" name="l12931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40f5012709a3535f8a581d1c8397554">12931</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G2_IO3_Pos)               </span></div>
<div class="line"><a id="l12932" name="l12932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d07ef55b7a38154430c79df3792ef85">12932</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO3         TSC_IOSCR_G2_IO3_Msk                          </span></div>
<div class="line"><a id="l12933" name="l12933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab84e1956cdb94adce9678364d102bf51">12933</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO4_Pos     (7U)</span></div>
<div class="line"><a id="l12934" name="l12934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7955bcf502358391fed1d90388e26b1">12934</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G2_IO4_Pos)               </span></div>
<div class="line"><a id="l12935" name="l12935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5701fea4de413a0446bb50299db78e">12935</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO4         TSC_IOSCR_G2_IO4_Msk                          </span></div>
<div class="line"><a id="l12936" name="l12936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4604a600fc72342d51376b9f9372a84">12936</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO1_Pos     (8U)</span></div>
<div class="line"><a id="l12937" name="l12937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e31b548e3d044006179b16761e9292">12937</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G3_IO1_Pos)               </span></div>
<div class="line"><a id="l12938" name="l12938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd5b56543201db684a3c3cf840fe9b4">12938</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO1         TSC_IOSCR_G3_IO1_Msk                          </span></div>
<div class="line"><a id="l12939" name="l12939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda8a09fe020d87b8f811ab418da4f7c">12939</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO2_Pos     (9U)</span></div>
<div class="line"><a id="l12940" name="l12940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae98e962b11b5b11e8bf38028a95af823">12940</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G3_IO2_Pos)               </span></div>
<div class="line"><a id="l12941" name="l12941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521dd998ded4c56b5ae57a3bc7a73969">12941</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO2         TSC_IOSCR_G3_IO2_Msk                          </span></div>
<div class="line"><a id="l12942" name="l12942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b54f43508e2797fa011951e9d1bc81c">12942</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO3_Pos     (10U)</span></div>
<div class="line"><a id="l12943" name="l12943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f29c92008db0f471237c00c1e2d2d85">12943</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G3_IO3_Pos)               </span></div>
<div class="line"><a id="l12944" name="l12944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42558ab59e1d8fe5b95d9c9d608926e8">12944</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO3         TSC_IOSCR_G3_IO3_Msk                          </span></div>
<div class="line"><a id="l12945" name="l12945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b62056310eb9cb7f560fb4645e76c9">12945</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO4_Pos     (11U)</span></div>
<div class="line"><a id="l12946" name="l12946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a444353be81a4b2b7510f44be736fca">12946</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G3_IO4_Pos)               </span></div>
<div class="line"><a id="l12947" name="l12947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd6be0181629a724bcd0ff9927ef3d8">12947</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO4         TSC_IOSCR_G3_IO4_Msk                          </span></div>
<div class="line"><a id="l12948" name="l12948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5456d1ea1fa5288e72759991f3313b61">12948</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO1_Pos     (12U)</span></div>
<div class="line"><a id="l12949" name="l12949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe02bf1d436cd1b3a80ea7eaa3cd2c1">12949</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G4_IO1_Pos)               </span></div>
<div class="line"><a id="l12950" name="l12950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8f14899ff5b049f17080ab4ad73a78e">12950</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO1         TSC_IOSCR_G4_IO1_Msk                          </span></div>
<div class="line"><a id="l12951" name="l12951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53de385108f24a26b2fc884f718d52b3">12951</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO2_Pos     (13U)</span></div>
<div class="line"><a id="l12952" name="l12952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30bb5c84572928683b1e3726645a47bf">12952</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G4_IO2_Pos)               </span></div>
<div class="line"><a id="l12953" name="l12953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0edd6df22a62893fd06d623eed97818f">12953</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO2         TSC_IOSCR_G4_IO2_Msk                          </span></div>
<div class="line"><a id="l12954" name="l12954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bdece00404661f0dff3822bf31691c4">12954</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO3_Pos     (14U)</span></div>
<div class="line"><a id="l12955" name="l12955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52af0e483b4c0f16ebd978762f359c79">12955</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G4_IO3_Pos)               </span></div>
<div class="line"><a id="l12956" name="l12956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce6cc8fb0bbfe02e85987ddf5fa5621">12956</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO3         TSC_IOSCR_G4_IO3_Msk                          </span></div>
<div class="line"><a id="l12957" name="l12957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76e0a186d3d800557655b0453ca29ef">12957</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO4_Pos     (15U)</span></div>
<div class="line"><a id="l12958" name="l12958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada625217dddcaaa2cbbd23fb0be80a4d">12958</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G4_IO4_Pos)               </span></div>
<div class="line"><a id="l12959" name="l12959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f71a21108c7bdf517abe879ef990cd">12959</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO4         TSC_IOSCR_G4_IO4_Msk                          </span></div>
<div class="line"><a id="l12960" name="l12960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0986b78f64dfc34c478b1b597f244f5a">12960</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO1_Pos     (16U)</span></div>
<div class="line"><a id="l12961" name="l12961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95d0f4b101b7bb7e70e48945833612">12961</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G5_IO1_Pos)               </span></div>
<div class="line"><a id="l12962" name="l12962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33091ef62bc05b2f348482a75d545593">12962</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO1         TSC_IOSCR_G5_IO1_Msk                          </span></div>
<div class="line"><a id="l12963" name="l12963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed848a136412fe57ac1b0e6ee52ed612">12963</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO2_Pos     (17U)</span></div>
<div class="line"><a id="l12964" name="l12964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0878d85e59ea87465f5f7a565c33cb7">12964</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G5_IO2_Pos)               </span></div>
<div class="line"><a id="l12965" name="l12965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10aec0233213b68740bb80772a1930f">12965</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO2         TSC_IOSCR_G5_IO2_Msk                          </span></div>
<div class="line"><a id="l12966" name="l12966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4cbe9a249b40e4279a3ebb4f65c6cbe">12966</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO3_Pos     (18U)</span></div>
<div class="line"><a id="l12967" name="l12967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d58564c4873af55be6e9aaf7e94b93">12967</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G5_IO3_Pos)               </span></div>
<div class="line"><a id="l12968" name="l12968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ba5a303406fdf8c9fb1bf25e074c0f">12968</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO3         TSC_IOSCR_G5_IO3_Msk                          </span></div>
<div class="line"><a id="l12969" name="l12969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4dc42241846a28a1592535adec32e4b">12969</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO4_Pos     (19U)</span></div>
<div class="line"><a id="l12970" name="l12970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66167169ade2aecfa807d195f77004f">12970</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G5_IO4_Pos)               </span></div>
<div class="line"><a id="l12971" name="l12971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7cf2c83b88ec100e948aaee0b1c7bb9">12971</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO4         TSC_IOSCR_G5_IO4_Msk                          </span></div>
<div class="line"><a id="l12972" name="l12972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaba83f542f754ee2d8266713d5ddcf9">12972</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO1_Pos     (20U)</span></div>
<div class="line"><a id="l12973" name="l12973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac707ab1cd11f782bc4a90d09fc344c84">12973</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G6_IO1_Pos)               </span></div>
<div class="line"><a id="l12974" name="l12974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed2e2b03e262d35c994f14cfb5f172d">12974</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO1         TSC_IOSCR_G6_IO1_Msk                          </span></div>
<div class="line"><a id="l12975" name="l12975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab268d87aea7f6c6f6c46c33a877bf014">12975</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO2_Pos     (21U)</span></div>
<div class="line"><a id="l12976" name="l12976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac10910084daf3742e31d946000a2e08f">12976</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G6_IO2_Pos)               </span></div>
<div class="line"><a id="l12977" name="l12977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f210fae3d97341f2d94e753538a5ef1">12977</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO2         TSC_IOSCR_G6_IO2_Msk                          </span></div>
<div class="line"><a id="l12978" name="l12978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9160ca884395b794ba191076c893476a">12978</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO3_Pos     (22U)</span></div>
<div class="line"><a id="l12979" name="l12979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1fb9b9531ffd2f18a83296dcdbbe5c">12979</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G6_IO3_Pos)               </span></div>
<div class="line"><a id="l12980" name="l12980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd96d6ff53e6ab99a00904cc71117022">12980</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO3         TSC_IOSCR_G6_IO3_Msk                          </span></div>
<div class="line"><a id="l12981" name="l12981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b700bb9e498a5dca641e0defd4503e8">12981</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO4_Pos     (23U)</span></div>
<div class="line"><a id="l12982" name="l12982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b53ffcb149360f9af8e16fa1fd5284">12982</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G6_IO4_Pos)               </span></div>
<div class="line"><a id="l12983" name="l12983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39c8dcda3f5d1c74ddedbaf709741d5">12983</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO4         TSC_IOSCR_G6_IO4_Msk                          </span></div>
<div class="line"><a id="l12984" name="l12984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76690c03061290c884dc07209efcadcc">12984</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO1_Pos     (24U)</span></div>
<div class="line"><a id="l12985" name="l12985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb749eb1546b62e01407c49b533caedd">12985</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G7_IO1_Pos)               </span></div>
<div class="line"><a id="l12986" name="l12986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3385f46a99278be65b40c3586ee86c52">12986</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO1         TSC_IOSCR_G7_IO1_Msk                          </span></div>
<div class="line"><a id="l12987" name="l12987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8faf93170552b0f50da926911a0064f">12987</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO2_Pos     (25U)</span></div>
<div class="line"><a id="l12988" name="l12988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f0b7faf6608525baf7f8e823928704">12988</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G7_IO2_Pos)               </span></div>
<div class="line"><a id="l12989" name="l12989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b39ba39a76106db42595b8db7c5e4b">12989</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO2         TSC_IOSCR_G7_IO2_Msk                          </span></div>
<div class="line"><a id="l12990" name="l12990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb4d1acb667140f56af6bdc85c87b8a">12990</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO3_Pos     (26U)</span></div>
<div class="line"><a id="l12991" name="l12991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8327b6d4d3003b1df036a8b2d921c538">12991</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G7_IO3_Pos)               </span></div>
<div class="line"><a id="l12992" name="l12992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de8ce4041a5aab4e1de11ba4bc1aec">12992</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO3         TSC_IOSCR_G7_IO3_Msk                          </span></div>
<div class="line"><a id="l12993" name="l12993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6195fb25f08aaa41b5ea5f1cc5f98d0">12993</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO4_Pos     (27U)</span></div>
<div class="line"><a id="l12994" name="l12994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d08886637658b11527e3fc2d4a24aef">12994</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G7_IO4_Pos)               </span></div>
<div class="line"><a id="l12995" name="l12995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8a494df48044ec17a5963f05dc22757">12995</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO4         TSC_IOSCR_G7_IO4_Msk                          </span></div>
<div class="line"><a id="l12997" name="l12997"></a><span class="lineno">12997</span><span class="comment">/*******************  Bit definition for TSC_IOCCR register  ******************/</span></div>
<div class="line"><a id="l12998" name="l12998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c98b57f11000c65e44fba420c73cefe">12998</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO1_Pos     (0U)</span></div>
<div class="line"><a id="l12999" name="l12999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc766def6bc8b7f38e409fcdda26d3ac">12999</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G1_IO1_Pos)               </span></div>
<div class="line"><a id="l13000" name="l13000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab72b81eebb75e5eb63d86e79e0a230db">13000</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO1         TSC_IOCCR_G1_IO1_Msk                          </span></div>
<div class="line"><a id="l13001" name="l13001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad86e0b86b3e63a2f6223cda9b6fadc94">13001</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO2_Pos     (1U)</span></div>
<div class="line"><a id="l13002" name="l13002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a44c8c440d6c806bd80e8190621340c">13002</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G1_IO2_Pos)               </span></div>
<div class="line"><a id="l13003" name="l13003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed313819c3f07d83f966a707e71006a3">13003</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO2         TSC_IOCCR_G1_IO2_Msk                          </span></div>
<div class="line"><a id="l13004" name="l13004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7922435dc0dacb0fadefda6754c3e65e">13004</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO3_Pos     (2U)</span></div>
<div class="line"><a id="l13005" name="l13005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33266be848627b8bd7e31919ef105af5">13005</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G1_IO3_Pos)               </span></div>
<div class="line"><a id="l13006" name="l13006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd978624dad34d428b0588fa6eda6940">13006</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO3         TSC_IOCCR_G1_IO3_Msk                          </span></div>
<div class="line"><a id="l13007" name="l13007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b8e164d127fd0599327fcefadbc93a">13007</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO4_Pos     (3U)</span></div>
<div class="line"><a id="l13008" name="l13008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad676b978fd7f34ba827b8b0792c530a0">13008</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G1_IO4_Pos)               </span></div>
<div class="line"><a id="l13009" name="l13009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c929d5e60d13b71ff1d6745e281c4f">13009</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO4         TSC_IOCCR_G1_IO4_Msk                          </span></div>
<div class="line"><a id="l13010" name="l13010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6863957b6a06070ae1d1fe5c0a79277c">13010</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO1_Pos     (4U)</span></div>
<div class="line"><a id="l13011" name="l13011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce859a4764f32f1e5ab0ee1ef0dcbbd">13011</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G2_IO1_Pos)               </span></div>
<div class="line"><a id="l13012" name="l13012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5754aa934264634361e0dda64c67f72">13012</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO1         TSC_IOCCR_G2_IO1_Msk                          </span></div>
<div class="line"><a id="l13013" name="l13013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab730a62937490969417618082cc2ddd">13013</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO2_Pos     (5U)</span></div>
<div class="line"><a id="l13014" name="l13014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a2dcd8c6f546142aebf9a19c41da60">13014</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G2_IO2_Pos)               </span></div>
<div class="line"><a id="l13015" name="l13015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd0a2c23d06434ce49b8271df3c6a5">13015</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO2         TSC_IOCCR_G2_IO2_Msk                          </span></div>
<div class="line"><a id="l13016" name="l13016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bf557dec14e6c3ea88717577faf3f23">13016</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO3_Pos     (6U)</span></div>
<div class="line"><a id="l13017" name="l13017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab20f493734669ce077066c7bd56231a2">13017</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G2_IO3_Pos)               </span></div>
<div class="line"><a id="l13018" name="l13018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66346940b2e277bb02afb360614a0e8a">13018</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO3         TSC_IOCCR_G2_IO3_Msk                          </span></div>
<div class="line"><a id="l13019" name="l13019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213493bd815273f379f6528726f14e89">13019</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO4_Pos     (7U)</span></div>
<div class="line"><a id="l13020" name="l13020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a4636b9e1448e80181d2d1d0c24f57">13020</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G2_IO4_Pos)               </span></div>
<div class="line"><a id="l13021" name="l13021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4078647a88048212fa079fb24dddbbd4">13021</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO4         TSC_IOCCR_G2_IO4_Msk                          </span></div>
<div class="line"><a id="l13022" name="l13022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga593f0ec97f59b3b76a91a14b82c33b45">13022</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO1_Pos     (8U)</span></div>
<div class="line"><a id="l13023" name="l13023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0d00466c6d53eefd70916d523c3a6c3">13023</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G3_IO1_Pos)               </span></div>
<div class="line"><a id="l13024" name="l13024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga753ebf022dcbf06c303d3bf21eb3518f">13024</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO1         TSC_IOCCR_G3_IO1_Msk                          </span></div>
<div class="line"><a id="l13025" name="l13025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f828aef9b25f69d88c7f34f070d3044">13025</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO2_Pos     (9U)</span></div>
<div class="line"><a id="l13026" name="l13026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0a21d88b6caa0577a3518aa22fec80">13026</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G3_IO2_Pos)               </span></div>
<div class="line"><a id="l13027" name="l13027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c5c738f9eda3f412821c588fc7ca7d">13027</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO2         TSC_IOCCR_G3_IO2_Msk                          </span></div>
<div class="line"><a id="l13028" name="l13028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62ec4501479758c04821b9055f6de660">13028</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO3_Pos     (10U)</span></div>
<div class="line"><a id="l13029" name="l13029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab393cf3406cfc3defe5363c42da28bc2">13029</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G3_IO3_Pos)               </span></div>
<div class="line"><a id="l13030" name="l13030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff45a42f7cb42606c71a6e31117e87c">13030</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO3         TSC_IOCCR_G3_IO3_Msk                          </span></div>
<div class="line"><a id="l13031" name="l13031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ec2b638f1f2b5751cb4d5bc9c09561">13031</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO4_Pos     (11U)</span></div>
<div class="line"><a id="l13032" name="l13032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64616fba6e56d37976d801e100cd484e">13032</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G3_IO4_Pos)               </span></div>
<div class="line"><a id="l13033" name="l13033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f69b350a1c5606bcdbfa92bb5065c29">13033</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO4         TSC_IOCCR_G3_IO4_Msk                          </span></div>
<div class="line"><a id="l13034" name="l13034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c0cc85a32a330c72a64471de2732f02">13034</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO1_Pos     (12U)</span></div>
<div class="line"><a id="l13035" name="l13035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3218b0cb4b6397958bfbd8af6a9a0c">13035</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G4_IO1_Pos)               </span></div>
<div class="line"><a id="l13036" name="l13036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625564916e51f7c314c9697fb846407d">13036</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO1         TSC_IOCCR_G4_IO1_Msk                          </span></div>
<div class="line"><a id="l13037" name="l13037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01bb739487b1ffc7933410d10525df59">13037</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO2_Pos     (13U)</span></div>
<div class="line"><a id="l13038" name="l13038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a6cfa5ac41df0bdff1781687702f6d">13038</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G4_IO2_Pos)               </span></div>
<div class="line"><a id="l13039" name="l13039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3079a52ff10b641604f4a0f6e9feb39">13039</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO2         TSC_IOCCR_G4_IO2_Msk                          </span></div>
<div class="line"><a id="l13040" name="l13040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0221c5883cf19489e87af7a75c54163">13040</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO3_Pos     (14U)</span></div>
<div class="line"><a id="l13041" name="l13041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73353b8af78f6ceb6e5f319adb810d97">13041</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G4_IO3_Pos)               </span></div>
<div class="line"><a id="l13042" name="l13042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc53df7e1044fb53600ae195f2ca2d4b">13042</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO3         TSC_IOCCR_G4_IO3_Msk                          </span></div>
<div class="line"><a id="l13043" name="l13043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9b7cee0a7043c294839b2773c78e896">13043</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO4_Pos     (15U)</span></div>
<div class="line"><a id="l13044" name="l13044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393761f1b497329a4dc3be452dc95489">13044</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G4_IO4_Pos)               </span></div>
<div class="line"><a id="l13045" name="l13045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261d0ef6bfce853e8b015cb02968365b">13045</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO4         TSC_IOCCR_G4_IO4_Msk                          </span></div>
<div class="line"><a id="l13046" name="l13046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12d456f6e2c9519609434715237dd5fd">13046</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO1_Pos     (16U)</span></div>
<div class="line"><a id="l13047" name="l13047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85d976f21fdc89965a46d2e117d1240">13047</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G5_IO1_Pos)               </span></div>
<div class="line"><a id="l13048" name="l13048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7282fe34b896af2a10d956b296d6721e">13048</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO1         TSC_IOCCR_G5_IO1_Msk                          </span></div>
<div class="line"><a id="l13049" name="l13049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac45e42a0ef8189e049f59fb9f96c3f6d">13049</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO2_Pos     (17U)</span></div>
<div class="line"><a id="l13050" name="l13050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220db925a6a897ed29f7693e16c00382">13050</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G5_IO2_Pos)               </span></div>
<div class="line"><a id="l13051" name="l13051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdff67a963895adb140a7097a33d9eb7">13051</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO2         TSC_IOCCR_G5_IO2_Msk                          </span></div>
<div class="line"><a id="l13052" name="l13052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67775753477da4a4d758113a2d70f1d9">13052</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO3_Pos     (18U)</span></div>
<div class="line"><a id="l13053" name="l13053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa23c36b7b88c9a3d8b7b8dcd0f9e221">13053</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G5_IO3_Pos)               </span></div>
<div class="line"><a id="l13054" name="l13054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b69671302430ce7d25ea62c9db1eb7e">13054</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO3         TSC_IOCCR_G5_IO3_Msk                          </span></div>
<div class="line"><a id="l13055" name="l13055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af333be233b37fe5f259fa09e9843c7">13055</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO4_Pos     (19U)</span></div>
<div class="line"><a id="l13056" name="l13056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499b4fb92bc126b6933648955241c304">13056</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G5_IO4_Pos)               </span></div>
<div class="line"><a id="l13057" name="l13057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246a8e90cd92cdcadbbe9cd6229de582">13057</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO4         TSC_IOCCR_G5_IO4_Msk                          </span></div>
<div class="line"><a id="l13058" name="l13058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1485af75534855cfa8d61119f6c63356">13058</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO1_Pos     (20U)</span></div>
<div class="line"><a id="l13059" name="l13059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe81857d2e901e0974eaa49de013dbf7">13059</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G6_IO1_Pos)               </span></div>
<div class="line"><a id="l13060" name="l13060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eadf59ed3695683921fe7de6bf95d12">13060</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO1         TSC_IOCCR_G6_IO1_Msk                          </span></div>
<div class="line"><a id="l13061" name="l13061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf92f1bbe10ee6e23cde08f8c04006a40">13061</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO2_Pos     (21U)</span></div>
<div class="line"><a id="l13062" name="l13062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcc75c66b5287af8534c37434fcbb68">13062</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G6_IO2_Pos)               </span></div>
<div class="line"><a id="l13063" name="l13063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ca002c2c5c77326e9f4ede0e6e2ff0">13063</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO2         TSC_IOCCR_G6_IO2_Msk                          </span></div>
<div class="line"><a id="l13064" name="l13064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4ef99b3c69d653d404f06a4c9ef063">13064</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO3_Pos     (22U)</span></div>
<div class="line"><a id="l13065" name="l13065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886a2c8170bee68546a617cf525b928b">13065</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G6_IO3_Pos)               </span></div>
<div class="line"><a id="l13066" name="l13066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeead1322b93830f3d62e940d7240e2f3">13066</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO3         TSC_IOCCR_G6_IO3_Msk                          </span></div>
<div class="line"><a id="l13067" name="l13067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ca65f1e2035f7d50524598e9a7022b5">13067</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO4_Pos     (23U)</span></div>
<div class="line"><a id="l13068" name="l13068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc869043f6068e14c3a6bd3998b0ca34">13068</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G6_IO4_Pos)               </span></div>
<div class="line"><a id="l13069" name="l13069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd5115b9bdeb46a1cf8d3d69ab064d4c">13069</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO4         TSC_IOCCR_G6_IO4_Msk                          </span></div>
<div class="line"><a id="l13070" name="l13070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1118c2d15493ac663efa59fc8b3e2c93">13070</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO1_Pos     (24U)</span></div>
<div class="line"><a id="l13071" name="l13071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3f751970b553e2d0ce3061e185093b">13071</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G7_IO1_Pos)               </span></div>
<div class="line"><a id="l13072" name="l13072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadf1cc88082b9e690efa07ebf84f86a6">13072</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO1         TSC_IOCCR_G7_IO1_Msk                          </span></div>
<div class="line"><a id="l13073" name="l13073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga768a1eecec78ae2e395d349afb063129">13073</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO2_Pos     (25U)</span></div>
<div class="line"><a id="l13074" name="l13074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae89740a411ce7de48719a9538113d85e">13074</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G7_IO2_Pos)               </span></div>
<div class="line"><a id="l13075" name="l13075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c9394233e52ad08b5a331878d5f0b8">13075</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO2         TSC_IOCCR_G7_IO2_Msk                          </span></div>
<div class="line"><a id="l13076" name="l13076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cdcf46239be64cb93a6ab9bcc22b2be">13076</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO3_Pos     (26U)</span></div>
<div class="line"><a id="l13077" name="l13077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e367b7fed70b4861269a875024aa978">13077</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G7_IO3_Pos)               </span></div>
<div class="line"><a id="l13078" name="l13078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55ddd0d3ee2fdfca995f82982396ba7">13078</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO3         TSC_IOCCR_G7_IO3_Msk                          </span></div>
<div class="line"><a id="l13079" name="l13079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6daedc9770434c47e45c3da5cb258e64">13079</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO4_Pos     (27U)</span></div>
<div class="line"><a id="l13080" name="l13080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea698982cfe54dd98f9fb1a9910ac53c">13080</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G7_IO4_Pos)               </span></div>
<div class="line"><a id="l13081" name="l13081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35ca0ae1a952d2058adc0cbed163f4">13081</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO4         TSC_IOCCR_G7_IO4_Msk                          </span></div>
<div class="line"><a id="l13083" name="l13083"></a><span class="lineno">13083</span><span class="comment">/*******************  Bit definition for TSC_IOGCSR register  *****************/</span></div>
<div class="line"><a id="l13084" name="l13084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b659cf8d7d5e349fb3dfd9a86a9b23">13084</a></span><span class="preprocessor">#define TSC_IOGCSR_G1E_Pos       (0U)</span></div>
<div class="line"><a id="l13085" name="l13085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f21087070fcd6dada1007960035bd33">13085</a></span><span class="preprocessor">#define TSC_IOGCSR_G1E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G1E_Pos)                 </span></div>
<div class="line"><a id="l13086" name="l13086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c3723e70c9f2fd76ee3b077cd6b491">13086</a></span><span class="preprocessor">#define TSC_IOGCSR_G1E           TSC_IOGCSR_G1E_Msk                            </span></div>
<div class="line"><a id="l13087" name="l13087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e9e65d9755773f9875309850cba7e42">13087</a></span><span class="preprocessor">#define TSC_IOGCSR_G2E_Pos       (1U)</span></div>
<div class="line"><a id="l13088" name="l13088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b7bd9d1522f1243ac1bae1e9c9a69f">13088</a></span><span class="preprocessor">#define TSC_IOGCSR_G2E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G2E_Pos)                 </span></div>
<div class="line"><a id="l13089" name="l13089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f40198e18f4fda5b1aa9a8c77e67f10">13089</a></span><span class="preprocessor">#define TSC_IOGCSR_G2E           TSC_IOGCSR_G2E_Msk                            </span></div>
<div class="line"><a id="l13090" name="l13090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe5cf786904073de0297f740a4d2214a">13090</a></span><span class="preprocessor">#define TSC_IOGCSR_G3E_Pos       (2U)</span></div>
<div class="line"><a id="l13091" name="l13091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71ce1fb59a0f35865122534d4b260fa">13091</a></span><span class="preprocessor">#define TSC_IOGCSR_G3E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G3E_Pos)                 </span></div>
<div class="line"><a id="l13092" name="l13092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa19847b92a1cf45e004f0567fe867f">13092</a></span><span class="preprocessor">#define TSC_IOGCSR_G3E           TSC_IOGCSR_G3E_Msk                            </span></div>
<div class="line"><a id="l13093" name="l13093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b35195c52abeab7c7fd26e5d634b6b">13093</a></span><span class="preprocessor">#define TSC_IOGCSR_G4E_Pos       (3U)</span></div>
<div class="line"><a id="l13094" name="l13094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d028fd6f7ea711eb4f47c2c0063d4ae">13094</a></span><span class="preprocessor">#define TSC_IOGCSR_G4E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G4E_Pos)                 </span></div>
<div class="line"><a id="l13095" name="l13095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486b5c9d1448b68e82321c2a06679157">13095</a></span><span class="preprocessor">#define TSC_IOGCSR_G4E           TSC_IOGCSR_G4E_Msk                            </span></div>
<div class="line"><a id="l13096" name="l13096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c671c9a12524b71610984a7caa68168">13096</a></span><span class="preprocessor">#define TSC_IOGCSR_G5E_Pos       (4U)</span></div>
<div class="line"><a id="l13097" name="l13097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8658c22b99568a8ec9f3b7cae1202d62">13097</a></span><span class="preprocessor">#define TSC_IOGCSR_G5E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G5E_Pos)                 </span></div>
<div class="line"><a id="l13098" name="l13098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0350f2951a8932f68644cc46e0768b">13098</a></span><span class="preprocessor">#define TSC_IOGCSR_G5E           TSC_IOGCSR_G5E_Msk                            </span></div>
<div class="line"><a id="l13099" name="l13099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f1f2a00dd0e046eca2aba5a585c869e">13099</a></span><span class="preprocessor">#define TSC_IOGCSR_G6E_Pos       (5U)</span></div>
<div class="line"><a id="l13100" name="l13100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75285f522404179e701e62721ea23a13">13100</a></span><span class="preprocessor">#define TSC_IOGCSR_G6E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G6E_Pos)                 </span></div>
<div class="line"><a id="l13101" name="l13101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fa42d25ae9646ec8a0d6a53023ffff">13101</a></span><span class="preprocessor">#define TSC_IOGCSR_G6E           TSC_IOGCSR_G6E_Msk                            </span></div>
<div class="line"><a id="l13102" name="l13102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d961fd8a7e0a93a7fba9eb54b1a0d71">13102</a></span><span class="preprocessor">#define TSC_IOGCSR_G7E_Pos       (6U)</span></div>
<div class="line"><a id="l13103" name="l13103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff2cdb078ee27ab4337fc41628a70cd9">13103</a></span><span class="preprocessor">#define TSC_IOGCSR_G7E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G7E_Pos)                 </span></div>
<div class="line"><a id="l13104" name="l13104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15d928b53c999dd82c372e340e369402">13104</a></span><span class="preprocessor">#define TSC_IOGCSR_G7E           TSC_IOGCSR_G7E_Msk                            </span></div>
<div class="line"><a id="l13105" name="l13105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5718f3621ef203f283b650801e6563">13105</a></span><span class="preprocessor">#define TSC_IOGCSR_G1S_Pos       (16U)</span></div>
<div class="line"><a id="l13106" name="l13106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf57b3cef584f063a8eac29331102412">13106</a></span><span class="preprocessor">#define TSC_IOGCSR_G1S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G1S_Pos)                 </span></div>
<div class="line"><a id="l13107" name="l13107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86fdc03c565bec02f1f5e32c5df65459">13107</a></span><span class="preprocessor">#define TSC_IOGCSR_G1S           TSC_IOGCSR_G1S_Msk                            </span></div>
<div class="line"><a id="l13108" name="l13108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc9813a1c796a51aa3e88ca4ac47de4">13108</a></span><span class="preprocessor">#define TSC_IOGCSR_G2S_Pos       (17U)</span></div>
<div class="line"><a id="l13109" name="l13109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb8e3daceffa8a453f8fef78b4eff74">13109</a></span><span class="preprocessor">#define TSC_IOGCSR_G2S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G2S_Pos)                 </span></div>
<div class="line"><a id="l13110" name="l13110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaabb77752f29df4122ed3e7d146ecfbd">13110</a></span><span class="preprocessor">#define TSC_IOGCSR_G2S           TSC_IOGCSR_G2S_Msk                            </span></div>
<div class="line"><a id="l13111" name="l13111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb06308e79f9f494b4ad65927ffbcbf">13111</a></span><span class="preprocessor">#define TSC_IOGCSR_G3S_Pos       (18U)</span></div>
<div class="line"><a id="l13112" name="l13112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga188040db0594a1afdb879605c0db4df7">13112</a></span><span class="preprocessor">#define TSC_IOGCSR_G3S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G3S_Pos)                 </span></div>
<div class="line"><a id="l13113" name="l13113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0efba4a5e486fb9085528cebfa27d93">13113</a></span><span class="preprocessor">#define TSC_IOGCSR_G3S           TSC_IOGCSR_G3S_Msk                            </span></div>
<div class="line"><a id="l13114" name="l13114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed6a6008d0d3e27d41ce8671a5ab868">13114</a></span><span class="preprocessor">#define TSC_IOGCSR_G4S_Pos       (19U)</span></div>
<div class="line"><a id="l13115" name="l13115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15112e6e2ba56ad049927272187e5e88">13115</a></span><span class="preprocessor">#define TSC_IOGCSR_G4S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G4S_Pos)                 </span></div>
<div class="line"><a id="l13116" name="l13116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2430ab8b88a76cf62aced0c8bb1efd9a">13116</a></span><span class="preprocessor">#define TSC_IOGCSR_G4S           TSC_IOGCSR_G4S_Msk                            </span></div>
<div class="line"><a id="l13117" name="l13117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59fd0561b2286aa52ca0e43244d164a">13117</a></span><span class="preprocessor">#define TSC_IOGCSR_G5S_Pos       (20U)</span></div>
<div class="line"><a id="l13118" name="l13118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599e152092c66662d0525bcc5cc8f635">13118</a></span><span class="preprocessor">#define TSC_IOGCSR_G5S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G5S_Pos)                 </span></div>
<div class="line"><a id="l13119" name="l13119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86780b4dc1a9d63b9bafb358ee0e87ed">13119</a></span><span class="preprocessor">#define TSC_IOGCSR_G5S           TSC_IOGCSR_G5S_Msk                            </span></div>
<div class="line"><a id="l13120" name="l13120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad35d028398cca01230a911c0e2f787a9">13120</a></span><span class="preprocessor">#define TSC_IOGCSR_G6S_Pos       (21U)</span></div>
<div class="line"><a id="l13121" name="l13121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21020c4a6977314ffbeeaf2b05134170">13121</a></span><span class="preprocessor">#define TSC_IOGCSR_G6S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G6S_Pos)                 </span></div>
<div class="line"><a id="l13122" name="l13122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71d10228aa7a2440394403cf31f5519">13122</a></span><span class="preprocessor">#define TSC_IOGCSR_G6S           TSC_IOGCSR_G6S_Msk                            </span></div>
<div class="line"><a id="l13123" name="l13123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f65677d51ef7ed8c2f2f8e744e4fc45">13123</a></span><span class="preprocessor">#define TSC_IOGCSR_G7S_Pos       (22U)</span></div>
<div class="line"><a id="l13124" name="l13124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646101f5a31d62a1a7a7b15873e8ee5c">13124</a></span><span class="preprocessor">#define TSC_IOGCSR_G7S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G7S_Pos)                 </span></div>
<div class="line"><a id="l13125" name="l13125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a59bde1aa432fbae77923c67cd9eb2">13125</a></span><span class="preprocessor">#define TSC_IOGCSR_G7S           TSC_IOGCSR_G7S_Msk                            </span></div>
<div class="line"><a id="l13127" name="l13127"></a><span class="lineno">13127</span><span class="comment">/*******************  Bit definition for TSC_IOGXCR register  *****************/</span></div>
<div class="line"><a id="l13128" name="l13128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d28ff2f87c701b382c408f2ef1e9aea">13128</a></span><span class="preprocessor">#define TSC_IOGXCR_CNT_Pos       (0U)</span></div>
<div class="line"><a id="l13129" name="l13129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga645148609fb21a6bac2b5f3279c907eb">13129</a></span><span class="preprocessor">#define TSC_IOGXCR_CNT_Msk       (0x3FFFUL &lt;&lt; TSC_IOGXCR_CNT_Pos)              </span></div>
<div class="line"><a id="l13130" name="l13130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38399b5dcfbab2a1766fd39be2f35b8d">13130</a></span><span class="preprocessor">#define TSC_IOGXCR_CNT           TSC_IOGXCR_CNT_Msk                            </span></div>
<div class="line"><a id="l13132" name="l13132"></a><span class="lineno">13132</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13133" name="l13133"></a><span class="lineno">13133</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l13134" name="l13134"></a><span class="lineno">13134</span><span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div>
<div class="line"><a id="l13135" name="l13135"></a><span class="lineno">13135</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l13136" name="l13136"></a><span class="lineno">13136</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13137" name="l13137"></a><span class="lineno">13137</span> </div>
<div class="line"><a id="l13138" name="l13138"></a><span class="lineno">13138</span><span class="comment">/*</span></div>
<div class="line"><a id="l13139" name="l13139"></a><span class="lineno">13139</span><span class="comment">* @brief Specific device feature definitions (not present on all devices in the STM32L4 serie)</span></div>
<div class="line"><a id="l13140" name="l13140"></a><span class="lineno">13140</span><span class="comment">*/</span></div>
<div class="line"><a id="l13141" name="l13141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa019533adb2dcfec15238be6b9fe2aec">13141</a></span><span class="preprocessor">#define USART_TCBGT_SUPPORT</span></div>
<div class="line"><a id="l13142" name="l13142"></a><span class="lineno">13142</span> </div>
<div class="line"><a id="l13143" name="l13143"></a><span class="lineno">13143</span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a id="l13144" name="l13144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb">13144</a></span><span class="preprocessor">#define USART_CR1_UE_Pos              (0U)</span></div>
<div class="line"><a id="l13145" name="l13145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">13145</a></span><span class="preprocessor">#define USART_CR1_UE_Msk              (0x1UL &lt;&lt; USART_CR1_UE_Pos)              </span></div>
<div class="line"><a id="l13146" name="l13146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">13146</a></span><span class="preprocessor">#define USART_CR1_UE                  USART_CR1_UE_Msk                         </span></div>
<div class="line"><a id="l13147" name="l13147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga099541a7c10ddc409196eb14e87897a0">13147</a></span><span class="preprocessor">#define USART_CR1_UESM_Pos            (1U)</span></div>
<div class="line"><a id="l13148" name="l13148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe">13148</a></span><span class="preprocessor">#define USART_CR1_UESM_Msk            (0x1UL &lt;&lt; USART_CR1_UESM_Pos)            </span></div>
<div class="line"><a id="l13149" name="l13149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a">13149</a></span><span class="preprocessor">#define USART_CR1_UESM                USART_CR1_UESM_Msk                       </span></div>
<div class="line"><a id="l13150" name="l13150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58">13150</a></span><span class="preprocessor">#define USART_CR1_RE_Pos              (2U)</span></div>
<div class="line"><a id="l13151" name="l13151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">13151</a></span><span class="preprocessor">#define USART_CR1_RE_Msk              (0x1UL &lt;&lt; USART_CR1_RE_Pos)              </span></div>
<div class="line"><a id="l13152" name="l13152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">13152</a></span><span class="preprocessor">#define USART_CR1_RE                  USART_CR1_RE_Msk                         </span></div>
<div class="line"><a id="l13153" name="l13153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564">13153</a></span><span class="preprocessor">#define USART_CR1_TE_Pos              (3U)</span></div>
<div class="line"><a id="l13154" name="l13154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">13154</a></span><span class="preprocessor">#define USART_CR1_TE_Msk              (0x1UL &lt;&lt; USART_CR1_TE_Pos)              </span></div>
<div class="line"><a id="l13155" name="l13155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">13155</a></span><span class="preprocessor">#define USART_CR1_TE                  USART_CR1_TE_Msk                         </span></div>
<div class="line"><a id="l13156" name="l13156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3">13156</a></span><span class="preprocessor">#define USART_CR1_IDLEIE_Pos          (4U)</span></div>
<div class="line"><a id="l13157" name="l13157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">13157</a></span><span class="preprocessor">#define USART_CR1_IDLEIE_Msk          (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)          </span></div>
<div class="line"><a id="l13158" name="l13158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">13158</a></span><span class="preprocessor">#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     </span></div>
<div class="line"><a id="l13159" name="l13159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984">13159</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_Pos          (5U)</span></div>
<div class="line"><a id="l13160" name="l13160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">13160</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_Msk          (0x1UL &lt;&lt; USART_CR1_RXNEIE_Pos)          </span></div>
<div class="line"><a id="l13161" name="l13161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">13161</a></span><span class="preprocessor">#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     </span></div>
<div class="line"><a id="l13162" name="l13162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a">13162</a></span><span class="preprocessor">#define USART_CR1_TCIE_Pos            (6U)</span></div>
<div class="line"><a id="l13163" name="l13163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">13163</a></span><span class="preprocessor">#define USART_CR1_TCIE_Msk            (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)            </span></div>
<div class="line"><a id="l13164" name="l13164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">13164</a></span><span class="preprocessor">#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       </span></div>
<div class="line"><a id="l13165" name="l13165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef">13165</a></span><span class="preprocessor">#define USART_CR1_TXEIE_Pos           (7U)</span></div>
<div class="line"><a id="l13166" name="l13166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">13166</a></span><span class="preprocessor">#define USART_CR1_TXEIE_Msk           (0x1UL &lt;&lt; USART_CR1_TXEIE_Pos)           </span></div>
<div class="line"><a id="l13167" name="l13167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">13167</a></span><span class="preprocessor">#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      </span></div>
<div class="line"><a id="l13168" name="l13168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b">13168</a></span><span class="preprocessor">#define USART_CR1_PEIE_Pos            (8U)</span></div>
<div class="line"><a id="l13169" name="l13169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">13169</a></span><span class="preprocessor">#define USART_CR1_PEIE_Msk            (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)            </span></div>
<div class="line"><a id="l13170" name="l13170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">13170</a></span><span class="preprocessor">#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       </span></div>
<div class="line"><a id="l13171" name="l13171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16">13171</a></span><span class="preprocessor">#define USART_CR1_PS_Pos              (9U)</span></div>
<div class="line"><a id="l13172" name="l13172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">13172</a></span><span class="preprocessor">#define USART_CR1_PS_Msk              (0x1UL &lt;&lt; USART_CR1_PS_Pos)              </span></div>
<div class="line"><a id="l13173" name="l13173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">13173</a></span><span class="preprocessor">#define USART_CR1_PS                  USART_CR1_PS_Msk                         </span></div>
<div class="line"><a id="l13174" name="l13174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b">13174</a></span><span class="preprocessor">#define USART_CR1_PCE_Pos             (10U)</span></div>
<div class="line"><a id="l13175" name="l13175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">13175</a></span><span class="preprocessor">#define USART_CR1_PCE_Msk             (0x1UL &lt;&lt; USART_CR1_PCE_Pos)             </span></div>
<div class="line"><a id="l13176" name="l13176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">13176</a></span><span class="preprocessor">#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        </span></div>
<div class="line"><a id="l13177" name="l13177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492">13177</a></span><span class="preprocessor">#define USART_CR1_WAKE_Pos            (11U)</span></div>
<div class="line"><a id="l13178" name="l13178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">13178</a></span><span class="preprocessor">#define USART_CR1_WAKE_Msk            (0x1UL &lt;&lt; USART_CR1_WAKE_Pos)            </span></div>
<div class="line"><a id="l13179" name="l13179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">13179</a></span><span class="preprocessor">#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       </span></div>
<div class="line"><a id="l13180" name="l13180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308">13180</a></span><span class="preprocessor">#define USART_CR1_M_Pos               (12U)</span></div>
<div class="line"><a id="l13181" name="l13181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">13181</a></span><span class="preprocessor">#define USART_CR1_M_Msk               (0x10001UL &lt;&lt; USART_CR1_M_Pos)           </span></div>
<div class="line"><a id="l13182" name="l13182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">13182</a></span><span class="preprocessor">#define USART_CR1_M                   USART_CR1_M_Msk                          </span></div>
<div class="line"><a id="l13183" name="l13183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45131329617759787a4866ce988d35e3">13183</a></span><span class="preprocessor">#define USART_CR1_M0_Pos              (12U)</span></div>
<div class="line"><a id="l13184" name="l13184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d">13184</a></span><span class="preprocessor">#define USART_CR1_M0_Msk              (0x1UL &lt;&lt; USART_CR1_M0_Pos)              </span></div>
<div class="line"><a id="l13185" name="l13185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8">13185</a></span><span class="preprocessor">#define USART_CR1_M0                  USART_CR1_M0_Msk                         </span></div>
<div class="line"><a id="l13186" name="l13186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a0428a58ed317ba2baf6362123930f">13186</a></span><span class="preprocessor">#define USART_CR1_MME_Pos             (13U)</span></div>
<div class="line"><a id="l13187" name="l13187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510">13187</a></span><span class="preprocessor">#define USART_CR1_MME_Msk             (0x1UL &lt;&lt; USART_CR1_MME_Pos)             </span></div>
<div class="line"><a id="l13188" name="l13188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">13188</a></span><span class="preprocessor">#define USART_CR1_MME                 USART_CR1_MME_Msk                        </span></div>
<div class="line"><a id="l13189" name="l13189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac313f7deb7198a2c0d53446c418e434b">13189</a></span><span class="preprocessor">#define USART_CR1_CMIE_Pos            (14U)</span></div>
<div class="line"><a id="l13190" name="l13190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93">13190</a></span><span class="preprocessor">#define USART_CR1_CMIE_Msk            (0x1UL &lt;&lt; USART_CR1_CMIE_Pos)            </span></div>
<div class="line"><a id="l13191" name="l13191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">13191</a></span><span class="preprocessor">#define USART_CR1_CMIE                USART_CR1_CMIE_Msk                       </span></div>
<div class="line"><a id="l13192" name="l13192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01">13192</a></span><span class="preprocessor">#define USART_CR1_OVER8_Pos           (15U)</span></div>
<div class="line"><a id="l13193" name="l13193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">13193</a></span><span class="preprocessor">#define USART_CR1_OVER8_Msk           (0x1UL &lt;&lt; USART_CR1_OVER8_Pos)           </span></div>
<div class="line"><a id="l13194" name="l13194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">13194</a></span><span class="preprocessor">#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      </span></div>
<div class="line"><a id="l13195" name="l13195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">13195</a></span><span class="preprocessor">#define USART_CR1_DEDT_Pos            (16U)</span></div>
<div class="line"><a id="l13196" name="l13196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e">13196</a></span><span class="preprocessor">#define USART_CR1_DEDT_Msk            (0x1FUL &lt;&lt; USART_CR1_DEDT_Pos)           </span></div>
<div class="line"><a id="l13197" name="l13197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">13197</a></span><span class="preprocessor">#define USART_CR1_DEDT                USART_CR1_DEDT_Msk                       </span></div>
<div class="line"><a id="l13198" name="l13198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142">13198</a></span><span class="preprocessor">#define USART_CR1_DEDT_0              (0x01UL &lt;&lt; USART_CR1_DEDT_Pos)           </span></div>
<div class="line"><a id="l13199" name="l13199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396">13199</a></span><span class="preprocessor">#define USART_CR1_DEDT_1              (0x02UL &lt;&lt; USART_CR1_DEDT_Pos)           </span></div>
<div class="line"><a id="l13200" name="l13200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1">13200</a></span><span class="preprocessor">#define USART_CR1_DEDT_2              (0x04UL &lt;&lt; USART_CR1_DEDT_Pos)           </span></div>
<div class="line"><a id="l13201" name="l13201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b">13201</a></span><span class="preprocessor">#define USART_CR1_DEDT_3              (0x08UL &lt;&lt; USART_CR1_DEDT_Pos)           </span></div>
<div class="line"><a id="l13202" name="l13202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306">13202</a></span><span class="preprocessor">#define USART_CR1_DEDT_4              (0x10UL &lt;&lt; USART_CR1_DEDT_Pos)           </span></div>
<div class="line"><a id="l13203" name="l13203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">13203</a></span><span class="preprocessor">#define USART_CR1_DEAT_Pos            (21U)</span></div>
<div class="line"><a id="l13204" name="l13204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7">13204</a></span><span class="preprocessor">#define USART_CR1_DEAT_Msk            (0x1FUL &lt;&lt; USART_CR1_DEAT_Pos)           </span></div>
<div class="line"><a id="l13205" name="l13205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">13205</a></span><span class="preprocessor">#define USART_CR1_DEAT                USART_CR1_DEAT_Msk                       </span></div>
<div class="line"><a id="l13206" name="l13206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3">13206</a></span><span class="preprocessor">#define USART_CR1_DEAT_0              (0x01UL &lt;&lt; USART_CR1_DEAT_Pos)           </span></div>
<div class="line"><a id="l13207" name="l13207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097">13207</a></span><span class="preprocessor">#define USART_CR1_DEAT_1              (0x02UL &lt;&lt; USART_CR1_DEAT_Pos)           </span></div>
<div class="line"><a id="l13208" name="l13208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333">13208</a></span><span class="preprocessor">#define USART_CR1_DEAT_2              (0x04UL &lt;&lt; USART_CR1_DEAT_Pos)           </span></div>
<div class="line"><a id="l13209" name="l13209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a">13209</a></span><span class="preprocessor">#define USART_CR1_DEAT_3              (0x08UL &lt;&lt; USART_CR1_DEAT_Pos)           </span></div>
<div class="line"><a id="l13210" name="l13210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e">13210</a></span><span class="preprocessor">#define USART_CR1_DEAT_4              (0x10UL &lt;&lt; USART_CR1_DEAT_Pos)           </span></div>
<div class="line"><a id="l13211" name="l13211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a808309c2809d8b08f0782fb321ae8">13211</a></span><span class="preprocessor">#define USART_CR1_RTOIE_Pos           (26U)</span></div>
<div class="line"><a id="l13212" name="l13212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58">13212</a></span><span class="preprocessor">#define USART_CR1_RTOIE_Msk           (0x1UL &lt;&lt; USART_CR1_RTOIE_Pos)           </span></div>
<div class="line"><a id="l13213" name="l13213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">13213</a></span><span class="preprocessor">#define USART_CR1_RTOIE               USART_CR1_RTOIE_Msk                      </span></div>
<div class="line"><a id="l13214" name="l13214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d4b4a174a7e19ee43b94891582b703">13214</a></span><span class="preprocessor">#define USART_CR1_EOBIE_Pos           (27U)</span></div>
<div class="line"><a id="l13215" name="l13215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">13215</a></span><span class="preprocessor">#define USART_CR1_EOBIE_Msk           (0x1UL &lt;&lt; USART_CR1_EOBIE_Pos)           </span></div>
<div class="line"><a id="l13216" name="l13216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">13216</a></span><span class="preprocessor">#define USART_CR1_EOBIE               USART_CR1_EOBIE_Msk                      </span></div>
<div class="line"><a id="l13217" name="l13217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747b341323db9d1a6f4f6524ff93725e">13217</a></span><span class="preprocessor">#define USART_CR1_M1_Pos              (28U)</span></div>
<div class="line"><a id="l13218" name="l13218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164">13218</a></span><span class="preprocessor">#define USART_CR1_M1_Msk              (0x1UL &lt;&lt; USART_CR1_M1_Pos)              </span></div>
<div class="line"><a id="l13219" name="l13219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949">13219</a></span><span class="preprocessor">#define USART_CR1_M1                  USART_CR1_M1_Msk                         </span></div>
<div class="line"><a id="l13221" name="l13221"></a><span class="lineno">13221</span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a id="l13222" name="l13222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c518cae1eaa9ae594ebff5b7a1bf9c">13222</a></span><span class="preprocessor">#define USART_CR2_ADDM7_Pos           (4U)</span></div>
<div class="line"><a id="l13223" name="l13223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a">13223</a></span><span class="preprocessor">#define USART_CR2_ADDM7_Msk           (0x1UL &lt;&lt; USART_CR2_ADDM7_Pos)           </span></div>
<div class="line"><a id="l13224" name="l13224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">13224</a></span><span class="preprocessor">#define USART_CR2_ADDM7               USART_CR2_ADDM7_Msk                      </span></div>
<div class="line"><a id="l13225" name="l13225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624">13225</a></span><span class="preprocessor">#define USART_CR2_LBDL_Pos            (5U)</span></div>
<div class="line"><a id="l13226" name="l13226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">13226</a></span><span class="preprocessor">#define USART_CR2_LBDL_Msk            (0x1UL &lt;&lt; USART_CR2_LBDL_Pos)            </span></div>
<div class="line"><a id="l13227" name="l13227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">13227</a></span><span class="preprocessor">#define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       </span></div>
<div class="line"><a id="l13228" name="l13228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f">13228</a></span><span class="preprocessor">#define USART_CR2_LBDIE_Pos           (6U)</span></div>
<div class="line"><a id="l13229" name="l13229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">13229</a></span><span class="preprocessor">#define USART_CR2_LBDIE_Msk           (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)           </span></div>
<div class="line"><a id="l13230" name="l13230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">13230</a></span><span class="preprocessor">#define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      </span></div>
<div class="line"><a id="l13231" name="l13231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0">13231</a></span><span class="preprocessor">#define USART_CR2_LBCL_Pos            (8U)</span></div>
<div class="line"><a id="l13232" name="l13232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">13232</a></span><span class="preprocessor">#define USART_CR2_LBCL_Msk            (0x1UL &lt;&lt; USART_CR2_LBCL_Pos)            </span></div>
<div class="line"><a id="l13233" name="l13233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">13233</a></span><span class="preprocessor">#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       </span></div>
<div class="line"><a id="l13234" name="l13234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a">13234</a></span><span class="preprocessor">#define USART_CR2_CPHA_Pos            (9U)</span></div>
<div class="line"><a id="l13235" name="l13235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">13235</a></span><span class="preprocessor">#define USART_CR2_CPHA_Msk            (0x1UL &lt;&lt; USART_CR2_CPHA_Pos)            </span></div>
<div class="line"><a id="l13236" name="l13236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">13236</a></span><span class="preprocessor">#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       </span></div>
<div class="line"><a id="l13237" name="l13237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a">13237</a></span><span class="preprocessor">#define USART_CR2_CPOL_Pos            (10U)</span></div>
<div class="line"><a id="l13238" name="l13238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">13238</a></span><span class="preprocessor">#define USART_CR2_CPOL_Msk            (0x1UL &lt;&lt; USART_CR2_CPOL_Pos)            </span></div>
<div class="line"><a id="l13239" name="l13239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">13239</a></span><span class="preprocessor">#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       </span></div>
<div class="line"><a id="l13240" name="l13240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235">13240</a></span><span class="preprocessor">#define USART_CR2_CLKEN_Pos           (11U)</span></div>
<div class="line"><a id="l13241" name="l13241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">13241</a></span><span class="preprocessor">#define USART_CR2_CLKEN_Msk           (0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)           </span></div>
<div class="line"><a id="l13242" name="l13242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">13242</a></span><span class="preprocessor">#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      </span></div>
<div class="line"><a id="l13243" name="l13243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">13243</a></span><span class="preprocessor">#define USART_CR2_STOP_Pos            (12U)</span></div>
<div class="line"><a id="l13244" name="l13244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">13244</a></span><span class="preprocessor">#define USART_CR2_STOP_Msk            (0x3UL &lt;&lt; USART_CR2_STOP_Pos)            </span></div>
<div class="line"><a id="l13245" name="l13245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">13245</a></span><span class="preprocessor">#define USART_CR2_STOP                USART_CR2_STOP_Msk                       </span></div>
<div class="line"><a id="l13246" name="l13246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">13246</a></span><span class="preprocessor">#define USART_CR2_STOP_0              (0x1UL &lt;&lt; USART_CR2_STOP_Pos)            </span></div>
<div class="line"><a id="l13247" name="l13247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">13247</a></span><span class="preprocessor">#define USART_CR2_STOP_1              (0x2UL &lt;&lt; USART_CR2_STOP_Pos)            </span></div>
<div class="line"><a id="l13248" name="l13248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f">13248</a></span><span class="preprocessor">#define USART_CR2_LINEN_Pos           (14U)</span></div>
<div class="line"><a id="l13249" name="l13249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">13249</a></span><span class="preprocessor">#define USART_CR2_LINEN_Msk           (0x1UL &lt;&lt; USART_CR2_LINEN_Pos)           </span></div>
<div class="line"><a id="l13250" name="l13250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">13250</a></span><span class="preprocessor">#define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      </span></div>
<div class="line"><a id="l13251" name="l13251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222983c0ec62822a37a0da9d114fb75e">13251</a></span><span class="preprocessor">#define USART_CR2_SWAP_Pos            (15U)</span></div>
<div class="line"><a id="l13252" name="l13252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb">13252</a></span><span class="preprocessor">#define USART_CR2_SWAP_Msk            (0x1UL &lt;&lt; USART_CR2_SWAP_Pos)            </span></div>
<div class="line"><a id="l13253" name="l13253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">13253</a></span><span class="preprocessor">#define USART_CR2_SWAP                USART_CR2_SWAP_Msk                       </span></div>
<div class="line"><a id="l13254" name="l13254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8bba63d44a14e161f561a5a3591dff4">13254</a></span><span class="preprocessor">#define USART_CR2_RXINV_Pos           (16U)</span></div>
<div class="line"><a id="l13255" name="l13255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8">13255</a></span><span class="preprocessor">#define USART_CR2_RXINV_Msk           (0x1UL &lt;&lt; USART_CR2_RXINV_Pos)           </span></div>
<div class="line"><a id="l13256" name="l13256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">13256</a></span><span class="preprocessor">#define USART_CR2_RXINV               USART_CR2_RXINV_Msk                      </span></div>
<div class="line"><a id="l13257" name="l13257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e85095255df25708af3998bfbc0f840">13257</a></span><span class="preprocessor">#define USART_CR2_TXINV_Pos           (17U)</span></div>
<div class="line"><a id="l13258" name="l13258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d">13258</a></span><span class="preprocessor">#define USART_CR2_TXINV_Msk           (0x1UL &lt;&lt; USART_CR2_TXINV_Pos)           </span></div>
<div class="line"><a id="l13259" name="l13259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">13259</a></span><span class="preprocessor">#define USART_CR2_TXINV               USART_CR2_TXINV_Msk                      </span></div>
<div class="line"><a id="l13260" name="l13260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabedc64f34c6631efb738a4c3146d4717">13260</a></span><span class="preprocessor">#define USART_CR2_DATAINV_Pos         (18U)</span></div>
<div class="line"><a id="l13261" name="l13261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded">13261</a></span><span class="preprocessor">#define USART_CR2_DATAINV_Msk         (0x1UL &lt;&lt; USART_CR2_DATAINV_Pos)         </span></div>
<div class="line"><a id="l13262" name="l13262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">13262</a></span><span class="preprocessor">#define USART_CR2_DATAINV             USART_CR2_DATAINV_Msk                    </span></div>
<div class="line"><a id="l13263" name="l13263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9bbd90c0d8c06613b8babdf7a1f2b08">13263</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST_Pos        (19U)</span></div>
<div class="line"><a id="l13264" name="l13264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">13264</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST_Msk        (0x1UL &lt;&lt; USART_CR2_MSBFIRST_Pos)        </span></div>
<div class="line"><a id="l13265" name="l13265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">13265</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST            USART_CR2_MSBFIRST_Msk                   </span></div>
<div class="line"><a id="l13266" name="l13266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd50e8338e173588e3e228cd36fea49b">13266</a></span><span class="preprocessor">#define USART_CR2_ABREN_Pos           (20U)</span></div>
<div class="line"><a id="l13267" name="l13267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47">13267</a></span><span class="preprocessor">#define USART_CR2_ABREN_Msk           (0x1UL &lt;&lt; USART_CR2_ABREN_Pos)           </span></div>
<div class="line"><a id="l13268" name="l13268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">13268</a></span><span class="preprocessor">#define USART_CR2_ABREN               USART_CR2_ABREN_Msk                      </span></div>
<div class="line"><a id="l13269" name="l13269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7">13269</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_Pos         (21U)</span></div>
<div class="line"><a id="l13270" name="l13270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee">13270</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_Msk         (0x3UL &lt;&lt; USART_CR2_ABRMODE_Pos)         </span></div>
<div class="line"><a id="l13271" name="l13271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">13271</a></span><span class="preprocessor">#define USART_CR2_ABRMODE             USART_CR2_ABRMODE_Msk                    </span></div>
<div class="line"><a id="l13272" name="l13272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689">13272</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_0           (0x1UL &lt;&lt; USART_CR2_ABRMODE_Pos)         </span></div>
<div class="line"><a id="l13273" name="l13273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff">13273</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_1           (0x2UL &lt;&lt; USART_CR2_ABRMODE_Pos)         </span></div>
<div class="line"><a id="l13274" name="l13274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c059ff69b8b03c14958fb24a214192">13274</a></span><span class="preprocessor">#define USART_CR2_RTOEN_Pos           (23U)</span></div>
<div class="line"><a id="l13275" name="l13275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3">13275</a></span><span class="preprocessor">#define USART_CR2_RTOEN_Msk           (0x1UL &lt;&lt; USART_CR2_RTOEN_Pos)           </span></div>
<div class="line"><a id="l13276" name="l13276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">13276</a></span><span class="preprocessor">#define USART_CR2_RTOEN               USART_CR2_RTOEN_Msk                      </span></div>
<div class="line"><a id="l13277" name="l13277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">13277</a></span><span class="preprocessor">#define USART_CR2_ADD_Pos             (24U)</span></div>
<div class="line"><a id="l13278" name="l13278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">13278</a></span><span class="preprocessor">#define USART_CR2_ADD_Msk             (0xFFUL &lt;&lt; USART_CR2_ADD_Pos)            </span></div>
<div class="line"><a id="l13279" name="l13279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">13279</a></span><span class="preprocessor">#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        </span></div>
<div class="line"><a id="l13281" name="l13281"></a><span class="lineno">13281</span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a id="l13282" name="l13282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e">13282</a></span><span class="preprocessor">#define USART_CR3_EIE_Pos             (0U)</span></div>
<div class="line"><a id="l13283" name="l13283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">13283</a></span><span class="preprocessor">#define USART_CR3_EIE_Msk             (0x1UL &lt;&lt; USART_CR3_EIE_Pos)             </span></div>
<div class="line"><a id="l13284" name="l13284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">13284</a></span><span class="preprocessor">#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        </span></div>
<div class="line"><a id="l13285" name="l13285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57">13285</a></span><span class="preprocessor">#define USART_CR3_IREN_Pos            (1U)</span></div>
<div class="line"><a id="l13286" name="l13286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">13286</a></span><span class="preprocessor">#define USART_CR3_IREN_Msk            (0x1UL &lt;&lt; USART_CR3_IREN_Pos)            </span></div>
<div class="line"><a id="l13287" name="l13287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">13287</a></span><span class="preprocessor">#define USART_CR3_IREN                USART_CR3_IREN_Msk                       </span></div>
<div class="line"><a id="l13288" name="l13288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5">13288</a></span><span class="preprocessor">#define USART_CR3_IRLP_Pos            (2U)</span></div>
<div class="line"><a id="l13289" name="l13289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">13289</a></span><span class="preprocessor">#define USART_CR3_IRLP_Msk            (0x1UL &lt;&lt; USART_CR3_IRLP_Pos)            </span></div>
<div class="line"><a id="l13290" name="l13290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">13290</a></span><span class="preprocessor">#define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       </span></div>
<div class="line"><a id="l13291" name="l13291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9">13291</a></span><span class="preprocessor">#define USART_CR3_HDSEL_Pos           (3U)</span></div>
<div class="line"><a id="l13292" name="l13292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">13292</a></span><span class="preprocessor">#define USART_CR3_HDSEL_Msk           (0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)           </span></div>
<div class="line"><a id="l13293" name="l13293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">13293</a></span><span class="preprocessor">#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      </span></div>
<div class="line"><a id="l13294" name="l13294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049">13294</a></span><span class="preprocessor">#define USART_CR3_NACK_Pos            (4U)</span></div>
<div class="line"><a id="l13295" name="l13295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">13295</a></span><span class="preprocessor">#define USART_CR3_NACK_Msk            (0x1UL &lt;&lt; USART_CR3_NACK_Pos)            </span></div>
<div class="line"><a id="l13296" name="l13296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">13296</a></span><span class="preprocessor">#define USART_CR3_NACK                USART_CR3_NACK_Msk                       </span></div>
<div class="line"><a id="l13297" name="l13297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d">13297</a></span><span class="preprocessor">#define USART_CR3_SCEN_Pos            (5U)</span></div>
<div class="line"><a id="l13298" name="l13298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">13298</a></span><span class="preprocessor">#define USART_CR3_SCEN_Msk            (0x1UL &lt;&lt; USART_CR3_SCEN_Pos)            </span></div>
<div class="line"><a id="l13299" name="l13299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">13299</a></span><span class="preprocessor">#define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       </span></div>
<div class="line"><a id="l13300" name="l13300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773">13300</a></span><span class="preprocessor">#define USART_CR3_DMAR_Pos            (6U)</span></div>
<div class="line"><a id="l13301" name="l13301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">13301</a></span><span class="preprocessor">#define USART_CR3_DMAR_Msk            (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)            </span></div>
<div class="line"><a id="l13302" name="l13302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">13302</a></span><span class="preprocessor">#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       </span></div>
<div class="line"><a id="l13303" name="l13303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f">13303</a></span><span class="preprocessor">#define USART_CR3_DMAT_Pos            (7U)</span></div>
<div class="line"><a id="l13304" name="l13304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">13304</a></span><span class="preprocessor">#define USART_CR3_DMAT_Msk            (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)            </span></div>
<div class="line"><a id="l13305" name="l13305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">13305</a></span><span class="preprocessor">#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       </span></div>
<div class="line"><a id="l13306" name="l13306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563">13306</a></span><span class="preprocessor">#define USART_CR3_RTSE_Pos            (8U)</span></div>
<div class="line"><a id="l13307" name="l13307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">13307</a></span><span class="preprocessor">#define USART_CR3_RTSE_Msk            (0x1UL &lt;&lt; USART_CR3_RTSE_Pos)            </span></div>
<div class="line"><a id="l13308" name="l13308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">13308</a></span><span class="preprocessor">#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       </span></div>
<div class="line"><a id="l13309" name="l13309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01">13309</a></span><span class="preprocessor">#define USART_CR3_CTSE_Pos            (9U)</span></div>
<div class="line"><a id="l13310" name="l13310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">13310</a></span><span class="preprocessor">#define USART_CR3_CTSE_Msk            (0x1UL &lt;&lt; USART_CR3_CTSE_Pos)            </span></div>
<div class="line"><a id="l13311" name="l13311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">13311</a></span><span class="preprocessor">#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       </span></div>
<div class="line"><a id="l13312" name="l13312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d">13312</a></span><span class="preprocessor">#define USART_CR3_CTSIE_Pos           (10U)</span></div>
<div class="line"><a id="l13313" name="l13313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">13313</a></span><span class="preprocessor">#define USART_CR3_CTSIE_Msk           (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)           </span></div>
<div class="line"><a id="l13314" name="l13314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">13314</a></span><span class="preprocessor">#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      </span></div>
<div class="line"><a id="l13315" name="l13315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068">13315</a></span><span class="preprocessor">#define USART_CR3_ONEBIT_Pos          (11U)</span></div>
<div class="line"><a id="l13316" name="l13316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">13316</a></span><span class="preprocessor">#define USART_CR3_ONEBIT_Msk          (0x1UL &lt;&lt; USART_CR3_ONEBIT_Pos)          </span></div>
<div class="line"><a id="l13317" name="l13317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">13317</a></span><span class="preprocessor">#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     </span></div>
<div class="line"><a id="l13318" name="l13318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102a294cf149c9a0ef423a5c5178f51e">13318</a></span><span class="preprocessor">#define USART_CR3_OVRDIS_Pos          (12U)</span></div>
<div class="line"><a id="l13319" name="l13319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1">13319</a></span><span class="preprocessor">#define USART_CR3_OVRDIS_Msk          (0x1UL &lt;&lt; USART_CR3_OVRDIS_Pos)          </span></div>
<div class="line"><a id="l13320" name="l13320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">13320</a></span><span class="preprocessor">#define USART_CR3_OVRDIS              USART_CR3_OVRDIS_Msk                     </span></div>
<div class="line"><a id="l13321" name="l13321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315eff6532631e01c4b46241b8203120">13321</a></span><span class="preprocessor">#define USART_CR3_DDRE_Pos            (13U)</span></div>
<div class="line"><a id="l13322" name="l13322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7">13322</a></span><span class="preprocessor">#define USART_CR3_DDRE_Msk            (0x1UL &lt;&lt; USART_CR3_DDRE_Pos)            </span></div>
<div class="line"><a id="l13323" name="l13323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">13323</a></span><span class="preprocessor">#define USART_CR3_DDRE                USART_CR3_DDRE_Msk                       </span></div>
<div class="line"><a id="l13324" name="l13324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502aaea0f34e2ab34624ff66f1c8b101">13324</a></span><span class="preprocessor">#define USART_CR3_DEM_Pos             (14U)</span></div>
<div class="line"><a id="l13325" name="l13325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f">13325</a></span><span class="preprocessor">#define USART_CR3_DEM_Msk             (0x1UL &lt;&lt; USART_CR3_DEM_Pos)             </span></div>
<div class="line"><a id="l13326" name="l13326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">13326</a></span><span class="preprocessor">#define USART_CR3_DEM                 USART_CR3_DEM_Msk                        </span></div>
<div class="line"><a id="l13327" name="l13327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35291bee983f8af47b6ad7193a06cc7">13327</a></span><span class="preprocessor">#define USART_CR3_DEP_Pos             (15U)</span></div>
<div class="line"><a id="l13328" name="l13328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245">13328</a></span><span class="preprocessor">#define USART_CR3_DEP_Msk             (0x1UL &lt;&lt; USART_CR3_DEP_Pos)             </span></div>
<div class="line"><a id="l13329" name="l13329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">13329</a></span><span class="preprocessor">#define USART_CR3_DEP                 USART_CR3_DEP_Msk                        </span></div>
<div class="line"><a id="l13330" name="l13330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">13330</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_Pos         (17U)</span></div>
<div class="line"><a id="l13331" name="l13331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc">13331</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_Msk         (0x7UL &lt;&lt; USART_CR3_SCARCNT_Pos)         </span></div>
<div class="line"><a id="l13332" name="l13332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece">13332</a></span><span class="preprocessor">#define USART_CR3_SCARCNT             USART_CR3_SCARCNT_Msk                    </span></div>
<div class="line"><a id="l13333" name="l13333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e">13333</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_0           (0x1UL &lt;&lt; USART_CR3_SCARCNT_Pos)         </span></div>
<div class="line"><a id="l13334" name="l13334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a">13334</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_1           (0x2UL &lt;&lt; USART_CR3_SCARCNT_Pos)         </span></div>
<div class="line"><a id="l13335" name="l13335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27">13335</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_2           (0x4UL &lt;&lt; USART_CR3_SCARCNT_Pos)         </span></div>
<div class="line"><a id="l13336" name="l13336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e">13336</a></span><span class="preprocessor">#define USART_CR3_WUS_Pos             (20U)</span></div>
<div class="line"><a id="l13337" name="l13337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17">13337</a></span><span class="preprocessor">#define USART_CR3_WUS_Msk             (0x3UL &lt;&lt; USART_CR3_WUS_Pos)             </span></div>
<div class="line"><a id="l13338" name="l13338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293">13338</a></span><span class="preprocessor">#define USART_CR3_WUS                 USART_CR3_WUS_Msk                        </span></div>
<div class="line"><a id="l13339" name="l13339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf">13339</a></span><span class="preprocessor">#define USART_CR3_WUS_0               (0x1UL &lt;&lt; USART_CR3_WUS_Pos)             </span></div>
<div class="line"><a id="l13340" name="l13340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32">13340</a></span><span class="preprocessor">#define USART_CR3_WUS_1               (0x2UL &lt;&lt; USART_CR3_WUS_Pos)             </span></div>
<div class="line"><a id="l13341" name="l13341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c">13341</a></span><span class="preprocessor">#define USART_CR3_WUFIE_Pos           (22U)</span></div>
<div class="line"><a id="l13342" name="l13342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690139593d7b232c96b0427fcc088d15">13342</a></span><span class="preprocessor">#define USART_CR3_WUFIE_Msk           (0x1UL &lt;&lt; USART_CR3_WUFIE_Pos)           </span></div>
<div class="line"><a id="l13343" name="l13343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c">13343</a></span><span class="preprocessor">#define USART_CR3_WUFIE               USART_CR3_WUFIE_Msk                      </span></div>
<div class="line"><a id="l13344" name="l13344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72e46a3deb97899a51bce22fd5a3f64d">13344</a></span><span class="preprocessor">#define USART_CR3_UCESM_Pos           (23U)</span></div>
<div class="line"><a id="l13345" name="l13345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga991d97d122d02582264e56427abafe25">13345</a></span><span class="preprocessor">#define USART_CR3_UCESM_Msk           (0x1UL &lt;&lt; USART_CR3_UCESM_Pos)           </span></div>
<div class="line"><a id="l13346" name="l13346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef05c9c30c2040e0e9a74526f12641e">13346</a></span><span class="preprocessor">#define USART_CR3_UCESM               USART_CR3_UCESM_Msk                      </span></div>
<div class="line"><a id="l13347" name="l13347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139127c6694c96da27db678db86e65fa">13347</a></span><span class="preprocessor">#define USART_CR3_TCBGTIE_Pos         (24U)</span></div>
<div class="line"><a id="l13348" name="l13348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da055779e9c573b7de6d88df4d74b36">13348</a></span><span class="preprocessor">#define USART_CR3_TCBGTIE_Msk         (0x1UL &lt;&lt; USART_CR3_TCBGTIE_Pos)         </span></div>
<div class="line"><a id="l13349" name="l13349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4eac3d2b24fce9c627825571823ec4">13349</a></span><span class="preprocessor">#define USART_CR3_TCBGTIE             USART_CR3_TCBGTIE_Msk                    </span></div>
<div class="line"><a id="l13351" name="l13351"></a><span class="lineno">13351</span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a id="l13352" name="l13352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da3df12337bdcb5b93129db2719a5e">13352</a></span><span class="preprocessor">#define USART_BRR_DIV_FRACTION_Pos    (0U)</span></div>
<div class="line"><a id="l13353" name="l13353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406">13353</a></span><span class="preprocessor">#define USART_BRR_DIV_FRACTION_Msk    (0xFUL &lt;&lt; USART_BRR_DIV_FRACTION_Pos)    </span></div>
<div class="line"><a id="l13354" name="l13354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">13354</a></span><span class="preprocessor">#define USART_BRR_DIV_FRACTION        USART_BRR_DIV_FRACTION_Msk               </span></div>
<div class="line"><a id="l13355" name="l13355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38af4d54f6346fc7998ecd0618c22f3">13355</a></span><span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Pos    (4U)</span></div>
<div class="line"><a id="l13356" name="l13356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b">13356</a></span><span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Msk    (0xFFFUL &lt;&lt; USART_BRR_DIV_MANTISSA_Pos)  </span></div>
<div class="line"><a id="l13357" name="l13357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">13357</a></span><span class="preprocessor">#define USART_BRR_DIV_MANTISSA        USART_BRR_DIV_MANTISSA_Msk               </span></div>
<div class="line"><a id="l13359" name="l13359"></a><span class="lineno">13359</span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a id="l13360" name="l13360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">13360</a></span><span class="preprocessor">#define USART_GTPR_PSC_Pos            (0U)</span></div>
<div class="line"><a id="l13361" name="l13361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">13361</a></span><span class="preprocessor">#define USART_GTPR_PSC_Msk            (0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)           </span></div>
<div class="line"><a id="l13362" name="l13362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">13362</a></span><span class="preprocessor">#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       </span></div>
<div class="line"><a id="l13363" name="l13363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">13363</a></span><span class="preprocessor">#define USART_GTPR_GT_Pos             (8U)</span></div>
<div class="line"><a id="l13364" name="l13364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">13364</a></span><span class="preprocessor">#define USART_GTPR_GT_Msk             (0xFFUL &lt;&lt; USART_GTPR_GT_Pos)            </span></div>
<div class="line"><a id="l13365" name="l13365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">13365</a></span><span class="preprocessor">#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        </span></div>
<div class="line"><a id="l13367" name="l13367"></a><span class="lineno">13367</span><span class="comment">/*******************  Bit definition for USART_RTOR register  *****************/</span></div>
<div class="line"><a id="l13368" name="l13368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8121420c036e48c9ec89bba961aef3ec">13368</a></span><span class="preprocessor">#define USART_RTOR_RTO_Pos            (0U)</span></div>
<div class="line"><a id="l13369" name="l13369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac">13369</a></span><span class="preprocessor">#define USART_RTOR_RTO_Msk            (0xFFFFFFUL &lt;&lt; USART_RTOR_RTO_Pos)       </span></div>
<div class="line"><a id="l13370" name="l13370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">13370</a></span><span class="preprocessor">#define USART_RTOR_RTO                USART_RTOR_RTO_Msk                       </span></div>
<div class="line"><a id="l13371" name="l13371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6">13371</a></span><span class="preprocessor">#define USART_RTOR_BLEN_Pos           (24U)</span></div>
<div class="line"><a id="l13372" name="l13372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58">13372</a></span><span class="preprocessor">#define USART_RTOR_BLEN_Msk           (0xFFUL &lt;&lt; USART_RTOR_BLEN_Pos)          </span></div>
<div class="line"><a id="l13373" name="l13373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">13373</a></span><span class="preprocessor">#define USART_RTOR_BLEN               USART_RTOR_BLEN_Msk                      </span></div>
<div class="line"><a id="l13375" name="l13375"></a><span class="lineno">13375</span><span class="comment">/*******************  Bit definition for USART_RQR register  ******************/</span></div>
<div class="line"><a id="l13376" name="l13376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d640bc5319f4f68f3438235bd4cbfd">13376</a></span><span class="preprocessor">#define USART_RQR_ABRRQ_Pos           (0U)</span></div>
<div class="line"><a id="l13377" name="l13377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088">13377</a></span><span class="preprocessor">#define USART_RQR_ABRRQ_Msk           (0x1UL &lt;&lt; USART_RQR_ABRRQ_Pos)           </span></div>
<div class="line"><a id="l13378" name="l13378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b">13378</a></span><span class="preprocessor">#define USART_RQR_ABRRQ               USART_RQR_ABRRQ_Msk                      </span></div>
<div class="line"><a id="l13379" name="l13379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de9d4cabae19eeb28765da49a8b0314">13379</a></span><span class="preprocessor">#define USART_RQR_SBKRQ_Pos           (1U)</span></div>
<div class="line"><a id="l13380" name="l13380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f">13380</a></span><span class="preprocessor">#define USART_RQR_SBKRQ_Msk           (0x1UL &lt;&lt; USART_RQR_SBKRQ_Pos)           </span></div>
<div class="line"><a id="l13381" name="l13381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">13381</a></span><span class="preprocessor">#define USART_RQR_SBKRQ               USART_RQR_SBKRQ_Msk                      </span></div>
<div class="line"><a id="l13382" name="l13382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaade6b015b7e223054a2b88234cba8910">13382</a></span><span class="preprocessor">#define USART_RQR_MMRQ_Pos            (2U)</span></div>
<div class="line"><a id="l13383" name="l13383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d">13383</a></span><span class="preprocessor">#define USART_RQR_MMRQ_Msk            (0x1UL &lt;&lt; USART_RQR_MMRQ_Pos)            </span></div>
<div class="line"><a id="l13384" name="l13384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">13384</a></span><span class="preprocessor">#define USART_RQR_MMRQ                USART_RQR_MMRQ_Msk                       </span></div>
<div class="line"><a id="l13385" name="l13385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c7c905709ca36248badab45642727c">13385</a></span><span class="preprocessor">#define USART_RQR_RXFRQ_Pos           (3U)</span></div>
<div class="line"><a id="l13386" name="l13386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4">13386</a></span><span class="preprocessor">#define USART_RQR_RXFRQ_Msk           (0x1UL &lt;&lt; USART_RQR_RXFRQ_Pos)           </span></div>
<div class="line"><a id="l13387" name="l13387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a">13387</a></span><span class="preprocessor">#define USART_RQR_RXFRQ               USART_RQR_RXFRQ_Msk                      </span></div>
<div class="line"><a id="l13388" name="l13388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5c280ade2bd8610db7e50d4c3a4161">13388</a></span><span class="preprocessor">#define USART_RQR_TXFRQ_Pos           (4U)</span></div>
<div class="line"><a id="l13389" name="l13389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86eecea8a18aa3405e5b165c2ab0d83">13389</a></span><span class="preprocessor">#define USART_RQR_TXFRQ_Msk           (0x1UL &lt;&lt; USART_RQR_TXFRQ_Pos)           </span></div>
<div class="line"><a id="l13390" name="l13390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8">13390</a></span><span class="preprocessor">#define USART_RQR_TXFRQ               USART_RQR_TXFRQ_Msk                      </span></div>
<div class="line"><a id="l13392" name="l13392"></a><span class="lineno">13392</span><span class="comment">/*******************  Bit definition for USART_ISR register  ******************/</span></div>
<div class="line"><a id="l13393" name="l13393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55ce53d1486d4ca5a13183e4d78418d">13393</a></span><span class="preprocessor">#define USART_ISR_PE_Pos              (0U)</span></div>
<div class="line"><a id="l13394" name="l13394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973">13394</a></span><span class="preprocessor">#define USART_ISR_PE_Msk              (0x1UL &lt;&lt; USART_ISR_PE_Pos)              </span></div>
<div class="line"><a id="l13395" name="l13395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">13395</a></span><span class="preprocessor">#define USART_ISR_PE                  USART_ISR_PE_Msk                         </span></div>
<div class="line"><a id="l13396" name="l13396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4876c9c39ec5710f92c15328d11af9e">13396</a></span><span class="preprocessor">#define USART_ISR_FE_Pos              (1U)</span></div>
<div class="line"><a id="l13397" name="l13397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">13397</a></span><span class="preprocessor">#define USART_ISR_FE_Msk              (0x1UL &lt;&lt; USART_ISR_FE_Pos)              </span></div>
<div class="line"><a id="l13398" name="l13398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">13398</a></span><span class="preprocessor">#define USART_ISR_FE                  USART_ISR_FE_Msk                         </span></div>
<div class="line"><a id="l13399" name="l13399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f6dcfb6db7c74a338ec1d3eec9dbaa">13399</a></span><span class="preprocessor">#define USART_ISR_NE_Pos              (2U)</span></div>
<div class="line"><a id="l13400" name="l13400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3">13400</a></span><span class="preprocessor">#define USART_ISR_NE_Msk              (0x1UL &lt;&lt; USART_ISR_NE_Pos)              </span></div>
<div class="line"><a id="l13401" name="l13401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">13401</a></span><span class="preprocessor">#define USART_ISR_NE                  USART_ISR_NE_Msk                         </span></div>
<div class="line"><a id="l13402" name="l13402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7ac40cfc963f125654ba13d8ac6baf">13402</a></span><span class="preprocessor">#define USART_ISR_ORE_Pos             (3U)</span></div>
<div class="line"><a id="l13403" name="l13403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542">13403</a></span><span class="preprocessor">#define USART_ISR_ORE_Msk             (0x1UL &lt;&lt; USART_ISR_ORE_Pos)             </span></div>
<div class="line"><a id="l13404" name="l13404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">13404</a></span><span class="preprocessor">#define USART_ISR_ORE                 USART_ISR_ORE_Msk                        </span></div>
<div class="line"><a id="l13405" name="l13405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04b64bc708038630eaf4f5ecf83d468b">13405</a></span><span class="preprocessor">#define USART_ISR_IDLE_Pos            (4U)</span></div>
<div class="line"><a id="l13406" name="l13406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1">13406</a></span><span class="preprocessor">#define USART_ISR_IDLE_Msk            (0x1UL &lt;&lt; USART_ISR_IDLE_Pos)            </span></div>
<div class="line"><a id="l13407" name="l13407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">13407</a></span><span class="preprocessor">#define USART_ISR_IDLE                USART_ISR_IDLE_Msk                       </span></div>
<div class="line"><a id="l13408" name="l13408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga324397c50b4fedce2e5762305a10a977">13408</a></span><span class="preprocessor">#define USART_ISR_RXNE_Pos            (5U)</span></div>
<div class="line"><a id="l13409" name="l13409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982">13409</a></span><span class="preprocessor">#define USART_ISR_RXNE_Msk            (0x1UL &lt;&lt; USART_ISR_RXNE_Pos)            </span></div>
<div class="line"><a id="l13410" name="l13410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">13410</a></span><span class="preprocessor">#define USART_ISR_RXNE                USART_ISR_RXNE_Msk                       </span></div>
<div class="line"><a id="l13411" name="l13411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0b0f21e1afde54bf44f4188f20bb72">13411</a></span><span class="preprocessor">#define USART_ISR_TC_Pos              (6U)</span></div>
<div class="line"><a id="l13412" name="l13412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db">13412</a></span><span class="preprocessor">#define USART_ISR_TC_Msk              (0x1UL &lt;&lt; USART_ISR_TC_Pos)              </span></div>
<div class="line"><a id="l13413" name="l13413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">13413</a></span><span class="preprocessor">#define USART_ISR_TC                  USART_ISR_TC_Msk                         </span></div>
<div class="line"><a id="l13414" name="l13414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad56e7c8d903c127689186bd32dc9b20b">13414</a></span><span class="preprocessor">#define USART_ISR_TXE_Pos             (7U)</span></div>
<div class="line"><a id="l13415" name="l13415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba">13415</a></span><span class="preprocessor">#define USART_ISR_TXE_Msk             (0x1UL &lt;&lt; USART_ISR_TXE_Pos)             </span></div>
<div class="line"><a id="l13416" name="l13416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">13416</a></span><span class="preprocessor">#define USART_ISR_TXE                 USART_ISR_TXE_Msk                        </span></div>
<div class="line"><a id="l13417" name="l13417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbcca0fdb67c0c3094eb73142bd4d4fd">13417</a></span><span class="preprocessor">#define USART_ISR_LBDF_Pos            (8U)</span></div>
<div class="line"><a id="l13418" name="l13418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e">13418</a></span><span class="preprocessor">#define USART_ISR_LBDF_Msk            (0x1UL &lt;&lt; USART_ISR_LBDF_Pos)            </span></div>
<div class="line"><a id="l13419" name="l13419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44">13419</a></span><span class="preprocessor">#define USART_ISR_LBDF                USART_ISR_LBDF_Msk                       </span></div>
<div class="line"><a id="l13420" name="l13420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11421aa78a5d3f93b40b96a43170b128">13420</a></span><span class="preprocessor">#define USART_ISR_CTSIF_Pos           (9U)</span></div>
<div class="line"><a id="l13421" name="l13421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1">13421</a></span><span class="preprocessor">#define USART_ISR_CTSIF_Msk           (0x1UL &lt;&lt; USART_ISR_CTSIF_Pos)           </span></div>
<div class="line"><a id="l13422" name="l13422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">13422</a></span><span class="preprocessor">#define USART_ISR_CTSIF               USART_ISR_CTSIF_Msk                      </span></div>
<div class="line"><a id="l13423" name="l13423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6">13423</a></span><span class="preprocessor">#define USART_ISR_CTS_Pos             (10U)</span></div>
<div class="line"><a id="l13424" name="l13424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492">13424</a></span><span class="preprocessor">#define USART_ISR_CTS_Msk             (0x1UL &lt;&lt; USART_ISR_CTS_Pos)             </span></div>
<div class="line"><a id="l13425" name="l13425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">13425</a></span><span class="preprocessor">#define USART_ISR_CTS                 USART_ISR_CTS_Msk                        </span></div>
<div class="line"><a id="l13426" name="l13426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74ca11e1c042b629896dfcfb7032a53">13426</a></span><span class="preprocessor">#define USART_ISR_RTOF_Pos            (11U)</span></div>
<div class="line"><a id="l13427" name="l13427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981">13427</a></span><span class="preprocessor">#define USART_ISR_RTOF_Msk            (0x1UL &lt;&lt; USART_ISR_RTOF_Pos)            </span></div>
<div class="line"><a id="l13428" name="l13428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">13428</a></span><span class="preprocessor">#define USART_ISR_RTOF                USART_ISR_RTOF_Msk                       </span></div>
<div class="line"><a id="l13429" name="l13429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99892796221d4d032b270b42e2a1b085">13429</a></span><span class="preprocessor">#define USART_ISR_EOBF_Pos            (12U)</span></div>
<div class="line"><a id="l13430" name="l13430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c">13430</a></span><span class="preprocessor">#define USART_ISR_EOBF_Msk            (0x1UL &lt;&lt; USART_ISR_EOBF_Pos)            </span></div>
<div class="line"><a id="l13431" name="l13431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904">13431</a></span><span class="preprocessor">#define USART_ISR_EOBF                USART_ISR_EOBF_Msk                       </span></div>
<div class="line"><a id="l13432" name="l13432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6146e8fb3e393dce355eeda7757b8a6">13432</a></span><span class="preprocessor">#define USART_ISR_ABRE_Pos            (14U)</span></div>
<div class="line"><a id="l13433" name="l13433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac">13433</a></span><span class="preprocessor">#define USART_ISR_ABRE_Msk            (0x1UL &lt;&lt; USART_ISR_ABRE_Pos)            </span></div>
<div class="line"><a id="l13434" name="l13434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">13434</a></span><span class="preprocessor">#define USART_ISR_ABRE                USART_ISR_ABRE_Msk                       </span></div>
<div class="line"><a id="l13435" name="l13435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1543863e600874b79a1892e0074bd0c">13435</a></span><span class="preprocessor">#define USART_ISR_ABRF_Pos            (15U)</span></div>
<div class="line"><a id="l13436" name="l13436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">13436</a></span><span class="preprocessor">#define USART_ISR_ABRF_Msk            (0x1UL &lt;&lt; USART_ISR_ABRF_Pos)            </span></div>
<div class="line"><a id="l13437" name="l13437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">13437</a></span><span class="preprocessor">#define USART_ISR_ABRF                USART_ISR_ABRF_Msk                       </span></div>
<div class="line"><a id="l13438" name="l13438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008b5798e4bfb597a04f07a614145620">13438</a></span><span class="preprocessor">#define USART_ISR_BUSY_Pos            (16U)</span></div>
<div class="line"><a id="l13439" name="l13439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09">13439</a></span><span class="preprocessor">#define USART_ISR_BUSY_Msk            (0x1UL &lt;&lt; USART_ISR_BUSY_Pos)            </span></div>
<div class="line"><a id="l13440" name="l13440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">13440</a></span><span class="preprocessor">#define USART_ISR_BUSY                USART_ISR_BUSY_Msk                       </span></div>
<div class="line"><a id="l13441" name="l13441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3a66fe3b38311ff9c23d8b20331b0e">13441</a></span><span class="preprocessor">#define USART_ISR_CMF_Pos             (17U)</span></div>
<div class="line"><a id="l13442" name="l13442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405">13442</a></span><span class="preprocessor">#define USART_ISR_CMF_Msk             (0x1UL &lt;&lt; USART_ISR_CMF_Pos)             </span></div>
<div class="line"><a id="l13443" name="l13443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">13443</a></span><span class="preprocessor">#define USART_ISR_CMF                 USART_ISR_CMF_Msk                        </span></div>
<div class="line"><a id="l13444" name="l13444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c66fcd9f462060dd82dd252f69b45bf">13444</a></span><span class="preprocessor">#define USART_ISR_SBKF_Pos            (18U)</span></div>
<div class="line"><a id="l13445" name="l13445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c">13445</a></span><span class="preprocessor">#define USART_ISR_SBKF_Msk            (0x1UL &lt;&lt; USART_ISR_SBKF_Pos)            </span></div>
<div class="line"><a id="l13446" name="l13446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">13446</a></span><span class="preprocessor">#define USART_ISR_SBKF                USART_ISR_SBKF_Msk                       </span></div>
<div class="line"><a id="l13447" name="l13447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4755fb0a6f9532f17cfe1346feb80bf">13447</a></span><span class="preprocessor">#define USART_ISR_RWU_Pos             (19U)</span></div>
<div class="line"><a id="l13448" name="l13448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">13448</a></span><span class="preprocessor">#define USART_ISR_RWU_Msk             (0x1UL &lt;&lt; USART_ISR_RWU_Pos)             </span></div>
<div class="line"><a id="l13449" name="l13449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">13449</a></span><span class="preprocessor">#define USART_ISR_RWU                 USART_ISR_RWU_Msk                        </span></div>
<div class="line"><a id="l13450" name="l13450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed75b8d511abd83bb3ff1a0ed150abd5">13450</a></span><span class="preprocessor">#define USART_ISR_WUF_Pos             (20U)</span></div>
<div class="line"><a id="l13451" name="l13451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4">13451</a></span><span class="preprocessor">#define USART_ISR_WUF_Msk             (0x1UL &lt;&lt; USART_ISR_WUF_Pos)             </span></div>
<div class="line"><a id="l13452" name="l13452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72">13452</a></span><span class="preprocessor">#define USART_ISR_WUF                 USART_ISR_WUF_Msk                        </span></div>
<div class="line"><a id="l13453" name="l13453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b2fb8a12f5e7e470d7d5d685cb167d">13453</a></span><span class="preprocessor">#define USART_ISR_TEACK_Pos           (21U)</span></div>
<div class="line"><a id="l13454" name="l13454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59">13454</a></span><span class="preprocessor">#define USART_ISR_TEACK_Msk           (0x1UL &lt;&lt; USART_ISR_TEACK_Pos)           </span></div>
<div class="line"><a id="l13455" name="l13455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">13455</a></span><span class="preprocessor">#define USART_ISR_TEACK               USART_ISR_TEACK_Msk                      </span></div>
<div class="line"><a id="l13456" name="l13456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b4830253f0b83aa34e8945ec1f2b990">13456</a></span><span class="preprocessor">#define USART_ISR_REACK_Pos           (22U)</span></div>
<div class="line"><a id="l13457" name="l13457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda">13457</a></span><span class="preprocessor">#define USART_ISR_REACK_Msk           (0x1UL &lt;&lt; USART_ISR_REACK_Pos)           </span></div>
<div class="line"><a id="l13458" name="l13458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5">13458</a></span><span class="preprocessor">#define USART_ISR_REACK               USART_ISR_REACK_Msk                      </span></div>
<div class="line"><a id="l13459" name="l13459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02af1bee3602af5feeb3bef1bede411d">13459</a></span><span class="preprocessor">#define USART_ISR_TCBGT_Pos           (25U)</span></div>
<div class="line"><a id="l13460" name="l13460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78aa85c1c9c3e1862bb0480b4111b30f">13460</a></span><span class="preprocessor">#define USART_ISR_TCBGT_Msk           (0x1UL &lt;&lt; USART_ISR_TCBGT_Pos)           </span></div>
<div class="line"><a id="l13461" name="l13461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c861daca1188e562fc2cda3a434e15">13461</a></span><span class="preprocessor">#define USART_ISR_TCBGT               USART_ISR_TCBGT_Msk                      </span></div>
<div class="line"><a id="l13463" name="l13463"></a><span class="lineno">13463</span><span class="comment">/*******************  Bit definition for USART_ICR register  ******************/</span></div>
<div class="line"><a id="l13464" name="l13464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa925c201b665549469a6858d1040638">13464</a></span><span class="preprocessor">#define USART_ICR_PECF_Pos            (0U)</span></div>
<div class="line"><a id="l13465" name="l13465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d">13465</a></span><span class="preprocessor">#define USART_ICR_PECF_Msk            (0x1UL &lt;&lt; USART_ICR_PECF_Pos)            </span></div>
<div class="line"><a id="l13466" name="l13466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411">13466</a></span><span class="preprocessor">#define USART_ICR_PECF                USART_ICR_PECF_Msk                       </span></div>
<div class="line"><a id="l13467" name="l13467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga565b3f9f5a5afd87a14435aec128a4af">13467</a></span><span class="preprocessor">#define USART_ICR_FECF_Pos            (1U)</span></div>
<div class="line"><a id="l13468" name="l13468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c">13468</a></span><span class="preprocessor">#define USART_ICR_FECF_Msk            (0x1UL &lt;&lt; USART_ICR_FECF_Pos)            </span></div>
<div class="line"><a id="l13469" name="l13469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f">13469</a></span><span class="preprocessor">#define USART_ICR_FECF                USART_ICR_FECF_Msk                       </span></div>
<div class="line"><a id="l13470" name="l13470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84ad55d359bf3027fb053bb9e985bfd">13470</a></span><span class="preprocessor">#define USART_ICR_NECF_Pos            (2U)</span></div>
<div class="line"><a id="l13471" name="l13471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bab7991f51b57e8357676d684564cf7">13471</a></span><span class="preprocessor">#define USART_ICR_NECF_Msk            (0x1UL &lt;&lt; USART_ICR_NECF_Pos)            </span></div>
<div class="line"><a id="l13472" name="l13472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93fffe176d75c707e6bef9d15406331">13472</a></span><span class="preprocessor">#define USART_ICR_NECF                USART_ICR_NECF_Msk                       </span></div>
<div class="line"><a id="l13473" name="l13473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd88555415ddcd62e99f62175c4157f">13473</a></span><span class="preprocessor">#define USART_ICR_ORECF_Pos           (3U)</span></div>
<div class="line"><a id="l13474" name="l13474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500">13474</a></span><span class="preprocessor">#define USART_ICR_ORECF_Msk           (0x1UL &lt;&lt; USART_ICR_ORECF_Pos)           </span></div>
<div class="line"><a id="l13475" name="l13475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422">13475</a></span><span class="preprocessor">#define USART_ICR_ORECF               USART_ICR_ORECF_Msk                      </span></div>
<div class="line"><a id="l13476" name="l13476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf8e10f0165224f11b0349044d4aea5">13476</a></span><span class="preprocessor">#define USART_ICR_IDLECF_Pos          (4U)</span></div>
<div class="line"><a id="l13477" name="l13477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8">13477</a></span><span class="preprocessor">#define USART_ICR_IDLECF_Msk          (0x1UL &lt;&lt; USART_ICR_IDLECF_Pos)          </span></div>
<div class="line"><a id="l13478" name="l13478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760">13478</a></span><span class="preprocessor">#define USART_ICR_IDLECF              USART_ICR_IDLECF_Msk                     </span></div>
<div class="line"><a id="l13479" name="l13479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78258e16838bdce42ad7fedce636127a">13479</a></span><span class="preprocessor">#define USART_ICR_TCCF_Pos            (6U)</span></div>
<div class="line"><a id="l13480" name="l13480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410">13480</a></span><span class="preprocessor">#define USART_ICR_TCCF_Msk            (0x1UL &lt;&lt; USART_ICR_TCCF_Pos)            </span></div>
<div class="line"><a id="l13481" name="l13481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250">13481</a></span><span class="preprocessor">#define USART_ICR_TCCF                USART_ICR_TCCF_Msk                       </span></div>
<div class="line"><a id="l13482" name="l13482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d85c61ba2c31407e68210b25ef7bb">13482</a></span><span class="preprocessor">#define USART_ICR_TCBGTCF_Pos         (7U)</span></div>
<div class="line"><a id="l13483" name="l13483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd09e13fb0ccaa76b09c3c64383aa0e5">13483</a></span><span class="preprocessor">#define USART_ICR_TCBGTCF_Msk         (0x1UL &lt;&lt; USART_ICR_TCBGTCF_Pos)         </span></div>
<div class="line"><a id="l13484" name="l13484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e672683bf5d8ab04639694086dad96">13484</a></span><span class="preprocessor">#define USART_ICR_TCBGTCF             USART_ICR_TCBGTCF_Msk                    </span></div>
<div class="line"><a id="l13485" name="l13485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d30a95fd19badc0897ca81f40793283">13485</a></span><span class="preprocessor">#define USART_ICR_LBDCF_Pos           (8U)</span></div>
<div class="line"><a id="l13486" name="l13486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240">13486</a></span><span class="preprocessor">#define USART_ICR_LBDCF_Msk           (0x1UL &lt;&lt; USART_ICR_LBDCF_Pos)           </span></div>
<div class="line"><a id="l13487" name="l13487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f">13487</a></span><span class="preprocessor">#define USART_ICR_LBDCF               USART_ICR_LBDCF_Msk                      </span></div>
<div class="line"><a id="l13488" name="l13488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd73e9063595dc3781c6b23a52672ae">13488</a></span><span class="preprocessor">#define USART_ICR_CTSCF_Pos           (9U)</span></div>
<div class="line"><a id="l13489" name="l13489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7">13489</a></span><span class="preprocessor">#define USART_ICR_CTSCF_Msk           (0x1UL &lt;&lt; USART_ICR_CTSCF_Pos)           </span></div>
<div class="line"><a id="l13490" name="l13490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">13490</a></span><span class="preprocessor">#define USART_ICR_CTSCF               USART_ICR_CTSCF_Msk                      </span></div>
<div class="line"><a id="l13491" name="l13491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31f7558be732121ccde59529915144e0">13491</a></span><span class="preprocessor">#define USART_ICR_RTOCF_Pos           (11U)</span></div>
<div class="line"><a id="l13492" name="l13492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">13492</a></span><span class="preprocessor">#define USART_ICR_RTOCF_Msk           (0x1UL &lt;&lt; USART_ICR_RTOCF_Pos)           </span></div>
<div class="line"><a id="l13493" name="l13493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3">13493</a></span><span class="preprocessor">#define USART_ICR_RTOCF               USART_ICR_RTOCF_Msk                      </span></div>
<div class="line"><a id="l13494" name="l13494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e50712646964e9dede476adfa73278">13494</a></span><span class="preprocessor">#define USART_ICR_EOBCF_Pos           (12U)</span></div>
<div class="line"><a id="l13495" name="l13495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826">13495</a></span><span class="preprocessor">#define USART_ICR_EOBCF_Msk           (0x1UL &lt;&lt; USART_ICR_EOBCF_Pos)           </span></div>
<div class="line"><a id="l13496" name="l13496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616">13496</a></span><span class="preprocessor">#define USART_ICR_EOBCF               USART_ICR_EOBCF_Msk                      </span></div>
<div class="line"><a id="l13497" name="l13497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca9109c65632fd5615eab3c1364a744">13497</a></span><span class="preprocessor">#define USART_ICR_CMCF_Pos            (17U)</span></div>
<div class="line"><a id="l13498" name="l13498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff">13498</a></span><span class="preprocessor">#define USART_ICR_CMCF_Msk            (0x1UL &lt;&lt; USART_ICR_CMCF_Pos)            </span></div>
<div class="line"><a id="l13499" name="l13499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be">13499</a></span><span class="preprocessor">#define USART_ICR_CMCF                USART_ICR_CMCF_Msk                       </span></div>
<div class="line"><a id="l13500" name="l13500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3118346ef1a57410585d7e005f94aa1">13500</a></span><span class="preprocessor">#define USART_ICR_WUCF_Pos            (20U)</span></div>
<div class="line"><a id="l13501" name="l13501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcdc69e2f8586917570a36557be4483">13501</a></span><span class="preprocessor">#define USART_ICR_WUCF_Msk            (0x1UL &lt;&lt; USART_ICR_WUCF_Pos)            </span></div>
<div class="line"><a id="l13502" name="l13502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa">13502</a></span><span class="preprocessor">#define USART_ICR_WUCF                USART_ICR_WUCF_Msk                       </span></div>
<div class="line"><a id="l13504" name="l13504"></a><span class="lineno">13504</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l13505" name="l13505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95c095d0ca00e8ec7255a2464c1a6051">13505</a></span><span class="preprocessor">#define USART_ICR_NCF_Pos             USART_ICR_NECF_Pos</span></div>
<div class="line"><a id="l13506" name="l13506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f">13506</a></span><span class="preprocessor">#define USART_ICR_NCF_Msk             USART_ICR_NECF_Msk</span></div>
<div class="line"><a id="l13507" name="l13507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312">13507</a></span><span class="preprocessor">#define USART_ICR_NCF                 USART_ICR_NECF</span></div>
<div class="line"><a id="l13508" name="l13508"></a><span class="lineno">13508</span> </div>
<div class="line"><a id="l13509" name="l13509"></a><span class="lineno">13509</span><span class="comment">/*******************  Bit definition for USART_RDR register  ******************/</span></div>
<div class="line"><a id="l13510" name="l13510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a6f5a3b7ec5d7942edb63c33eb31d4">13510</a></span><span class="preprocessor">#define USART_RDR_RDR_Pos             (0U)</span></div>
<div class="line"><a id="l13511" name="l13511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d">13511</a></span><span class="preprocessor">#define USART_RDR_RDR_Msk             (0x1FFUL &lt;&lt; USART_RDR_RDR_Pos)           </span></div>
<div class="line"><a id="l13512" name="l13512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">13512</a></span><span class="preprocessor">#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        </span></div>
<div class="line"><a id="l13514" name="l13514"></a><span class="lineno">13514</span><span class="comment">/*******************  Bit definition for USART_TDR register  ******************/</span></div>
<div class="line"><a id="l13515" name="l13515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b9e3f8c33baf080e823b37be46e396">13515</a></span><span class="preprocessor">#define USART_TDR_TDR_Pos             (0U)</span></div>
<div class="line"><a id="l13516" name="l13516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada03ee92e9e0d55959dbd64f19c5c43d">13516</a></span><span class="preprocessor">#define USART_TDR_TDR_Msk             (0x1FFUL &lt;&lt; USART_TDR_TDR_Pos)           </span></div>
<div class="line"><a id="l13517" name="l13517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081">13517</a></span><span class="preprocessor">#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        </span></div>
<div class="line"><a id="l13519" name="l13519"></a><span class="lineno">13519</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13520" name="l13520"></a><span class="lineno">13520</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l13521" name="l13521"></a><span class="lineno">13521</span><span class="comment">/*           Single Wire Protocol Master Interface (SWPMI)                    */</span></div>
<div class="line"><a id="l13522" name="l13522"></a><span class="lineno">13522</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l13523" name="l13523"></a><span class="lineno">13523</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13524" name="l13524"></a><span class="lineno">13524</span> </div>
<div class="line"><a id="l13525" name="l13525"></a><span class="lineno">13525</span><span class="comment">/*******************  Bit definition for SWPMI_CR register   ********************/</span></div>
<div class="line"><a id="l13526" name="l13526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21f520ee6b00906c4feae9bd12fcf9a7">13526</a></span><span class="preprocessor">#define SWPMI_CR_RXDMA_Pos       (0U)</span></div>
<div class="line"><a id="l13527" name="l13527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad506a05807c0934e9da102a8e8a19a25">13527</a></span><span class="preprocessor">#define SWPMI_CR_RXDMA_Msk       (0x1UL &lt;&lt; SWPMI_CR_RXDMA_Pos)                 </span></div>
<div class="line"><a id="l13528" name="l13528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b774e62102d97e990efeadd1ff4954d">13528</a></span><span class="preprocessor">#define SWPMI_CR_RXDMA           SWPMI_CR_RXDMA_Msk                            </span></div>
<div class="line"><a id="l13529" name="l13529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d19b2c46117e571805ddadf7da8b94">13529</a></span><span class="preprocessor">#define SWPMI_CR_TXDMA_Pos       (1U)</span></div>
<div class="line"><a id="l13530" name="l13530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2067ff05c3b5b1344cbf3a55b5bf61c">13530</a></span><span class="preprocessor">#define SWPMI_CR_TXDMA_Msk       (0x1UL &lt;&lt; SWPMI_CR_TXDMA_Pos)                 </span></div>
<div class="line"><a id="l13531" name="l13531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c56d1ccec83d10f9ba54eaa491145a">13531</a></span><span class="preprocessor">#define SWPMI_CR_TXDMA           SWPMI_CR_TXDMA_Msk                            </span></div>
<div class="line"><a id="l13532" name="l13532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9388d85f7a0ec848070ad288729069d">13532</a></span><span class="preprocessor">#define SWPMI_CR_RXMODE_Pos      (2U)</span></div>
<div class="line"><a id="l13533" name="l13533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga125873ae0bb0b50ec7e4a48fbcba4f81">13533</a></span><span class="preprocessor">#define SWPMI_CR_RXMODE_Msk      (0x1UL &lt;&lt; SWPMI_CR_RXMODE_Pos)                </span></div>
<div class="line"><a id="l13534" name="l13534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e1cf4aac9dd5866da51fbed03678801">13534</a></span><span class="preprocessor">#define SWPMI_CR_RXMODE          SWPMI_CR_RXMODE_Msk                           </span></div>
<div class="line"><a id="l13535" name="l13535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba090a6f21e28430414571b5d0042a5">13535</a></span><span class="preprocessor">#define SWPMI_CR_TXMODE_Pos      (3U)</span></div>
<div class="line"><a id="l13536" name="l13536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e3cdd18448e90090d75e56664ae0621">13536</a></span><span class="preprocessor">#define SWPMI_CR_TXMODE_Msk      (0x1UL &lt;&lt; SWPMI_CR_TXMODE_Pos)                </span></div>
<div class="line"><a id="l13537" name="l13537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1803321432fd17a057df230e97d302">13537</a></span><span class="preprocessor">#define SWPMI_CR_TXMODE          SWPMI_CR_TXMODE_Msk                           </span></div>
<div class="line"><a id="l13538" name="l13538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6d86963699653325b474c28a0fa4270">13538</a></span><span class="preprocessor">#define SWPMI_CR_LPBK_Pos        (4U)</span></div>
<div class="line"><a id="l13539" name="l13539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b1f4161579d0707c9a32ab22e81409">13539</a></span><span class="preprocessor">#define SWPMI_CR_LPBK_Msk        (0x1UL &lt;&lt; SWPMI_CR_LPBK_Pos)                  </span></div>
<div class="line"><a id="l13540" name="l13540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaf7259a3b0e2a2fd94e4042e1382cba">13540</a></span><span class="preprocessor">#define SWPMI_CR_LPBK            SWPMI_CR_LPBK_Msk                             </span></div>
<div class="line"><a id="l13541" name="l13541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabbf540d0eb83b8720e1b41f6f6fd5b3">13541</a></span><span class="preprocessor">#define SWPMI_CR_SWPACT_Pos      (5U)</span></div>
<div class="line"><a id="l13542" name="l13542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab543034b0aee0d1cb757028937351c3e">13542</a></span><span class="preprocessor">#define SWPMI_CR_SWPACT_Msk      (0x1UL &lt;&lt; SWPMI_CR_SWPACT_Pos)                </span></div>
<div class="line"><a id="l13543" name="l13543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7d359e331feda075fe1e4c37ab40b36">13543</a></span><span class="preprocessor">#define SWPMI_CR_SWPACT          SWPMI_CR_SWPACT_Msk                           </span></div>
<div class="line"><a id="l13544" name="l13544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dad86cc8de13f107ccf45eff3cbc68f">13544</a></span><span class="preprocessor">#define SWPMI_CR_DEACT_Pos       (10U)</span></div>
<div class="line"><a id="l13545" name="l13545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c8efc11e1c2db99267532716488a8d">13545</a></span><span class="preprocessor">#define SWPMI_CR_DEACT_Msk       (0x1UL &lt;&lt; SWPMI_CR_DEACT_Pos)                 </span></div>
<div class="line"><a id="l13546" name="l13546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cd2b82a4a06a62651f4ebe3ce63501a">13546</a></span><span class="preprocessor">#define SWPMI_CR_DEACT           SWPMI_CR_DEACT_Msk                            </span></div>
<div class="line"><a id="l13548" name="l13548"></a><span class="lineno">13548</span><span class="comment">/*******************  Bit definition for SWPMI_BRR register  ********************/</span></div>
<div class="line"><a id="l13549" name="l13549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b871995e2c1e29c83b717ab9e66bd5d">13549</a></span><span class="preprocessor">#define SWPMI_BRR_BR_Pos         (0U)</span></div>
<div class="line"><a id="l13550" name="l13550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeef0ee838710834710751b371960c47">13550</a></span><span class="preprocessor">#define SWPMI_BRR_BR_Msk         (0x3FUL &lt;&lt; SWPMI_BRR_BR_Pos)                  </span></div>
<div class="line"><a id="l13551" name="l13551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef2fd2c58efa2d4225e9d0a7dc8a039">13551</a></span><span class="preprocessor">#define SWPMI_BRR_BR             SWPMI_BRR_BR_Msk                              </span></div>
<div class="line"><a id="l13553" name="l13553"></a><span class="lineno">13553</span><span class="comment">/*******************  Bit definition for SWPMI_ISR register  ********************/</span></div>
<div class="line"><a id="l13554" name="l13554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga382237a9f605e86f318757e5fb910dc4">13554</a></span><span class="preprocessor">#define SWPMI_ISR_RXBFF_Pos      (0U)</span></div>
<div class="line"><a id="l13555" name="l13555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e918492defd628775cf088aa759536">13555</a></span><span class="preprocessor">#define SWPMI_ISR_RXBFF_Msk      (0x1UL &lt;&lt; SWPMI_ISR_RXBFF_Pos)                </span></div>
<div class="line"><a id="l13556" name="l13556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab657019d4bf07a604b8585e950556383">13556</a></span><span class="preprocessor">#define SWPMI_ISR_RXBFF          SWPMI_ISR_RXBFF_Msk                           </span></div>
<div class="line"><a id="l13557" name="l13557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7eabae1816393a2e53883d37456c2bb">13557</a></span><span class="preprocessor">#define SWPMI_ISR_TXBEF_Pos      (1U)</span></div>
<div class="line"><a id="l13558" name="l13558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4044cb63fec7db43cfc9316e19a55282">13558</a></span><span class="preprocessor">#define SWPMI_ISR_TXBEF_Msk      (0x1UL &lt;&lt; SWPMI_ISR_TXBEF_Pos)                </span></div>
<div class="line"><a id="l13559" name="l13559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec659f145ef11434ce850968f4c1eb1">13559</a></span><span class="preprocessor">#define SWPMI_ISR_TXBEF          SWPMI_ISR_TXBEF_Msk                           </span></div>
<div class="line"><a id="l13560" name="l13560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbe4fa9b2c12db6c652a2e339e0e941">13560</a></span><span class="preprocessor">#define SWPMI_ISR_RXBERF_Pos     (2U)</span></div>
<div class="line"><a id="l13561" name="l13561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2f81580878f5d7cad3c0502a8d738a">13561</a></span><span class="preprocessor">#define SWPMI_ISR_RXBERF_Msk     (0x1UL &lt;&lt; SWPMI_ISR_RXBERF_Pos)               </span></div>
<div class="line"><a id="l13562" name="l13562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1af7e02024021bb6ceb1114f8c3c2f9a">13562</a></span><span class="preprocessor">#define SWPMI_ISR_RXBERF         SWPMI_ISR_RXBERF_Msk                          </span></div>
<div class="line"><a id="l13563" name="l13563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fdf6871a758859acb46d9fe19790701">13563</a></span><span class="preprocessor">#define SWPMI_ISR_RXOVRF_Pos     (3U)</span></div>
<div class="line"><a id="l13564" name="l13564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7c7eade109267c52cc3820ae8aa20ed">13564</a></span><span class="preprocessor">#define SWPMI_ISR_RXOVRF_Msk     (0x1UL &lt;&lt; SWPMI_ISR_RXOVRF_Pos)               </span></div>
<div class="line"><a id="l13565" name="l13565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52d047cd7bdb75385c5dc621872d4407">13565</a></span><span class="preprocessor">#define SWPMI_ISR_RXOVRF         SWPMI_ISR_RXOVRF_Msk                          </span></div>
<div class="line"><a id="l13566" name="l13566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb8c41683fc7cbfc09d167526e38e3f3">13566</a></span><span class="preprocessor">#define SWPMI_ISR_TXUNRF_Pos     (4U)</span></div>
<div class="line"><a id="l13567" name="l13567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dd19139289f8b6d9954e8d43f8625e1">13567</a></span><span class="preprocessor">#define SWPMI_ISR_TXUNRF_Msk     (0x1UL &lt;&lt; SWPMI_ISR_TXUNRF_Pos)               </span></div>
<div class="line"><a id="l13568" name="l13568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12480cc451cbabe20ad892fd0312845">13568</a></span><span class="preprocessor">#define SWPMI_ISR_TXUNRF         SWPMI_ISR_TXUNRF_Msk                          </span></div>
<div class="line"><a id="l13569" name="l13569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3467e63850f5fdee7b84bd05f32a2b0">13569</a></span><span class="preprocessor">#define SWPMI_ISR_RXNE_Pos       (5U)</span></div>
<div class="line"><a id="l13570" name="l13570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58627c9125c800124897c843cbcb938b">13570</a></span><span class="preprocessor">#define SWPMI_ISR_RXNE_Msk       (0x1UL &lt;&lt; SWPMI_ISR_RXNE_Pos)                 </span></div>
<div class="line"><a id="l13571" name="l13571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70fc9db5d5402daf9685e2043adf4a9d">13571</a></span><span class="preprocessor">#define SWPMI_ISR_RXNE           SWPMI_ISR_RXNE_Msk                            </span></div>
<div class="line"><a id="l13572" name="l13572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad2aa3320c952fb1413dfb8170228e7">13572</a></span><span class="preprocessor">#define SWPMI_ISR_TXE_Pos        (6U)</span></div>
<div class="line"><a id="l13573" name="l13573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga689b36772a0a0b7c8b651f06a3fbc65a">13573</a></span><span class="preprocessor">#define SWPMI_ISR_TXE_Msk        (0x1UL &lt;&lt; SWPMI_ISR_TXE_Pos)                  </span></div>
<div class="line"><a id="l13574" name="l13574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e7987cd54eaca79c0a63660acfe6471">13574</a></span><span class="preprocessor">#define SWPMI_ISR_TXE            SWPMI_ISR_TXE_Msk                             </span></div>
<div class="line"><a id="l13575" name="l13575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74f8bcdadae7f6e7e583eb2982e2e56">13575</a></span><span class="preprocessor">#define SWPMI_ISR_TCF_Pos        (7U)</span></div>
<div class="line"><a id="l13576" name="l13576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5451c80dba9a7d18b46df0cb0ee86530">13576</a></span><span class="preprocessor">#define SWPMI_ISR_TCF_Msk        (0x1UL &lt;&lt; SWPMI_ISR_TCF_Pos)                  </span></div>
<div class="line"><a id="l13577" name="l13577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1128f9e2f4038ecc07903f53bd5f6b28">13577</a></span><span class="preprocessor">#define SWPMI_ISR_TCF            SWPMI_ISR_TCF_Msk                             </span></div>
<div class="line"><a id="l13578" name="l13578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7d589acf931b061f538c3875d3f189d">13578</a></span><span class="preprocessor">#define SWPMI_ISR_SRF_Pos        (8U)</span></div>
<div class="line"><a id="l13579" name="l13579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e6724d7bd7dcccdc5ff9b74be8dc23">13579</a></span><span class="preprocessor">#define SWPMI_ISR_SRF_Msk        (0x1UL &lt;&lt; SWPMI_ISR_SRF_Pos)                  </span></div>
<div class="line"><a id="l13580" name="l13580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed7f07db23903f296291e123b92213c3">13580</a></span><span class="preprocessor">#define SWPMI_ISR_SRF            SWPMI_ISR_SRF_Msk                             </span></div>
<div class="line"><a id="l13581" name="l13581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bfc0ccb8ca0e31d91eff3303c8eebc">13581</a></span><span class="preprocessor">#define SWPMI_ISR_SUSP_Pos       (9U)</span></div>
<div class="line"><a id="l13582" name="l13582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64151a48f2a8c5579011e6fecb750521">13582</a></span><span class="preprocessor">#define SWPMI_ISR_SUSP_Msk       (0x1UL &lt;&lt; SWPMI_ISR_SUSP_Pos)                 </span></div>
<div class="line"><a id="l13583" name="l13583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a0a213d0a5065380755a4351694e26">13583</a></span><span class="preprocessor">#define SWPMI_ISR_SUSP           SWPMI_ISR_SUSP_Msk                            </span></div>
<div class="line"><a id="l13584" name="l13584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadefe8c059f7691958bc9acf2063eecc6">13584</a></span><span class="preprocessor">#define SWPMI_ISR_DEACTF_Pos     (10U)</span></div>
<div class="line"><a id="l13585" name="l13585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8caedc006ef1c2ecb90e5906ee692f1">13585</a></span><span class="preprocessor">#define SWPMI_ISR_DEACTF_Msk     (0x1UL &lt;&lt; SWPMI_ISR_DEACTF_Pos)               </span></div>
<div class="line"><a id="l13586" name="l13586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f20b1b9c06221af08964faf23ae042c">13586</a></span><span class="preprocessor">#define SWPMI_ISR_DEACTF         SWPMI_ISR_DEACTF_Msk                          </span></div>
<div class="line"><a id="l13588" name="l13588"></a><span class="lineno">13588</span><span class="comment">/*******************  Bit definition for SWPMI_ICR register  ********************/</span></div>
<div class="line"><a id="l13589" name="l13589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae3775eff731caeee4ee040b9e27268">13589</a></span><span class="preprocessor">#define SWPMI_ICR_CRXBFF_Pos     (0U)</span></div>
<div class="line"><a id="l13590" name="l13590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47624c25817887f8e918f5ae4566ffc1">13590</a></span><span class="preprocessor">#define SWPMI_ICR_CRXBFF_Msk     (0x1UL &lt;&lt; SWPMI_ICR_CRXBFF_Pos)               </span></div>
<div class="line"><a id="l13591" name="l13591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5648b9a5210d7c8f23a89f67b3444b3">13591</a></span><span class="preprocessor">#define SWPMI_ICR_CRXBFF         SWPMI_ICR_CRXBFF_Msk                          </span></div>
<div class="line"><a id="l13592" name="l13592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa147537fe108ca16b52b61b7bc7d65b5">13592</a></span><span class="preprocessor">#define SWPMI_ICR_CTXBEF_Pos     (1U)</span></div>
<div class="line"><a id="l13593" name="l13593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ed1ce03384ca021474be8d62c2d7a">13593</a></span><span class="preprocessor">#define SWPMI_ICR_CTXBEF_Msk     (0x1UL &lt;&lt; SWPMI_ICR_CTXBEF_Pos)               </span></div>
<div class="line"><a id="l13594" name="l13594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fd23e939297943224b16590cda892ad">13594</a></span><span class="preprocessor">#define SWPMI_ICR_CTXBEF         SWPMI_ICR_CTXBEF_Msk                          </span></div>
<div class="line"><a id="l13595" name="l13595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaeb2fbf29221c59fab63aca9dfb3439">13595</a></span><span class="preprocessor">#define SWPMI_ICR_CRXBERF_Pos    (2U)</span></div>
<div class="line"><a id="l13596" name="l13596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceade2e64268261cdedd1bc5f894e4bd">13596</a></span><span class="preprocessor">#define SWPMI_ICR_CRXBERF_Msk    (0x1UL &lt;&lt; SWPMI_ICR_CRXBERF_Pos)              </span></div>
<div class="line"><a id="l13597" name="l13597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf16c6c7f28d2bc2db8f9e9ce1e0c6a4">13597</a></span><span class="preprocessor">#define SWPMI_ICR_CRXBERF        SWPMI_ICR_CRXBERF_Msk                         </span></div>
<div class="line"><a id="l13598" name="l13598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga576fbdef8f051c8b7215f09a6efa09f1">13598</a></span><span class="preprocessor">#define SWPMI_ICR_CRXOVRF_Pos    (3U)</span></div>
<div class="line"><a id="l13599" name="l13599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3384657bb2928a0ce9fac5cf0556f6bb">13599</a></span><span class="preprocessor">#define SWPMI_ICR_CRXOVRF_Msk    (0x1UL &lt;&lt; SWPMI_ICR_CRXOVRF_Pos)              </span></div>
<div class="line"><a id="l13600" name="l13600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbaee14c6c8e88a10ce8786fef15d93">13600</a></span><span class="preprocessor">#define SWPMI_ICR_CRXOVRF        SWPMI_ICR_CRXOVRF_Msk                         </span></div>
<div class="line"><a id="l13601" name="l13601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac750d5dd382a9bdfd71945e61d5c5d9e">13601</a></span><span class="preprocessor">#define SWPMI_ICR_CTXUNRF_Pos    (4U)</span></div>
<div class="line"><a id="l13602" name="l13602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcc4ec015c2a67c188dd9a4399db98bf">13602</a></span><span class="preprocessor">#define SWPMI_ICR_CTXUNRF_Msk    (0x1UL &lt;&lt; SWPMI_ICR_CTXUNRF_Pos)              </span></div>
<div class="line"><a id="l13603" name="l13603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c208e2b6548759822432e9aa6204d2">13603</a></span><span class="preprocessor">#define SWPMI_ICR_CTXUNRF        SWPMI_ICR_CTXUNRF_Msk                         </span></div>
<div class="line"><a id="l13604" name="l13604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdd584f2b178bdc28939f91476079666">13604</a></span><span class="preprocessor">#define SWPMI_ICR_CTCF_Pos       (7U)</span></div>
<div class="line"><a id="l13605" name="l13605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4a9dce42c4cecff7c076d6f2fe8fe6f">13605</a></span><span class="preprocessor">#define SWPMI_ICR_CTCF_Msk       (0x1UL &lt;&lt; SWPMI_ICR_CTCF_Pos)                 </span></div>
<div class="line"><a id="l13606" name="l13606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c724e6355b9fd00eb4ac34e90d67adc">13606</a></span><span class="preprocessor">#define SWPMI_ICR_CTCF           SWPMI_ICR_CTCF_Msk                            </span></div>
<div class="line"><a id="l13607" name="l13607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6073c8083674d6277330f563ce7ef235">13607</a></span><span class="preprocessor">#define SWPMI_ICR_CSRF_Pos       (8U)</span></div>
<div class="line"><a id="l13608" name="l13608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e2eef0cc3db6caedf9758632a7f707">13608</a></span><span class="preprocessor">#define SWPMI_ICR_CSRF_Msk       (0x1UL &lt;&lt; SWPMI_ICR_CSRF_Pos)                 </span></div>
<div class="line"><a id="l13609" name="l13609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ef1468e5e6944785f9a07135f18f1a">13609</a></span><span class="preprocessor">#define SWPMI_ICR_CSRF           SWPMI_ICR_CSRF_Msk                            </span></div>
<div class="line"><a id="l13611" name="l13611"></a><span class="lineno">13611</span><span class="comment">/*******************  Bit definition for SWPMI_IER register  ********************/</span></div>
<div class="line"><a id="l13612" name="l13612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cc43fadbff4836deeb04b375c5cbbf6">13612</a></span><span class="preprocessor">#define SWPMI_IER_SRIE_Pos       (8U)</span></div>
<div class="line"><a id="l13613" name="l13613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2406c5b170a70489779d9ba6e93e4ea">13613</a></span><span class="preprocessor">#define SWPMI_IER_SRIE_Msk       (0x1UL &lt;&lt; SWPMI_IER_SRIE_Pos)                 </span></div>
<div class="line"><a id="l13614" name="l13614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6210cc2de48cc96db4647af12c8d557">13614</a></span><span class="preprocessor">#define SWPMI_IER_SRIE           SWPMI_IER_SRIE_Msk                            </span></div>
<div class="line"><a id="l13615" name="l13615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa21ecf5305f39dcce814f11d2b557d5c">13615</a></span><span class="preprocessor">#define SWPMI_IER_TCIE_Pos       (7U)</span></div>
<div class="line"><a id="l13616" name="l13616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcd5cbdae496c0754552dff5c788b049">13616</a></span><span class="preprocessor">#define SWPMI_IER_TCIE_Msk       (0x1UL &lt;&lt; SWPMI_IER_TCIE_Pos)                 </span></div>
<div class="line"><a id="l13617" name="l13617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84eb68b87a068836b38de10e610537bf">13617</a></span><span class="preprocessor">#define SWPMI_IER_TCIE           SWPMI_IER_TCIE_Msk                            </span></div>
<div class="line"><a id="l13618" name="l13618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab497707a773183187a262fd72e4da07a">13618</a></span><span class="preprocessor">#define SWPMI_IER_TIE_Pos        (6U)</span></div>
<div class="line"><a id="l13619" name="l13619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga003d40a8944feb4e7900236a2bcbdc23">13619</a></span><span class="preprocessor">#define SWPMI_IER_TIE_Msk        (0x1UL &lt;&lt; SWPMI_IER_TIE_Pos)                  </span></div>
<div class="line"><a id="l13620" name="l13620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga442c3c2dcf8cc61afda98ba42b1938b5">13620</a></span><span class="preprocessor">#define SWPMI_IER_TIE            SWPMI_IER_TIE_Msk                             </span></div>
<div class="line"><a id="l13621" name="l13621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3d80dc0bc9cbcdaaf5b613dab839fd9">13621</a></span><span class="preprocessor">#define SWPMI_IER_RIE_Pos        (5U)</span></div>
<div class="line"><a id="l13622" name="l13622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaab1ffcd1fff5fb9a2f9441524bc544c">13622</a></span><span class="preprocessor">#define SWPMI_IER_RIE_Msk        (0x1UL &lt;&lt; SWPMI_IER_RIE_Pos)                  </span></div>
<div class="line"><a id="l13623" name="l13623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f56eec6f77ac62d18f56a875e49741">13623</a></span><span class="preprocessor">#define SWPMI_IER_RIE            SWPMI_IER_RIE_Msk                             </span></div>
<div class="line"><a id="l13624" name="l13624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd06e633b02b78afc07b38b5cab3137">13624</a></span><span class="preprocessor">#define SWPMI_IER_TXUNRIE_Pos    (4U)</span></div>
<div class="line"><a id="l13625" name="l13625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499ac87a04d5b7a004d763fde24943d4">13625</a></span><span class="preprocessor">#define SWPMI_IER_TXUNRIE_Msk    (0x1UL &lt;&lt; SWPMI_IER_TXUNRIE_Pos)              </span></div>
<div class="line"><a id="l13626" name="l13626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga767af27d70f57851b647ac5a8868848b">13626</a></span><span class="preprocessor">#define SWPMI_IER_TXUNRIE        SWPMI_IER_TXUNRIE_Msk                         </span></div>
<div class="line"><a id="l13627" name="l13627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4921179dc73e0120cec20500a5f5760a">13627</a></span><span class="preprocessor">#define SWPMI_IER_RXOVRIE_Pos    (3U)</span></div>
<div class="line"><a id="l13628" name="l13628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e19141afea8ebf1f89c92320c232c8">13628</a></span><span class="preprocessor">#define SWPMI_IER_RXOVRIE_Msk    (0x1UL &lt;&lt; SWPMI_IER_RXOVRIE_Pos)              </span></div>
<div class="line"><a id="l13629" name="l13629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab23c9606fc2f1798d529105da884dad">13629</a></span><span class="preprocessor">#define SWPMI_IER_RXOVRIE        SWPMI_IER_RXOVRIE_Msk                         </span></div>
<div class="line"><a id="l13630" name="l13630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8510da9505a2ec2aad847b99898012">13630</a></span><span class="preprocessor">#define SWPMI_IER_RXBERIE_Pos    (2U)</span></div>
<div class="line"><a id="l13631" name="l13631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d8418532b7bbbac3b708367cfbc2ec3">13631</a></span><span class="preprocessor">#define SWPMI_IER_RXBERIE_Msk    (0x1UL &lt;&lt; SWPMI_IER_RXBERIE_Pos)              </span></div>
<div class="line"><a id="l13632" name="l13632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa99c15b90b0efc7ee1aad0283259f23c">13632</a></span><span class="preprocessor">#define SWPMI_IER_RXBERIE        SWPMI_IER_RXBERIE_Msk                         </span></div>
<div class="line"><a id="l13633" name="l13633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1843ab452ef2042a4fb4450aa328082e">13633</a></span><span class="preprocessor">#define SWPMI_IER_TXBEIE_Pos     (1U)</span></div>
<div class="line"><a id="l13634" name="l13634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17879032f5b01ae751a1e77dfdf913c">13634</a></span><span class="preprocessor">#define SWPMI_IER_TXBEIE_Msk     (0x1UL &lt;&lt; SWPMI_IER_TXBEIE_Pos)               </span></div>
<div class="line"><a id="l13635" name="l13635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e8e7184b3274f7a0767b4b24c0dc00">13635</a></span><span class="preprocessor">#define SWPMI_IER_TXBEIE         SWPMI_IER_TXBEIE_Msk                          </span></div>
<div class="line"><a id="l13636" name="l13636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90e6122057c42d48499dd33dc34fb563">13636</a></span><span class="preprocessor">#define SWPMI_IER_RXBFIE_Pos     (0U)</span></div>
<div class="line"><a id="l13637" name="l13637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga762cb52f332a3529d6c2481feb1fb38c">13637</a></span><span class="preprocessor">#define SWPMI_IER_RXBFIE_Msk     (0x1UL &lt;&lt; SWPMI_IER_RXBFIE_Pos)               </span></div>
<div class="line"><a id="l13638" name="l13638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ecfabdafe249707544e3f30da7824c">13638</a></span><span class="preprocessor">#define SWPMI_IER_RXBFIE         SWPMI_IER_RXBFIE_Msk                          </span></div>
<div class="line"><a id="l13640" name="l13640"></a><span class="lineno">13640</span><span class="comment">/*******************  Bit definition for SWPMI_RFL register  ********************/</span></div>
<div class="line"><a id="l13641" name="l13641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2594aa218c77bbb6ed5fce7037e459fd">13641</a></span><span class="preprocessor">#define SWPMI_RFL_RFL_Pos        (0U)</span></div>
<div class="line"><a id="l13642" name="l13642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6641ebe2d8e3aa9eff785fc975f4f586">13642</a></span><span class="preprocessor">#define SWPMI_RFL_RFL_Msk        (0x1FUL &lt;&lt; SWPMI_RFL_RFL_Pos)                 </span></div>
<div class="line"><a id="l13643" name="l13643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16870ffbc408d4cab1c48c19b2a9da07">13643</a></span><span class="preprocessor">#define SWPMI_RFL_RFL            SWPMI_RFL_RFL_Msk                             </span></div>
<div class="line"><a id="l13644" name="l13644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f45085eb2fa71aef765c44c27b6a988">13644</a></span><span class="preprocessor">#define SWPMI_RFL_RFL_0_1_Pos    (0U)</span></div>
<div class="line"><a id="l13645" name="l13645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47f4ea28a204e735a5d500e2bda4fdd">13645</a></span><span class="preprocessor">#define SWPMI_RFL_RFL_0_1_Msk    (0x3UL &lt;&lt; SWPMI_RFL_RFL_0_1_Pos)              </span></div>
<div class="line"><a id="l13646" name="l13646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24acc0249bb22f896611fc7995d9424f">13646</a></span><span class="preprocessor">#define SWPMI_RFL_RFL_0_1        SWPMI_RFL_RFL_0_1_Msk                         </span></div>
<div class="line"><a id="l13648" name="l13648"></a><span class="lineno">13648</span><span class="comment">/*******************  Bit definition for SWPMI_TDR register  ********************/</span></div>
<div class="line"><a id="l13649" name="l13649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6372310659122ee760df6ebaea06318">13649</a></span><span class="preprocessor">#define SWPMI_TDR_TD_Pos         (0U)</span></div>
<div class="line"><a id="l13650" name="l13650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d59a745f395b08ab304fa3b16ee50e6">13650</a></span><span class="preprocessor">#define SWPMI_TDR_TD_Msk         (0xFFFFFFFFUL &lt;&lt; SWPMI_TDR_TD_Pos)            </span></div>
<div class="line"><a id="l13651" name="l13651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89b9d7f1b24be16f741f906df147150">13651</a></span><span class="preprocessor">#define SWPMI_TDR_TD             SWPMI_TDR_TD_Msk                              </span></div>
<div class="line"><a id="l13653" name="l13653"></a><span class="lineno">13653</span><span class="comment">/*******************  Bit definition for SWPMI_RDR register  ********************/</span></div>
<div class="line"><a id="l13654" name="l13654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59eac71764515bef7e16714231b3592b">13654</a></span><span class="preprocessor">#define SWPMI_RDR_RD_Pos         (0U)</span></div>
<div class="line"><a id="l13655" name="l13655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaa6cf0f9dc6245a3e06a9965f70576">13655</a></span><span class="preprocessor">#define SWPMI_RDR_RD_Msk         (0xFFFFFFFFUL &lt;&lt; SWPMI_RDR_RD_Pos)            </span></div>
<div class="line"><a id="l13656" name="l13656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa05c97da612073226390634b0d31220a">13656</a></span><span class="preprocessor">#define SWPMI_RDR_RD             SWPMI_RDR_RD_Msk                              </span></div>
<div class="line"><a id="l13658" name="l13658"></a><span class="lineno">13658</span><span class="comment">/*******************  Bit definition for SWPMI_OR register  ********************/</span></div>
<div class="line"><a id="l13659" name="l13659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574019ebfd7c2f9d36638f087afd5c27">13659</a></span><span class="preprocessor">#define SWPMI_OR_TBYP_Pos        (0U)</span></div>
<div class="line"><a id="l13660" name="l13660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6bb5184180a8e43033195f837867885">13660</a></span><span class="preprocessor">#define SWPMI_OR_TBYP_Msk        (0x1UL &lt;&lt; SWPMI_OR_TBYP_Pos)                  </span></div>
<div class="line"><a id="l13661" name="l13661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae51f8fa27a58ef04f67a5310ba4d2de">13661</a></span><span class="preprocessor">#define SWPMI_OR_TBYP            SWPMI_OR_TBYP_Msk                             </span></div>
<div class="line"><a id="l13662" name="l13662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559c355459dd5c76a58045f244e82d49">13662</a></span><span class="preprocessor">#define SWPMI_OR_CLASS_Pos       (1U)</span></div>
<div class="line"><a id="l13663" name="l13663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8cbc0799a2c045318029c6cd8b16a7">13663</a></span><span class="preprocessor">#define SWPMI_OR_CLASS_Msk       (0x1UL &lt;&lt; SWPMI_OR_CLASS_Pos)                 </span></div>
<div class="line"><a id="l13664" name="l13664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e76440d0421f60c0572770116f2baab">13664</a></span><span class="preprocessor">#define SWPMI_OR_CLASS           SWPMI_OR_CLASS_Msk                            </span></div>
<div class="line"><a id="l13667" name="l13667"></a><span class="lineno">13667</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13668" name="l13668"></a><span class="lineno">13668</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l13669" name="l13669"></a><span class="lineno">13669</span><span class="comment">/*                            Window WATCHDOG                                 */</span></div>
<div class="line"><a id="l13670" name="l13670"></a><span class="lineno">13670</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l13671" name="l13671"></a><span class="lineno">13671</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13672" name="l13672"></a><span class="lineno">13672</span><span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a id="l13673" name="l13673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">13673</a></span><span class="preprocessor">#define WWDG_CR_T_Pos           (0U)</span></div>
<div class="line"><a id="l13674" name="l13674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">13674</a></span><span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FUL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l13675" name="l13675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">13675</a></span><span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div>
<div class="line"><a id="l13676" name="l13676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">13676</a></span><span class="preprocessor">#define WWDG_CR_T_0             (0x01UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l13677" name="l13677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">13677</a></span><span class="preprocessor">#define WWDG_CR_T_1             (0x02UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l13678" name="l13678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">13678</a></span><span class="preprocessor">#define WWDG_CR_T_2             (0x04UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l13679" name="l13679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">13679</a></span><span class="preprocessor">#define WWDG_CR_T_3             (0x08UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l13680" name="l13680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">13680</a></span><span class="preprocessor">#define WWDG_CR_T_4             (0x10UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l13681" name="l13681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">13681</a></span><span class="preprocessor">#define WWDG_CR_T_5             (0x20UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l13682" name="l13682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">13682</a></span><span class="preprocessor">#define WWDG_CR_T_6             (0x40UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l13684" name="l13684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b9fed94bc5fdbc67446173e1b3676c">13684</a></span><span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)</span></div>
<div class="line"><a id="l13685" name="l13685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">13685</a></span><span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)                    </span></div>
<div class="line"><a id="l13686" name="l13686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">13686</a></span><span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div>
<div class="line"><a id="l13688" name="l13688"></a><span class="lineno">13688</span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a id="l13689" name="l13689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">13689</a></span><span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)</span></div>
<div class="line"><a id="l13690" name="l13690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">13690</a></span><span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FUL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l13691" name="l13691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">13691</a></span><span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div>
<div class="line"><a id="l13692" name="l13692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">13692</a></span><span class="preprocessor">#define WWDG_CFR_W_0            (0x01UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l13693" name="l13693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">13693</a></span><span class="preprocessor">#define WWDG_CFR_W_1            (0x02UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l13694" name="l13694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">13694</a></span><span class="preprocessor">#define WWDG_CFR_W_2            (0x04UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l13695" name="l13695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">13695</a></span><span class="preprocessor">#define WWDG_CFR_W_3            (0x08UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l13696" name="l13696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">13696</a></span><span class="preprocessor">#define WWDG_CFR_W_4            (0x10UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l13697" name="l13697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">13697</a></span><span class="preprocessor">#define WWDG_CFR_W_5            (0x20UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l13698" name="l13698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">13698</a></span><span class="preprocessor">#define WWDG_CFR_W_6            (0x40UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l13700" name="l13700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">13700</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (7U)</span></div>
<div class="line"><a id="l13701" name="l13701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">13701</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x3UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l13702" name="l13702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">13702</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div>
<div class="line"><a id="l13703" name="l13703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">13703</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l13704" name="l13704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">13704</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l13706" name="l13706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b4e702f6496841d60bc7ada8d68d648">13706</a></span><span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)</span></div>
<div class="line"><a id="l13707" name="l13707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">13707</a></span><span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)                    </span></div>
<div class="line"><a id="l13708" name="l13708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">13708</a></span><span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div>
<div class="line"><a id="l13710" name="l13710"></a><span class="lineno">13710</span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a id="l13711" name="l13711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43">13711</a></span><span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)</span></div>
<div class="line"><a id="l13712" name="l13712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">13712</a></span><span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)                    </span></div>
<div class="line"><a id="l13713" name="l13713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">13713</a></span><span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div>
<div class="line"><a id="l13716" name="l13716"></a><span class="lineno">13716</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13717" name="l13717"></a><span class="lineno">13717</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l13718" name="l13718"></a><span class="lineno">13718</span><span class="comment">/*                                 Debug MCU                                  */</span></div>
<div class="line"><a id="l13719" name="l13719"></a><span class="lineno">13719</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l13720" name="l13720"></a><span class="lineno">13720</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13721" name="l13721"></a><span class="lineno">13721</span><span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div>
<div class="line"><a id="l13722" name="l13722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad05a229877e557798dfbabe7188d7a54">13722</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos               (0U)</span></div>
<div class="line"><a id="l13723" name="l13723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">13723</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk               (0xFFFUL &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div>
<div class="line"><a id="l13724" name="l13724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">13724</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                   DBGMCU_IDCODE_DEV_ID_Msk</span></div>
<div class="line"><a id="l13725" name="l13725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">13725</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos               (16U)</span></div>
<div class="line"><a id="l13726" name="l13726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">13726</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk               (0xFFFFUL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l13727" name="l13727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">13727</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                   DBGMCU_IDCODE_REV_ID_Msk</span></div>
<div class="line"><a id="l13728" name="l13728"></a><span class="lineno">13728</span> </div>
<div class="line"><a id="l13729" name="l13729"></a><span class="lineno">13729</span><span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div>
<div class="line"><a id="l13730" name="l13730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b996a2be01fbeeaa868603c7bca6044">13730</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos                (0U)</span></div>
<div class="line"><a id="l13731" name="l13731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">13731</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk                (0x1UL &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos) </span></div>
<div class="line"><a id="l13732" name="l13732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">13732</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                    DBGMCU_CR_DBG_SLEEP_Msk</span></div>
<div class="line"><a id="l13733" name="l13733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998b25ffd43297001c2f20ebb04fbcc9">13733</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                 (1U)</span></div>
<div class="line"><a id="l13734" name="l13734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">13734</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                 (0x1UL &lt;&lt; DBGMCU_CR_DBG_STOP_Pos) </span></div>
<div class="line"><a id="l13735" name="l13735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">13735</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP                     DBGMCU_CR_DBG_STOP_Msk</span></div>
<div class="line"><a id="l13736" name="l13736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74521b2e06cd16f46ea5987d82f9ff19">13736</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos              (2U)</span></div>
<div class="line"><a id="l13737" name="l13737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">13737</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk              (0x1UL &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div>
<div class="line"><a id="l13738" name="l13738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">13738</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                  DBGMCU_CR_DBG_STANDBY_Msk</span></div>
<div class="line"><a id="l13739" name="l13739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2be1af4b18b8c9ce4001dd363e6626e7">13739</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Pos               (5U)</span></div>
<div class="line"><a id="l13740" name="l13740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56">13740</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Msk               (0x1UL &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos) </span></div>
<div class="line"><a id="l13741" name="l13741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">13741</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN                   DBGMCU_CR_TRACE_IOEN_Msk</span></div>
<div class="line"><a id="l13742" name="l13742"></a><span class="lineno">13742</span> </div>
<div class="line"><a id="l13743" name="l13743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20dddffa934315ca4a5902cbf45f4d93">13743</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Pos               (6U)</span></div>
<div class="line"><a id="l13744" name="l13744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079">13744</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Msk               (0x3UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a id="l13745" name="l13745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">13745</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE                   DBGMCU_CR_TRACE_MODE_Msk</span></div>
<div class="line"><a id="l13746" name="l13746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">13746</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_0                 (0x1UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a id="l13747" name="l13747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">13747</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_1                 (0x2UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a id="l13749" name="l13749"></a><span class="lineno">13749</span><span class="comment">/********************  Bit definition for DBGMCU_APB1FZR1 register  ***********/</span></div>
<div class="line"><a id="l13750" name="l13750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6234f0ec3303d8ae28e736e7cd91c8">13750</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos      (0U)</span></div>
<div class="line"><a id="l13751" name="l13751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afef8611e0e9e20665bae18b9c7e7ef">13751</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos) </span></div>
<div class="line"><a id="l13752" name="l13752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e31e820e9968c30b108509598027fd2">13752</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM2_STOP          DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk</span></div>
<div class="line"><a id="l13753" name="l13753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d19aa9800e95d1cb9c686abd48896c6">13753</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos      (4U)</span></div>
<div class="line"><a id="l13754" name="l13754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1484e716d08809f741faf461aa3f8e52">13754</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos) </span></div>
<div class="line"><a id="l13755" name="l13755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga480cd78c41a3aff7d5b0cfc8db0c9277">13755</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM6_STOP          DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk</span></div>
<div class="line"><a id="l13756" name="l13756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace9bc7288207541213d173bf84f05ecf">13756</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos      (5U)</span></div>
<div class="line"><a id="l13757" name="l13757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63ab05256c54308d1aa3286592841319">13757</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos) </span></div>
<div class="line"><a id="l13758" name="l13758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd390ea01859f180cc95c52e1694eb80">13758</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM7_STOP          DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk</span></div>
<div class="line"><a id="l13759" name="l13759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga379608004abc6fc9cab53b586e711458">13759</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos       (10U)</span></div>
<div class="line"><a id="l13760" name="l13760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9914a6ac7dcf0d7c0933fa937b8e0158">13760</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos) </span></div>
<div class="line"><a id="l13761" name="l13761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e0629a1c623acc595acbd4cf1393036">13761</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_RTC_STOP           DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk</span></div>
<div class="line"><a id="l13762" name="l13762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26fa68d128f2280629c8b9aa1038d022">13762</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos      (11U)</span></div>
<div class="line"><a id="l13763" name="l13763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bb6b060ccabb7753bce2f61476ea57">13763</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos) </span></div>
<div class="line"><a id="l13764" name="l13764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52ce8904c3deb2ee9f7c4ccf24338ffb">13764</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_WWDG_STOP          DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk</span></div>
<div class="line"><a id="l13765" name="l13765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07e87708bb327ab41e6cff6bb43e43d8">13765</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos      (12U)</span></div>
<div class="line"><a id="l13766" name="l13766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac718e5c6fb75090420d1e3954bfc3d72">13766</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos) </span></div>
<div class="line"><a id="l13767" name="l13767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316d929df7efccd0f815165d6b820064">13767</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_IWDG_STOP          DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk</span></div>
<div class="line"><a id="l13768" name="l13768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da2d2d53d17cae7254e119dfc7ffd6a">13768</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos      (21U)</span></div>
<div class="line"><a id="l13769" name="l13769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2db1f62185d8f2baaa12824b0e88681">13769</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos) </span></div>
<div class="line"><a id="l13770" name="l13770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a015c9e7e6ee4a79a7569d6e0bb3019">13770</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C1_STOP          DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk</span></div>
<div class="line"><a id="l13771" name="l13771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7d5e16a8a20e7ef4863617e5683f5cc">13771</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos      (23U)</span></div>
<div class="line"><a id="l13772" name="l13772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacb3a00bc63c19c794fb7ef4205c9ff8">13772</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos) </span></div>
<div class="line"><a id="l13773" name="l13773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803390303f6c30099e913aeed3ae9c70">13773</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C3_STOP          DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk</span></div>
<div class="line"><a id="l13774" name="l13774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ac702230434d12181e7d6ff20244ae">13774</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_CAN_STOP_Pos       (25U)</span></div>
<div class="line"><a id="l13775" name="l13775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b62e9ea56a16f0f3cbefd64afa4519b">13775</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_CAN_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_CAN_STOP_Pos) </span></div>
<div class="line"><a id="l13776" name="l13776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4013d1f932b32a7607b4223c10a6776">13776</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_CAN_STOP           DBGMCU_APB1FZR1_DBG_CAN_STOP_Msk</span></div>
<div class="line"><a id="l13777" name="l13777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a76eaa28fa24f4a26689f190f8b469">13777</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos    (31U)</span></div>
<div class="line"><a id="l13778" name="l13778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460fdf42d752a57ded9376a5eaf11b21">13778</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk    (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos) </span></div>
<div class="line"><a id="l13779" name="l13779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a1bf488eda612a1dd204a392e17f806">13779</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP        DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk</span></div>
<div class="line"><a id="l13780" name="l13780"></a><span class="lineno">13780</span> </div>
<div class="line"><a id="l13781" name="l13781"></a><span class="lineno">13781</span><span class="comment">/********************  Bit definition for DBGMCU_APB1FZR2 register  **********/</span></div>
<div class="line"><a id="l13782" name="l13782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f1dbf1d6cabb0b46d68be6a28c2f14a">13782</a></span><span class="preprocessor">#define DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos    (5U)</span></div>
<div class="line"><a id="l13783" name="l13783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6fbf7cdc7570d60422665a8b053f871">13783</a></span><span class="preprocessor">#define DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk    (0x1UL &lt;&lt; DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos) </span></div>
<div class="line"><a id="l13784" name="l13784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a0e8fd3de4a817b09e0053665b10524">13784</a></span><span class="preprocessor">#define DBGMCU_APB1FZR2_DBG_LPTIM2_STOP        DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk</span></div>
<div class="line"><a id="l13785" name="l13785"></a><span class="lineno">13785</span> </div>
<div class="line"><a id="l13786" name="l13786"></a><span class="lineno">13786</span><span class="comment">/********************  Bit definition for DBGMCU_APB2FZ register  ************/</span></div>
<div class="line"><a id="l13787" name="l13787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad273282e974ca99b7988c60c6633a438">13787</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos        (11U)</span></div>
<div class="line"><a id="l13788" name="l13788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ca3a8aa9824edb8a8304d50f687ffd">13788</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk        (0x1UL &lt;&lt; DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos) </span></div>
<div class="line"><a id="l13789" name="l13789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0847fd79d76b45e47c35bc862256543">13789</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM1_STOP            DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk</span></div>
<div class="line"><a id="l13790" name="l13790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc61fc30abec746b4414e2f26f42486">13790</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos       (16U)</span></div>
<div class="line"><a id="l13791" name="l13791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a92143a8dc627934c1de6ac66148d5b">13791</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos) </span></div>
<div class="line"><a id="l13792" name="l13792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca3028c4fcda9c8eadfea2b3c7be7e8">13792</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM15_STOP           DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk</span></div>
<div class="line"><a id="l13793" name="l13793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e47e25d0d93912ebf37b1b7e25f24d">13793</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos       (17U)</span></div>
<div class="line"><a id="l13794" name="l13794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c8b2f12692582e5b6aefdc3b4df3148">13794</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos) </span></div>
<div class="line"><a id="l13795" name="l13795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa339246f7a3a35d5e74094332373c367">13795</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM16_STOP           DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk</span></div>
<div class="line"><a id="l13796" name="l13796"></a><span class="lineno">13796</span> </div>
<div class="line"><a id="l13797" name="l13797"></a><span class="lineno">13797</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13798" name="l13798"></a><span class="lineno">13798</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l13799" name="l13799"></a><span class="lineno">13799</span><span class="comment">/*                         USB Device FS Endpoint registers                   */</span></div>
<div class="line"><a id="l13800" name="l13800"></a><span class="lineno">13800</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l13801" name="l13801"></a><span class="lineno">13801</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13802" name="l13802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952">13802</a></span><span class="preprocessor">#define USB_EP0R                                 USB_BASE                  </span></div>
<div class="line"><a id="l13803" name="l13803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307">13803</a></span><span class="preprocessor">#define USB_EP1R                                 (USB_BASE + 0x00000004UL)   </span></div>
<div class="line"><a id="l13804" name="l13804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4">13804</a></span><span class="preprocessor">#define USB_EP2R                                 (USB_BASE + 0x00000008UL)   </span></div>
<div class="line"><a id="l13805" name="l13805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2">13805</a></span><span class="preprocessor">#define USB_EP3R                                 (USB_BASE + 0x0000000CUL)   </span></div>
<div class="line"><a id="l13806" name="l13806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2">13806</a></span><span class="preprocessor">#define USB_EP4R                                 (USB_BASE + 0x00000010UL)   </span></div>
<div class="line"><a id="l13807" name="l13807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b">13807</a></span><span class="preprocessor">#define USB_EP5R                                 (USB_BASE + 0x00000014UL)   </span></div>
<div class="line"><a id="l13808" name="l13808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592">13808</a></span><span class="preprocessor">#define USB_EP6R                                 (USB_BASE + 0x00000018UL)   </span></div>
<div class="line"><a id="l13809" name="l13809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada">13809</a></span><span class="preprocessor">#define USB_EP7R                                 (USB_BASE + 0x0000001CUL)   </span></div>
<div class="line"><a id="l13811" name="l13811"></a><span class="lineno">13811</span><span class="comment">/* bit positions */</span></div>
<div class="line"><a id="l13812" name="l13812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d">13812</a></span><span class="preprocessor">#define USB_EP_CTR_RX                            ((uint16_t)0x8000U)           </span></div>
<div class="line"><a id="l13813" name="l13813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8">13813</a></span><span class="preprocessor">#define USB_EP_DTOG_RX                           ((uint16_t)0x4000U)           </span></div>
<div class="line"><a id="l13814" name="l13814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2">13814</a></span><span class="preprocessor">#define USB_EPRX_STAT                            ((uint16_t)0x3000U)           </span></div>
<div class="line"><a id="l13815" name="l13815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873">13815</a></span><span class="preprocessor">#define USB_EP_SETUP                             ((uint16_t)0x0800U)           </span></div>
<div class="line"><a id="l13816" name="l13816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">13816</a></span><span class="preprocessor">#define USB_EP_T_FIELD                           ((uint16_t)0x0600U)           </span></div>
<div class="line"><a id="l13817" name="l13817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">13817</a></span><span class="preprocessor">#define USB_EP_KIND                              ((uint16_t)0x0100U)           </span></div>
<div class="line"><a id="l13818" name="l13818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e">13818</a></span><span class="preprocessor">#define USB_EP_CTR_TX                            ((uint16_t)0x0080U)           </span></div>
<div class="line"><a id="l13819" name="l13819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f">13819</a></span><span class="preprocessor">#define USB_EP_DTOG_TX                           ((uint16_t)0x0040U)           </span></div>
<div class="line"><a id="l13820" name="l13820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e">13820</a></span><span class="preprocessor">#define USB_EPTX_STAT                            ((uint16_t)0x0030U)           </span></div>
<div class="line"><a id="l13821" name="l13821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1">13821</a></span><span class="preprocessor">#define USB_EPADDR_FIELD                         ((uint16_t)0x000FU)           </span></div>
<div class="line"><a id="l13823" name="l13823"></a><span class="lineno">13823</span><span class="comment">/* EndPoint REGister MASK (no toggle fields) */</span></div>
<div class="line"><a id="l13824" name="l13824"></a><span class="lineno">13824</span><span class="preprocessor">#define USB_EPREG_MASK     (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)</span></div>
<div class="line"><a id="l13826" name="l13826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f">13826</a></span><span class="preprocessor">#define USB_EP_TYPE_MASK                         ((uint16_t)0x0600U)           </span></div>
<div class="line"><a id="l13827" name="l13827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f">13827</a></span><span class="preprocessor">#define USB_EP_BULK                              ((uint16_t)0x0000U)           </span></div>
<div class="line"><a id="l13828" name="l13828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7">13828</a></span><span class="preprocessor">#define USB_EP_CONTROL                           ((uint16_t)0x0200U)           </span></div>
<div class="line"><a id="l13829" name="l13829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b">13829</a></span><span class="preprocessor">#define USB_EP_ISOCHRONOUS                       ((uint16_t)0x0400U)           </span></div>
<div class="line"><a id="l13830" name="l13830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352">13830</a></span><span class="preprocessor">#define USB_EP_INTERRUPT                         ((uint16_t)0x0600U)           </span></div>
<div class="line"><a id="l13831" name="l13831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9ff2c3f4fa5acd6a659160054dd5cde">13831</a></span><span class="preprocessor">#define USB_EP_T_MASK                        ((uint16_t) ~USB_EP_T_FIELD &amp; USB_EPREG_MASK)</span></div>
<div class="line"><a id="l13832" name="l13832"></a><span class="lineno">13832</span> </div>
<div class="line"><a id="l13833" name="l13833"></a><span class="lineno">13833</span><span class="preprocessor">#define USB_EPKIND_MASK                      ((uint16_t)~USB_EP_KIND &amp; USB_EPREG_MASK) </span></div>
<div class="line"><a id="l13835" name="l13835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2">13835</a></span><span class="preprocessor">#define USB_EP_TX_DIS                            ((uint16_t)0x0000U)           </span></div>
<div class="line"><a id="l13836" name="l13836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc">13836</a></span><span class="preprocessor">#define USB_EP_TX_STALL                          ((uint16_t)0x0010U)           </span></div>
<div class="line"><a id="l13837" name="l13837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950">13837</a></span><span class="preprocessor">#define USB_EP_TX_NAK                            ((uint16_t)0x0020U)           </span></div>
<div class="line"><a id="l13838" name="l13838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70">13838</a></span><span class="preprocessor">#define USB_EP_TX_VALID                          ((uint16_t)0x0030U)           </span></div>
<div class="line"><a id="l13839" name="l13839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464">13839</a></span><span class="preprocessor">#define USB_EPTX_DTOG1                           ((uint16_t)0x0010U)           </span></div>
<div class="line"><a id="l13840" name="l13840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037">13840</a></span><span class="preprocessor">#define USB_EPTX_DTOG2                           ((uint16_t)0x0020U)           </span></div>
<div class="line"><a id="l13841" name="l13841"></a><span class="lineno">13841</span><span class="preprocessor">#define USB_EPTX_DTOGMASK  (USB_EPTX_STAT|USB_EPREG_MASK)</span></div>
<div class="line"><a id="l13843" name="l13843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c">13843</a></span><span class="preprocessor">#define USB_EP_RX_DIS                            ((uint16_t)0x0000U)           </span></div>
<div class="line"><a id="l13844" name="l13844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6">13844</a></span><span class="preprocessor">#define USB_EP_RX_STALL                          ((uint16_t)0x1000U)           </span></div>
<div class="line"><a id="l13845" name="l13845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9">13845</a></span><span class="preprocessor">#define USB_EP_RX_NAK                            ((uint16_t)0x2000U)           </span></div>
<div class="line"><a id="l13846" name="l13846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf">13846</a></span><span class="preprocessor">#define USB_EP_RX_VALID                          ((uint16_t)0x3000U)           </span></div>
<div class="line"><a id="l13847" name="l13847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce">13847</a></span><span class="preprocessor">#define USB_EPRX_DTOG1                           ((uint16_t)0x1000U)           </span></div>
<div class="line"><a id="l13848" name="l13848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86">13848</a></span><span class="preprocessor">#define USB_EPRX_DTOG2                           ((uint16_t)0x2000U)           </span></div>
<div class="line"><a id="l13849" name="l13849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa939afb1c3ed0eda4001142cc60548f0">13849</a></span><span class="preprocessor">#define USB_EPRX_DTOGMASK  (USB_EPRX_STAT|USB_EPREG_MASK)</span></div>
<div class="line"><a id="l13850" name="l13850"></a><span class="lineno">13850</span> </div>
<div class="line"><a id="l13851" name="l13851"></a><span class="lineno">13851</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13852" name="l13852"></a><span class="lineno">13852</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l13853" name="l13853"></a><span class="lineno">13853</span><span class="comment">/*                         USB Device FS General registers                    */</span></div>
<div class="line"><a id="l13854" name="l13854"></a><span class="lineno">13854</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l13855" name="l13855"></a><span class="lineno">13855</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13856" name="l13856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cc349ce7f05e6b3f5b145f6028a94c2">13856</a></span><span class="preprocessor">#define USB_CNTR                             (USB_BASE + 0x00000040UL)     </span></div>
<div class="line"><a id="l13857" name="l13857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769561ae9ae56710f5162bd0b3a9dae2">13857</a></span><span class="preprocessor">#define USB_ISTR                             (USB_BASE + 0x00000044UL)     </span></div>
<div class="line"><a id="l13858" name="l13858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga623fdc71ce1b8664ad4aaab3c39da1b1">13858</a></span><span class="preprocessor">#define USB_FNR                              (USB_BASE + 0x00000048UL)     </span></div>
<div class="line"><a id="l13859" name="l13859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6448f82d8b7f71fd9b43943cb3795a62">13859</a></span><span class="preprocessor">#define USB_DADDR                            (USB_BASE + 0x0000004CUL)     </span></div>
<div class="line"><a id="l13860" name="l13860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45443e042bfc52776584a88f504331be">13860</a></span><span class="preprocessor">#define USB_BTABLE                           (USB_BASE + 0x00000050UL)     </span></div>
<div class="line"><a id="l13861" name="l13861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4610894bb79650baf51b9d6928290966">13861</a></span><span class="preprocessor">#define USB_LPMCSR                           (USB_BASE + 0x00000054UL)     </span></div>
<div class="line"><a id="l13862" name="l13862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8b73896cbe7fa316562c88e4b91384">13862</a></span><span class="preprocessor">#define USB_BCDR                             (USB_BASE + 0x00000058UL)     </span></div>
<div class="line"><a id="l13864" name="l13864"></a><span class="lineno">13864</span><span class="comment">/******************  Bits definition for USB_CNTR register  *******************/</span></div>
<div class="line"><a id="l13865" name="l13865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">13865</a></span><span class="preprocessor">#define USB_CNTR_CTRM                            ((uint16_t)0x8000U)           </span></div>
<div class="line"><a id="l13866" name="l13866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">13866</a></span><span class="preprocessor">#define USB_CNTR_PMAOVRM                         ((uint16_t)0x4000U)           </span></div>
<div class="line"><a id="l13867" name="l13867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">13867</a></span><span class="preprocessor">#define USB_CNTR_ERRM                            ((uint16_t)0x2000U)           </span></div>
<div class="line"><a id="l13868" name="l13868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">13868</a></span><span class="preprocessor">#define USB_CNTR_WKUPM                           ((uint16_t)0x1000U)           </span></div>
<div class="line"><a id="l13869" name="l13869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">13869</a></span><span class="preprocessor">#define USB_CNTR_SUSPM                           ((uint16_t)0x0800U)           </span></div>
<div class="line"><a id="l13870" name="l13870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">13870</a></span><span class="preprocessor">#define USB_CNTR_RESETM                          ((uint16_t)0x0400U)           </span></div>
<div class="line"><a id="l13871" name="l13871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">13871</a></span><span class="preprocessor">#define USB_CNTR_SOFM                            ((uint16_t)0x0200U)           </span></div>
<div class="line"><a id="l13872" name="l13872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">13872</a></span><span class="preprocessor">#define USB_CNTR_ESOFM                           ((uint16_t)0x0100U)           </span></div>
<div class="line"><a id="l13873" name="l13873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32604e5f0d7fbce212bd68b368ac9bbd">13873</a></span><span class="preprocessor">#define USB_CNTR_L1REQM                          ((uint16_t)0x0080U)           </span></div>
<div class="line"><a id="l13874" name="l13874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f6dad421c9c8ba00826ae26f8f67c9">13874</a></span><span class="preprocessor">#define USB_CNTR_L1RESUME                        ((uint16_t)0x0020U)           </span></div>
<div class="line"><a id="l13875" name="l13875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">13875</a></span><span class="preprocessor">#define USB_CNTR_RESUME                          ((uint16_t)0x0010U)           </span></div>
<div class="line"><a id="l13876" name="l13876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">13876</a></span><span class="preprocessor">#define USB_CNTR_FSUSP                           ((uint16_t)0x0008U)           </span></div>
<div class="line"><a id="l13877" name="l13877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25da382cac21d0c8e552bf2eb8b6777">13877</a></span><span class="preprocessor">#define USB_CNTR_LPMODE                          ((uint16_t)0x0004U)           </span></div>
<div class="line"><a id="l13878" name="l13878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">13878</a></span><span class="preprocessor">#define USB_CNTR_PDWN                            ((uint16_t)0x0002U)           </span></div>
<div class="line"><a id="l13879" name="l13879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">13879</a></span><span class="preprocessor">#define USB_CNTR_FRES                            ((uint16_t)0x0001U)           </span></div>
<div class="line"><a id="l13881" name="l13881"></a><span class="lineno">13881</span><span class="comment">/******************  Bits definition for USB_ISTR register  *******************/</span></div>
<div class="line"><a id="l13882" name="l13882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">13882</a></span><span class="preprocessor">#define USB_ISTR_EP_ID                           ((uint16_t)0x000FU)           </span></div>
<div class="line"><a id="l13883" name="l13883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">13883</a></span><span class="preprocessor">#define USB_ISTR_DIR                             ((uint16_t)0x0010U)           </span></div>
<div class="line"><a id="l13884" name="l13884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d55976b79b67bfec9a3872a038e3fb8">13884</a></span><span class="preprocessor">#define USB_ISTR_L1REQ                           ((uint16_t)0x0080U)           </span></div>
<div class="line"><a id="l13885" name="l13885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">13885</a></span><span class="preprocessor">#define USB_ISTR_ESOF                            ((uint16_t)0x0100U)           </span></div>
<div class="line"><a id="l13886" name="l13886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">13886</a></span><span class="preprocessor">#define USB_ISTR_SOF                             ((uint16_t)0x0200U)           </span></div>
<div class="line"><a id="l13887" name="l13887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">13887</a></span><span class="preprocessor">#define USB_ISTR_RESET                           ((uint16_t)0x0400U)           </span></div>
<div class="line"><a id="l13888" name="l13888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">13888</a></span><span class="preprocessor">#define USB_ISTR_SUSP                            ((uint16_t)0x0800U)           </span></div>
<div class="line"><a id="l13889" name="l13889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">13889</a></span><span class="preprocessor">#define USB_ISTR_WKUP                            ((uint16_t)0x1000U)           </span></div>
<div class="line"><a id="l13890" name="l13890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">13890</a></span><span class="preprocessor">#define USB_ISTR_ERR                             ((uint16_t)0x2000U)           </span></div>
<div class="line"><a id="l13891" name="l13891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">13891</a></span><span class="preprocessor">#define USB_ISTR_PMAOVR                          ((uint16_t)0x4000U)           </span></div>
<div class="line"><a id="l13892" name="l13892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">13892</a></span><span class="preprocessor">#define USB_ISTR_CTR                             ((uint16_t)0x8000U)           </span></div>
<div class="line"><a id="l13894" name="l13894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64ccd364ae61a6d770366dc7ba4e11a">13894</a></span><span class="preprocessor">#define USB_CLR_L1REQ                        (~USB_ISTR_L1REQ)           </span></div>
<div class="line"><a id="l13895" name="l13895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4190548352ae71b0f50cd63545d7b79">13895</a></span><span class="preprocessor">#define USB_CLR_ESOF                         (~USB_ISTR_ESOF)            </span></div>
<div class="line"><a id="l13896" name="l13896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga916c28ed7a77bb3916b6f1ae6a7f464d">13896</a></span><span class="preprocessor">#define USB_CLR_SOF                          (~USB_ISTR_SOF)             </span></div>
<div class="line"><a id="l13897" name="l13897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2770b092707b0ca34af9a7e13f966d90">13897</a></span><span class="preprocessor">#define USB_CLR_RESET                        (~USB_ISTR_RESET)           </span></div>
<div class="line"><a id="l13898" name="l13898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f7985dec6c1f9cca1d033e2e17cafa1">13898</a></span><span class="preprocessor">#define USB_CLR_SUSP                         (~USB_ISTR_SUSP)            </span></div>
<div class="line"><a id="l13899" name="l13899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97df00f9f0b994a4f4c93c2c125c37cd">13899</a></span><span class="preprocessor">#define USB_CLR_WKUP                         (~USB_ISTR_WKUP)            </span></div>
<div class="line"><a id="l13900" name="l13900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102c85c08687565b646120709c4aba00">13900</a></span><span class="preprocessor">#define USB_CLR_ERR                          (~USB_ISTR_ERR)             </span></div>
<div class="line"><a id="l13901" name="l13901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee52820a57ed10514256fffc8ee43a0b">13901</a></span><span class="preprocessor">#define USB_CLR_PMAOVR                       (~USB_ISTR_PMAOVR)          </span></div>
<div class="line"><a id="l13902" name="l13902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483446b1b8554ab6f52952e9675bafd5">13902</a></span><span class="preprocessor">#define USB_CLR_CTR                          (~USB_ISTR_CTR)             </span></div>
<div class="line"><a id="l13904" name="l13904"></a><span class="lineno">13904</span><span class="comment">/******************  Bits definition for USB_FNR register  ********************/</span></div>
<div class="line"><a id="l13905" name="l13905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">13905</a></span><span class="preprocessor">#define USB_FNR_FN                               ((uint16_t)0x07FFU)           </span></div>
<div class="line"><a id="l13906" name="l13906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">13906</a></span><span class="preprocessor">#define USB_FNR_LSOF                             ((uint16_t)0x1800U)           </span></div>
<div class="line"><a id="l13907" name="l13907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">13907</a></span><span class="preprocessor">#define USB_FNR_LCK                              ((uint16_t)0x2000U)           </span></div>
<div class="line"><a id="l13908" name="l13908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">13908</a></span><span class="preprocessor">#define USB_FNR_RXDM                             ((uint16_t)0x4000U)           </span></div>
<div class="line"><a id="l13909" name="l13909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">13909</a></span><span class="preprocessor">#define USB_FNR_RXDP                             ((uint16_t)0x8000U)           </span></div>
<div class="line"><a id="l13911" name="l13911"></a><span class="lineno">13911</span><span class="comment">/******************  Bits definition for USB_DADDR register    ****************/</span></div>
<div class="line"><a id="l13912" name="l13912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">13912</a></span><span class="preprocessor">#define USB_DADDR_ADD                            ((uint8_t)0x7FU)              </span></div>
<div class="line"><a id="l13913" name="l13913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7">13913</a></span><span class="preprocessor">#define USB_DADDR_ADD0                           ((uint8_t)0x01U)              </span></div>
<div class="line"><a id="l13914" name="l13914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda">13914</a></span><span class="preprocessor">#define USB_DADDR_ADD1                           ((uint8_t)0x02U)              </span></div>
<div class="line"><a id="l13915" name="l13915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9">13915</a></span><span class="preprocessor">#define USB_DADDR_ADD2                           ((uint8_t)0x04U)              </span></div>
<div class="line"><a id="l13916" name="l13916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020">13916</a></span><span class="preprocessor">#define USB_DADDR_ADD3                           ((uint8_t)0x08U)              </span></div>
<div class="line"><a id="l13917" name="l13917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6">13917</a></span><span class="preprocessor">#define USB_DADDR_ADD4                           ((uint8_t)0x10U)              </span></div>
<div class="line"><a id="l13918" name="l13918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e">13918</a></span><span class="preprocessor">#define USB_DADDR_ADD5                           ((uint8_t)0x20U)              </span></div>
<div class="line"><a id="l13919" name="l13919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c">13919</a></span><span class="preprocessor">#define USB_DADDR_ADD6                           ((uint8_t)0x40U)              </span></div>
<div class="line"><a id="l13921" name="l13921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">13921</a></span><span class="preprocessor">#define USB_DADDR_EF                             ((uint8_t)0x80U)              </span></div>
<div class="line"><a id="l13923" name="l13923"></a><span class="lineno">13923</span><span class="comment">/******************  Bit definition for USB_BTABLE register  ******************/</span></div>
<div class="line"><a id="l13924" name="l13924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829">13924</a></span><span class="preprocessor">#define USB_BTABLE_BTABLE                        ((uint16_t)0xFFF8U)           </span></div>
<div class="line"><a id="l13926" name="l13926"></a><span class="lineno">13926</span><span class="comment">/******************  Bits definition for USB_BCDR register  *******************/</span></div>
<div class="line"><a id="l13927" name="l13927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed8c13f3970a0cdee124029721012ea3">13927</a></span><span class="preprocessor">#define USB_BCDR_BCDEN                           ((uint16_t)0x0001U)           </span></div>
<div class="line"><a id="l13928" name="l13928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0fb11e62c9ee1f4e020a250c2a63469">13928</a></span><span class="preprocessor">#define USB_BCDR_DCDEN                           ((uint16_t)0x0002U)           </span></div>
<div class="line"><a id="l13929" name="l13929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab043599cc0ebabfa9840522f04cf6092">13929</a></span><span class="preprocessor">#define USB_BCDR_PDEN                            ((uint16_t)0x0004U)           </span></div>
<div class="line"><a id="l13930" name="l13930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27c9a544ddb1b0c2aa8a769cdb95cc24">13930</a></span><span class="preprocessor">#define USB_BCDR_SDEN                            ((uint16_t)0x0008U)           </span></div>
<div class="line"><a id="l13931" name="l13931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6b72056e5b9c320de00a089aa3ecce">13931</a></span><span class="preprocessor">#define USB_BCDR_DCDET                           ((uint16_t)0x0010U)           </span></div>
<div class="line"><a id="l13932" name="l13932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d3282088559cb25f46e7962ecbdcf2c">13932</a></span><span class="preprocessor">#define USB_BCDR_PDET                            ((uint16_t)0x0020U)           </span></div>
<div class="line"><a id="l13933" name="l13933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5624b3e0be2076f4141ac78e92c68f1c">13933</a></span><span class="preprocessor">#define USB_BCDR_SDET                            ((uint16_t)0x0040U)           </span></div>
<div class="line"><a id="l13934" name="l13934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga408587c27d5beadd2793c418768f845e">13934</a></span><span class="preprocessor">#define USB_BCDR_PS2DET                          ((uint16_t)0x0080U)           </span></div>
<div class="line"><a id="l13935" name="l13935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae5b8e24e1bcdcd1b4a5101c556d170">13935</a></span><span class="preprocessor">#define USB_BCDR_DPPU                            ((uint16_t)0x8000U)           </span></div>
<div class="line"><a id="l13937" name="l13937"></a><span class="lineno">13937</span><span class="comment">/*******************  Bit definition for LPMCSR register  *********************/</span></div>
<div class="line"><a id="l13938" name="l13938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0189ae280500d7781445c619ea8cf80c">13938</a></span><span class="preprocessor">#define USB_LPMCSR_LMPEN                         ((uint16_t)0x0001U)           </span></div>
<div class="line"><a id="l13939" name="l13939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58202ab6174c4440d47ec3fc9bbfcd32">13939</a></span><span class="preprocessor">#define USB_LPMCSR_LPMACK                        ((uint16_t)0x0002U)           </span></div>
<div class="line"><a id="l13940" name="l13940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc1c8014130ce3b116f0955df4d7839">13940</a></span><span class="preprocessor">#define USB_LPMCSR_REMWAKE                       ((uint16_t)0x0008U)           </span></div>
<div class="line"><a id="l13941" name="l13941"></a><span class="lineno">13941</span><span class="preprocessor">#define USB_LPMCSR_BESL                          ((uint16_t)0x00F0U)           </span></div>
<div class="line"><a id="l13944" name="l13944"></a><span class="lineno">13944</span><span class="comment">/*****************  Bit definition for USB_ADDR0_TX register  *****************/</span></div>
<div class="line"><a id="l13945" name="l13945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949b94f634d77f91e8af78bf6f4fe778">13945</a></span><span class="preprocessor">#define USB_ADDR0_TX_ADDR0_TX_Pos                (1U)</span></div>
<div class="line"><a id="l13946" name="l13946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd2e0d353809b77f426afd0aa146c29">13946</a></span><span class="preprocessor">#define USB_ADDR0_TX_ADDR0_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR0_TX_ADDR0_TX_Pos) </span></div>
<div class="line"><a id="l13947" name="l13947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9">13947</a></span><span class="preprocessor">#define USB_ADDR0_TX_ADDR0_TX                    USB_ADDR0_TX_ADDR0_TX_Msk     </span></div>
<div class="line"><a id="l13949" name="l13949"></a><span class="lineno">13949</span><span class="comment">/*****************  Bit definition for USB_ADDR1_TX register  *****************/</span></div>
<div class="line"><a id="l13950" name="l13950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f151669ff2825eab37c8a6ba0497eae">13950</a></span><span class="preprocessor">#define USB_ADDR1_TX_ADDR1_TX_Pos                (1U)</span></div>
<div class="line"><a id="l13951" name="l13951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694099b1e846b60d7782971c19f92c49">13951</a></span><span class="preprocessor">#define USB_ADDR1_TX_ADDR1_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR1_TX_ADDR1_TX_Pos) </span></div>
<div class="line"><a id="l13952" name="l13952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9">13952</a></span><span class="preprocessor">#define USB_ADDR1_TX_ADDR1_TX                    USB_ADDR1_TX_ADDR1_TX_Msk     </span></div>
<div class="line"><a id="l13954" name="l13954"></a><span class="lineno">13954</span><span class="comment">/*****************  Bit definition for USB_ADDR2_TX register  *****************/</span></div>
<div class="line"><a id="l13955" name="l13955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd62ac8615ddcb32761040fdbf24db7f">13955</a></span><span class="preprocessor">#define USB_ADDR2_TX_ADDR2_TX_Pos                (1U)</span></div>
<div class="line"><a id="l13956" name="l13956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d61334f02c8f8080bcb5e13fe915b1">13956</a></span><span class="preprocessor">#define USB_ADDR2_TX_ADDR2_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR2_TX_ADDR2_TX_Pos) </span></div>
<div class="line"><a id="l13957" name="l13957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27">13957</a></span><span class="preprocessor">#define USB_ADDR2_TX_ADDR2_TX                    USB_ADDR2_TX_ADDR2_TX_Msk     </span></div>
<div class="line"><a id="l13959" name="l13959"></a><span class="lineno">13959</span><span class="comment">/*****************  Bit definition for USB_ADDR3_TX register  *****************/</span></div>
<div class="line"><a id="l13960" name="l13960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00f5c798686f19e2e707e6c7f729532">13960</a></span><span class="preprocessor">#define USB_ADDR3_TX_ADDR3_TX_Pos                (1U)</span></div>
<div class="line"><a id="l13961" name="l13961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9811f5f2b00086183d5a23ec1431874f">13961</a></span><span class="preprocessor">#define USB_ADDR3_TX_ADDR3_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR3_TX_ADDR3_TX_Pos) </span></div>
<div class="line"><a id="l13962" name="l13962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92">13962</a></span><span class="preprocessor">#define USB_ADDR3_TX_ADDR3_TX                    USB_ADDR3_TX_ADDR3_TX_Msk     </span></div>
<div class="line"><a id="l13964" name="l13964"></a><span class="lineno">13964</span><span class="comment">/*****************  Bit definition for USB_ADDR4_TX register  *****************/</span></div>
<div class="line"><a id="l13965" name="l13965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3a41b25a5f17c79a00fc6f3e5cb53dc">13965</a></span><span class="preprocessor">#define USB_ADDR4_TX_ADDR4_TX_Pos                (1U)</span></div>
<div class="line"><a id="l13966" name="l13966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc17522b679ca1acd78c009ecad493d3">13966</a></span><span class="preprocessor">#define USB_ADDR4_TX_ADDR4_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR4_TX_ADDR4_TX_Pos) </span></div>
<div class="line"><a id="l13967" name="l13967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e">13967</a></span><span class="preprocessor">#define USB_ADDR4_TX_ADDR4_TX                    USB_ADDR4_TX_ADDR4_TX_Msk     </span></div>
<div class="line"><a id="l13969" name="l13969"></a><span class="lineno">13969</span><span class="comment">/*****************  Bit definition for USB_ADDR5_TX register  *****************/</span></div>
<div class="line"><a id="l13970" name="l13970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga007ae541d32db45f7d438caa583712da">13970</a></span><span class="preprocessor">#define USB_ADDR5_TX_ADDR5_TX_Pos                (1U)</span></div>
<div class="line"><a id="l13971" name="l13971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82fdf6dabc27fd4e306869f5d3983dcc">13971</a></span><span class="preprocessor">#define USB_ADDR5_TX_ADDR5_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR5_TX_ADDR5_TX_Pos) </span></div>
<div class="line"><a id="l13972" name="l13972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129">13972</a></span><span class="preprocessor">#define USB_ADDR5_TX_ADDR5_TX                    USB_ADDR5_TX_ADDR5_TX_Msk     </span></div>
<div class="line"><a id="l13974" name="l13974"></a><span class="lineno">13974</span><span class="comment">/*****************  Bit definition for USB_ADDR6_TX register  *****************/</span></div>
<div class="line"><a id="l13975" name="l13975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b78bc3afe7c1ed910bed96e983898f">13975</a></span><span class="preprocessor">#define USB_ADDR6_TX_ADDR6_TX_Pos                (1U)</span></div>
<div class="line"><a id="l13976" name="l13976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe5c5e456905a74b32d583b0b99f08a9">13976</a></span><span class="preprocessor">#define USB_ADDR6_TX_ADDR6_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR6_TX_ADDR6_TX_Pos) </span></div>
<div class="line"><a id="l13977" name="l13977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7">13977</a></span><span class="preprocessor">#define USB_ADDR6_TX_ADDR6_TX                    USB_ADDR6_TX_ADDR6_TX_Msk     </span></div>
<div class="line"><a id="l13979" name="l13979"></a><span class="lineno">13979</span><span class="comment">/*****************  Bit definition for USB_ADDR7_TX register  *****************/</span></div>
<div class="line"><a id="l13980" name="l13980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9824c7a523783b1bd2421692fc6577e6">13980</a></span><span class="preprocessor">#define USB_ADDR7_TX_ADDR7_TX_Pos                (1U)</span></div>
<div class="line"><a id="l13981" name="l13981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c33f91660c9d5768db05e684e3faa5a">13981</a></span><span class="preprocessor">#define USB_ADDR7_TX_ADDR7_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR7_TX_ADDR7_TX_Pos) </span></div>
<div class="line"><a id="l13982" name="l13982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904">13982</a></span><span class="preprocessor">#define USB_ADDR7_TX_ADDR7_TX                    USB_ADDR7_TX_ADDR7_TX_Msk     </span></div>
<div class="line"><a id="l13984" name="l13984"></a><span class="lineno">13984</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l13985" name="l13985"></a><span class="lineno">13985</span> </div>
<div class="line"><a id="l13986" name="l13986"></a><span class="lineno">13986</span><span class="comment">/*****************  Bit definition for USB_COUNT0_TX register  ****************/</span></div>
<div class="line"><a id="l13987" name="l13987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b5c8b34b729fddeba8166026a048f5">13987</a></span><span class="preprocessor">#define USB_COUNT0_TX_COUNT0_TX_Pos              (0U)</span></div>
<div class="line"><a id="l13988" name="l13988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05fff10a882a434901d85f68eea433b6">13988</a></span><span class="preprocessor">#define USB_COUNT0_TX_COUNT0_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT0_TX_COUNT0_TX_Pos) </span></div>
<div class="line"><a id="l13989" name="l13989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611">13989</a></span><span class="preprocessor">#define USB_COUNT0_TX_COUNT0_TX                  USB_COUNT0_TX_COUNT0_TX_Msk   </span></div>
<div class="line"><a id="l13991" name="l13991"></a><span class="lineno">13991</span><span class="comment">/*****************  Bit definition for USB_COUNT1_TX register  ****************/</span></div>
<div class="line"><a id="l13992" name="l13992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccae0270e0b0a2ba268b061c1af41814">13992</a></span><span class="preprocessor">#define USB_COUNT1_TX_COUNT1_TX_Pos              (0U)</span></div>
<div class="line"><a id="l13993" name="l13993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae425b7e7eb5dfa5792b261eb702f6de3">13993</a></span><span class="preprocessor">#define USB_COUNT1_TX_COUNT1_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT1_TX_COUNT1_TX_Pos) </span></div>
<div class="line"><a id="l13994" name="l13994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373">13994</a></span><span class="preprocessor">#define USB_COUNT1_TX_COUNT1_TX                  USB_COUNT1_TX_COUNT1_TX_Msk   </span></div>
<div class="line"><a id="l13996" name="l13996"></a><span class="lineno">13996</span><span class="comment">/*****************  Bit definition for USB_COUNT2_TX register  ****************/</span></div>
<div class="line"><a id="l13997" name="l13997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e1718f097161854ab3bcbd88c6b6c04">13997</a></span><span class="preprocessor">#define USB_COUNT2_TX_COUNT2_TX_Pos              (0U)</span></div>
<div class="line"><a id="l13998" name="l13998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1c69a966c2a54889342ffa52262673">13998</a></span><span class="preprocessor">#define USB_COUNT2_TX_COUNT2_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT2_TX_COUNT2_TX_Pos) </span></div>
<div class="line"><a id="l13999" name="l13999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138">13999</a></span><span class="preprocessor">#define USB_COUNT2_TX_COUNT2_TX                  USB_COUNT2_TX_COUNT2_TX_Msk   </span></div>
<div class="line"><a id="l14001" name="l14001"></a><span class="lineno">14001</span><span class="comment">/*****************  Bit definition for USB_COUNT3_TX register  ****************/</span></div>
<div class="line"><a id="l14002" name="l14002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b82e0cb802136c150eb256954cf3dba">14002</a></span><span class="preprocessor">#define USB_COUNT3_TX_COUNT3_TX_Pos              (0U)</span></div>
<div class="line"><a id="l14003" name="l14003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d8c8971bffd809df10276ea897a7a9">14003</a></span><span class="preprocessor">#define USB_COUNT3_TX_COUNT3_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT3_TX_COUNT3_TX_Pos) </span></div>
<div class="line"><a id="l14004" name="l14004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f">14004</a></span><span class="preprocessor">#define USB_COUNT3_TX_COUNT3_TX                  USB_COUNT3_TX_COUNT3_TX_Msk   </span></div>
<div class="line"><a id="l14006" name="l14006"></a><span class="lineno">14006</span><span class="comment">/*****************  Bit definition for USB_COUNT4_TX register  ****************/</span></div>
<div class="line"><a id="l14007" name="l14007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6a9700fbb9dbbe0ac82be03cdf9bc5">14007</a></span><span class="preprocessor">#define USB_COUNT4_TX_COUNT4_TX_Pos              (0U)</span></div>
<div class="line"><a id="l14008" name="l14008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22953bf527a1e00703d0e09256b55c28">14008</a></span><span class="preprocessor">#define USB_COUNT4_TX_COUNT4_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT4_TX_COUNT4_TX_Pos) </span></div>
<div class="line"><a id="l14009" name="l14009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2">14009</a></span><span class="preprocessor">#define USB_COUNT4_TX_COUNT4_TX                  USB_COUNT4_TX_COUNT4_TX_Msk   </span></div>
<div class="line"><a id="l14011" name="l14011"></a><span class="lineno">14011</span><span class="comment">/*****************  Bit definition for USB_COUNT5_TX register  ****************/</span></div>
<div class="line"><a id="l14012" name="l14012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b106c3abd524a6c83f9c5ea049f3e50">14012</a></span><span class="preprocessor">#define USB_COUNT5_TX_COUNT5_TX_Pos              (0U)</span></div>
<div class="line"><a id="l14013" name="l14013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a9b826240b4167c1b3d9a4aad965753">14013</a></span><span class="preprocessor">#define USB_COUNT5_TX_COUNT5_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT5_TX_COUNT5_TX_Pos) </span></div>
<div class="line"><a id="l14014" name="l14014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e">14014</a></span><span class="preprocessor">#define USB_COUNT5_TX_COUNT5_TX                  USB_COUNT5_TX_COUNT5_TX_Msk   </span></div>
<div class="line"><a id="l14016" name="l14016"></a><span class="lineno">14016</span><span class="comment">/*****************  Bit definition for USB_COUNT6_TX register  ****************/</span></div>
<div class="line"><a id="l14017" name="l14017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28ea508f3da96c22219d48cd6d34dba8">14017</a></span><span class="preprocessor">#define USB_COUNT6_TX_COUNT6_TX_Pos              (0U)</span></div>
<div class="line"><a id="l14018" name="l14018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06acd0828c94ac7beff198b515d4405e">14018</a></span><span class="preprocessor">#define USB_COUNT6_TX_COUNT6_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT6_TX_COUNT6_TX_Pos) </span></div>
<div class="line"><a id="l14019" name="l14019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208">14019</a></span><span class="preprocessor">#define USB_COUNT6_TX_COUNT6_TX                  USB_COUNT6_TX_COUNT6_TX_Msk   </span></div>
<div class="line"><a id="l14021" name="l14021"></a><span class="lineno">14021</span><span class="comment">/*****************  Bit definition for USB_COUNT7_TX register  ****************/</span></div>
<div class="line"><a id="l14022" name="l14022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdffeab102e8850c252af16215b1985c">14022</a></span><span class="preprocessor">#define USB_COUNT7_TX_COUNT7_TX_Pos              (0U)</span></div>
<div class="line"><a id="l14023" name="l14023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27874527883cd3cffa2433756ef9dc7b">14023</a></span><span class="preprocessor">#define USB_COUNT7_TX_COUNT7_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT7_TX_COUNT7_TX_Pos) </span></div>
<div class="line"><a id="l14024" name="l14024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4">14024</a></span><span class="preprocessor">#define USB_COUNT7_TX_COUNT7_TX                  USB_COUNT7_TX_COUNT7_TX_Msk   </span></div>
<div class="line"><a id="l14026" name="l14026"></a><span class="lineno">14026</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l14027" name="l14027"></a><span class="lineno">14027</span> </div>
<div class="line"><a id="l14028" name="l14028"></a><span class="lineno">14028</span><span class="comment">/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/</span></div>
<div class="line"><a id="l14029" name="l14029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c">14029</a></span><span class="preprocessor">#define USB_COUNT0_TX_0_COUNT0_TX_0         (0x000003FFUL)       </span></div>
<div class="line"><a id="l14031" name="l14031"></a><span class="lineno">14031</span><span class="comment">/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/</span></div>
<div class="line"><a id="l14032" name="l14032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9">14032</a></span><span class="preprocessor">#define USB_COUNT0_TX_1_COUNT0_TX_1         (0x03FF0000UL)       </span></div>
<div class="line"><a id="l14034" name="l14034"></a><span class="lineno">14034</span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/</span></div>
<div class="line"><a id="l14035" name="l14035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada">14035</a></span><span class="preprocessor">#define USB_COUNT1_TX_0_COUNT1_TX_0         (0x000003FFUL)       </span></div>
<div class="line"><a id="l14037" name="l14037"></a><span class="lineno">14037</span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/</span></div>
<div class="line"><a id="l14038" name="l14038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b">14038</a></span><span class="preprocessor">#define USB_COUNT1_TX_1_COUNT1_TX_1         (0x03FF0000UL)       </span></div>
<div class="line"><a id="l14040" name="l14040"></a><span class="lineno">14040</span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/</span></div>
<div class="line"><a id="l14041" name="l14041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a">14041</a></span><span class="preprocessor">#define USB_COUNT2_TX_0_COUNT2_TX_0         (0x000003FFUL)       </span></div>
<div class="line"><a id="l14043" name="l14043"></a><span class="lineno">14043</span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/</span></div>
<div class="line"><a id="l14044" name="l14044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5">14044</a></span><span class="preprocessor">#define USB_COUNT2_TX_1_COUNT2_TX_1         (0x03FF0000UL)       </span></div>
<div class="line"><a id="l14046" name="l14046"></a><span class="lineno">14046</span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/</span></div>
<div class="line"><a id="l14047" name="l14047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e">14047</a></span><span class="preprocessor">#define USB_COUNT3_TX_0_COUNT3_TX_0         (0x000003FFUL)       </span></div>
<div class="line"><a id="l14049" name="l14049"></a><span class="lineno">14049</span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/</span></div>
<div class="line"><a id="l14050" name="l14050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">14050</a></span><span class="preprocessor">#define USB_COUNT3_TX_1_COUNT3_TX_1         (0x03FF0000UL)       </span></div>
<div class="line"><a id="l14052" name="l14052"></a><span class="lineno">14052</span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/</span></div>
<div class="line"><a id="l14053" name="l14053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27">14053</a></span><span class="preprocessor">#define USB_COUNT4_TX_0_COUNT4_TX_0         (0x000003FFUL)       </span></div>
<div class="line"><a id="l14055" name="l14055"></a><span class="lineno">14055</span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/</span></div>
<div class="line"><a id="l14056" name="l14056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb">14056</a></span><span class="preprocessor">#define USB_COUNT4_TX_1_COUNT4_TX_1         (0x03FF0000UL)       </span></div>
<div class="line"><a id="l14058" name="l14058"></a><span class="lineno">14058</span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/</span></div>
<div class="line"><a id="l14059" name="l14059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f">14059</a></span><span class="preprocessor">#define USB_COUNT5_TX_0_COUNT5_TX_0         (0x000003FFUL)       </span></div>
<div class="line"><a id="l14061" name="l14061"></a><span class="lineno">14061</span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/</span></div>
<div class="line"><a id="l14062" name="l14062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f">14062</a></span><span class="preprocessor">#define USB_COUNT5_TX_1_COUNT5_TX_1         (0x03FF0000UL)       </span></div>
<div class="line"><a id="l14064" name="l14064"></a><span class="lineno">14064</span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/</span></div>
<div class="line"><a id="l14065" name="l14065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329">14065</a></span><span class="preprocessor">#define USB_COUNT6_TX_0_COUNT6_TX_0         (0x000003FFUL)       </span></div>
<div class="line"><a id="l14067" name="l14067"></a><span class="lineno">14067</span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/</span></div>
<div class="line"><a id="l14068" name="l14068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba">14068</a></span><span class="preprocessor">#define USB_COUNT6_TX_1_COUNT6_TX_1         (0x03FF0000UL)       </span></div>
<div class="line"><a id="l14070" name="l14070"></a><span class="lineno">14070</span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/</span></div>
<div class="line"><a id="l14071" name="l14071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de">14071</a></span><span class="preprocessor">#define USB_COUNT7_TX_0_COUNT7_TX_0         (0x000003FFUL)       </span></div>
<div class="line"><a id="l14073" name="l14073"></a><span class="lineno">14073</span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/</span></div>
<div class="line"><a id="l14074" name="l14074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128">14074</a></span><span class="preprocessor">#define USB_COUNT7_TX_1_COUNT7_TX_1         (0x03FF0000UL)       </span></div>
<div class="line"><a id="l14076" name="l14076"></a><span class="lineno">14076</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l14077" name="l14077"></a><span class="lineno">14077</span> </div>
<div class="line"><a id="l14078" name="l14078"></a><span class="lineno">14078</span><span class="comment">/*****************  Bit definition for USB_ADDR0_RX register  *****************/</span></div>
<div class="line"><a id="l14079" name="l14079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadadd8d64c141ca66fd633edf767cfa64">14079</a></span><span class="preprocessor">#define USB_ADDR0_RX_ADDR0_RX_Pos                (1U)</span></div>
<div class="line"><a id="l14080" name="l14080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b1703edc346f5b4c52a75c1e6a63ff">14080</a></span><span class="preprocessor">#define USB_ADDR0_RX_ADDR0_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR0_RX_ADDR0_RX_Pos) </span></div>
<div class="line"><a id="l14081" name="l14081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11">14081</a></span><span class="preprocessor">#define USB_ADDR0_RX_ADDR0_RX                    USB_ADDR0_RX_ADDR0_RX_Msk     </span></div>
<div class="line"><a id="l14083" name="l14083"></a><span class="lineno">14083</span><span class="comment">/*****************  Bit definition for USB_ADDR1_RX register  *****************/</span></div>
<div class="line"><a id="l14084" name="l14084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cdc8f93b27331ca3f917ffa927ca99">14084</a></span><span class="preprocessor">#define USB_ADDR1_RX_ADDR1_RX_Pos                (1U)</span></div>
<div class="line"><a id="l14085" name="l14085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa21128fad85e7b2d13f4c224d53e566">14085</a></span><span class="preprocessor">#define USB_ADDR1_RX_ADDR1_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR1_RX_ADDR1_RX_Pos) </span></div>
<div class="line"><a id="l14086" name="l14086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3">14086</a></span><span class="preprocessor">#define USB_ADDR1_RX_ADDR1_RX                    USB_ADDR1_RX_ADDR1_RX_Msk     </span></div>
<div class="line"><a id="l14088" name="l14088"></a><span class="lineno">14088</span><span class="comment">/*****************  Bit definition for USB_ADDR2_RX register  *****************/</span></div>
<div class="line"><a id="l14089" name="l14089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e28f9d0efc5f9f2dc3684baa7b1894f">14089</a></span><span class="preprocessor">#define USB_ADDR2_RX_ADDR2_RX_Pos                (1U)</span></div>
<div class="line"><a id="l14090" name="l14090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d606ac260d6205ec423c7c3939607b5">14090</a></span><span class="preprocessor">#define USB_ADDR2_RX_ADDR2_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR2_RX_ADDR2_RX_Pos) </span></div>
<div class="line"><a id="l14091" name="l14091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7">14091</a></span><span class="preprocessor">#define USB_ADDR2_RX_ADDR2_RX                    USB_ADDR2_RX_ADDR2_RX_Msk     </span></div>
<div class="line"><a id="l14093" name="l14093"></a><span class="lineno">14093</span><span class="comment">/*****************  Bit definition for USB_ADDR3_RX register  *****************/</span></div>
<div class="line"><a id="l14094" name="l14094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2ed792353a62d7777f41634882cdec7">14094</a></span><span class="preprocessor">#define USB_ADDR3_RX_ADDR3_RX_Pos                (1U)</span></div>
<div class="line"><a id="l14095" name="l14095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e8f20a9e0076f405952d16f73b2495f">14095</a></span><span class="preprocessor">#define USB_ADDR3_RX_ADDR3_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR3_RX_ADDR3_RX_Pos) </span></div>
<div class="line"><a id="l14096" name="l14096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7">14096</a></span><span class="preprocessor">#define USB_ADDR3_RX_ADDR3_RX                    USB_ADDR3_RX_ADDR3_RX_Msk     </span></div>
<div class="line"><a id="l14098" name="l14098"></a><span class="lineno">14098</span><span class="comment">/*****************  Bit definition for USB_ADDR4_RX register  *****************/</span></div>
<div class="line"><a id="l14099" name="l14099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ca544f4a79e36c4856d896b2172cbb">14099</a></span><span class="preprocessor">#define USB_ADDR4_RX_ADDR4_RX_Pos                (1U)</span></div>
<div class="line"><a id="l14100" name="l14100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f9fee2db48605506f710a56e7d7b53">14100</a></span><span class="preprocessor">#define USB_ADDR4_RX_ADDR4_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR4_RX_ADDR4_RX_Pos) </span></div>
<div class="line"><a id="l14101" name="l14101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5">14101</a></span><span class="preprocessor">#define USB_ADDR4_RX_ADDR4_RX                    USB_ADDR4_RX_ADDR4_RX_Msk     </span></div>
<div class="line"><a id="l14103" name="l14103"></a><span class="lineno">14103</span><span class="comment">/*****************  Bit definition for USB_ADDR5_RX register  *****************/</span></div>
<div class="line"><a id="l14104" name="l14104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c82cb9e71bc01a50babc6155fa78e3c">14104</a></span><span class="preprocessor">#define USB_ADDR5_RX_ADDR5_RX_Pos                (1U)</span></div>
<div class="line"><a id="l14105" name="l14105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a12d683c7b8a24e7585e5dca9a0fceb">14105</a></span><span class="preprocessor">#define USB_ADDR5_RX_ADDR5_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR5_RX_ADDR5_RX_Pos) </span></div>
<div class="line"><a id="l14106" name="l14106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85">14106</a></span><span class="preprocessor">#define USB_ADDR5_RX_ADDR5_RX                    USB_ADDR5_RX_ADDR5_RX_Msk     </span></div>
<div class="line"><a id="l14108" name="l14108"></a><span class="lineno">14108</span><span class="comment">/*****************  Bit definition for USB_ADDR6_RX register  *****************/</span></div>
<div class="line"><a id="l14109" name="l14109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7378e4b79c850a15134e42b8c35e5da9">14109</a></span><span class="preprocessor">#define USB_ADDR6_RX_ADDR6_RX_Pos                (1U)</span></div>
<div class="line"><a id="l14110" name="l14110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cfc0723f6cbd8f4b22cacd5988ede61">14110</a></span><span class="preprocessor">#define USB_ADDR6_RX_ADDR6_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR6_RX_ADDR6_RX_Pos) </span></div>
<div class="line"><a id="l14111" name="l14111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6">14111</a></span><span class="preprocessor">#define USB_ADDR6_RX_ADDR6_RX                    USB_ADDR6_RX_ADDR6_RX_Msk     </span></div>
<div class="line"><a id="l14113" name="l14113"></a><span class="lineno">14113</span><span class="comment">/*****************  Bit definition for USB_ADDR7_RX register  *****************/</span></div>
<div class="line"><a id="l14114" name="l14114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f778ea9ba4c7721fcec6ce9ab557f2e">14114</a></span><span class="preprocessor">#define USB_ADDR7_RX_ADDR7_RX_Pos                (1U)</span></div>
<div class="line"><a id="l14115" name="l14115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6704f3c117f2fb50b56d4ffd0ea4cbc">14115</a></span><span class="preprocessor">#define USB_ADDR7_RX_ADDR7_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR7_RX_ADDR7_RX_Pos) </span></div>
<div class="line"><a id="l14116" name="l14116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006">14116</a></span><span class="preprocessor">#define USB_ADDR7_RX_ADDR7_RX                    USB_ADDR7_RX_ADDR7_RX_Msk     </span></div>
<div class="line"><a id="l14118" name="l14118"></a><span class="lineno">14118</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l14119" name="l14119"></a><span class="lineno">14119</span> </div>
<div class="line"><a id="l14120" name="l14120"></a><span class="lineno">14120</span><span class="comment">/*****************  Bit definition for USB_COUNT0_RX register  ****************/</span></div>
<div class="line"><a id="l14121" name="l14121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafadf45220d7991596d19adaab0e94336">14121</a></span><span class="preprocessor">#define USB_COUNT0_RX_COUNT0_RX_Pos              (0U)</span></div>
<div class="line"><a id="l14122" name="l14122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d09f9c8c66155cfbc83723aef5f7d1c">14122</a></span><span class="preprocessor">#define USB_COUNT0_RX_COUNT0_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT0_RX_COUNT0_RX_Pos) </span></div>
<div class="line"><a id="l14123" name="l14123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d">14123</a></span><span class="preprocessor">#define USB_COUNT0_RX_COUNT0_RX                  USB_COUNT0_RX_COUNT0_RX_Msk   </span></div>
<div class="line"><a id="l14125" name="l14125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2193295adbbd051a6de1275e3fb8a165">14125</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l14126" name="l14126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga063a87d12c002ca51a68700ba1504872">14126</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14127" name="l14127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb">14127</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK                  USB_COUNT0_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l14128" name="l14128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a">14128</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14129" name="l14129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0">14129</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14130" name="l14130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505">14130</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14131" name="l14131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c">14131</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14132" name="l14132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443">14132</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14134" name="l14134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0f084f16ebbfed6cdf7671ddf2392f1">14134</a></span><span class="preprocessor">#define USB_COUNT0_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l14135" name="l14135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fdf147a63c16e920e3816b43fce070c">14135</a></span><span class="preprocessor">#define USB_COUNT0_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT0_RX_BLSIZE_Pos) </span></div>
<div class="line"><a id="l14136" name="l14136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90">14136</a></span><span class="preprocessor">#define USB_COUNT0_RX_BLSIZE                     USB_COUNT0_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l14138" name="l14138"></a><span class="lineno">14138</span><span class="comment">/*****************  Bit definition for USB_COUNT1_RX register  ****************/</span></div>
<div class="line"><a id="l14139" name="l14139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ea2f2e05d325eeba6dfc980aae4bd1">14139</a></span><span class="preprocessor">#define USB_COUNT1_RX_COUNT1_RX_Pos              (0U)</span></div>
<div class="line"><a id="l14140" name="l14140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b2d78b6dafeed888d24d6b4d249b77d">14140</a></span><span class="preprocessor">#define USB_COUNT1_RX_COUNT1_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT1_RX_COUNT1_RX_Pos) </span></div>
<div class="line"><a id="l14141" name="l14141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a">14141</a></span><span class="preprocessor">#define USB_COUNT1_RX_COUNT1_RX                  USB_COUNT1_RX_COUNT1_RX_Msk   </span></div>
<div class="line"><a id="l14143" name="l14143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1ee0b3cbe190827e87d50b28ce417e">14143</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l14144" name="l14144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3553d2c7c5826ffc6e106bb46faec064">14144</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14145" name="l14145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217">14145</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK                  USB_COUNT1_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l14146" name="l14146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc">14146</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14147" name="l14147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d">14147</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14148" name="l14148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c">14148</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14149" name="l14149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351">14149</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14150" name="l14150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85">14150</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14152" name="l14152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84004335dc91514d62a7b63c1df1f05">14152</a></span><span class="preprocessor">#define USB_COUNT1_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l14153" name="l14153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad250969c952a2e528ba6e78ae044d07a">14153</a></span><span class="preprocessor">#define USB_COUNT1_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT1_RX_BLSIZE_Pos) </span></div>
<div class="line"><a id="l14154" name="l14154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925">14154</a></span><span class="preprocessor">#define USB_COUNT1_RX_BLSIZE                     USB_COUNT1_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l14156" name="l14156"></a><span class="lineno">14156</span><span class="comment">/*****************  Bit definition for USB_COUNT2_RX register  ****************/</span></div>
<div class="line"><a id="l14157" name="l14157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114b3072ec4102d60ea26475245301af">14157</a></span><span class="preprocessor">#define USB_COUNT2_RX_COUNT2_RX_Pos              (0U)</span></div>
<div class="line"><a id="l14158" name="l14158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b93fc627fd5bb8a669c48dd101105b">14158</a></span><span class="preprocessor">#define USB_COUNT2_RX_COUNT2_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT2_RX_COUNT2_RX_Pos) </span></div>
<div class="line"><a id="l14159" name="l14159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807">14159</a></span><span class="preprocessor">#define USB_COUNT2_RX_COUNT2_RX                  USB_COUNT2_RX_COUNT2_RX_Msk   </span></div>
<div class="line"><a id="l14161" name="l14161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7938e7f42b6aaa67f92d1726030df057">14161</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l14162" name="l14162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a1c6666d25b39f2caf38b34f7476bef">14162</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14163" name="l14163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000">14163</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK                  USB_COUNT2_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l14164" name="l14164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0">14164</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14165" name="l14165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141">14165</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14166" name="l14166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866">14166</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14167" name="l14167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc">14167</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14168" name="l14168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6">14168</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14170" name="l14170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc35008d0f5f8300b156c4d3d24a6c08">14170</a></span><span class="preprocessor">#define USB_COUNT2_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l14171" name="l14171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96fca9466bc28074077a7ff55cc98c16">14171</a></span><span class="preprocessor">#define USB_COUNT2_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT2_RX_BLSIZE_Pos) </span></div>
<div class="line"><a id="l14172" name="l14172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295">14172</a></span><span class="preprocessor">#define USB_COUNT2_RX_BLSIZE                     USB_COUNT2_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l14174" name="l14174"></a><span class="lineno">14174</span><span class="comment">/*****************  Bit definition for USB_COUNT3_RX register  ****************/</span></div>
<div class="line"><a id="l14175" name="l14175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3de327e63efc2c816ac1c876f081d7">14175</a></span><span class="preprocessor">#define USB_COUNT3_RX_COUNT3_RX_Pos              (0U)</span></div>
<div class="line"><a id="l14176" name="l14176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf25943b049fc9adcb71b6aa23085c4f6">14176</a></span><span class="preprocessor">#define USB_COUNT3_RX_COUNT3_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT3_RX_COUNT3_RX_Pos) </span></div>
<div class="line"><a id="l14177" name="l14177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7">14177</a></span><span class="preprocessor">#define USB_COUNT3_RX_COUNT3_RX                  USB_COUNT3_RX_COUNT3_RX_Msk   </span></div>
<div class="line"><a id="l14179" name="l14179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2312bf1e359ff3645c8a849415db127">14179</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l14180" name="l14180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c46440bf6dae4fa19a130192f5c37f2">14180</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14181" name="l14181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7">14181</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK                  USB_COUNT3_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l14182" name="l14182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66">14182</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14183" name="l14183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227">14183</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14184" name="l14184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231">14184</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14185" name="l14185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d">14185</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14186" name="l14186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241">14186</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14188" name="l14188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69938cf8f19570959a21df100640b">14188</a></span><span class="preprocessor">#define USB_COUNT3_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l14189" name="l14189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896c4c14f23bcb4ae53e13b9acb29f3d">14189</a></span><span class="preprocessor">#define USB_COUNT3_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT3_RX_BLSIZE_Pos) </span></div>
<div class="line"><a id="l14190" name="l14190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2">14190</a></span><span class="preprocessor">#define USB_COUNT3_RX_BLSIZE                     USB_COUNT3_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l14192" name="l14192"></a><span class="lineno">14192</span><span class="comment">/*****************  Bit definition for USB_COUNT4_RX register  ****************/</span></div>
<div class="line"><a id="l14193" name="l14193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a97be11b0125ef4e4398639c0a2d41">14193</a></span><span class="preprocessor">#define USB_COUNT4_RX_COUNT4_RX_Pos              (0U)</span></div>
<div class="line"><a id="l14194" name="l14194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6973f6be7e77105b80f3e13a00ae3b05">14194</a></span><span class="preprocessor">#define USB_COUNT4_RX_COUNT4_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT4_RX_COUNT4_RX_Pos) </span></div>
<div class="line"><a id="l14195" name="l14195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae">14195</a></span><span class="preprocessor">#define USB_COUNT4_RX_COUNT4_RX                  USB_COUNT4_RX_COUNT4_RX_Msk   </span></div>
<div class="line"><a id="l14197" name="l14197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3966e39ad11eeb78577eddeda32d5d">14197</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l14198" name="l14198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98255ee4e70f4c2a8abbc365d54a011">14198</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14199" name="l14199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384">14199</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK                  USB_COUNT4_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l14200" name="l14200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c">14200</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14201" name="l14201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d">14201</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14202" name="l14202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6">14202</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14203" name="l14203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba">14203</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14204" name="l14204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d">14204</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14206" name="l14206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga504ee4f4ca6780f55fb42f283c9d6eb5">14206</a></span><span class="preprocessor">#define USB_COUNT4_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l14207" name="l14207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d66e904eb6de47db510a49f7ff535b2">14207</a></span><span class="preprocessor">#define USB_COUNT4_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT4_RX_BLSIZE_Pos) </span></div>
<div class="line"><a id="l14208" name="l14208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61">14208</a></span><span class="preprocessor">#define USB_COUNT4_RX_BLSIZE                     USB_COUNT4_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l14210" name="l14210"></a><span class="lineno">14210</span><span class="comment">/*****************  Bit definition for USB_COUNT5_RX register  ****************/</span></div>
<div class="line"><a id="l14211" name="l14211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b374af4f5195ccc67ff01d6228d2894">14211</a></span><span class="preprocessor">#define USB_COUNT5_RX_COUNT5_RX_Pos              (0U)</span></div>
<div class="line"><a id="l14212" name="l14212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3505433c16bc6b39d68d56ff71e96376">14212</a></span><span class="preprocessor">#define USB_COUNT5_RX_COUNT5_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT5_RX_COUNT5_RX_Pos) </span></div>
<div class="line"><a id="l14213" name="l14213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba">14213</a></span><span class="preprocessor">#define USB_COUNT5_RX_COUNT5_RX                  USB_COUNT5_RX_COUNT5_RX_Msk   </span></div>
<div class="line"><a id="l14215" name="l14215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc108d2b9e98e1642c765865e63eb4b">14215</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l14216" name="l14216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228e978a8caa06c2269171ba52709b5f">14216</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14217" name="l14217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689">14217</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK                  USB_COUNT5_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l14218" name="l14218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2">14218</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14219" name="l14219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8">14219</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14220" name="l14220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99">14220</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14221" name="l14221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340">14221</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14222" name="l14222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2">14222</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14224" name="l14224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5b9fc4133efa7b46f85ae27180a907">14224</a></span><span class="preprocessor">#define USB_COUNT5_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l14225" name="l14225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b722878d18ede41d9e90f4603081a1">14225</a></span><span class="preprocessor">#define USB_COUNT5_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT5_RX_BLSIZE_Pos) </span></div>
<div class="line"><a id="l14226" name="l14226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285">14226</a></span><span class="preprocessor">#define USB_COUNT5_RX_BLSIZE                     USB_COUNT5_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l14228" name="l14228"></a><span class="lineno">14228</span><span class="comment">/*****************  Bit definition for USB_COUNT6_RX register  ****************/</span></div>
<div class="line"><a id="l14229" name="l14229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac333ed360cded5cf4718b8ef7c4e4724">14229</a></span><span class="preprocessor">#define USB_COUNT6_RX_COUNT6_RX_Pos              (0U)</span></div>
<div class="line"><a id="l14230" name="l14230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78106fac9b11c95043415128a32223b5">14230</a></span><span class="preprocessor">#define USB_COUNT6_RX_COUNT6_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT6_RX_COUNT6_RX_Pos) </span></div>
<div class="line"><a id="l14231" name="l14231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6">14231</a></span><span class="preprocessor">#define USB_COUNT6_RX_COUNT6_RX                  USB_COUNT6_RX_COUNT6_RX_Msk   </span></div>
<div class="line"><a id="l14233" name="l14233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bcc0bf5adec0690035a7fa33e02a92">14233</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l14234" name="l14234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77be9171c6e229fded4fc77612ba841b">14234</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14235" name="l14235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac">14235</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK                  USB_COUNT6_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l14236" name="l14236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9">14236</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14237" name="l14237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb">14237</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14238" name="l14238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">14238</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14239" name="l14239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f">14239</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14240" name="l14240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6">14240</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14242" name="l14242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4b23e1ab2c90f71e83c2801a633d564">14242</a></span><span class="preprocessor">#define USB_COUNT6_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l14243" name="l14243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eb817f417ad93f4f4dbb6bf5ef898de">14243</a></span><span class="preprocessor">#define USB_COUNT6_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT6_RX_BLSIZE_Pos) </span></div>
<div class="line"><a id="l14244" name="l14244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94">14244</a></span><span class="preprocessor">#define USB_COUNT6_RX_BLSIZE                     USB_COUNT6_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l14246" name="l14246"></a><span class="lineno">14246</span><span class="comment">/*****************  Bit definition for USB_COUNT7_RX register  ****************/</span></div>
<div class="line"><a id="l14247" name="l14247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871c18cfacbf06b3a2c6e7c5dfd31637">14247</a></span><span class="preprocessor">#define USB_COUNT7_RX_COUNT7_RX_Pos              (0U)</span></div>
<div class="line"><a id="l14248" name="l14248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea21f1d7484fb737a9bbe09e0ae02b59">14248</a></span><span class="preprocessor">#define USB_COUNT7_RX_COUNT7_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT7_RX_COUNT7_RX_Pos) </span></div>
<div class="line"><a id="l14249" name="l14249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d">14249</a></span><span class="preprocessor">#define USB_COUNT7_RX_COUNT7_RX                  USB_COUNT7_RX_COUNT7_RX_Msk   </span></div>
<div class="line"><a id="l14251" name="l14251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f606a7edae7c3d679cf8cf7a35fdaae">14251</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l14252" name="l14252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga447bc1f1dce9befa4dc1465dfcdcd6e9">14252</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14253" name="l14253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">14253</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK                  USB_COUNT7_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l14254" name="l14254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21">14254</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14255" name="l14255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4">14255</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14256" name="l14256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e">14256</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14257" name="l14257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52">14257</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14258" name="l14258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf">14258</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a id="l14260" name="l14260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8029c22d94ef395f42a2785929d5b03c">14260</a></span><span class="preprocessor">#define USB_COUNT7_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l14261" name="l14261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86bfa9d4ec16c10b2dd86230d32b35ad">14261</a></span><span class="preprocessor">#define USB_COUNT7_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT7_RX_BLSIZE_Pos) </span></div>
<div class="line"><a id="l14262" name="l14262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61">14262</a></span><span class="preprocessor">#define USB_COUNT7_RX_BLSIZE                     USB_COUNT7_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l14264" name="l14264"></a><span class="lineno">14264</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l14265" name="l14265"></a><span class="lineno">14265</span> </div>
<div class="line"><a id="l14266" name="l14266"></a><span class="lineno">14266</span><span class="comment">/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/</span></div>
<div class="line"><a id="l14267" name="l14267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07">14267</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_COUNT0_RX_0              (0x000003FFUL)          </span></div>
<div class="line"><a id="l14269" name="l14269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd">14269</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0              (0x00007C00UL)          </span></div>
<div class="line"><a id="l14270" name="l14270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7">14270</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_0            (0x00000400UL)          </span></div>
<div class="line"><a id="l14271" name="l14271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4">14271</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_1            (0x00000800UL)          </span></div>
<div class="line"><a id="l14272" name="l14272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555">14272</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_2            (0x00001000UL)          </span></div>
<div class="line"><a id="l14273" name="l14273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219">14273</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_3            (0x00002000UL)          </span></div>
<div class="line"><a id="l14274" name="l14274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689">14274</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_4            (0x00004000UL)          </span></div>
<div class="line"><a id="l14276" name="l14276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">14276</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_BLSIZE_0                 (0x00008000UL)          </span></div>
<div class="line"><a id="l14278" name="l14278"></a><span class="lineno">14278</span><span class="comment">/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/</span></div>
<div class="line"><a id="l14279" name="l14279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7">14279</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_COUNT0_RX_1              (0x03FF0000UL)          </span></div>
<div class="line"><a id="l14281" name="l14281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed">14281</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1              (0x7C000000UL)          </span></div>
<div class="line"><a id="l14282" name="l14282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767">14282</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_0            (0x04000000UL)          </span></div>
<div class="line"><a id="l14283" name="l14283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d">14283</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_1            (0x08000000UL)          </span></div>
<div class="line"><a id="l14284" name="l14284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab">14284</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_2            (0x10000000UL)          </span></div>
<div class="line"><a id="l14285" name="l14285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2">14285</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_3            (0x20000000UL)          </span></div>
<div class="line"><a id="l14286" name="l14286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9">14286</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_4            (0x40000000UL)          </span></div>
<div class="line"><a id="l14288" name="l14288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">14288</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_BLSIZE_1                 (0x80000000UL)          </span></div>
<div class="line"><a id="l14290" name="l14290"></a><span class="lineno">14290</span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/</span></div>
<div class="line"><a id="l14291" name="l14291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33">14291</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_COUNT1_RX_0              (0x000003FFUL)          </span></div>
<div class="line"><a id="l14293" name="l14293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49">14293</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0              (0x00007C00UL)          </span></div>
<div class="line"><a id="l14294" name="l14294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00">14294</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_0            (0x00000400UL)          </span></div>
<div class="line"><a id="l14295" name="l14295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9">14295</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_1            (0x00000800UL)          </span></div>
<div class="line"><a id="l14296" name="l14296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3">14296</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_2            (0x00001000UL)          </span></div>
<div class="line"><a id="l14297" name="l14297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7">14297</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_3            (0x00002000UL)          </span></div>
<div class="line"><a id="l14298" name="l14298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d">14298</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_4            (0x00004000UL)          </span></div>
<div class="line"><a id="l14300" name="l14300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39">14300</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_BLSIZE_0                 (0x00008000UL)          </span></div>
<div class="line"><a id="l14302" name="l14302"></a><span class="lineno">14302</span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/</span></div>
<div class="line"><a id="l14303" name="l14303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253">14303</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_COUNT1_RX_1              (0x03FF0000UL)          </span></div>
<div class="line"><a id="l14305" name="l14305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e">14305</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1              (0x7C000000UL)          </span></div>
<div class="line"><a id="l14306" name="l14306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975">14306</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_0            (0x04000000UL)          </span></div>
<div class="line"><a id="l14307" name="l14307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36">14307</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_1            (0x08000000UL)          </span></div>
<div class="line"><a id="l14308" name="l14308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80">14308</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_2            (0x10000000UL)          </span></div>
<div class="line"><a id="l14309" name="l14309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387">14309</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_3            (0x20000000UL)          </span></div>
<div class="line"><a id="l14310" name="l14310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb">14310</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_4            (0x40000000UL)          </span></div>
<div class="line"><a id="l14312" name="l14312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65">14312</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_BLSIZE_1                 (0x80000000UL)          </span></div>
<div class="line"><a id="l14314" name="l14314"></a><span class="lineno">14314</span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/</span></div>
<div class="line"><a id="l14315" name="l14315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6">14315</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_COUNT2_RX_0              (0x000003FFUL)          </span></div>
<div class="line"><a id="l14317" name="l14317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd">14317</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0              (0x00007C00UL)          </span></div>
<div class="line"><a id="l14318" name="l14318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62">14318</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_0            (0x00000400UL)          </span></div>
<div class="line"><a id="l14319" name="l14319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34">14319</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_1            (0x00000800UL)          </span></div>
<div class="line"><a id="l14320" name="l14320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c">14320</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_2            (0x00001000UL)          </span></div>
<div class="line"><a id="l14321" name="l14321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa">14321</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_3            (0x00002000UL)          </span></div>
<div class="line"><a id="l14322" name="l14322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f">14322</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_4            (0x00004000UL)          </span></div>
<div class="line"><a id="l14324" name="l14324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82">14324</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_BLSIZE_0                 (0x00008000UL)          </span></div>
<div class="line"><a id="l14326" name="l14326"></a><span class="lineno">14326</span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/</span></div>
<div class="line"><a id="l14327" name="l14327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a">14327</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_COUNT2_RX_1              (0x03FF0000UL)          </span></div>
<div class="line"><a id="l14329" name="l14329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2">14329</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1              (0x7C000000UL)          </span></div>
<div class="line"><a id="l14330" name="l14330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8">14330</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_0            (0x04000000UL)          </span></div>
<div class="line"><a id="l14331" name="l14331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e">14331</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_1            (0x08000000UL)          </span></div>
<div class="line"><a id="l14332" name="l14332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2">14332</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_2            (0x10000000UL)          </span></div>
<div class="line"><a id="l14333" name="l14333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d">14333</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_3            (0x20000000UL)          </span></div>
<div class="line"><a id="l14334" name="l14334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716">14334</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_4            (0x40000000UL)          </span></div>
<div class="line"><a id="l14336" name="l14336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510">14336</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_BLSIZE_1                 (0x80000000UL)          </span></div>
<div class="line"><a id="l14338" name="l14338"></a><span class="lineno">14338</span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/</span></div>
<div class="line"><a id="l14339" name="l14339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be">14339</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_COUNT3_RX_0              (0x000003FFUL)          </span></div>
<div class="line"><a id="l14341" name="l14341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a">14341</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0              (0x00007C00UL)          </span></div>
<div class="line"><a id="l14342" name="l14342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5">14342</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_0            (0x00000400UL)          </span></div>
<div class="line"><a id="l14343" name="l14343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f">14343</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_1            (0x00000800UL)          </span></div>
<div class="line"><a id="l14344" name="l14344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2">14344</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_2            (0x00001000UL)          </span></div>
<div class="line"><a id="l14345" name="l14345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb">14345</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_3            (0x00002000UL)          </span></div>
<div class="line"><a id="l14346" name="l14346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04">14346</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_4            (0x00004000UL)          </span></div>
<div class="line"><a id="l14348" name="l14348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f">14348</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_BLSIZE_0                 (0x00008000UL)          </span></div>
<div class="line"><a id="l14350" name="l14350"></a><span class="lineno">14350</span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/</span></div>
<div class="line"><a id="l14351" name="l14351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0">14351</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_COUNT3_RX_1              (0x03FF0000UL)          </span></div>
<div class="line"><a id="l14353" name="l14353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7">14353</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1              (0x7C000000UL)          </span></div>
<div class="line"><a id="l14354" name="l14354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa">14354</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_0            (0x04000000UL)          </span></div>
<div class="line"><a id="l14355" name="l14355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9">14355</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_1            (0x08000000UL)          </span></div>
<div class="line"><a id="l14356" name="l14356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0">14356</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_2            (0x10000000UL)          </span></div>
<div class="line"><a id="l14357" name="l14357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359">14357</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_3            (0x20000000UL)          </span></div>
<div class="line"><a id="l14358" name="l14358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254">14358</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_4            (0x40000000UL)          </span></div>
<div class="line"><a id="l14360" name="l14360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031">14360</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_BLSIZE_1                 (0x80000000UL)          </span></div>
<div class="line"><a id="l14362" name="l14362"></a><span class="lineno">14362</span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/</span></div>
<div class="line"><a id="l14363" name="l14363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952">14363</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_COUNT4_RX_0              (0x000003FFUL)          </span></div>
<div class="line"><a id="l14365" name="l14365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7">14365</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0              (0x00007C00UL)          </span></div>
<div class="line"><a id="l14366" name="l14366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89">14366</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_0            (0x00000400UL)          </span></div>
<div class="line"><a id="l14367" name="l14367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b">14367</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_1            (0x00000800UL)          </span></div>
<div class="line"><a id="l14368" name="l14368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1">14368</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_2            (0x00001000UL)          </span></div>
<div class="line"><a id="l14369" name="l14369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b">14369</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_3            (0x00002000UL)          </span></div>
<div class="line"><a id="l14370" name="l14370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">14370</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_4            (0x00004000UL)          </span></div>
<div class="line"><a id="l14372" name="l14372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424">14372</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_BLSIZE_0                 (0x00008000UL)          </span></div>
<div class="line"><a id="l14374" name="l14374"></a><span class="lineno">14374</span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/</span></div>
<div class="line"><a id="l14375" name="l14375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb">14375</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_COUNT4_RX_1              (0x03FF0000UL)          </span></div>
<div class="line"><a id="l14377" name="l14377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e">14377</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1              (0x7C000000UL)          </span></div>
<div class="line"><a id="l14378" name="l14378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007">14378</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_0            (0x04000000UL)          </span></div>
<div class="line"><a id="l14379" name="l14379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f">14379</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_1            (0x08000000UL)          </span></div>
<div class="line"><a id="l14380" name="l14380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64">14380</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_2            (0x10000000UL)          </span></div>
<div class="line"><a id="l14381" name="l14381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e">14381</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_3            (0x20000000UL)          </span></div>
<div class="line"><a id="l14382" name="l14382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853">14382</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_4            (0x40000000UL)          </span></div>
<div class="line"><a id="l14384" name="l14384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d">14384</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_BLSIZE_1                 (0x80000000UL)          </span></div>
<div class="line"><a id="l14386" name="l14386"></a><span class="lineno">14386</span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/</span></div>
<div class="line"><a id="l14387" name="l14387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801">14387</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_COUNT5_RX_0              (0x000003FFUL)          </span></div>
<div class="line"><a id="l14389" name="l14389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204">14389</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0              (0x00007C00UL)          </span></div>
<div class="line"><a id="l14390" name="l14390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166">14390</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_0            (0x00000400UL)          </span></div>
<div class="line"><a id="l14391" name="l14391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94">14391</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_1            (0x00000800UL)          </span></div>
<div class="line"><a id="l14392" name="l14392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f">14392</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_2            (0x00001000UL)          </span></div>
<div class="line"><a id="l14393" name="l14393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219">14393</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_3            (0x00002000UL)          </span></div>
<div class="line"><a id="l14394" name="l14394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5">14394</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_4            (0x00004000UL)          </span></div>
<div class="line"><a id="l14396" name="l14396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e">14396</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_BLSIZE_0                 (0x00008000UL)          </span></div>
<div class="line"><a id="l14398" name="l14398"></a><span class="lineno">14398</span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/</span></div>
<div class="line"><a id="l14399" name="l14399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6">14399</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_COUNT5_RX_1              (0x03FF0000UL)          </span></div>
<div class="line"><a id="l14401" name="l14401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03">14401</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1              (0x7C000000UL)          </span></div>
<div class="line"><a id="l14402" name="l14402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696">14402</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_0            (0x04000000UL)          </span></div>
<div class="line"><a id="l14403" name="l14403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55">14403</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_1            (0x08000000UL)          </span></div>
<div class="line"><a id="l14404" name="l14404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861">14404</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_2            (0x10000000UL)          </span></div>
<div class="line"><a id="l14405" name="l14405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2">14405</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_3            (0x20000000UL)          </span></div>
<div class="line"><a id="l14406" name="l14406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7">14406</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_4            (0x40000000UL)          </span></div>
<div class="line"><a id="l14408" name="l14408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce">14408</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_BLSIZE_1                 (0x80000000UL)          </span></div>
<div class="line"><a id="l14410" name="l14410"></a><span class="lineno">14410</span><span class="comment">/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/</span></div>
<div class="line"><a id="l14411" name="l14411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9">14411</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_COUNT6_RX_0              (0x000003FFUL)          </span></div>
<div class="line"><a id="l14413" name="l14413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4">14413</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0              (0x00007C00UL)          </span></div>
<div class="line"><a id="l14414" name="l14414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff">14414</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_0            (0x00000400UL)          </span></div>
<div class="line"><a id="l14415" name="l14415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad">14415</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_1            (0x00000800UL)          </span></div>
<div class="line"><a id="l14416" name="l14416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1">14416</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_2            (0x00001000UL)          </span></div>
<div class="line"><a id="l14417" name="l14417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e">14417</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_3            (0x00002000UL)          </span></div>
<div class="line"><a id="l14418" name="l14418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa">14418</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_4            (0x00004000UL)          </span></div>
<div class="line"><a id="l14420" name="l14420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c">14420</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_BLSIZE_0                 (0x00008000UL)          </span></div>
<div class="line"><a id="l14422" name="l14422"></a><span class="lineno">14422</span><span class="comment">/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/</span></div>
<div class="line"><a id="l14423" name="l14423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6">14423</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_COUNT6_RX_1              (0x03FF0000UL)          </span></div>
<div class="line"><a id="l14425" name="l14425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81">14425</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1              (0x7C000000UL)          </span></div>
<div class="line"><a id="l14426" name="l14426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992">14426</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_0            (0x04000000UL)          </span></div>
<div class="line"><a id="l14427" name="l14427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225">14427</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_1            (0x08000000UL)          </span></div>
<div class="line"><a id="l14428" name="l14428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14">14428</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_2            (0x10000000UL)          </span></div>
<div class="line"><a id="l14429" name="l14429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc">14429</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_3            (0x20000000UL)          </span></div>
<div class="line"><a id="l14430" name="l14430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6">14430</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_4            (0x40000000UL)          </span></div>
<div class="line"><a id="l14432" name="l14432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82">14432</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_BLSIZE_1                 (0x80000000UL)          </span></div>
<div class="line"><a id="l14434" name="l14434"></a><span class="lineno">14434</span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/</span></div>
<div class="line"><a id="l14435" name="l14435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9">14435</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_COUNT7_RX_0              (0x000003FFUL)          </span></div>
<div class="line"><a id="l14437" name="l14437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99">14437</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0              (0x00007C00UL)          </span></div>
<div class="line"><a id="l14438" name="l14438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0">14438</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_0            (0x00000400UL)          </span></div>
<div class="line"><a id="l14439" name="l14439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f">14439</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_1            (0x00000800UL)          </span></div>
<div class="line"><a id="l14440" name="l14440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79">14440</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_2            (0x00001000UL)          </span></div>
<div class="line"><a id="l14441" name="l14441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd">14441</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_3            (0x00002000UL)          </span></div>
<div class="line"><a id="l14442" name="l14442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b">14442</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_4            (0x00004000UL)          </span></div>
<div class="line"><a id="l14444" name="l14444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be">14444</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_BLSIZE_0                 (0x00008000UL)          </span></div>
<div class="line"><a id="l14446" name="l14446"></a><span class="lineno">14446</span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/</span></div>
<div class="line"><a id="l14447" name="l14447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">14447</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_COUNT7_RX_1              (0x03FF0000UL)          </span></div>
<div class="line"><a id="l14449" name="l14449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9">14449</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1              (0x7C000000UL)          </span></div>
<div class="line"><a id="l14450" name="l14450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07">14450</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_0            (0x04000000UL)          </span></div>
<div class="line"><a id="l14451" name="l14451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97">14451</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_1            (0x08000000UL)          </span></div>
<div class="line"><a id="l14452" name="l14452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094">14452</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_2            (0x10000000UL)          </span></div>
<div class="line"><a id="l14453" name="l14453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3">14453</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_3            (0x20000000UL)          </span></div>
<div class="line"><a id="l14454" name="l14454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a">14454</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_4            (0x40000000UL)          </span></div>
<div class="line"><a id="l14456" name="l14456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff">14456</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_BLSIZE_1                 (0x80000000UL)          </span></div>
<div class="line"><a id="l14471" name="l14471"></a><span class="lineno">14471</span><span class="comment">/******************************* ADC Instances ********************************/</span></div>
<div class="line"><a id="l14472" name="l14472"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23">14472</a></span><span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div>
<div class="line"><a id="l14473" name="l14473"></a><span class="lineno">14473</span> </div>
<div class="line"><a id="l14474" name="l14474"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2">14474</a></span><span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)</span></div>
<div class="line"><a id="l14475" name="l14475"></a><span class="lineno">14475</span> </div>
<div class="line"><a id="l14476" name="l14476"></a><span class="lineno">14476</span><span class="comment">/******************************** CAN Instances ******************************/</span></div>
<div class="line"><a id="l14477" name="l14477"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga974dd363bcb2a5f48ec032509fd4ece3">14477</a></span><span class="preprocessor">#define IS_CAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CAN1)</span></div>
<div class="line"><a id="l14478" name="l14478"></a><span class="lineno">14478</span> </div>
<div class="line"><a id="l14479" name="l14479"></a><span class="lineno">14479</span><span class="comment">/******************************** COMP Instances ******************************/</span></div>
<div class="line"><a id="l14480" name="l14480"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaefa161742156617f25fb34aec6354427">14480</a></span><span class="preprocessor">#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \</span></div>
<div class="line"><a id="l14481" name="l14481"></a><span class="lineno">14481</span><span class="preprocessor">                                        ((INSTANCE) == COMP2))</span></div>
<div class="line"><a id="l14482" name="l14482"></a><span class="lineno">14482</span> </div>
<div class="line"><a id="l14483" name="l14483"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaa7c8a0729f6b2a35ce000556078fa737">14483</a></span><span class="preprocessor">#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)</span></div>
<div class="line"><a id="l14484" name="l14484"></a><span class="lineno">14484</span> </div>
<div class="line"><a id="l14485" name="l14485"></a><span class="lineno">14485</span><span class="comment">/******************** COMP Instances with window mode capability **************/</span></div>
<div class="line"><a id="l14486" name="l14486"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab7f78e841f84bf7ec834748ca685fbc0">14486</a></span><span class="preprocessor">#define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) ((INSTANCE) == COMP2)</span></div>
<div class="line"><a id="l14487" name="l14487"></a><span class="lineno">14487</span> </div>
<div class="line"><a id="l14488" name="l14488"></a><span class="lineno">14488</span><span class="comment">/******************************* CRC Instances ********************************/</span></div>
<div class="line"><a id="l14489" name="l14489"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1">14489</a></span><span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div>
<div class="line"><a id="l14490" name="l14490"></a><span class="lineno">14490</span> </div>
<div class="line"><a id="l14491" name="l14491"></a><span class="lineno">14491</span><span class="comment">/******************************* DAC Instances ********************************/</span></div>
<div class="line"><a id="l14492" name="l14492"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga94426b97cc5f1644d67f291cbcdba6d8">14492</a></span><span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)</span></div>
<div class="line"><a id="l14493" name="l14493"></a><span class="lineno">14493</span> </div>
<div class="line"><a id="l14494" name="l14494"></a><span class="lineno">14494</span><span class="comment">/******************************** DMA Instances *******************************/</span></div>
<div class="line"><a id="l14495" name="l14495"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga40beb02b397c5f47e22a83fc28034afe">14495</a></span><span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div>
<div class="line"><a id="l14496" name="l14496"></a><span class="lineno">14496</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div>
<div class="line"><a id="l14497" name="l14497"></a><span class="lineno">14497</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div>
<div class="line"><a id="l14498" name="l14498"></a><span class="lineno">14498</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div>
<div class="line"><a id="l14499" name="l14499"></a><span class="lineno">14499</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5) || \</span></div>
<div class="line"><a id="l14500" name="l14500"></a><span class="lineno">14500</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel6) || \</span></div>
<div class="line"><a id="l14501" name="l14501"></a><span class="lineno">14501</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel7) || \</span></div>
<div class="line"><a id="l14502" name="l14502"></a><span class="lineno">14502</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel1) || \</span></div>
<div class="line"><a id="l14503" name="l14503"></a><span class="lineno">14503</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel2) || \</span></div>
<div class="line"><a id="l14504" name="l14504"></a><span class="lineno">14504</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel3) || \</span></div>
<div class="line"><a id="l14505" name="l14505"></a><span class="lineno">14505</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel4) || \</span></div>
<div class="line"><a id="l14506" name="l14506"></a><span class="lineno">14506</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel5) || \</span></div>
<div class="line"><a id="l14507" name="l14507"></a><span class="lineno">14507</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel6) || \</span></div>
<div class="line"><a id="l14508" name="l14508"></a><span class="lineno">14508</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel7))</span></div>
<div class="line"><a id="l14509" name="l14509"></a><span class="lineno">14509</span> </div>
<div class="line"><a id="l14510" name="l14510"></a><span class="lineno">14510</span><span class="comment">/******************************* GPIO Instances *******************************/</span></div>
<div class="line"><a id="l14511" name="l14511"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga783626dd2431afebea836a102e318957">14511</a></span><span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a id="l14512" name="l14512"></a><span class="lineno">14512</span><span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a id="l14513" name="l14513"></a><span class="lineno">14513</span><span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a id="l14514" name="l14514"></a><span class="lineno">14514</span><span class="preprocessor">                                        ((INSTANCE) == GPIOH))</span></div>
<div class="line"><a id="l14515" name="l14515"></a><span class="lineno">14515</span> </div>
<div class="line"><a id="l14516" name="l14516"></a><span class="lineno">14516</span><span class="comment">/******************************* GPIO AF Instances ****************************/</span></div>
<div class="line"><a id="l14517" name="l14517"></a><span class="lineno">14517</span><span class="comment">/* On L4, all GPIO Bank support AF */</span></div>
<div class="line"><a id="l14518" name="l14518"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga9d2e0c4bb80b983730a3a5d98d56f535">14518</a></span><span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a id="l14519" name="l14519"></a><span class="lineno">14519</span> </div>
<div class="line"><a id="l14520" name="l14520"></a><span class="lineno">14520</span><span class="comment">/**************************** GPIO Lock Instances *****************************/</span></div>
<div class="line"><a id="l14521" name="l14521"></a><span class="lineno">14521</span><span class="comment">/* On L4, all GPIO Bank support the Lock mechanism */</span></div>
<div class="line"><a id="l14522" name="l14522"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaa84537785f7bf8425db6e392187ea2e6">14522</a></span><span class="preprocessor">#define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a id="l14523" name="l14523"></a><span class="lineno">14523</span> </div>
<div class="line"><a id="l14524" name="l14524"></a><span class="lineno">14524</span><span class="comment">/******************************** I2C Instances *******************************/</span></div>
<div class="line"><a id="l14525" name="l14525"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2">14525</a></span><span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a id="l14526" name="l14526"></a><span class="lineno">14526</span><span class="preprocessor">                                       ((INSTANCE) == I2C3))</span></div>
<div class="line"><a id="l14527" name="l14527"></a><span class="lineno">14527</span> </div>
<div class="line"><a id="l14528" name="l14528"></a><span class="lineno">14528</span><span class="comment">/****************** I2C Instances : wakeup capability from stop modes *********/</span></div>
<div class="line"><a id="l14529" name="l14529"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gadf692bda16bac3264bccff7f59ddaab9">14529</a></span><span class="preprocessor">#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a id="l14530" name="l14530"></a><span class="lineno">14530</span> </div>
<div class="line"><a id="l14531" name="l14531"></a><span class="lineno">14531</span><span class="comment">/****************************** OPAMP Instances *******************************/</span></div>
<div class="line"><a id="l14532" name="l14532"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gae5b0e32617bd58801736b0d18218df98">14532</a></span><span class="preprocessor">#define IS_OPAMP_ALL_INSTANCE(INSTANCE) ((INSTANCE) == OPAMP1)</span></div>
<div class="line"><a id="l14533" name="l14533"></a><span class="lineno">14533</span> </div>
<div class="line"><a id="l14534" name="l14534"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac0fc14c0073103622ba7145f16303182">14534</a></span><span class="preprocessor">#define IS_OPAMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == OPAMP1_COMMON)</span></div>
<div class="line"><a id="l14535" name="l14535"></a><span class="lineno">14535</span> </div>
<div class="line"><a id="l14536" name="l14536"></a><span class="lineno">14536</span><span class="comment">/******************************* QSPI Instances *******************************/</span></div>
<div class="line"><a id="l14537" name="l14537"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gadf18e01137acb818a55d8d5342b36bab">14537</a></span><span class="preprocessor">#define IS_QSPI_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == QUADSPI)</span></div>
<div class="line"><a id="l14538" name="l14538"></a><span class="lineno">14538</span> </div>
<div class="line"><a id="l14539" name="l14539"></a><span class="lineno">14539</span><span class="comment">/******************************* RNG Instances ********************************/</span></div>
<div class="line"><a id="l14540" name="l14540"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7369db258c1b8931b427262d0673751f">14540</a></span><span class="preprocessor">#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)</span></div>
<div class="line"><a id="l14541" name="l14541"></a><span class="lineno">14541</span> </div>
<div class="line"><a id="l14542" name="l14542"></a><span class="lineno">14542</span><span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a id="l14543" name="l14543"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce">14543</a></span><span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div>
<div class="line"><a id="l14544" name="l14544"></a><span class="lineno">14544</span> </div>
<div class="line"><a id="l14545" name="l14545"></a><span class="lineno">14545</span><span class="comment">/******************************** SAI Instances *******************************/</span></div>
<div class="line"><a id="l14546" name="l14546"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga15b86b76ac837e1e08e615e24b073ff3">14546</a></span><span class="preprocessor">#define IS_SAI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SAI1_Block_A) || \</span></div>
<div class="line"><a id="l14547" name="l14547"></a><span class="lineno">14547</span><span class="preprocessor">                                       ((INSTANCE) == SAI1_Block_B))</span></div>
<div class="line"><a id="l14548" name="l14548"></a><span class="lineno">14548</span> </div>
<div class="line"><a id="l14549" name="l14549"></a><span class="lineno">14549</span><span class="comment">/****************************** SMBUS Instances *******************************/</span></div>
<div class="line"><a id="l14550" name="l14550"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf492fcfe71eab8d1dadf4d837b840af6">14550</a></span><span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a id="l14551" name="l14551"></a><span class="lineno">14551</span><span class="preprocessor">                                         ((INSTANCE) == I2C3))</span></div>
<div class="line"><a id="l14552" name="l14552"></a><span class="lineno">14552</span> </div>
<div class="line"><a id="l14553" name="l14553"></a><span class="lineno">14553</span><span class="comment">/******************************** SPI Instances *******************************/</span></div>
<div class="line"><a id="l14554" name="l14554"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c">14554</a></span><span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div>
<div class="line"><a id="l14555" name="l14555"></a><span class="lineno">14555</span><span class="preprocessor">                                       ((INSTANCE) == SPI3))</span></div>
<div class="line"><a id="l14556" name="l14556"></a><span class="lineno">14556</span> </div>
<div class="line"><a id="l14557" name="l14557"></a><span class="lineno">14557</span><span class="comment">/******************************** SWPMI Instances *****************************/</span></div>
<div class="line"><a id="l14558" name="l14558"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacb6c41c3a2a4b15a829a2f9b7663cc9c">14558</a></span><span class="preprocessor">#define IS_SWPMI_INSTANCE(INSTANCE)  ((INSTANCE) == SWPMI1)</span></div>
<div class="line"><a id="l14559" name="l14559"></a><span class="lineno">14559</span> </div>
<div class="line"><a id="l14560" name="l14560"></a><span class="lineno">14560</span><span class="comment">/****************** LPTIM Instances : All supported instances *****************/</span></div>
<div class="line"><a id="l14561" name="l14561"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga61a90af30828ab8e254ea2a3c27e8077">14561</a></span><span class="preprocessor">#define IS_LPTIM_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \</span></div>
<div class="line"><a id="l14562" name="l14562"></a><span class="lineno">14562</span><span class="preprocessor">                                         ((INSTANCE) == LPTIM2))</span></div>
<div class="line"><a id="l14563" name="l14563"></a><span class="lineno">14563</span> </div>
<div class="line"><a id="l14564" name="l14564"></a><span class="lineno">14564</span><span class="comment">/****************** LPTIM Instances : supporting the encoder mode *************/</span></div>
<div class="line"><a id="l14565" name="l14565"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab1ff4023b7203725591b34e0cfa00f19">14565</a></span><span class="preprocessor">#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)</span></div>
<div class="line"><a id="l14566" name="l14566"></a><span class="lineno">14566</span> </div>
<div class="line"><a id="l14567" name="l14567"></a><span class="lineno">14567</span><span class="comment">/****************** TIM Instances : All supported instances *******************/</span></div>
<div class="line"><a id="l14568" name="l14568"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98">14568</a></span><span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l14569" name="l14569"></a><span class="lineno">14569</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l14570" name="l14570"></a><span class="lineno">14570</span><span class="preprocessor">                                         ((INSTANCE) == TIM6)   || \</span></div>
<div class="line"><a id="l14571" name="l14571"></a><span class="lineno">14571</span><span class="preprocessor">                                         ((INSTANCE) == TIM7)   || \</span></div>
<div class="line"><a id="l14572" name="l14572"></a><span class="lineno">14572</span><span class="preprocessor">                                         ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l14573" name="l14573"></a><span class="lineno">14573</span><span class="preprocessor">                                         ((INSTANCE) == TIM16))</span></div>
<div class="line"><a id="l14574" name="l14574"></a><span class="lineno">14574</span> </div>
<div class="line"><a id="l14575" name="l14575"></a><span class="lineno">14575</span><span class="comment">/****************** TIM Instances : supporting 32 bits counter ****************/</span></div>
<div class="line"><a id="l14576" name="l14576"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac41867bf288927ff8ff10a85e67a591b">14576</a></span><span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM2)</span></div>
<div class="line"><a id="l14577" name="l14577"></a><span class="lineno">14577</span> </div>
<div class="line"><a id="l14578" name="l14578"></a><span class="lineno">14578</span><span class="comment">/****************** TIM Instances : supporting the break function *************/</span></div>
<div class="line"><a id="l14579" name="l14579"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d">14579</a></span><span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a id="l14580" name="l14580"></a><span class="lineno">14580</span><span class="preprocessor">                                            ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a id="l14581" name="l14581"></a><span class="lineno">14581</span><span class="preprocessor">                                            ((INSTANCE) == TIM16))</span></div>
<div class="line"><a id="l14582" name="l14582"></a><span class="lineno">14582</span> </div>
<div class="line"><a id="l14583" name="l14583"></a><span class="lineno">14583</span><span class="comment">/************** TIM Instances : supporting Break source selection *************/</span></div>
<div class="line"><a id="l14584" name="l14584"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga99d4e13b270b8dba4bce38dc3dd32e1f">14584</a></span><span class="preprocessor">#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l14585" name="l14585"></a><span class="lineno">14585</span><span class="preprocessor">                                               ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l14586" name="l14586"></a><span class="lineno">14586</span><span class="preprocessor">                                               ((INSTANCE) == TIM16))</span></div>
<div class="line"><a id="l14587" name="l14587"></a><span class="lineno">14587</span> </div>
<div class="line"><a id="l14588" name="l14588"></a><span class="lineno">14588</span><span class="comment">/****************** TIM Instances : supporting 2 break inputs *****************/</span></div>
<div class="line"><a id="l14589" name="l14589"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga64ee0eb39ee44221618c397a8f74c7b8">14589</a></span><span class="preprocessor">#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l14590" name="l14590"></a><span class="lineno">14590</span> </div>
<div class="line"><a id="l14591" name="l14591"></a><span class="lineno">14591</span><span class="comment">/************* TIM Instances : at least 1 capture/compare channel *************/</span></div>
<div class="line"><a id="l14592" name="l14592"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464">14592</a></span><span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l14593" name="l14593"></a><span class="lineno">14593</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l14594" name="l14594"></a><span class="lineno">14594</span><span class="preprocessor">                                         ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l14595" name="l14595"></a><span class="lineno">14595</span><span class="preprocessor">                                         ((INSTANCE) == TIM16))</span></div>
<div class="line"><a id="l14596" name="l14596"></a><span class="lineno">14596</span> </div>
<div class="line"><a id="l14597" name="l14597"></a><span class="lineno">14597</span><span class="comment">/************ TIM Instances : at least 2 capture/compare channels *************/</span></div>
<div class="line"><a id="l14598" name="l14598"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c">14598</a></span><span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l14599" name="l14599"></a><span class="lineno">14599</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l14600" name="l14600"></a><span class="lineno">14600</span><span class="preprocessor">                                         ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l14601" name="l14601"></a><span class="lineno">14601</span> </div>
<div class="line"><a id="l14602" name="l14602"></a><span class="lineno">14602</span><span class="comment">/************ TIM Instances : at least 3 capture/compare channels *************/</span></div>
<div class="line"><a id="l14603" name="l14603"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e">14603</a></span><span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l14604" name="l14604"></a><span class="lineno">14604</span><span class="preprocessor">                                         ((INSTANCE) == TIM2))</span></div>
<div class="line"><a id="l14605" name="l14605"></a><span class="lineno">14605</span> </div>
<div class="line"><a id="l14606" name="l14606"></a><span class="lineno">14606</span><span class="comment">/************ TIM Instances : at least 4 capture/compare channels *************/</span></div>
<div class="line"><a id="l14607" name="l14607"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07">14607</a></span><span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l14608" name="l14608"></a><span class="lineno">14608</span><span class="preprocessor">                                         ((INSTANCE) == TIM2))</span></div>
<div class="line"><a id="l14609" name="l14609"></a><span class="lineno">14609</span> </div>
<div class="line"><a id="l14610" name="l14610"></a><span class="lineno">14610</span><span class="comment">/****************** TIM Instances : at least 5 capture/compare channels *******/</span></div>
<div class="line"><a id="l14611" name="l14611"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga792dfa11e701c0e2dad3ed9e6b32fdff">14611</a></span><span class="preprocessor">#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l14612" name="l14612"></a><span class="lineno">14612</span> </div>
<div class="line"><a id="l14613" name="l14613"></a><span class="lineno">14613</span><span class="comment">/****************** TIM Instances : at least 6 capture/compare channels *******/</span></div>
<div class="line"><a id="l14614" name="l14614"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga41866b98e60d00f42889a97271d2fefa">14614</a></span><span class="preprocessor">#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l14615" name="l14615"></a><span class="lineno">14615</span> </div>
<div class="line"><a id="l14616" name="l14616"></a><span class="lineno">14616</span><span class="comment">/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/</span></div>
<div class="line"><a id="l14617" name="l14617"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga8111ef18a809cd882ef327399fdbfc8f">14617</a></span><span class="preprocessor">#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l14618" name="l14618"></a><span class="lineno">14618</span><span class="preprocessor">                                            ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l14619" name="l14619"></a><span class="lineno">14619</span><span class="preprocessor">                                            ((INSTANCE) == TIM16))</span></div>
<div class="line"><a id="l14620" name="l14620"></a><span class="lineno">14620</span> </div>
<div class="line"><a id="l14621" name="l14621"></a><span class="lineno">14621</span><span class="comment">/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/</span></div>
<div class="line"><a id="l14622" name="l14622"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371">14622</a></span><span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l14623" name="l14623"></a><span class="lineno">14623</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l14624" name="l14624"></a><span class="lineno">14624</span><span class="preprocessor">                                            ((INSTANCE) == TIM6)   || \</span></div>
<div class="line"><a id="l14625" name="l14625"></a><span class="lineno">14625</span><span class="preprocessor">                                            ((INSTANCE) == TIM7)   || \</span></div>
<div class="line"><a id="l14626" name="l14626"></a><span class="lineno">14626</span><span class="preprocessor">                                            ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l14627" name="l14627"></a><span class="lineno">14627</span><span class="preprocessor">                                            ((INSTANCE) == TIM16))</span></div>
<div class="line"><a id="l14628" name="l14628"></a><span class="lineno">14628</span> </div>
<div class="line"><a id="l14629" name="l14629"></a><span class="lineno">14629</span><span class="comment">/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/</span></div>
<div class="line"><a id="l14630" name="l14630"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad80a186286ce3daa92249a8d52111aaf">14630</a></span><span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l14631" name="l14631"></a><span class="lineno">14631</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l14632" name="l14632"></a><span class="lineno">14632</span><span class="preprocessor">                                            ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l14633" name="l14633"></a><span class="lineno">14633</span><span class="preprocessor">                                            ((INSTANCE) == TIM16))</span></div>
<div class="line"><a id="l14634" name="l14634"></a><span class="lineno">14634</span> </div>
<div class="line"><a id="l14635" name="l14635"></a><span class="lineno">14635</span><span class="comment">/******************** TIM Instances : DMA burst feature ***********************/</span></div>
<div class="line"><a id="l14636" name="l14636"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e">14636</a></span><span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l14637" name="l14637"></a><span class="lineno">14637</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l14638" name="l14638"></a><span class="lineno">14638</span><span class="preprocessor">                                            ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l14639" name="l14639"></a><span class="lineno">14639</span><span class="preprocessor">                                            ((INSTANCE) == TIM16))</span></div>
<div class="line"><a id="l14640" name="l14640"></a><span class="lineno">14640</span> </div>
<div class="line"><a id="l14641" name="l14641"></a><span class="lineno">14641</span><span class="comment">/******************* TIM Instances : output(s) available **********************/</span></div>
<div class="line"><a id="l14642" name="l14642"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e">14642</a></span><span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l14643" name="l14643"></a><span class="lineno">14643</span><span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                  \</span></div>
<div class="line"><a id="l14644" name="l14644"></a><span class="lineno">14644</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l14645" name="l14645"></a><span class="lineno">14645</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l14646" name="l14646"></a><span class="lineno">14646</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l14647" name="l14647"></a><span class="lineno">14647</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4) ||          \</span></div>
<div class="line"><a id="l14648" name="l14648"></a><span class="lineno">14648</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_5) ||          \</span></div>
<div class="line"><a id="l14649" name="l14649"></a><span class="lineno">14649</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_6)))           \</span></div>
<div class="line"><a id="l14650" name="l14650"></a><span class="lineno">14650</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l14651" name="l14651"></a><span class="lineno">14651</span><span class="preprocessor">     (((INSTANCE) == TIM2) &amp;&amp;                  \</span></div>
<div class="line"><a id="l14652" name="l14652"></a><span class="lineno">14652</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l14653" name="l14653"></a><span class="lineno">14653</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l14654" name="l14654"></a><span class="lineno">14654</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l14655" name="l14655"></a><span class="lineno">14655</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l14656" name="l14656"></a><span class="lineno">14656</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l14657" name="l14657"></a><span class="lineno">14657</span><span class="preprocessor">     (((INSTANCE) == TIM15) &amp;&amp;                 \</span></div>
<div class="line"><a id="l14658" name="l14658"></a><span class="lineno">14658</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l14659" name="l14659"></a><span class="lineno">14659</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div>
<div class="line"><a id="l14660" name="l14660"></a><span class="lineno">14660</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l14661" name="l14661"></a><span class="lineno">14661</span><span class="preprocessor">     (((INSTANCE) == TIM16) &amp;&amp;                 \</span></div>
<div class="line"><a id="l14662" name="l14662"></a><span class="lineno">14662</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div>
<div class="line"><a id="l14663" name="l14663"></a><span class="lineno">14663</span> </div>
<div class="line"><a id="l14664" name="l14664"></a><span class="lineno">14664</span><span class="comment">/****************** TIM Instances : supporting complementary output(s) ********/</span></div>
<div class="line"><a id="l14665" name="l14665"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7181cfd1649c4e65e24b7c863e94a54f">14665</a></span><span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l14666" name="l14666"></a><span class="lineno">14666</span><span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div>
<div class="line"><a id="l14667" name="l14667"></a><span class="lineno">14667</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div>
<div class="line"><a id="l14668" name="l14668"></a><span class="lineno">14668</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div>
<div class="line"><a id="l14669" name="l14669"></a><span class="lineno">14669</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3)))            \</span></div>
<div class="line"><a id="l14670" name="l14670"></a><span class="lineno">14670</span><span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a id="l14671" name="l14671"></a><span class="lineno">14671</span><span class="preprocessor">    (((INSTANCE) == TIM15) &amp;&amp;                   \</span></div>
<div class="line"><a id="l14672" name="l14672"></a><span class="lineno">14672</span><span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1))              \</span></div>
<div class="line"><a id="l14673" name="l14673"></a><span class="lineno">14673</span><span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a id="l14674" name="l14674"></a><span class="lineno">14674</span><span class="preprocessor">    (((INSTANCE) == TIM16) &amp;&amp;                   \</span></div>
<div class="line"><a id="l14675" name="l14675"></a><span class="lineno">14675</span><span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1)))</span></div>
<div class="line"><a id="l14676" name="l14676"></a><span class="lineno">14676</span> </div>
<div class="line"><a id="l14677" name="l14677"></a><span class="lineno">14677</span><span class="comment">/****************** TIM Instances : supporting clock division *****************/</span></div>
<div class="line"><a id="l14678" name="l14678"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a">14678</a></span><span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a id="l14679" name="l14679"></a><span class="lineno">14679</span><span class="preprocessor">                                                    ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a id="l14680" name="l14680"></a><span class="lineno">14680</span><span class="preprocessor">                                                    ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a id="l14681" name="l14681"></a><span class="lineno">14681</span><span class="preprocessor">                                                    ((INSTANCE) == TIM16))</span></div>
<div class="line"><a id="l14682" name="l14682"></a><span class="lineno">14682</span> </div>
<div class="line"><a id="l14683" name="l14683"></a><span class="lineno">14683</span><span class="comment">/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/</span></div>
<div class="line"><a id="l14684" name="l14684"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0ca20886f56bf7611ad511433b9caade">14684</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l14685" name="l14685"></a><span class="lineno">14685</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l14686" name="l14686"></a><span class="lineno">14686</span><span class="preprocessor">                                                        ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l14687" name="l14687"></a><span class="lineno">14687</span> </div>
<div class="line"><a id="l14688" name="l14688"></a><span class="lineno">14688</span><span class="comment">/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/</span></div>
<div class="line"><a id="l14689" name="l14689"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7beb8f84094e6a1567d10177cc4fdae9">14689</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l14690" name="l14690"></a><span class="lineno">14690</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2))</span></div>
<div class="line"><a id="l14691" name="l14691"></a><span class="lineno">14691</span> </div>
<div class="line"><a id="l14692" name="l14692"></a><span class="lineno">14692</span><span class="comment">/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/</span></div>
<div class="line"><a id="l14693" name="l14693"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacbd23fd1f9f73dc249b16c89131a671c">14693</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l14694" name="l14694"></a><span class="lineno">14694</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l14695" name="l14695"></a><span class="lineno">14695</span><span class="preprocessor">                                                        ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l14696" name="l14696"></a><span class="lineno">14696</span> </div>
<div class="line"><a id="l14697" name="l14697"></a><span class="lineno">14697</span><span class="comment">/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/</span></div>
<div class="line"><a id="l14698" name="l14698"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df">14698</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l14699" name="l14699"></a><span class="lineno">14699</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l14700" name="l14700"></a><span class="lineno">14700</span><span class="preprocessor">                                                        ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l14701" name="l14701"></a><span class="lineno">14701</span> </div>
<div class="line"><a id="l14702" name="l14702"></a><span class="lineno">14702</span><span class="comment">/****************** TIM Instances : supporting combined 3-phase PWM mode ******/</span></div>
<div class="line"><a id="l14703" name="l14703"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga51daa1c0bd3d45064f3e7a77ca35bc1d">14703</a></span><span class="preprocessor">#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l14704" name="l14704"></a><span class="lineno">14704</span> </div>
<div class="line"><a id="l14705" name="l14705"></a><span class="lineno">14705</span><span class="comment">/****************** TIM Instances : supporting commutation event generation ***/</span></div>
<div class="line"><a id="l14706" name="l14706"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga5f61206c3c8b20784f9d237dce300afd">14706</a></span><span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l14707" name="l14707"></a><span class="lineno">14707</span><span class="preprocessor">                                                     ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l14708" name="l14708"></a><span class="lineno">14708</span><span class="preprocessor">                                                     ((INSTANCE) == TIM16))</span></div>
<div class="line"><a id="l14709" name="l14709"></a><span class="lineno">14709</span> </div>
<div class="line"><a id="l14710" name="l14710"></a><span class="lineno">14710</span><span class="comment">/****************** TIM Instances : supporting counting mode selection ********/</span></div>
<div class="line"><a id="l14711" name="l14711"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be">14711</a></span><span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l14712" name="l14712"></a><span class="lineno">14712</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2))</span></div>
<div class="line"><a id="l14713" name="l14713"></a><span class="lineno">14713</span> </div>
<div class="line"><a id="l14714" name="l14714"></a><span class="lineno">14714</span><span class="comment">/****************** TIM Instances : supporting encoder interface **************/</span></div>
<div class="line"><a id="l14715" name="l14715"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacb14170c4996e004849647d8cb626402">14715</a></span><span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l14716" name="l14716"></a><span class="lineno">14716</span><span class="preprocessor">                                                      ((INSTANCE) == TIM2))</span></div>
<div class="line"><a id="l14717" name="l14717"></a><span class="lineno">14717</span> </div>
<div class="line"><a id="l14718" name="l14718"></a><span class="lineno">14718</span><span class="comment">/****************** TIM Instances : supporting Hall sensor interface **********/</span></div>
<div class="line"><a id="l14719" name="l14719"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga979ea18ba0931f5ed15cc2f3ac84794b">14719</a></span><span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l14720" name="l14720"></a><span class="lineno">14720</span><span class="preprocessor">                                                          ((INSTANCE) == TIM2))</span></div>
<div class="line"><a id="l14721" name="l14721"></a><span class="lineno">14721</span> </div>
<div class="line"><a id="l14722" name="l14722"></a><span class="lineno">14722</span><span class="comment">/**************** TIM Instances : external trigger input available ************/</span></div>
<div class="line"><a id="l14723" name="l14723"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac71942c3817f1a893ef84fefe69496b7">14723</a></span><span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l14724" name="l14724"></a><span class="lineno">14724</span><span class="preprocessor">                                            ((INSTANCE) == TIM2))</span></div>
<div class="line"><a id="l14725" name="l14725"></a><span class="lineno">14725</span> </div>
<div class="line"><a id="l14726" name="l14726"></a><span class="lineno">14726</span><span class="comment">/************* TIM Instances : supporting ETR source selection ***************/</span></div>
<div class="line"><a id="l14727" name="l14727"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad7e5f47436a6e962b6f5d9e0599e0ecb">14727</a></span><span class="preprocessor">#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l14728" name="l14728"></a><span class="lineno">14728</span><span class="preprocessor">                                             ((INSTANCE) == TIM2))</span></div>
<div class="line"><a id="l14729" name="l14729"></a><span class="lineno">14729</span> </div>
<div class="line"><a id="l14730" name="l14730"></a><span class="lineno">14730</span><span class="comment">/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/</span></div>
<div class="line"><a id="l14731" name="l14731"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98104b1522d066b0c20205ca179d0eba">14731</a></span><span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l14732" name="l14732"></a><span class="lineno">14732</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l14733" name="l14733"></a><span class="lineno">14733</span><span class="preprocessor">                                            ((INSTANCE) == TIM6)  || \</span></div>
<div class="line"><a id="l14734" name="l14734"></a><span class="lineno">14734</span><span class="preprocessor">                                            ((INSTANCE) == TIM7)  || \</span></div>
<div class="line"><a id="l14735" name="l14735"></a><span class="lineno">14735</span><span class="preprocessor">                                            ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l14736" name="l14736"></a><span class="lineno">14736</span> </div>
<div class="line"><a id="l14737" name="l14737"></a><span class="lineno">14737</span><span class="comment">/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/</span></div>
<div class="line"><a id="l14738" name="l14738"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14">14738</a></span><span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l14739" name="l14739"></a><span class="lineno">14739</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l14740" name="l14740"></a><span class="lineno">14740</span><span class="preprocessor">                                            ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l14741" name="l14741"></a><span class="lineno">14741</span> </div>
<div class="line"><a id="l14742" name="l14742"></a><span class="lineno">14742</span><span class="comment">/****************** TIM Instances : supporting OCxREF clear *******************/</span></div>
<div class="line"><a id="l14743" name="l14743"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7bf2abf939c55a4c8284c184735accdc">14743</a></span><span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l14744" name="l14744"></a><span class="lineno">14744</span><span class="preprocessor">                                                       ((INSTANCE) == TIM2))</span></div>
<div class="line"><a id="l14745" name="l14745"></a><span class="lineno">14745</span> </div>
<div class="line"><a id="l14746" name="l14746"></a><span class="lineno">14746</span><span class="comment">/****************** TIM Instances : remapping capability **********************/</span></div>
<div class="line"><a id="l14747" name="l14747"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9">14747</a></span><span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l14748" name="l14748"></a><span class="lineno">14748</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l14749" name="l14749"></a><span class="lineno">14749</span><span class="preprocessor">                                            ((INSTANCE) == TIM15) || \</span></div>
<div class="line"><a id="l14750" name="l14750"></a><span class="lineno">14750</span><span class="preprocessor">                                            ((INSTANCE) == TIM16))</span></div>
<div class="line"><a id="l14751" name="l14751"></a><span class="lineno">14751</span> </div>
<div class="line"><a id="l14752" name="l14752"></a><span class="lineno">14752</span><span class="comment">/****************** TIM Instances : supporting repetition counter *************/</span></div>
<div class="line"><a id="l14753" name="l14753"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga3b470612fd4c4e29fb985247056b1e07">14753</a></span><span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l14754" name="l14754"></a><span class="lineno">14754</span><span class="preprocessor">                                                       ((INSTANCE) == TIM15) || \</span></div>
<div class="line"><a id="l14755" name="l14755"></a><span class="lineno">14755</span><span class="preprocessor">                                                       ((INSTANCE) == TIM16))</span></div>
<div class="line"><a id="l14756" name="l14756"></a><span class="lineno">14756</span> </div>
<div class="line"><a id="l14757" name="l14757"></a><span class="lineno">14757</span><span class="comment">/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/</span></div>
<div class="line"><a id="l14758" name="l14758"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga68305c0173caf4e109020403624d252f">14758</a></span><span class="preprocessor">#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l14759" name="l14759"></a><span class="lineno">14759</span> </div>
<div class="line"><a id="l14760" name="l14760"></a><span class="lineno">14760</span><span class="comment">/******************* TIM Instances : Timer input XOR function *****************/</span></div>
<div class="line"><a id="l14761" name="l14761"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6e06388143bb7bb111c78a3686dd753a">14761</a></span><span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l14762" name="l14762"></a><span class="lineno">14762</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l14763" name="l14763"></a><span class="lineno">14763</span><span class="preprocessor">                                            ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l14764" name="l14764"></a><span class="lineno">14764</span> </div>
<div class="line"><a id="l14765" name="l14765"></a><span class="lineno">14765</span><span class="comment">/****************** TIM Instances : Advanced timer instances *******************/</span></div>
<div class="line"><a id="l14766" name="l14766"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7e85353dbe9dc9d80ad06f0b935c12e1">14766</a></span><span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l14767" name="l14767"></a><span class="lineno">14767</span> </div>
<div class="line"><a id="l14768" name="l14768"></a><span class="lineno">14768</span><span class="comment">/****************************** TSC Instances *********************************/</span></div>
<div class="line"><a id="l14769" name="l14769"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf29af2609f6b7748104a965262e95475">14769</a></span><span class="preprocessor">#define IS_TSC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TSC)</span></div>
<div class="line"><a id="l14770" name="l14770"></a><span class="lineno">14770</span> </div>
<div class="line"><a id="l14771" name="l14771"></a><span class="lineno">14771</span><span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div>
<div class="line"><a id="l14772" name="l14772"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gafbce654f84a7c994817453695ac91cbe">14772</a></span><span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l14773" name="l14773"></a><span class="lineno">14773</span><span class="preprocessor">                                     ((INSTANCE) == USART2))</span></div>
<div class="line"><a id="l14774" name="l14774"></a><span class="lineno">14774</span> </div>
<div class="line"><a id="l14775" name="l14775"></a><span class="lineno">14775</span><span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div>
<div class="line"><a id="l14776" name="l14776"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacbd2efab4cd39d4867c4dbeacb87e84b">14776</a></span><span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l14777" name="l14777"></a><span class="lineno">14777</span><span class="preprocessor">                                    ((INSTANCE) == USART2))</span></div>
<div class="line"><a id="l14778" name="l14778"></a><span class="lineno">14778</span> </div>
<div class="line"><a id="l14779" name="l14779"></a><span class="lineno">14779</span><span class="comment">/****************** UART Instances : Auto Baud Rate detection ****************/</span></div>
<div class="line"><a id="l14780" name="l14780"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga4130cef42f8cada5a91c38b85f76939e">14780</a></span><span class="preprocessor">#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l14781" name="l14781"></a><span class="lineno">14781</span><span class="preprocessor">                                                            ((INSTANCE) == USART2))</span></div>
<div class="line"><a id="l14782" name="l14782"></a><span class="lineno">14782</span> </div>
<div class="line"><a id="l14783" name="l14783"></a><span class="lineno">14783</span><span class="comment">/****************** UART Instances : Driver Enable *****************/</span></div>
<div class="line"><a id="l14784" name="l14784"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98f122ffe4d77f03a13f682301e2d596">14784</a></span><span class="preprocessor">#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l14785" name="l14785"></a><span class="lineno">14785</span><span class="preprocessor">                                                      ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l14786" name="l14786"></a><span class="lineno">14786</span><span class="preprocessor">                                                      ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l14787" name="l14787"></a><span class="lineno">14787</span> </div>
<div class="line"><a id="l14788" name="l14788"></a><span class="lineno">14788</span><span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div>
<div class="line"><a id="l14789" name="l14789"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">14789</a></span><span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l14790" name="l14790"></a><span class="lineno">14790</span><span class="preprocessor">                                                 ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l14791" name="l14791"></a><span class="lineno">14791</span><span class="preprocessor">                                                 ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l14792" name="l14792"></a><span class="lineno">14792</span> </div>
<div class="line"><a id="l14793" name="l14793"></a><span class="lineno">14793</span><span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div>
<div class="line"><a id="l14794" name="l14794"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad">14794</a></span><span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l14795" name="l14795"></a><span class="lineno">14795</span><span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l14796" name="l14796"></a><span class="lineno">14796</span><span class="preprocessor">                                           ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l14797" name="l14797"></a><span class="lineno">14797</span> </div>
<div class="line"><a id="l14798" name="l14798"></a><span class="lineno">14798</span><span class="comment">/******************** UART Instances : LIN mode **********************/</span></div>
<div class="line"><a id="l14799" name="l14799"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7d2763df993c77cfa6e249ec7bc80482">14799</a></span><span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l14800" name="l14800"></a><span class="lineno">14800</span><span class="preprocessor">                                          ((INSTANCE) == USART2))</span></div>
<div class="line"><a id="l14801" name="l14801"></a><span class="lineno">14801</span> </div>
<div class="line"><a id="l14802" name="l14802"></a><span class="lineno">14802</span><span class="comment">/******************** UART Instances : Wake-up from Stop mode **********************/</span></div>
<div class="line"><a id="l14803" name="l14803"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6303097822ab1977cc83f05319a10f1e">14803</a></span><span class="preprocessor">#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l14804" name="l14804"></a><span class="lineno">14804</span><span class="preprocessor">                                                      ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l14805" name="l14805"></a><span class="lineno">14805</span><span class="preprocessor">                                                      ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l14806" name="l14806"></a><span class="lineno">14806</span> </div>
<div class="line"><a id="l14807" name="l14807"></a><span class="lineno">14807</span><span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div>
<div class="line"><a id="l14808" name="l14808"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429">14808</a></span><span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l14809" name="l14809"></a><span class="lineno">14809</span><span class="preprocessor">                                    ((INSTANCE) == USART2))</span></div>
<div class="line"><a id="l14810" name="l14810"></a><span class="lineno">14810</span> </div>
<div class="line"><a id="l14811" name="l14811"></a><span class="lineno">14811</span><span class="comment">/********************* USART Instances : Smard card mode ***********************/</span></div>
<div class="line"><a id="l14812" name="l14812"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab2734c105403831749ccb34eeb058988">14812</a></span><span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l14813" name="l14813"></a><span class="lineno">14813</span><span class="preprocessor">                                         ((INSTANCE) == USART2))</span></div>
<div class="line"><a id="l14814" name="l14814"></a><span class="lineno">14814</span> </div>
<div class="line"><a id="l14815" name="l14815"></a><span class="lineno">14815</span><span class="comment">/******************** LPUART Instance *****************************************/</span></div>
<div class="line"><a id="l14816" name="l14816"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gabe1d97ef8a001d77efa0d7633e7a42de">14816</a></span><span class="preprocessor">#define IS_LPUART_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)</span></div>
<div class="line"><a id="l14817" name="l14817"></a><span class="lineno">14817</span> </div>
<div class="line"><a id="l14818" name="l14818"></a><span class="lineno">14818</span><span class="comment">/****************************** IWDG Instances ********************************/</span></div>
<div class="line"><a id="l14819" name="l14819"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39">14819</a></span><span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div>
<div class="line"><a id="l14820" name="l14820"></a><span class="lineno">14820</span> </div>
<div class="line"><a id="l14821" name="l14821"></a><span class="lineno">14821</span><span class="comment">/****************************** WWDG Instances ********************************/</span></div>
<div class="line"><a id="l14822" name="l14822"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac2a8aaec233e19987232455643a04d6f">14822</a></span><span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div>
<div class="line"><a id="l14823" name="l14823"></a><span class="lineno">14823</span> </div>
<div class="line"><a id="l14824" name="l14824"></a><span class="lineno">14824</span><span class="comment">/******************************* USB Instances *******************************/</span></div>
<div class="line"><a id="l14825" name="l14825"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga763f287042e73e61b91e12bb065777cd">14825</a></span><span class="preprocessor">#define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)</span></div>
<div class="line"><a id="l14826" name="l14826"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga724d83a3d14d744ac367aa25a89853d8">14826</a></span><span class="preprocessor">#define IS_PCD_ALL_INSTANCE           IS_USB_ALL_INSTANCE</span></div>
<div class="line"><a id="l14832" name="l14832"></a><span class="lineno">14832</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l14833" name="l14833"></a><span class="lineno">14833</span><span class="comment">/*  For a painless codes migration between the STM32L4xx device product       */</span></div>
<div class="line"><a id="l14834" name="l14834"></a><span class="lineno">14834</span><span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div>
<div class="line"><a id="l14835" name="l14835"></a><span class="lineno">14835</span><span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div>
<div class="line"><a id="l14836" name="l14836"></a><span class="lineno">14836</span><span class="comment">/*  No need to update developed interrupt code when moving across             */</span></div>
<div class="line"><a id="l14837" name="l14837"></a><span class="lineno">14837</span><span class="comment">/*  product lines within the same STM32L4 Family                              */</span></div>
<div class="line"><a id="l14838" name="l14838"></a><span class="lineno">14838</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l14839" name="l14839"></a><span class="lineno">14839</span> </div>
<div class="line"><a id="l14840" name="l14840"></a><span class="lineno">14840</span><span class="comment">/* Aliases for __IRQn */</span></div>
<div class="line"><a id="l14841" name="l14841"></a><span class="lineno"><a class="line" href="group__stm32l432xx.html#ga16b30b9f4d374c506d31c9d4c6cce8a1">14841</a></span><span class="preprocessor">#define TIM6_IRQn                      TIM6_DAC_IRQn</span></div>
<div class="line"><a id="l14842" name="l14842"></a><span class="lineno"><a class="line" href="group__stm32l432xx.html#gac95a17672db11706ea2fcbae24a22ffb">14842</a></span><span class="preprocessor">#define ADC1_2_IRQn                    ADC1_IRQn</span></div>
<div class="line"><a id="l14843" name="l14843"></a><span class="lineno"><a class="line" href="group__stm32l432xx.html#ga5913663e14ca7e64c34061850222981a">14843</a></span><span class="preprocessor">#define TIM1_TRG_COM_TIM17_IRQn        TIM1_TRG_COM_IRQn</span></div>
<div class="line"><a id="l14844" name="l14844"></a><span class="lineno"><a class="line" href="group__stm32l432xx.html#ga70479d84b2227bd03eca17d75ced09c1">14844</a></span><span class="preprocessor">#define HASH_RNG_IRQn                  RNG_IRQn</span></div>
<div class="line"><a id="l14845" name="l14845"></a><span class="lineno"><a class="line" href="group__stm32l432xx.html#ga6153931b1bf022ab6a48a6319738891f">14845</a></span><span class="preprocessor">#define HASH_CRS_IRQn                  CRS_IRQn</span></div>
<div class="line"><a id="l14846" name="l14846"></a><span class="lineno"><a class="line" href="group__stm32l432xx.html#gaa25904a38eba959266c30a05a8acb343">14846</a></span><span class="preprocessor">#define USB_FS_IRQn                    USB_IRQn</span></div>
<div class="line"><a id="l14847" name="l14847"></a><span class="lineno">14847</span> </div>
<div class="line"><a id="l14848" name="l14848"></a><span class="lineno">14848</span><span class="comment">/* Aliases for __IRQHandler */</span></div>
<div class="line"><a id="l14849" name="l14849"></a><span class="lineno"><a class="line" href="group__stm32l432xx.html#gae30e35a563a952a284f3f54d7f164ccd">14849</a></span><span class="preprocessor">#define TIM6_IRQHandler                TIM6_DAC_IRQHandler</span></div>
<div class="line"><a id="l14850" name="l14850"></a><span class="lineno"><a class="line" href="group__stm32l432xx.html#gabc7315be5ac997b8f347fe1e22f58adf">14850</a></span><span class="preprocessor">#define ADC1_2_IRQHandler              ADC1_IRQHandler</span></div>
<div class="line"><a id="l14851" name="l14851"></a><span class="lineno"><a class="line" href="group__stm32l432xx.html#ga4ca7d0c2085736b897d6e9dcd1be57b5">14851</a></span><span class="preprocessor">#define TIM1_TRG_COM_TIM17_IRQHandler  TIM1_TRG_COM_IRQHandler</span></div>
<div class="line"><a id="l14852" name="l14852"></a><span class="lineno"><a class="line" href="group__stm32l432xx.html#ga02197754de1bce261e192d5e5221f20e">14852</a></span><span class="preprocessor">#define HASH_RNG_IRQHandler            RNG_IRQHandler</span></div>
<div class="line"><a id="l14853" name="l14853"></a><span class="lineno"><a class="line" href="group__stm32l432xx.html#ga6d777d95b9694e1c14884e567b3de20e">14853</a></span><span class="preprocessor">#define HASH_CRS_IRQHandler            CRS_IRQHandler</span></div>
<div class="line"><a id="l14854" name="l14854"></a><span class="lineno"><a class="line" href="group__stm32l432xx.html#gaa5f298fafe06367e6362679b0c7db65c">14854</a></span><span class="preprocessor">#define USB_FS_IRQHandler              USB_IRQHandler</span></div>
<div class="line"><a id="l14855" name="l14855"></a><span class="lineno">14855</span> </div>
<div class="line"><a id="l14856" name="l14856"></a><span class="lineno">14856</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l14857" name="l14857"></a><span class="lineno">14857</span>}</div>
<div class="line"><a id="l14858" name="l14858"></a><span class="lineno">14858</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l14859" name="l14859"></a><span class="lineno">14859</span> </div>
<div class="line"><a id="l14860" name="l14860"></a><span class="lineno">14860</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32L432xx_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l14861" name="l14861"></a><span class="lineno">14861</span> </div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32L4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:66</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695">CRS_IRQn</a></div><div class="ttdeci">@ CRS_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:137</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:75</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdeci">@ EXTI2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:86</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a></div><div class="ttdeci">@ DMA2_Channel4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:120</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a></div><div class="ttdeci">@ CAN1_SCE_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:100</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdeci">@ RTC_WKUP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:81</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a></div><div class="ttdeci">@ DMA1_Channel2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:90</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdeci">@ I2C1_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:108</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:70</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdeci">@ ADC1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:96</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">SAI1_IRQn</a></div><div class="ttdeci">@ SAI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:132</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdeci">@ TIM2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:106</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdeci">@ DMA1_Channel1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:89</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a></div><div class="ttdeci">@ DMA1_Channel3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:91</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:111</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7">DMA2_Channel7_IRQn</a></div><div class="ttdeci">@ DMA2_Channel7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:127</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:73</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdeci">@ SPI3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:114</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a></div><div class="ttdeci">@ USB_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:125</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdeci">@ TIM7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:116</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:83</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b">LPTIM2_IRQn</a></div><div class="ttdeci">@ LPTIM2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:124</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></div><div class="ttdeci">@ TIM6_DAC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:115</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e">QUADSPI_IRQn</a></div><div class="ttdeci">@ QUADSPI_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:129</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a></div><div class="ttdeci">@ DMA1_Channel7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:95</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:72</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:76</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a></div><div class="ttdeci">@ I2C3_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:131</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a></div><div class="ttdeci">@ I2C3_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:130</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:71</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92">DMA2_Channel6_IRQn</a></div><div class="ttdeci">@ DMA2_Channel6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:126</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a></div><div class="ttdeci">@ TIM1_BRK_TIM15_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:102</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:74</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a></div><div class="ttdeci">@ RNG_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:135</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:82</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a931b31bb58497694297ce1ce49f9d3c4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a931b31bb58497694297ce1ce49f9d3c4">SWPMI1_IRQn</a></div><div class="ttdeci">@ SWPMI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:133</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:78</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdeci">@ I2C1_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:107</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a></div><div class="ttdeci">@ CAN1_TX_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:97</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdeci">@ EXTI15_10_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:112</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdeci">@ EXTI9_5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:101</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a></div><div class="ttdeci">@ LPTIM1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:123</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a></div><div class="ttdeci">@ FPU_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:136</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a></div><div class="ttdeci">@ DMA1_Channel6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:94</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:109</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdeci">@ HardFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:69</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdeci">@ EXTI0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:84</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a></div><div class="ttdeci">@ CAN1_RX0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:98</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdeci">@ EXTI4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:88</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a></div><div class="ttdeci">@ DMA2_Channel1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:117</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a></div><div class="ttdeci">@ DMA1_Channel5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:93</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a></div><div class="ttdeci">@ TAMP_STAMP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:80</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a></div><div class="ttdeci">@ DMA2_Channel5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:121</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a></div><div class="ttdeci">@ TIM1_TRG_COM_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:104</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a></div><div class="ttdeci">@ DMA2_Channel2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:118</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a></div><div class="ttdeci">@ TIM1_UP_TIM16_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:103</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:110</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616">COMP_IRQn</a></div><div class="ttdeci">@ COMP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:122</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a></div><div class="ttdeci">@ DMA2_Channel3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:119</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdeci">@ EXTI3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:87</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:68</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b">PVD_PVM_IRQn</a></div><div class="ttdeci">@ PVD_PVM_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:79</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a></div><div class="ttdeci">@ DMA1_Channel4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:92</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdeci">@ EXTI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:85</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdeci">@ TIM1_CC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:105</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a">LPUART1_IRQn</a></div><div class="ttdeci">@ LPUART1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:128</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a></div><div class="ttdeci">@ CAN1_RX1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:99</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a></div><div class="ttdeci">@ TSC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:134</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdeci">@ RTC_Alarm_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:113</div></div>
<div class="ttc" id="anucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:277</div></div>
<div class="ttc" id="anucleo-l432kc__wifi_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2system__stm32l4xx_8h_html"><div class="ttname"><a href="nucleo-l432kc__wifi_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2system__stm32l4xx_8h.html">system_stm32l4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device System Source File for STM32L4xx devices.</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:199</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:157</div></div>
<div class="ttc" id="astruct_c_a_n___f_i_f_o_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network FIFOMailBox.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:224</div></div>
<div class="ttc" id="astruct_c_a_n___filter_register___type_def_html"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></div><div class="ttdoc">Controller Area Network FilterRegister.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:236</div></div>
<div class="ttc" id="astruct_c_a_n___tx_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network TxMailBox.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:212</div></div>
<div class="ttc" id="astruct_c_a_n___type_def_html"><div class="ttname"><a href="struct_c_a_n___type_def.html">CAN_TypeDef</a></div><div class="ttdoc">Controller Area Network.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:246</div></div>
<div class="ttc" id="astruct_c_o_m_p___common___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:282</div></div>
<div class="ttc" id="astruct_c_o_m_p___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></div><div class="ttdoc">Comparator.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:277</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:291</div></div>
<div class="ttc" id="astruct_c_r_s___type_def_html"><div class="ttname"><a href="struct_c_r_s___type_def.html">CRS_TypeDef</a></div><div class="ttdoc">Clock Recovery System.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:306</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:318</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:347</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:361</div></div>
<div class="ttc" id="astruct_d_m_a___request___type_def_html"><div class="ttname"><a href="struct_d_m_a___request___type_def.html">DMA_Request_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:375</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:369</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:388</div></div>
<div class="ttc" id="astruct_f_i_r_e_w_a_l_l___type_def_html"><div class="ttname"><a href="struct_f_i_r_e_w_a_l_l___type_def.html">FIREWALL_TypeDef</a></div><div class="ttdoc">Firewall.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:411</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:429</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:452</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:472</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:491</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a></div><div class="ttdoc">LPTIMER.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:503</div></div>
<div class="ttc" id="astruct_o_p_a_m_p___common___type_def_html"><div class="ttname"><a href="struct_o_p_a_m_p___common___type_def.html">OPAMP_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:527</div></div>
<div class="ttc" id="astruct_o_p_a_m_p___type_def_html"><div class="ttname"><a href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a></div><div class="ttdoc">Operational Amplifier (OPAMP)</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:520</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:536</div></div>
<div class="ttc" id="astruct_q_u_a_d_s_p_i___type_def_html"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html">QUADSPI_TypeDef</a></div><div class="ttdoc">QUAD Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:569</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:591</div></div>
<div class="ttc" id="astruct_r_n_g___type_def_html"><div class="ttname"><a href="struct_r_n_g___type_def.html">RNG_TypeDef</a></div><div class="ttdoc">RNG.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:901</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:638</div></div>
<div class="ttc" id="astruct_s_a_i___block___type_def_html"><div class="ttname"><a href="struct_s_a_i___block___type_def.html">SAI_Block_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:703</div></div>
<div class="ttc" id="astruct_s_a_i___type_def_html"><div class="ttname"><a href="struct_s_a_i___type_def.html">SAI_TypeDef</a></div><div class="ttdoc">Serial Audio Interface.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:698</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:720</div></div>
<div class="ttc" id="astruct_s_w_p_m_i___type_def_html"><div class="ttname"><a href="struct_s_w_p_m_i___type_def.html">SWPMI_TypeDef</a></div><div class="ttdoc">Single Wire Protocol Master Interface SPWMI.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:736</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:755</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:771</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html"><div class="ttname"><a href="struct_t_s_c___type_def.html">TSC_TypeDef</a></div><div class="ttdoc">Touch Sensing Controller (TSC)</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:806</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:828</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html"><div class="ttname"><a href="struct_u_s_b___type_def.html">USB_TypeDef</a></div><div class="ttdoc">Universal Serial Bus Full Speed Device.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:851</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32l432xx.h:890</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
