-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/bus_create1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_bus_create1 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    in5 : in std_logic_vector( 18-1 downto 0 );
    in6 : in std_logic_vector( 18-1 downto 0 );
    in7 : in std_logic_vector( 18-1 downto 0 );
    in8 : in std_logic_vector( 18-1 downto 0 );
    in9 : in std_logic_vector( 18-1 downto 0 );
    in10 : in std_logic_vector( 18-1 downto 0 );
    in11 : in std_logic_vector( 18-1 downto 0 );
    in12 : in std_logic_vector( 18-1 downto 0 );
    in13 : in std_logic_vector( 18-1 downto 0 );
    in14 : in std_logic_vector( 18-1 downto 0 );
    in15 : in std_logic_vector( 18-1 downto 0 );
    in16 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 288-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_bus_create1;
architecture structural of pfb_fir_128c_2p_16i_8b_core_bus_create1 is 
  signal concatenate_y_net : std_logic_vector( 288-1 downto 0 );
  signal force_re_output_port_net_x14 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x13 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x12 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x11 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x10 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x9 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x8 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  force_re_output_port_net_x14 <= in1;
  force_re_output_port_net_x13 <= in2;
  force_re_output_port_net_x6 <= in3;
  force_re_output_port_net_x5 <= in4;
  force_re_output_port_net_x4 <= in5;
  force_re_output_port_net_x3 <= in6;
  force_re_output_port_net_x2 <= in7;
  force_re_output_port_net_x1 <= in8;
  force_re_output_port_net_x12 <= in9;
  force_re_output_port_net <= in10;
  force_re_output_port_net_x0 <= in11;
  force_re_output_port_net_x11 <= in12;
  force_re_output_port_net_x10 <= in13;
  force_re_output_port_net_x9 <= in14;
  force_re_output_port_net_x8 <= in15;
  force_re_output_port_net_x7 <= in16;
  concatenate : entity xil_defaultlib.sysgen_concat_9972bd26cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    in8 => reinterpret9_output_port_net,
    in9 => reinterpret10_output_port_net,
    in10 => reinterpret11_output_port_net,
    in11 => reinterpret12_output_port_net,
    in12 => reinterpret13_output_port_net,
    in13 => reinterpret14_output_port_net,
    in14 => reinterpret15_output_port_net,
    in15 => reinterpret16_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x14,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x0,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x11,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x10,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x9,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x8,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x7,
    output_port => reinterpret16_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x13,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x6,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x5,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x4,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x3,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x2,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x1,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x12,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/bus_create2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_bus_create2 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    in5 : in std_logic_vector( 18-1 downto 0 );
    in6 : in std_logic_vector( 18-1 downto 0 );
    in7 : in std_logic_vector( 18-1 downto 0 );
    in8 : in std_logic_vector( 18-1 downto 0 );
    in9 : in std_logic_vector( 18-1 downto 0 );
    in10 : in std_logic_vector( 18-1 downto 0 );
    in11 : in std_logic_vector( 18-1 downto 0 );
    in12 : in std_logic_vector( 18-1 downto 0 );
    in13 : in std_logic_vector( 18-1 downto 0 );
    in14 : in std_logic_vector( 18-1 downto 0 );
    in15 : in std_logic_vector( 18-1 downto 0 );
    in16 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 288-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_bus_create2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_bus_create2 is 
  signal force_im_output_port_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x12 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x11 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 288-1 downto 0 );
  signal force_im_output_port_net_x14 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x13 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x10 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x9 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x8 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  force_im_output_port_net_x14 <= in1;
  force_im_output_port_net_x13 <= in2;
  force_im_output_port_net_x6 <= in3;
  force_im_output_port_net_x5 <= in4;
  force_im_output_port_net_x4 <= in5;
  force_im_output_port_net_x3 <= in6;
  force_im_output_port_net_x2 <= in7;
  force_im_output_port_net_x1 <= in8;
  force_im_output_port_net_x12 <= in9;
  force_im_output_port_net <= in10;
  force_im_output_port_net_x0 <= in11;
  force_im_output_port_net_x11 <= in12;
  force_im_output_port_net_x10 <= in13;
  force_im_output_port_net_x9 <= in14;
  force_im_output_port_net_x8 <= in15;
  force_im_output_port_net_x7 <= in16;
  concatenate : entity xil_defaultlib.sysgen_concat_9972bd26cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    in8 => reinterpret9_output_port_net,
    in9 => reinterpret10_output_port_net,
    in10 => reinterpret11_output_port_net,
    in11 => reinterpret12_output_port_net,
    in12 => reinterpret13_output_port_net,
    in13 => reinterpret14_output_port_net,
    in14 => reinterpret15_output_port_net,
    in15 => reinterpret16_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x14,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x0,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x11,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x10,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x9,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x8,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x7,
    output_port => reinterpret16_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x13,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x6,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x5,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x4,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x3,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x2,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x1,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x12,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x82 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x82;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x82 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri1 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri1;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri1 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri10 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri10;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri10 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri11
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri11 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri11;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri11 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri12
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri12 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri12;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri12 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri13
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri13 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri13;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri13 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri14
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri14 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri14;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri14 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri15
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri15 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri15;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri15 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri2 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri2 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri3 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri3 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri4 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri4 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri5 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri5 is 
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri6 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri6 is 
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri7 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri7 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri8 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri8;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri8 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem/c_to_ri9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri9 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri9;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri9 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_subsystem is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    in3 : in std_logic_vector( 36-1 downto 0 );
    in4 : in std_logic_vector( 36-1 downto 0 );
    in5 : in std_logic_vector( 36-1 downto 0 );
    in6 : in std_logic_vector( 36-1 downto 0 );
    in7 : in std_logic_vector( 36-1 downto 0 );
    in8 : in std_logic_vector( 36-1 downto 0 );
    in9 : in std_logic_vector( 36-1 downto 0 );
    in10 : in std_logic_vector( 36-1 downto 0 );
    in11 : in std_logic_vector( 36-1 downto 0 );
    in12 : in std_logic_vector( 36-1 downto 0 );
    in13 : in std_logic_vector( 36-1 downto 0 );
    in14 : in std_logic_vector( 36-1 downto 0 );
    in15 : in std_logic_vector( 36-1 downto 0 );
    in16 : in std_logic_vector( 36-1 downto 0 );
    pol0 : out std_logic_vector( 288-1 downto 0 );
    pol1 : out std_logic_vector( 288-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_subsystem;
architecture structural of pfb_fir_128c_2p_16i_8b_core_subsystem is 
  signal concatenate_y_net_x0 : std_logic_vector( 288-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 288-1 downto 0 );
  signal concat_y_net_x7 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x8 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x9 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x10 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x11 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x12 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x13 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x14 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x5 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x6 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal force_re_output_port_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x13 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x12 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x11 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x10 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x9 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x8 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net_x14 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x13 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x12 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x11 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x10 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x9 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x8 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x14 : std_logic_vector( 18-1 downto 0 );
begin
  pol0 <= concatenate_y_net_x0;
  pol1 <= concatenate_y_net;
  concat_y_net_x7 <= in1;
  concat_y_net_x8 <= in2;
  concat_y_net_x9 <= in3;
  concat_y_net_x10 <= in4;
  concat_y_net_x11 <= in5;
  concat_y_net_x12 <= in6;
  concat_y_net_x13 <= in7;
  concat_y_net_x14 <= in8;
  concat_y_net <= in9;
  concat_y_net_x1 <= in10;
  concat_y_net_x2 <= in11;
  concat_y_net_x3 <= in12;
  concat_y_net_x4 <= in13;
  concat_y_net_x5 <= in14;
  concat_y_net_x6 <= in15;
  concat_y_net_x0 <= in16;
  bus_create1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_bus_create1 
  port map (
    in1 => force_re_output_port_net_x4,
    in2 => force_re_output_port_net_x3,
    in3 => force_re_output_port_net_x13,
    in4 => force_re_output_port_net_x12,
    in5 => force_re_output_port_net_x11,
    in6 => force_re_output_port_net_x10,
    in7 => force_re_output_port_net_x9,
    in8 => force_re_output_port_net_x8,
    in9 => force_re_output_port_net_x7,
    in10 => force_re_output_port_net_x6,
    in11 => force_re_output_port_net_x2,
    in12 => force_re_output_port_net_x1,
    in13 => force_re_output_port_net_x0,
    in14 => force_re_output_port_net,
    in15 => force_re_output_port_net_x5,
    in16 => force_re_output_port_net_x14,
    bus_out => concatenate_y_net_x0
  );
  bus_create2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_bus_create2 
  port map (
    in1 => force_im_output_port_net_x5,
    in2 => force_im_output_port_net_x4,
    in3 => force_im_output_port_net_x13,
    in4 => force_im_output_port_net_x12,
    in5 => force_im_output_port_net_x11,
    in6 => force_im_output_port_net_x10,
    in7 => force_im_output_port_net_x9,
    in8 => force_im_output_port_net_x8,
    in9 => force_im_output_port_net_x7,
    in10 => force_im_output_port_net_x6,
    in11 => force_im_output_port_net_x3,
    in12 => force_im_output_port_net_x2,
    in13 => force_im_output_port_net_x1,
    in14 => force_im_output_port_net_x0,
    in15 => force_im_output_port_net,
    in16 => force_im_output_port_net_x14,
    bus_out => concatenate_y_net
  );
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x82 
  port map (
    c => concat_y_net_x7,
    re => force_re_output_port_net_x4,
    im => force_im_output_port_net_x5
  );
  c_to_ri1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri1 
  port map (
    c => concat_y_net_x8,
    re => force_re_output_port_net_x3,
    im => force_im_output_port_net_x4
  );
  c_to_ri10 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri10 
  port map (
    c => concat_y_net_x2,
    re => force_re_output_port_net_x2,
    im => force_im_output_port_net_x3
  );
  c_to_ri11 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri11 
  port map (
    c => concat_y_net_x3,
    re => force_re_output_port_net_x1,
    im => force_im_output_port_net_x2
  );
  c_to_ri12 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri12 
  port map (
    c => concat_y_net_x4,
    re => force_re_output_port_net_x0,
    im => force_im_output_port_net_x1
  );
  c_to_ri13 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri13 
  port map (
    c => concat_y_net_x5,
    re => force_re_output_port_net,
    im => force_im_output_port_net_x0
  );
  c_to_ri14 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri14 
  port map (
    c => concat_y_net_x6,
    re => force_re_output_port_net_x5,
    im => force_im_output_port_net
  );
  c_to_ri15 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri15 
  port map (
    c => concat_y_net_x0,
    re => force_re_output_port_net_x14,
    im => force_im_output_port_net_x14
  );
  c_to_ri2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri2 
  port map (
    c => concat_y_net_x9,
    re => force_re_output_port_net_x13,
    im => force_im_output_port_net_x13
  );
  c_to_ri3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri3 
  port map (
    c => concat_y_net_x10,
    re => force_re_output_port_net_x12,
    im => force_im_output_port_net_x12
  );
  c_to_ri4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri4 
  port map (
    c => concat_y_net_x11,
    re => force_re_output_port_net_x11,
    im => force_im_output_port_net_x11
  );
  c_to_ri5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri5 
  port map (
    c => concat_y_net_x12,
    re => force_re_output_port_net_x10,
    im => force_im_output_port_net_x10
  );
  c_to_ri6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri6 
  port map (
    c => concat_y_net_x13,
    re => force_re_output_port_net_x9,
    im => force_im_output_port_net_x9
  );
  c_to_ri7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri7 
  port map (
    c => concat_y_net_x14,
    re => force_re_output_port_net_x8,
    im => force_im_output_port_net_x8
  );
  c_to_ri8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri8 
  port map (
    c => concat_y_net,
    re => force_re_output_port_net_x7,
    im => force_im_output_port_net_x7
  );
  c_to_ri9 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri9 
  port map (
    c => concat_y_net_x1,
    re => force_re_output_port_net_x6,
    im => force_im_output_port_net_x6
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in10_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in10_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in10_coeffs is 
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_110659_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ba5f68_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c0daff_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_3a7810_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_411e02_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b4b942_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ca20ab_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ed981f_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x25 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x25;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x25 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x21 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x21;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x21 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x29 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x29;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x29 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in10_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in10_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in10_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x25 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x21 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x29 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x42 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x42;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x42 is 
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x4 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x4 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x4 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x4 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x36 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x36;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x36 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x4 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x4 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x4 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x4 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x36 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x37 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x37;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x37 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in10_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in10_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in10_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x42 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x4 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x37 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x26 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x26;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x26 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x23 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x23;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x23 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x43 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x43;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x43 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x26 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x23 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x43 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x37 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x37;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x37 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x33 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x33;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x33 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x44 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x44;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x44 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x37 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x33 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x44 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x38 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x38;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x38 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x34 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x34;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x34 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x45 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x45;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x45 is 
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x38 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x34 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x45 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x39 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x39;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x39 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x32 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x32;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x32 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x46 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x46;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x46 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x39 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x32 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x46 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x40 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x40;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x40 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x35 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x35;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x35 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x47 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x47;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x47 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x40 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x35 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x47 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x41 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x41;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x41 is 
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x36 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x36;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x36 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x48 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x48;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x48 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in10_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x41 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x36 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x48 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in11_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in11_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in11_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e68269_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2a5d65_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9899cc_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f57134_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1ad90a_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_98c7d2_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_af9999_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c4fb14_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x32 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x32;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x32 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x27 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x27;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x27 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x38 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x38;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x38 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in11_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in11_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in11_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x32 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x27 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x38 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x6 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x6 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x0 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x0;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x0 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x0 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x0;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x0 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x7 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x7 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x0 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x0;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x0 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x0 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x0 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x7 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x8 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x8;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x8 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in11_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in11_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in11_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x6 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x0 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x8 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x33 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x33;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x33 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x28 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x28;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x28 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x39 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x39;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x39 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x33 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x28 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x39 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x34 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x34;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x34 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x29 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x29;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x29 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x40 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x40;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x40 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x34 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x29 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x40 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x35 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x35;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x35 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x30 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x30;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x30 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x41 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x41;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x41 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x35 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x30 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x41 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x36 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x36;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x36 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x31 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x31;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x31 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x42 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x42;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x42 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x36 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x31 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x42 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x4 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x4 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x4 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x5 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x5 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap6 is 
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x4 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x4 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x5 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x5 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x5 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x5 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x6 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x6 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in11_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x5 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x5 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x6 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in12_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in12_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in12_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b9841a_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0c89bb_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1c72cb_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b73e53_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9ac554_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ac5057_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f06cdb_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_8be63b_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x8 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x8;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x8 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x6 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x9 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x9;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x9 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in12_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in12_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in12_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x8 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x6 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x9 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x3 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x3 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x2 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x2 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x2 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x21 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x21;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x21 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in12_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in12_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in12_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x3 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x21 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x9 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x9;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x9 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x7 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x10 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x10;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x10 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x9 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x7 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x10 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x7 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x7 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x1 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x1;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x1 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x7 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x1 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x0 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x0;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x0 is 
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x1 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x1;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x1 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x0 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x0;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x0 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x0 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x1 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x0 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x0 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x0;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x0 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x0 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x1 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x1;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x1 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x2 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x3 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x3 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x1 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x2 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x3 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x2 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x2 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x3 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x4 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x4 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in12_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x2 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x3 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x4 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in13_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in13_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in13_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0ceb5b_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e789b2_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_df5d64_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2d9349_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b7c9e7_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d204ec_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_7bc968_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c6cc96_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x15 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x15;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x15 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x12 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x12;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x12 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x19 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x19;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x19 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in13_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in13_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in13_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x15 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x12 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x19 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x11 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x11;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x11 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x1 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x1;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x1 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x1 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x1;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x1 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x12 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x12;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x12 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x1 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x1;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x1 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x1 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x1 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x12 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x13 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x13;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x13 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in13_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in13_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in13_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x11 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x1 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x13 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x16 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x16;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x16 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x13 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x13;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x13 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x20 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x20;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x20 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x16 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x13 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x20 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x17 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x17;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x17 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x14 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x14;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x14 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x18 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x18;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x18 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x17 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x14 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x18 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x18 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x18;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x18 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x15 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x15;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x15 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x22 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x22;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x22 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x18 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x15 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x22 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x19 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x19;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x19 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x16 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x16;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x16 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x23 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x23;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x23 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x19 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x16 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x23 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x20 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x20;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x20 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x17 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x17;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x17 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x14 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x14;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x14 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x20 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x17 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x14 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x10 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x10;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x10 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x8 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x8;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x8 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x11 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x11;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x11 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in13_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x10 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x8 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x11 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in14_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in14_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in14_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_34535d_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d4c7a6_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_43be36_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_14bce6_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0c361d_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_283ed7_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_4bf0fa_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_08b222_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x12 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x12;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x12 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x9 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x9;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x9 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x15 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x15;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x15 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in14_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in14_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in14_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x12 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x9 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x15 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x53 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x53;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x53 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x5 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x5 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x5 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x5 is 
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x59 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x59;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x59 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x5 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x5 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x5 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x5 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x59 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x60 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x60;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x60 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in14_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in14_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in14_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x53 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x5 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x60 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x13 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x13;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x13 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x10 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x10;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x10 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x16 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x16;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x16 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x13 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x10 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x16 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x14 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x14;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x14 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x11 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x11;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x11 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x17 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x17;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x17 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x14 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x11 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x17 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x49 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x49;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x49 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x43 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x43;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x43 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x55 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x55;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x55 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x49 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x43 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x55 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x50 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x50;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x50 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x44 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x44;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x44 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x56 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x56;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x56 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x50 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x44 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x56 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x51 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x51;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x51 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x45 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x45;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x45 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x57 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x57;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x57 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x51 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x45 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x57 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x52 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x52;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x52 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x47 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x47;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x47 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x58 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x58;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x58 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in14_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x52 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x47 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x58 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in15_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in15_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in15_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ed9703_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_3a3d5f_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b344e2_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0fb00d_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_cf8a3e_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d0f8ae_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ea9eb2_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d1eee9_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x54 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x54;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x54 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x40 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x40;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x40 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x49 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x49;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x49 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in15_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in15_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in15_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x54 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x40 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x49 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x59 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x59;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x59 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x7 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x7 is 
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x7 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x7 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x69 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x69;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x69 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x7 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x7 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x7 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x7 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x69 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x70 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x70;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x70 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in15_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in15_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in15_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x59 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x7 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x70 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x43 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x43;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x43 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x38 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x38;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x38 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x50 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x50;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x50 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x43 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x38 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x50 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x44 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x44;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x44 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x39 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x39;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x39 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x51 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x51;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x51 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x44 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x39 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x51 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x45 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x45;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x45 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x37 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x37;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x37 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x52 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x52;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x52 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x45 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x37 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x52 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x46 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x46;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x46 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x41 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x41;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x41 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x53 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x53;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x53 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x46 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x41 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x53 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x47 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x47;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x47 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x42 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x42;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x42 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x54 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x54;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x54 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x47 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x42 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x54 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x48 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x48;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x48 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x46 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x46;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x46 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x68 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x68;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x68 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in15_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x48 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x46 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x68 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in16_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in16_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in16_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_726bd8_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a9bdfe_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_947e8f_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_aedf6c_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e42868_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_84e8f3_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e8dd94_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_021593_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x60 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x60;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x60 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x51 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x51;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x51 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x71 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x71;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x71 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in16_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in16_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in16_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x60 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x51 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x71 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x58 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x58;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x58 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x6 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x6 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x6 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x6 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x65 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x65;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x65 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x6 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x6 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x6 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x6 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x65 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x66 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x66;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x66 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in16_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in16_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in16_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x58 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x6 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x66 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x61 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x61;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x61 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x52 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x52;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x52 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x72 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x72;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x72 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x61 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x52 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x72 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x62 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x62;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x62 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x53 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x53;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x53 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x73 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x73;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x73 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x62 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x53 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x73 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x63 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x63;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x63 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x54 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x54;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x54 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x64 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x64;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x64 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x63 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x54 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x64 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x55 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x55;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x55 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x48 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x48;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x48 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x62 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x62;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x62 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x55 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x48 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x62 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x56 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x56;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x56 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x49 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x49;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x49 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x63 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x63;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x63 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x56 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x49 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x63 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x57 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x57;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x57 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x50 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x50;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x50 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x61 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x61;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x61 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in16_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x57 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x50 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x61 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in1_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in1_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in1_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  sync_out <= delay_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_69c178_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9833f1_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e0afe4_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_4963ce_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_fb4d1c_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a79a0d_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b96c2c_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f01eb3_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x67 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x67;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x67 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x55 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x55;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x55 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x74 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x74;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x74 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_first_tap/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_sync_delay is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_sync_delay;
architecture structural of pfb_fir_128c_2p_16i_8b_core_sync_delay is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 5-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_04dab1536b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_b795d0a381 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_8ffb3d3545 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 5
  )
  port map (
    rst => "0",
    clr => '0',
    load => delay_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_1d61ea7c5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => delay_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_005e7ded43 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => delay_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_408ca6c6c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_b7e43685d1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in1_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in1_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in1_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  sync_out <= mux_y_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x67 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x55 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x74 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  sync_delay_x104 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_sync_delay 
  port map (
    in_x0 => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x64 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x64;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x64 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x8 is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x8;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x8 is 
  signal sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  sync_out <= sync_delay_q_net;
  dout <= addr7_s_net;
  delay_q_net <= sync;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  sync_delay_x104 : entity xil_defaultlib.sysgen_delay_5e2dccf3dc 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => sync_delay_q_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x8 is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x8;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x8 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  delay_q_net <= sync;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x75 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x75;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x75 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x9 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x9;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x9 is 
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
begin
  dout <= concat_y_net;
  sync_out <= delay1_q_net;
  concat_y_net_x0 <= din;
  delay_q_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x8 
  port map (
    sync => delay_q_net,
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => sync_delay_q_net,
    dout => addr7_s_net_x0
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x8 
  port map (
    sync => delay_q_net,
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x75 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => sync_delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale2_op_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x76 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x76;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x76 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in1_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in1_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in1_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  sync_out <= delay1_q_net;
  d1_q_net <= din;
  mux_y_net <= sync;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x64 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x9 
  port map (
    din => concat_y_net,
    sync => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0,
    sync_out => delay1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x76 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  delay : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x68 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x68;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x68 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x57 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x57;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x57 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x80 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x80;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x80 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap2/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_sync_delay_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_sync_delay_x0;
architecture structural of pfb_fir_128c_2p_16i_8b_core_sync_delay_x0 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 5-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_04dab1536b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_b795d0a381 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_8ffb3d3545 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 5
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_1d61ea7c5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_005e7ded43 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_408ca6c6c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_b7e43685d1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  sync_out <= mux_y_net;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  mux_y_net_x0 <= sync;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x68 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x57 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x80 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  sync_delay_x104 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_sync_delay_x0 
  port map (
    in_x0 => mux_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x69 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x69;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x69 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x58 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x58;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x58 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x81 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x81;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x81 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap3/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_sync_delay_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_sync_delay_x1;
architecture structural of pfb_fir_128c_2p_16i_8b_core_sync_delay_x1 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 5-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_04dab1536b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_b795d0a381 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_8ffb3d3545 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 5
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_1d61ea7c5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_005e7ded43 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_408ca6c6c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_b7e43685d1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  sync_out <= mux_y_net;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  mux_y_net_x0 <= sync;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x69 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x58 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x81 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  sync_delay_x104 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_sync_delay_x1 
  port map (
    in_x0 => mux_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x76 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x76;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x76 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x65 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x65;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x65 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x88 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x88;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x88 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap4/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_sync_delay_x2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_sync_delay_x2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_sync_delay_x2 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 5-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_04dab1536b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_b795d0a381 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_8ffb3d3545 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 5
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_1d61ea7c5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_005e7ded43 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_408ca6c6c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_b7e43685d1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  sync_out <= mux_y_net;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  mux_y_net_x0 <= sync;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x76 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x65 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x88 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  sync_delay_x104 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_sync_delay_x2 
  port map (
    in_x0 => mux_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x77 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x77;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x77 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x66 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x66;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x66 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x89 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x89;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x89 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap5/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_sync_delay_x3 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_sync_delay_x3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_sync_delay_x3 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 5-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_04dab1536b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_b795d0a381 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_8ffb3d3545 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 5
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_1d61ea7c5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_005e7ded43 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_408ca6c6c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_b7e43685d1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  sync_out <= mux_y_net;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  mux_y_net_x0 <= sync;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x77 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x66 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x89 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  sync_delay_x104 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_sync_delay_x3 
  port map (
    in_x0 => mux_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x78 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x78;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x78 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x67 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x67;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x67 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x90 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x90;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x90 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap6/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_sync_delay_x4 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_sync_delay_x4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_sync_delay_x4 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 5-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_04dab1536b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_b795d0a381 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_8ffb3d3545 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 5
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_1d61ea7c5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_005e7ded43 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_408ca6c6c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_b7e43685d1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  sync_out <= mux_y_net;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  mux_y_net_x0 <= sync;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x78 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x67 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x90 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  sync_delay_x104 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_sync_delay_x4 
  port map (
    in_x0 => mux_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x79 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x79;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x79 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x68 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x68;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x68 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x91 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x91;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x91 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap7/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_sync_delay_x5 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_sync_delay_x5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_sync_delay_x5 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 5-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_04dab1536b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_b795d0a381 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_8ffb3d3545 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 5
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_1d61ea7c5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_005e7ded43 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_408ca6c6c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_b7e43685d1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in1_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  sync_out <= mux_y_net;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  mux_y_net_x0 <= sync;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x79 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x68 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x91 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  sync_delay_x104 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_sync_delay_x5 
  port map (
    in_x0 => mux_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in2_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in2_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in2_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_abc6ae_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d500b2_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b20015_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_05d666_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_13f590_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c417d4_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_4af58f_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_328e24_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x65 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x65;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x65 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x56 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x56;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x56 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x77 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x77;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x77 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in2_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in2_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in2_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x65 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x56 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x77 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x66 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x66;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x66 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x9 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x9;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x9 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x9 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x9;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x9 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x78 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x78;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x78 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x8 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x8;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x8 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x9 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x9 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x78 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale2_op_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x79 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x79;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x79 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in2_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in2_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in2_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x66 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x8 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x79 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x80 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x80;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x80 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x69 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x69;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x69 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x92 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x92;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x92 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x80 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x69 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x92 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x81 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x81;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x81 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x70 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x70;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x70 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x93 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x93;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x93 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x81 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x70 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x93 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x70 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x70;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x70 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x59 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x59;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x59 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x82 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x82;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x82 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x70 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x59 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x82 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x71 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x71;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x71 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x60 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x60;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x60 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x83 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x83;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x83 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x71 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x60 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x83 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x72 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x72;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x72 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x61 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x61;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x61 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x84 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x84;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x84 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x72 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x61 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x84 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x73 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x73;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x73 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x62 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x62;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x62 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x85 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x85;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x85 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in2_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x73 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x62 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x85 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in3_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in3_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in3_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c8c526_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a9323a_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0a7772_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_5f6bb1_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_00b087_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_150bd5_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b43749_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b1eb67_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x74 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x74;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x74 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x63 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x63;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x63 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x86 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x86;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x86 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in3_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in3_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in3_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x74 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x63 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x86 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x116 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x116;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x116 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x12 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x12;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x12 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x12 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x12;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x12 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x119 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x119;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x119 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x12 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x12;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x12 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x12 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x12 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x119 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x120 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x120;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x120 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in3_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in3_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in3_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x116 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x12 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x120 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x75 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x75;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x75 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x64 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x64;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x64 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x87 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x87;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x87 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x75 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x64 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x87 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x111 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x111;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x111 is 
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x97 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x97;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x97 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x126 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x126;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x126 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x111 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x97 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x126 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x112 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x112;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x112 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x98 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x98;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x98 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x127 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x127;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x127 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x112 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x98 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x127 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x113 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x113;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x113 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x99 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x99;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x99 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x128 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x128;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x128 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x113 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x99 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x128 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x114 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x114;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x114 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x100 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x100;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x100 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x130 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x130;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x130 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x114 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x100 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x130 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x115 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x115;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x115 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x101 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x101;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x101 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x131 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x131;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x131 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in3_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x115 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x101 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x131 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in4_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in4_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in4_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_43a41e_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_98a141_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1733e6_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_4d6651_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_561e54_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_cf09bb_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_192c97_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_bd644d_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x107 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x107;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x107 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x92 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x92;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x92 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x121 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x121;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x121 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in4_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in4_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in4_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x107 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x92 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x121 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x125 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x125;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x125 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x14 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x14;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x14 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x14 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x14;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x14 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x140 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x140;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x140 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x14 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x14;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x14 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x14 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x14 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x140 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x141 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x141;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x141 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in4_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in4_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in4_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x125 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x14 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x141 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x108 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x108;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x108 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x93 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x93;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x93 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x122 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x122;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x122 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x108 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x93 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x122 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x106 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x106;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x106 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x94 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x94;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x94 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x123 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x123;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x123 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x106 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x94 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x123 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x109 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x109;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x109 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x95 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x95;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x95 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x124 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x124;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x124 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x109 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x95 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x124 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x110 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x110;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x110 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x96 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x96;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x96 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x125 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x125;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x125 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x110 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x96 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x125 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x123 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x123;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x123 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x105 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x105;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x105 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x138 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x138;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x138 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x123 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x105 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x138 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x124 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x124;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x124 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x107 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x107;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x107 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x139 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x139;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x139 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in4_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x124 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x107 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x139 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in5_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in5_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in5_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_586d2a_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_7083af_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f04b73_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a65c4c_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_467716_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a016ac_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ad2933_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_8c9ae1_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x126 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x126;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x126 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x108 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x108;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x108 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x142 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x142;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x142 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in5_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in5_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in5_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x126 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x108 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x142 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x121 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x121;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x121 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x13 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x13;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x13 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x13 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x13;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x13 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x137 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x137;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x137 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x13 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x13;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x13 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x13 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x13 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x137 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x129 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x129;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x129 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in5_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in5_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in5_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x121 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x13 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x129 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x127 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x127;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x127 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x109 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x109;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x109 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x143 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x143;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x143 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x127 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x109 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x143 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x122 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x122;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x122 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x110 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x110;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x110 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x132 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x132;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x132 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x122 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x110 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x132 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x117 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x117;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x117 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x103 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x103;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x103 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x133 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x133;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x133 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x117 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x103 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x133 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x118 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x118;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x118 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x104 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x104;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x104 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x134 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x134;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x134 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x118 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x104 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x134 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x119 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x119;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x119 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x102 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x102;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x102 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x135 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x135;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x135 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x119 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x102 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x135 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x120 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x120;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x120 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x106 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x106;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x106 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x136 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x136;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x136 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in5_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x120 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x106 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x136 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in6_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in6_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in6_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b28402_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_247f7b_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_af7ef3_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_7fa6ec_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ff4846_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_59563c_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_3b9e91_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_99faea_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x88 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x88;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x88 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x76 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x76;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x76 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x100 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x100;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x100 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in6_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in6_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in6_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x88 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x76 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x100 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x85 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x85;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x85 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x10 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x10;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x10 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x10 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x10;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x10 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x95 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x95;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x95 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x10 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x10;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x10 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x10 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x10 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x95 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x96 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x96;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x96 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in6_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in6_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in6_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x85 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x10 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x96 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x89 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x89;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x89 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x77 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x77;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x77 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x101 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x101;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x101 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x89 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x77 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x101 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x90 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x90;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x90 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x78 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x78;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x78 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x102 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x102;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x102 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x90 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x78 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x102 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x92 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x92;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x92 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x79 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x79;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x79 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x103 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x103;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x103 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x92 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x79 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x103 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x93 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x93;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x93 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x80 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x80;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x80 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x104 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x104;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x104 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x93 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x80 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x104 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x94 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x94;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x94 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x81 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x81;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x81 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x105 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x105;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x105 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x94 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x81 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x105 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x84 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x84;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x84 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x72 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x72;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x72 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x94 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x94;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x94 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in6_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x84 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x72 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x94 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in7_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in7_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in7_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f7e769_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_8cb5fc_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_734b4d_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_4b7499_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e04056_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_dcaa60_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b5c282_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0be25d_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x83 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x83;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x83 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x73 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x73;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x73 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x97 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x97;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x97 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in7_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in7_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in7_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x83 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x73 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x97 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x104 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x104;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x104 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x11 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x11;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x11 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x11 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x11;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x11 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x117 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x117;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x117 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x11 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x11;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x11 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x11 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x11 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x117 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x118 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x118;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x118 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in7_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in7_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in7_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x104 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x11 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x118 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x86 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x86;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x86 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x74 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x74;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x74 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x98 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x98;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x98 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x86 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x74 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x98 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x87 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x87;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x87 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x75 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x75;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x75 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x99 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x99;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x99 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x87 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x75 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x99 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x91 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x91;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x91 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x87 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x87;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x87 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x113 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x113;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x113 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x91 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x87 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x113 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x102 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x102;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x102 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x88 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x88;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x88 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x114 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x114;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x114 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x102 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x88 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x114 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x103 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x103;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x103 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x89 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x89;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x89 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x115 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x115;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x115 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x103 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x89 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x115 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x101 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x101;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x101 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x90 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x90;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x90 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x116 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x116;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x116 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in7_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x101 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x90 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x116 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in8_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in8_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in8_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_6fccb8_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2d5415_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_02fdd5_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_4459fd_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_bead97_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_68056a_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_189ade_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_43ced3_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x105 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x105;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x105 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x91 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x91;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x91 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x109 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x109;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x109 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in8_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in8_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in8_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x105 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x91 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x109 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x27 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x27;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x27 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x3 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x3 is 
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x3 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x3 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x30 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x30;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x30 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x3 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x3 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x3 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x3 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x30 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x31 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x31;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x31 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in8_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in8_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in8_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x27 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x3 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x31 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x95 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x95;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x95 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x82 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x82;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x82 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x107 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x107;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x107 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x95 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x82 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x107 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x96 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x96;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x96 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x83 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x83;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x83 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x108 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x108;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x108 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x96 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x83 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x108 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x97 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x97;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x97 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x84 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x84;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x84 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x106 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x106;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x106 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x97 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x84 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x106 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x98 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x98;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x98 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x85 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x85;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x85 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x110 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x110;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x110 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x98 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x85 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x110 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x99 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x99;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x99 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x86 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x86;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x86 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x111 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x111;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x111 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x99 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x86 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x111 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x100 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x100;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x100 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x71 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x71;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x71 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x112 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x112;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x112 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in8_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x100 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x71 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x112 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in9_coeffs is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in9_coeffs;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in9_coeffs is 
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 4-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  concat_y_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_0425c35827 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net_x0
  );
  counter : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a5272c_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_90fd77_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a0f2d2_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e002b2_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c1d816_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1295bb_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_219022_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e5b096_vivado.mem",
    mem_size => 288,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x28 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x28;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x28 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x22 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x22;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x22 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x32 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x32;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x32 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in9_first_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in9_first_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in9_first_tap is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x28 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x22 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x32 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x24 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x24;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x24 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree1_x2 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree1_x2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree1_x2 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  reint4_1_output_port_net <= din5;
  reint5_1_output_port_net <= din6;
  reint6_1_output_port_net <= din7;
  reint7_1_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_1_output_port_net,
    b => reint5_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_1_output_port_net,
    b => reint7_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_adder_tree2_x2 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_adder_tree2_x2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_adder_tree2_x2 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  reint4_2_output_port_net <= din5;
  reint5_2_output_port_net <= din6;
  reint6_2_output_port_net <= din7;
  reint7_2_output_port_net <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint4_2_output_port_net,
    b => reint5_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => reint6_2_output_port_net,
    b => reint7_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_128c_2p_16i_8b_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x27 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x27;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x27 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_c56193ecde 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_3ccdc11293 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x2 is
  port (
    din : in std_logic_vector( 416-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x2 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 416-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_1_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint4_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint5_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint6_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reint7_2_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice4_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice5_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice6_2_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_1_y_net : std_logic_vector( 26-1 downto 0 );
  signal slice7_2_y_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree1_x2 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    din5 => reint4_1_output_port_net,
    din6 => reint5_1_output_port_net,
    din7 => reint6_1_output_port_net,
    din8 => reint7_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_tree2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_adder_tree2_x2 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    din5 => reint4_2_output_port_net,
    din6 => reint5_2_output_port_net,
    din7 => reint6_2_output_port_net,
    din8 => reint7_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x27 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 390,
    new_msb => 415,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 364,
    new_msb => 389,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 338,
    new_msb => 363,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 312,
    new_msb => 337,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  slice2_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 286,
    new_msb => 311,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  slice2_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 260,
    new_msb => 285,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  slice3_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 234,
    new_msb => 259,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  slice3_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 233,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  convert1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_9710a79b41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale2_op_net
  );
  slice4_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 182,
    new_msb => 207,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_1_y_net
  );
  reint4_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_1_y_net,
    output_port => reint4_1_output_port_net
  );
  slice4_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 156,
    new_msb => 181,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_2_y_net
  );
  reint4_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_2_y_net,
    output_port => reint4_2_output_port_net
  );
  slice5_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 130,
    new_msb => 155,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_1_y_net
  );
  reint5_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_1_y_net,
    output_port => reint5_1_output_port_net
  );
  slice5_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 129,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_2_y_net
  );
  reint5_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_2_y_net,
    output_port => reint5_2_output_port_net
  );
  slice6_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 78,
    new_msb => 103,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_1_y_net
  );
  reint6_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_1_y_net,
    output_port => reint6_1_output_port_net
  );
  slice6_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 52,
    new_msb => 77,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_2_y_net
  );
  reint6_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_2_y_net,
    output_port => reint6_2_output_port_net
  );
  slice7_1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 26,
    new_msb => 51,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_1_y_net
  );
  reint7_1 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_1_y_net,
    output_port => reint7_1_output_port_net
  );
  slice7_2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 25,
    x_width => 416,
    y_width => 26
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_2_y_net
  );
  reint7_2 : entity xil_defaultlib.sysgen_reinterpret_989f636ea2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_2_y_net,
    output_port => reint7_2_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x28 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x28;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x28 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in9_last_tap is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 364-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in9_last_tap;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in9_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 364-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 416-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x24 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_add_tree_x2 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x28 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_47b19d23c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x29 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x29;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x29 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x24 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x24;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x24 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x33 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x33;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x33 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap2 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    taps : in std_logic_vector( 52-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 104-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x29 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x24 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x33 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_3c5ba00858 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x30 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x30;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x30 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x25 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x25;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x25 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x34 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x34;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x34 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap3 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    taps : in std_logic_vector( 104-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 156-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net : std_logic_vector( 104-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x30 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x25 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x34 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_84bc8cf43b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap4/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x31 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x31;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x31 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x26 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x26;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x26 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap4/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x35 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x35;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x35 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap4 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    taps : in std_logic_vector( 156-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 208-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net : std_logic_vector( 156-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x31 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x26 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x35 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_152e433ca7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap5/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x21 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x21;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x21 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x18 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x18;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x18 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap5/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x24 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x24;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x24 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap5 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    taps : in std_logic_vector( 208-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 260-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 208-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x21 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x18 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x24 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_f792660f9c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap6/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x22 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x22;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x22 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x19 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x19;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x19 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap6/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x25 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x25;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x25 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap6 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 260-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 312-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 312-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 260-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x22 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x19 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x25 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_1c460c5881 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap7/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_c_to_ri_x23 is
  port (
    c : in std_logic_vector( 16-1 downto 0 );
    re : out std_logic_vector( 8-1 downto 0 );
    im : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_c_to_ri_x23;
architecture structural of pfb_fir_128c_2p_16i_8b_core_c_to_ri_x23 is 
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 8-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  d1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 16,
    y_width => 8
  )
  port map (
    x => d1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_delay_bram_x20 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_delay_bram_x20;
architecture structural of pfb_fir_128c_2p_16i_8b_core_delay_bram_x20 is 
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 16-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_71cbef7844 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_fc4c62e11f 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlspram 
  generic map (
    init_value => b"0000000000000000",
    latency => 1,
    mem_init_file => "xpm_255fd5_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0",
    width => 16,
    width_addr => 4,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_ab8845de79 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap7/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x26 is
  port (
    re : in std_logic_vector( 26-1 downto 0 );
    im : in std_logic_vector( 26-1 downto 0 );
    c : out std_logic_vector( 52-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x26;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x26 is 
  signal concat_y_net : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 26-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_2e522e25d8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_321bce94de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir/pol1_in9_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap7 is
  port (
    din : in std_logic_vector( 16-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 312-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 16-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 364-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 52-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_c_to_ri_x23 
  port map (
    c => d1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_delay_bram_x20 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x26 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_76189eb78e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_84eb85d4ca 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d3031bfeb9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pfb_fir
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pfb_fir is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    pol1_in1 : in std_logic_vector( 16-1 downto 0 );
    pol1_in2 : in std_logic_vector( 16-1 downto 0 );
    pol1_in3 : in std_logic_vector( 16-1 downto 0 );
    pol1_in4 : in std_logic_vector( 16-1 downto 0 );
    pol1_in5 : in std_logic_vector( 16-1 downto 0 );
    pol1_in6 : in std_logic_vector( 16-1 downto 0 );
    pol1_in7 : in std_logic_vector( 16-1 downto 0 );
    pol1_in8 : in std_logic_vector( 16-1 downto 0 );
    pol1_in9 : in std_logic_vector( 16-1 downto 0 );
    pol1_in10 : in std_logic_vector( 16-1 downto 0 );
    pol1_in11 : in std_logic_vector( 16-1 downto 0 );
    pol1_in12 : in std_logic_vector( 16-1 downto 0 );
    pol1_in13 : in std_logic_vector( 16-1 downto 0 );
    pol1_in14 : in std_logic_vector( 16-1 downto 0 );
    pol1_in15 : in std_logic_vector( 16-1 downto 0 );
    pol1_in16 : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    pol1_out1 : out std_logic_vector( 36-1 downto 0 );
    pol1_out2 : out std_logic_vector( 36-1 downto 0 );
    pol1_out3 : out std_logic_vector( 36-1 downto 0 );
    pol1_out4 : out std_logic_vector( 36-1 downto 0 );
    pol1_out5 : out std_logic_vector( 36-1 downto 0 );
    pol1_out6 : out std_logic_vector( 36-1 downto 0 );
    pol1_out7 : out std_logic_vector( 36-1 downto 0 );
    pol1_out8 : out std_logic_vector( 36-1 downto 0 );
    pol1_out9 : out std_logic_vector( 36-1 downto 0 );
    pol1_out10 : out std_logic_vector( 36-1 downto 0 );
    pol1_out11 : out std_logic_vector( 36-1 downto 0 );
    pol1_out12 : out std_logic_vector( 36-1 downto 0 );
    pol1_out13 : out std_logic_vector( 36-1 downto 0 );
    pol1_out14 : out std_logic_vector( 36-1 downto 0 );
    pol1_out15 : out std_logic_vector( 36-1 downto 0 );
    pol1_out16 : out std_logic_vector( 36-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pfb_fir;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pfb_fir is 
  signal delay1_q_net_x30 : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x142 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x126 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x84 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x77 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x103 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x95 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x60 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x70 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x33 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x64 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x12 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x27 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x20 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x123 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x115 : std_logic_vector( 36-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x53 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x52 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x46 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x45 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x44 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x43 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x42 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x41 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x40 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x39 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x38 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x51 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x50 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x49 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x48 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x47 : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay1_q_net_x10 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x4 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x39 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x39 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x63 : std_logic_vector( 52-1 downto 0 );
  signal delay_q_net_x14 : std_logic_vector( 1-1 downto 0 );
  signal d1_q_net_x3 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x9 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x10 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x40 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x40 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x65 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x41 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x41 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x66 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x6 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x6 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x7 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x7 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x7 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x8 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x8 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x8 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x9 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x1 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x10 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x10 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x11 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x11 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x11 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x13 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x9 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x12 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x14 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x2 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x2 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x1 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x1 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 16-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x4 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x3 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x19 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x23 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x25 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x5 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x4 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x5 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x23 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x5 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x6 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x20 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x20 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x22 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x21 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x21 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x23 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x22 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x22 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x24 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x5 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x2 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x24 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x24 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x26 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x16 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x13 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x18 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x25 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x25 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x28 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x12 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x17 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x29 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x13 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x14 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x15 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x14 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x15 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x16 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x15 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x16 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x17 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x3 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x1 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x17 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x18 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x19 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x90 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x89 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x117 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x18 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x19 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x21 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x92 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x92 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x61 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x91 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x91 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x120 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x89 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x88 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x119 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x88 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x90 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x118 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x26 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x12 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x95 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x95 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x124 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x80 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x80 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x109 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x94 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x94 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x122 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x93 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x93 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x121 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x83 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x83 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x111 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x82 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x82 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x110 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x81 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x81 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x108 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x23 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x11 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x87 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x87 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x116 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x105 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x104 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x134 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x84 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x86 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x114 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x86 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x85 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x113 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x85 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x84 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x112 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x107 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x106 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x137 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x106 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x105 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x136 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x29 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x14 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x104 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x110 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x103 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x135 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x97 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x95 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x97 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x127 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x110 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x109 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x110 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x141 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x109 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x107 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x107 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x140 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x108 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x106 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x109 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x139 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x101 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x98 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x108 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x138 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x98 : std_logic_vector( 16-1 downto 0 );
  signal mux_y_net_x97 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x98 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x128 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x28 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x13 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x96 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x96 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x125 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x59 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x59 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x86 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x103 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x102 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x133 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x102 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x101 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x132 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x100 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x100 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x129 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x99 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x99 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x131 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x60 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x77 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x130 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x17 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x7 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x57 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x58 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x85 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x52 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x52 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x80 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x58 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x57 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x83 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x64 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x63 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x90 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x63 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x62 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x89 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x62 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x61 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x88 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x61 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x60 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x87 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x15 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x6 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x51 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x51 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x74 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x53 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x53 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x78 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x49 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x50 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x76 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x50 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x49 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x75 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x56 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x56 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x82 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x55 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x55 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x81 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x54 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x54 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x79 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x21 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x9 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x75 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x75 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x104 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x77 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x76 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x105 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x74 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x73 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x100 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x73 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x72 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x102 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x79 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x74 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x101 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x78 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x79 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x107 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x76 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x78 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x106 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x22 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x10 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x68 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x69 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x96 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x70 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x67 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x98 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x67 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x66 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x94 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x66 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x65 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x92 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x65 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x64 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x91 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x72 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x71 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x93 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x71 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x70 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x99 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x19 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x8 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x69 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x68 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x97 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x46 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x46 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x72 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x38 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x38 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x59 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x37 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x37 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x58 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x36 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x36 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x57 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x48 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x48 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x62 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x47 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x47 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x73 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x13 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x5 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x42 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x45 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x71 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x30 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x30 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x35 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x45 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x44 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x69 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x44 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x43 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x68 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x43 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x42 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x67 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x32 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x32 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x37 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x31 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x31 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x36 : std_logic_vector( 312-1 downto 0 );
  signal delay1_q_net_x8 : std_logic_vector( 16-1 downto 0 );
  signal register_q_net_x3 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x28 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x26 : std_logic_vector( 126-1 downto 0 );
  signal concat_y_net_x34 : std_logic_vector( 52-1 downto 0 );
  signal d1_q_net_x33 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x33 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x54 : std_logic_vector( 364-1 downto 0 );
  signal d1_q_net_x27 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x29 : std_logic_vector( 108-1 downto 0 );
  signal concat_y_net_x32 : std_logic_vector( 104-1 downto 0 );
  signal d1_q_net_x26 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x28 : std_logic_vector( 90-1 downto 0 );
  signal concat_y_net_x31 : std_logic_vector( 156-1 downto 0 );
  signal d1_q_net_x29 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x27 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x30 : std_logic_vector( 208-1 downto 0 );
  signal d1_q_net_x35 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x35 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x56 : std_logic_vector( 260-1 downto 0 );
  signal d1_q_net_x34 : std_logic_vector( 16-1 downto 0 );
  signal slice1_y_net_x34 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x55 : std_logic_vector( 312-1 downto 0 );
begin
  sync_out <= delay1_q_net_x30;
  pol1_out1 <= concat_y_net_x142;
  pol1_out2 <= concat_y_net_x126;
  pol1_out3 <= concat_y_net_x84;
  pol1_out4 <= concat_y_net_x77;
  pol1_out5 <= concat_y_net_x103;
  pol1_out6 <= concat_y_net_x95;
  pol1_out7 <= concat_y_net_x60;
  pol1_out8 <= concat_y_net_x70;
  pol1_out9 <= concat_y_net_x33;
  pol1_out10 <= concat_y_net_x64;
  pol1_out11 <= concat_y_net_x12;
  pol1_out12 <= concat_y_net_x4;
  pol1_out13 <= concat_y_net_x27;
  pol1_out14 <= concat_y_net_x20;
  pol1_out15 <= concat_y_net_x123;
  pol1_out16 <= concat_y_net_x115;
  slice_y_net <= sync;
  concat_y_net_x53 <= pol1_in1;
  concat_y_net_x52 <= pol1_in2;
  concat_y_net_x46 <= pol1_in3;
  concat_y_net_x45 <= pol1_in4;
  concat_y_net_x44 <= pol1_in5;
  concat_y_net_x43 <= pol1_in6;
  concat_y_net_x42 <= pol1_in7;
  concat_y_net_x41 <= pol1_in8;
  concat_y_net_x40 <= pol1_in9;
  concat_y_net_x39 <= pol1_in10;
  concat_y_net_x38 <= pol1_in11;
  concat_y_net_x51 <= pol1_in12;
  concat_y_net_x50 <= pol1_in13;
  concat_y_net_x49 <= pol1_in14;
  concat_y_net_x48 <= pol1_in15;
  concat_y_net_x47 <= pol1_in16;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pol1_in10_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in10_coeffs 
  port map (
    din => concat_y_net_x39,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x10,
    coeff => register_q_net_x4
  );
  pol1_in10_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in10_first_tap 
  port map (
    din => delay1_q_net_x10,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x39,
    coeff_out => slice1_y_net_x39,
    taps_out => concat_y_net_x63
  );
  pol1_in10_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in10_last_tap 
  port map (
    din => d1_q_net_x3,
    coeff => slice1_y_net_x9,
    taps => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x64
  );
  pol1_in10_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap2 
  port map (
    din => d1_q_net_x39,
    coeff => slice1_y_net_x39,
    taps => concat_y_net_x63,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x40,
    coeff_out => slice1_y_net_x40,
    taps_out => concat_y_net_x65
  );
  pol1_in10_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap3 
  port map (
    din => d1_q_net_x40,
    coeff => slice1_y_net_x40,
    taps => concat_y_net_x65,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x41,
    coeff_out => slice1_y_net_x41,
    taps_out => concat_y_net_x66
  );
  pol1_in10_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap4 
  port map (
    din => d1_q_net_x41,
    coeff => slice1_y_net_x41,
    taps => concat_y_net_x66,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x6,
    coeff_out => slice1_y_net_x6,
    taps_out => concat_y_net_x7
  );
  pol1_in10_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap5 
  port map (
    din => d1_q_net_x6,
    coeff => slice1_y_net_x6,
    taps => concat_y_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x7,
    coeff_out => slice1_y_net_x7,
    taps_out => concat_y_net_x8
  );
  pol1_in10_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap6 
  port map (
    din => d1_q_net_x7,
    coeff => slice1_y_net_x7,
    taps => concat_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x8,
    coeff_out => slice1_y_net_x8,
    taps_out => concat_y_net_x9
  );
  pol1_in10_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in10_tap7 
  port map (
    din => d1_q_net_x8,
    coeff => slice1_y_net_x8,
    taps => concat_y_net_x9,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x3,
    coeff_out => slice1_y_net_x9,
    taps_out => concat_y_net_x10
  );
  pol1_in11_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in11_coeffs 
  port map (
    din => concat_y_net_x38,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x1,
    coeff => register_q_net_x0
  );
  pol1_in11_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in11_first_tap 
  port map (
    din => delay1_q_net_x1,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x10,
    coeff_out => slice1_y_net_x10,
    taps_out => concat_y_net_x11
  );
  pol1_in11_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in11_last_tap 
  port map (
    din => d1_q_net_x0,
    coeff => slice1_y_net_x0,
    taps => concat_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x12
  );
  pol1_in11_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap2 
  port map (
    din => d1_q_net_x10,
    coeff => slice1_y_net_x10,
    taps => concat_y_net_x11,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x11,
    coeff_out => slice1_y_net_x11,
    taps_out => concat_y_net_x13
  );
  pol1_in11_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap3 
  port map (
    din => d1_q_net_x11,
    coeff => slice1_y_net_x11,
    taps => concat_y_net_x13,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x9,
    coeff_out => slice1_y_net_x12,
    taps_out => concat_y_net_x14
  );
  pol1_in11_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap4 
  port map (
    din => d1_q_net_x9,
    coeff => slice1_y_net_x12,
    taps => concat_y_net_x14,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x2,
    coeff_out => slice1_y_net_x2,
    taps_out => concat_y_net_x2
  );
  pol1_in11_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap5 
  port map (
    din => d1_q_net_x2,
    coeff => slice1_y_net_x2,
    taps => concat_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x1,
    coeff_out => slice1_y_net_x1,
    taps_out => concat_y_net_x1
  );
  pol1_in11_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap6 
  port map (
    din => d1_q_net_x1,
    coeff => slice1_y_net_x1,
    taps => concat_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net,
    coeff_out => slice1_y_net,
    taps_out => concat_y_net
  );
  pol1_in11_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in11_tap7 
  port map (
    din => d1_q_net,
    coeff => slice1_y_net,
    taps => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0,
    coeff_out => slice1_y_net_x0,
    taps_out => concat_y_net_x0
  );
  pol1_in12_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in12_coeffs 
  port map (
    din => concat_y_net_x51,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net,
    coeff => register_q_net
  );
  pol1_in12_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in12_first_tap 
  port map (
    din => delay1_q_net,
    sync => delay_q_net_x14,
    coeffs => register_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x4,
    coeff_out => slice1_y_net_x3,
    taps_out => concat_y_net_x3
  );
  pol1_in12_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in12_last_tap 
  port map (
    din => d1_q_net_x19,
    coeff => slice1_y_net_x23,
    taps => concat_y_net_x25,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x4
  );
  pol1_in12_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap2 
  port map (
    din => d1_q_net_x4,
    coeff => slice1_y_net_x3,
    taps => concat_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x5,
    coeff_out => slice1_y_net_x4,
    taps_out => concat_y_net_x5
  );
  pol1_in12_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap3 
  port map (
    din => d1_q_net_x5,
    coeff => slice1_y_net_x4,
    taps => concat_y_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x23,
    coeff_out => slice1_y_net_x5,
    taps_out => concat_y_net_x6
  );
  pol1_in12_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap4 
  port map (
    din => d1_q_net_x23,
    coeff => slice1_y_net_x5,
    taps => concat_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x20,
    coeff_out => slice1_y_net_x20,
    taps_out => concat_y_net_x22
  );
  pol1_in12_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap5 
  port map (
    din => d1_q_net_x20,
    coeff => slice1_y_net_x20,
    taps => concat_y_net_x22,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x21,
    coeff_out => slice1_y_net_x21,
    taps_out => concat_y_net_x23
  );
  pol1_in12_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap6 
  port map (
    din => d1_q_net_x21,
    coeff => slice1_y_net_x21,
    taps => concat_y_net_x23,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x22,
    coeff_out => slice1_y_net_x22,
    taps_out => concat_y_net_x24
  );
  pol1_in12_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in12_tap7 
  port map (
    din => d1_q_net_x22,
    coeff => slice1_y_net_x22,
    taps => concat_y_net_x24,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x19,
    coeff_out => slice1_y_net_x23,
    taps_out => concat_y_net_x25
  );
  pol1_in13_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in13_coeffs 
  port map (
    din => concat_y_net_x50,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x5,
    coeff => register_q_net_x2
  );
  pol1_in13_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in13_first_tap 
  port map (
    din => delay1_q_net_x5,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x24,
    coeff_out => slice1_y_net_x24,
    taps_out => concat_y_net_x26
  );
  pol1_in13_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in13_last_tap 
  port map (
    din => d1_q_net_x16,
    coeff => slice1_y_net_x13,
    taps => concat_y_net_x18,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x27
  );
  pol1_in13_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap2 
  port map (
    din => d1_q_net_x24,
    coeff => slice1_y_net_x24,
    taps => concat_y_net_x26,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x25,
    coeff_out => slice1_y_net_x25,
    taps_out => concat_y_net_x28
  );
  pol1_in13_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap3 
  port map (
    din => d1_q_net_x25,
    coeff => slice1_y_net_x25,
    taps => concat_y_net_x28,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x12,
    coeff_out => slice1_y_net_x17,
    taps_out => concat_y_net_x29
  );
  pol1_in13_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap4 
  port map (
    din => d1_q_net_x12,
    coeff => slice1_y_net_x17,
    taps => concat_y_net_x29,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x13,
    coeff_out => slice1_y_net_x14,
    taps_out => concat_y_net_x15
  );
  pol1_in13_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap5 
  port map (
    din => d1_q_net_x13,
    coeff => slice1_y_net_x14,
    taps => concat_y_net_x15,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x14,
    coeff_out => slice1_y_net_x15,
    taps_out => concat_y_net_x16
  );
  pol1_in13_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap6 
  port map (
    din => d1_q_net_x14,
    coeff => slice1_y_net_x15,
    taps => concat_y_net_x16,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x15,
    coeff_out => slice1_y_net_x16,
    taps_out => concat_y_net_x17
  );
  pol1_in13_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in13_tap7 
  port map (
    din => d1_q_net_x15,
    coeff => slice1_y_net_x16,
    taps => concat_y_net_x17,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x16,
    coeff_out => slice1_y_net_x13,
    taps_out => concat_y_net_x18
  );
  pol1_in14_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in14_coeffs 
  port map (
    din => concat_y_net_x49,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x3,
    coeff => register_q_net_x1
  );
  pol1_in14_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in14_first_tap 
  port map (
    din => delay1_q_net_x3,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x17,
    coeff_out => slice1_y_net_x18,
    taps_out => concat_y_net_x19
  );
  pol1_in14_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in14_last_tap 
  port map (
    din => d1_q_net_x90,
    coeff => slice1_y_net_x89,
    taps => concat_y_net_x117,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x20
  );
  pol1_in14_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap2 
  port map (
    din => d1_q_net_x17,
    coeff => slice1_y_net_x18,
    taps => concat_y_net_x19,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x18,
    coeff_out => slice1_y_net_x19,
    taps_out => concat_y_net_x21
  );
  pol1_in14_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap3 
  port map (
    din => d1_q_net_x18,
    coeff => slice1_y_net_x19,
    taps => concat_y_net_x21,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x92,
    coeff_out => slice1_y_net_x92,
    taps_out => concat_y_net_x61
  );
  pol1_in14_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap4 
  port map (
    din => d1_q_net_x92,
    coeff => slice1_y_net_x92,
    taps => concat_y_net_x61,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x91,
    coeff_out => slice1_y_net_x91,
    taps_out => concat_y_net_x120
  );
  pol1_in14_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap5 
  port map (
    din => d1_q_net_x91,
    coeff => slice1_y_net_x91,
    taps => concat_y_net_x120,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x89,
    coeff_out => slice1_y_net_x88,
    taps_out => concat_y_net_x119
  );
  pol1_in14_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap6 
  port map (
    din => d1_q_net_x89,
    coeff => slice1_y_net_x88,
    taps => concat_y_net_x119,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x88,
    coeff_out => slice1_y_net_x90,
    taps_out => concat_y_net_x118
  );
  pol1_in14_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in14_tap7 
  port map (
    din => d1_q_net_x88,
    coeff => slice1_y_net_x90,
    taps => concat_y_net_x118,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x90,
    coeff_out => slice1_y_net_x89,
    taps_out => concat_y_net_x117
  );
  pol1_in15_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in15_coeffs 
  port map (
    din => concat_y_net_x48,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x26,
    coeff => register_q_net_x12
  );
  pol1_in15_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in15_first_tap 
  port map (
    din => delay1_q_net_x26,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x12,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x95,
    coeff_out => slice1_y_net_x95,
    taps_out => concat_y_net_x124
  );
  pol1_in15_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in15_last_tap 
  port map (
    din => d1_q_net_x80,
    coeff => slice1_y_net_x80,
    taps => concat_y_net_x109,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x123
  );
  pol1_in15_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap2 
  port map (
    din => d1_q_net_x95,
    coeff => slice1_y_net_x95,
    taps => concat_y_net_x124,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x94,
    coeff_out => slice1_y_net_x94,
    taps_out => concat_y_net_x122
  );
  pol1_in15_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap3 
  port map (
    din => d1_q_net_x94,
    coeff => slice1_y_net_x94,
    taps => concat_y_net_x122,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x93,
    coeff_out => slice1_y_net_x93,
    taps_out => concat_y_net_x121
  );
  pol1_in15_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap4 
  port map (
    din => d1_q_net_x93,
    coeff => slice1_y_net_x93,
    taps => concat_y_net_x121,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x83,
    coeff_out => slice1_y_net_x83,
    taps_out => concat_y_net_x111
  );
  pol1_in15_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap5 
  port map (
    din => d1_q_net_x83,
    coeff => slice1_y_net_x83,
    taps => concat_y_net_x111,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x82,
    coeff_out => slice1_y_net_x82,
    taps_out => concat_y_net_x110
  );
  pol1_in15_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap6 
  port map (
    din => d1_q_net_x82,
    coeff => slice1_y_net_x82,
    taps => concat_y_net_x110,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x81,
    coeff_out => slice1_y_net_x81,
    taps_out => concat_y_net_x108
  );
  pol1_in15_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in15_tap7 
  port map (
    din => d1_q_net_x81,
    coeff => slice1_y_net_x81,
    taps => concat_y_net_x108,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x80,
    coeff_out => slice1_y_net_x80,
    taps_out => concat_y_net_x109
  );
  pol1_in16_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in16_coeffs 
  port map (
    din => concat_y_net_x47,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x23,
    coeff => register_q_net_x11
  );
  pol1_in16_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in16_first_tap 
  port map (
    din => delay1_q_net_x23,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x11,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x87,
    coeff_out => slice1_y_net_x87,
    taps_out => concat_y_net_x116
  );
  pol1_in16_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in16_last_tap 
  port map (
    din => d1_q_net_x105,
    coeff => slice1_y_net_x104,
    taps => concat_y_net_x134,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x115
  );
  pol1_in16_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap2 
  port map (
    din => d1_q_net_x87,
    coeff => slice1_y_net_x87,
    taps => concat_y_net_x116,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x84,
    coeff_out => slice1_y_net_x86,
    taps_out => concat_y_net_x114
  );
  pol1_in16_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap3 
  port map (
    din => d1_q_net_x84,
    coeff => slice1_y_net_x86,
    taps => concat_y_net_x114,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x86,
    coeff_out => slice1_y_net_x85,
    taps_out => concat_y_net_x113
  );
  pol1_in16_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap4 
  port map (
    din => d1_q_net_x86,
    coeff => slice1_y_net_x85,
    taps => concat_y_net_x113,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x85,
    coeff_out => slice1_y_net_x84,
    taps_out => concat_y_net_x112
  );
  pol1_in16_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap5 
  port map (
    din => d1_q_net_x85,
    coeff => slice1_y_net_x84,
    taps => concat_y_net_x112,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x107,
    coeff_out => slice1_y_net_x106,
    taps_out => concat_y_net_x137
  );
  pol1_in16_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap6 
  port map (
    din => d1_q_net_x107,
    coeff => slice1_y_net_x106,
    taps => concat_y_net_x137,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x106,
    coeff_out => slice1_y_net_x105,
    taps_out => concat_y_net_x136
  );
  pol1_in16_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in16_tap7 
  port map (
    din => d1_q_net_x106,
    coeff => slice1_y_net_x105,
    taps => concat_y_net_x136,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x105,
    coeff_out => slice1_y_net_x104,
    taps_out => concat_y_net_x134
  );
  pol1_in1_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in1_coeffs 
  port map (
    din => concat_y_net_x53,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x29,
    sync_out => delay_q_net_x14,
    coeff => register_q_net_x14
  );
  pol1_in1_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in1_first_tap 
  port map (
    din => delay1_q_net_x29,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x14,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x104,
    sync_out => mux_y_net_x110,
    coeff_out => slice1_y_net_x103,
    taps_out => concat_y_net_x135
  );
  pol1_in1_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in1_last_tap 
  port map (
    din => d1_q_net_x97,
    sync => mux_y_net_x95,
    coeff => slice1_y_net_x97,
    taps => concat_y_net_x127,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x142,
    sync_out => delay1_q_net_x30
  );
  pol1_in1_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap2 
  port map (
    din => d1_q_net_x104,
    sync => mux_y_net_x110,
    coeff => slice1_y_net_x103,
    taps => concat_y_net_x135,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x110,
    sync_out => mux_y_net_x109,
    coeff_out => slice1_y_net_x110,
    taps_out => concat_y_net_x141
  );
  pol1_in1_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap3 
  port map (
    din => d1_q_net_x110,
    sync => mux_y_net_x109,
    coeff => slice1_y_net_x110,
    taps => concat_y_net_x141,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x109,
    sync_out => mux_y_net_x107,
    coeff_out => slice1_y_net_x107,
    taps_out => concat_y_net_x140
  );
  pol1_in1_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap4 
  port map (
    din => d1_q_net_x109,
    sync => mux_y_net_x107,
    coeff => slice1_y_net_x107,
    taps => concat_y_net_x140,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x108,
    sync_out => mux_y_net_x106,
    coeff_out => slice1_y_net_x109,
    taps_out => concat_y_net_x139
  );
  pol1_in1_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap5 
  port map (
    din => d1_q_net_x108,
    sync => mux_y_net_x106,
    coeff => slice1_y_net_x109,
    taps => concat_y_net_x139,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x101,
    sync_out => mux_y_net_x98,
    coeff_out => slice1_y_net_x108,
    taps_out => concat_y_net_x138
  );
  pol1_in1_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap6 
  port map (
    din => d1_q_net_x101,
    sync => mux_y_net_x98,
    coeff => slice1_y_net_x108,
    taps => concat_y_net_x138,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x98,
    sync_out => mux_y_net_x97,
    coeff_out => slice1_y_net_x98,
    taps_out => concat_y_net_x128
  );
  pol1_in1_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in1_tap7 
  port map (
    din => d1_q_net_x98,
    sync => mux_y_net_x97,
    coeff => slice1_y_net_x98,
    taps => concat_y_net_x128,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x97,
    sync_out => mux_y_net_x95,
    coeff_out => slice1_y_net_x97,
    taps_out => concat_y_net_x127
  );
  pol1_in2_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in2_coeffs 
  port map (
    din => concat_y_net_x52,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x28,
    coeff => register_q_net_x13
  );
  pol1_in2_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in2_first_tap 
  port map (
    din => delay1_q_net_x28,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x13,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x96,
    coeff_out => slice1_y_net_x96,
    taps_out => concat_y_net_x125
  );
  pol1_in2_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in2_last_tap 
  port map (
    din => d1_q_net_x59,
    coeff => slice1_y_net_x59,
    taps => concat_y_net_x86,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x126
  );
  pol1_in2_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap2 
  port map (
    din => d1_q_net_x96,
    coeff => slice1_y_net_x96,
    taps => concat_y_net_x125,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x103,
    coeff_out => slice1_y_net_x102,
    taps_out => concat_y_net_x133
  );
  pol1_in2_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap3 
  port map (
    din => d1_q_net_x103,
    coeff => slice1_y_net_x102,
    taps => concat_y_net_x133,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x102,
    coeff_out => slice1_y_net_x101,
    taps_out => concat_y_net_x132
  );
  pol1_in2_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap4 
  port map (
    din => d1_q_net_x102,
    coeff => slice1_y_net_x101,
    taps => concat_y_net_x132,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x100,
    coeff_out => slice1_y_net_x100,
    taps_out => concat_y_net_x129
  );
  pol1_in2_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap5 
  port map (
    din => d1_q_net_x100,
    coeff => slice1_y_net_x100,
    taps => concat_y_net_x129,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x99,
    coeff_out => slice1_y_net_x99,
    taps_out => concat_y_net_x131
  );
  pol1_in2_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap6 
  port map (
    din => d1_q_net_x99,
    coeff => slice1_y_net_x99,
    taps => concat_y_net_x131,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x60,
    coeff_out => slice1_y_net_x77,
    taps_out => concat_y_net_x130
  );
  pol1_in2_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in2_tap7 
  port map (
    din => d1_q_net_x60,
    coeff => slice1_y_net_x77,
    taps => concat_y_net_x130,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x59,
    coeff_out => slice1_y_net_x59,
    taps_out => concat_y_net_x86
  );
  pol1_in3_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in3_coeffs 
  port map (
    din => concat_y_net_x46,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x17,
    coeff => register_q_net_x7
  );
  pol1_in3_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in3_first_tap 
  port map (
    din => delay1_q_net_x17,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x57,
    coeff_out => slice1_y_net_x58,
    taps_out => concat_y_net_x85
  );
  pol1_in3_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in3_last_tap 
  port map (
    din => d1_q_net_x52,
    coeff => slice1_y_net_x52,
    taps => concat_y_net_x80,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x84
  );
  pol1_in3_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap2 
  port map (
    din => d1_q_net_x57,
    coeff => slice1_y_net_x58,
    taps => concat_y_net_x85,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x58,
    coeff_out => slice1_y_net_x57,
    taps_out => concat_y_net_x83
  );
  pol1_in3_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap3 
  port map (
    din => d1_q_net_x58,
    coeff => slice1_y_net_x57,
    taps => concat_y_net_x83,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x64,
    coeff_out => slice1_y_net_x63,
    taps_out => concat_y_net_x90
  );
  pol1_in3_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap4 
  port map (
    din => d1_q_net_x64,
    coeff => slice1_y_net_x63,
    taps => concat_y_net_x90,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x63,
    coeff_out => slice1_y_net_x62,
    taps_out => concat_y_net_x89
  );
  pol1_in3_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap5 
  port map (
    din => d1_q_net_x63,
    coeff => slice1_y_net_x62,
    taps => concat_y_net_x89,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x62,
    coeff_out => slice1_y_net_x61,
    taps_out => concat_y_net_x88
  );
  pol1_in3_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap6 
  port map (
    din => d1_q_net_x62,
    coeff => slice1_y_net_x61,
    taps => concat_y_net_x88,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x61,
    coeff_out => slice1_y_net_x60,
    taps_out => concat_y_net_x87
  );
  pol1_in3_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in3_tap7 
  port map (
    din => d1_q_net_x61,
    coeff => slice1_y_net_x60,
    taps => concat_y_net_x87,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x52,
    coeff_out => slice1_y_net_x52,
    taps_out => concat_y_net_x80
  );
  pol1_in4_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in4_coeffs 
  port map (
    din => concat_y_net_x45,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x15,
    coeff => register_q_net_x6
  );
  pol1_in4_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in4_first_tap 
  port map (
    din => delay1_q_net_x15,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x51,
    coeff_out => slice1_y_net_x51,
    taps_out => concat_y_net_x74
  );
  pol1_in4_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in4_last_tap 
  port map (
    din => d1_q_net_x53,
    coeff => slice1_y_net_x53,
    taps => concat_y_net_x78,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x77
  );
  pol1_in4_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap2 
  port map (
    din => d1_q_net_x51,
    coeff => slice1_y_net_x51,
    taps => concat_y_net_x74,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x49,
    coeff_out => slice1_y_net_x50,
    taps_out => concat_y_net_x76
  );
  pol1_in4_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap3 
  port map (
    din => d1_q_net_x49,
    coeff => slice1_y_net_x50,
    taps => concat_y_net_x76,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x50,
    coeff_out => slice1_y_net_x49,
    taps_out => concat_y_net_x75
  );
  pol1_in4_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap4 
  port map (
    din => d1_q_net_x50,
    coeff => slice1_y_net_x49,
    taps => concat_y_net_x75,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x56,
    coeff_out => slice1_y_net_x56,
    taps_out => concat_y_net_x82
  );
  pol1_in4_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap5 
  port map (
    din => d1_q_net_x56,
    coeff => slice1_y_net_x56,
    taps => concat_y_net_x82,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x55,
    coeff_out => slice1_y_net_x55,
    taps_out => concat_y_net_x81
  );
  pol1_in4_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap6 
  port map (
    din => d1_q_net_x55,
    coeff => slice1_y_net_x55,
    taps => concat_y_net_x81,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x54,
    coeff_out => slice1_y_net_x54,
    taps_out => concat_y_net_x79
  );
  pol1_in4_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in4_tap7 
  port map (
    din => d1_q_net_x54,
    coeff => slice1_y_net_x54,
    taps => concat_y_net_x79,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x53,
    coeff_out => slice1_y_net_x53,
    taps_out => concat_y_net_x78
  );
  pol1_in5_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in5_coeffs 
  port map (
    din => concat_y_net_x44,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x21,
    coeff => register_q_net_x9
  );
  pol1_in5_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in5_first_tap 
  port map (
    din => delay1_q_net_x21,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x9,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x75,
    coeff_out => slice1_y_net_x75,
    taps_out => concat_y_net_x104
  );
  pol1_in5_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in5_last_tap 
  port map (
    din => d1_q_net_x77,
    coeff => slice1_y_net_x76,
    taps => concat_y_net_x105,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x103
  );
  pol1_in5_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap2 
  port map (
    din => d1_q_net_x75,
    coeff => slice1_y_net_x75,
    taps => concat_y_net_x104,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x74,
    coeff_out => slice1_y_net_x73,
    taps_out => concat_y_net_x100
  );
  pol1_in5_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap3 
  port map (
    din => d1_q_net_x74,
    coeff => slice1_y_net_x73,
    taps => concat_y_net_x100,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x73,
    coeff_out => slice1_y_net_x72,
    taps_out => concat_y_net_x102
  );
  pol1_in5_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap4 
  port map (
    din => d1_q_net_x73,
    coeff => slice1_y_net_x72,
    taps => concat_y_net_x102,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x79,
    coeff_out => slice1_y_net_x74,
    taps_out => concat_y_net_x101
  );
  pol1_in5_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap5 
  port map (
    din => d1_q_net_x79,
    coeff => slice1_y_net_x74,
    taps => concat_y_net_x101,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x78,
    coeff_out => slice1_y_net_x79,
    taps_out => concat_y_net_x107
  );
  pol1_in5_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap6 
  port map (
    din => d1_q_net_x78,
    coeff => slice1_y_net_x79,
    taps => concat_y_net_x107,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x76,
    coeff_out => slice1_y_net_x78,
    taps_out => concat_y_net_x106
  );
  pol1_in5_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in5_tap7 
  port map (
    din => d1_q_net_x76,
    coeff => slice1_y_net_x78,
    taps => concat_y_net_x106,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x77,
    coeff_out => slice1_y_net_x76,
    taps_out => concat_y_net_x105
  );
  pol1_in6_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in6_coeffs 
  port map (
    din => concat_y_net_x43,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x22,
    coeff => register_q_net_x10
  );
  pol1_in6_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in6_first_tap 
  port map (
    din => delay1_q_net_x22,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x68,
    coeff_out => slice1_y_net_x69,
    taps_out => concat_y_net_x96
  );
  pol1_in6_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in6_last_tap 
  port map (
    din => d1_q_net_x70,
    coeff => slice1_y_net_x67,
    taps => concat_y_net_x98,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x95
  );
  pol1_in6_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap2 
  port map (
    din => d1_q_net_x68,
    coeff => slice1_y_net_x69,
    taps => concat_y_net_x96,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x67,
    coeff_out => slice1_y_net_x66,
    taps_out => concat_y_net_x94
  );
  pol1_in6_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap3 
  port map (
    din => d1_q_net_x67,
    coeff => slice1_y_net_x66,
    taps => concat_y_net_x94,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x66,
    coeff_out => slice1_y_net_x65,
    taps_out => concat_y_net_x92
  );
  pol1_in6_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap4 
  port map (
    din => d1_q_net_x66,
    coeff => slice1_y_net_x65,
    taps => concat_y_net_x92,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x65,
    coeff_out => slice1_y_net_x64,
    taps_out => concat_y_net_x91
  );
  pol1_in6_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap5 
  port map (
    din => d1_q_net_x65,
    coeff => slice1_y_net_x64,
    taps => concat_y_net_x91,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x72,
    coeff_out => slice1_y_net_x71,
    taps_out => concat_y_net_x93
  );
  pol1_in6_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap6 
  port map (
    din => d1_q_net_x72,
    coeff => slice1_y_net_x71,
    taps => concat_y_net_x93,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x71,
    coeff_out => slice1_y_net_x70,
    taps_out => concat_y_net_x99
  );
  pol1_in6_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in6_tap7 
  port map (
    din => d1_q_net_x71,
    coeff => slice1_y_net_x70,
    taps => concat_y_net_x99,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x70,
    coeff_out => slice1_y_net_x67,
    taps_out => concat_y_net_x98
  );
  pol1_in7_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in7_coeffs 
  port map (
    din => concat_y_net_x42,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x19,
    coeff => register_q_net_x8
  );
  pol1_in7_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in7_first_tap 
  port map (
    din => delay1_q_net_x19,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x69,
    coeff_out => slice1_y_net_x68,
    taps_out => concat_y_net_x97
  );
  pol1_in7_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in7_last_tap 
  port map (
    din => d1_q_net_x46,
    coeff => slice1_y_net_x46,
    taps => concat_y_net_x72,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x60
  );
  pol1_in7_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap2 
  port map (
    din => d1_q_net_x69,
    coeff => slice1_y_net_x68,
    taps => concat_y_net_x97,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x38,
    coeff_out => slice1_y_net_x38,
    taps_out => concat_y_net_x59
  );
  pol1_in7_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap3 
  port map (
    din => d1_q_net_x38,
    coeff => slice1_y_net_x38,
    taps => concat_y_net_x59,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x37,
    coeff_out => slice1_y_net_x37,
    taps_out => concat_y_net_x58
  );
  pol1_in7_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap4 
  port map (
    din => d1_q_net_x37,
    coeff => slice1_y_net_x37,
    taps => concat_y_net_x58,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x36,
    coeff_out => slice1_y_net_x36,
    taps_out => concat_y_net_x57
  );
  pol1_in7_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap5 
  port map (
    din => d1_q_net_x36,
    coeff => slice1_y_net_x36,
    taps => concat_y_net_x57,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x48,
    coeff_out => slice1_y_net_x48,
    taps_out => concat_y_net_x62
  );
  pol1_in7_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap6 
  port map (
    din => d1_q_net_x48,
    coeff => slice1_y_net_x48,
    taps => concat_y_net_x62,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x47,
    coeff_out => slice1_y_net_x47,
    taps_out => concat_y_net_x73
  );
  pol1_in7_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in7_tap7 
  port map (
    din => d1_q_net_x47,
    coeff => slice1_y_net_x47,
    taps => concat_y_net_x73,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x46,
    coeff_out => slice1_y_net_x46,
    taps_out => concat_y_net_x72
  );
  pol1_in8_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in8_coeffs 
  port map (
    din => concat_y_net_x41,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x13,
    coeff => register_q_net_x5
  );
  pol1_in8_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in8_first_tap 
  port map (
    din => delay1_q_net_x13,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x42,
    coeff_out => slice1_y_net_x45,
    taps_out => concat_y_net_x71
  );
  pol1_in8_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in8_last_tap 
  port map (
    din => d1_q_net_x30,
    coeff => slice1_y_net_x30,
    taps => concat_y_net_x35,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x70
  );
  pol1_in8_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap2 
  port map (
    din => d1_q_net_x42,
    coeff => slice1_y_net_x45,
    taps => concat_y_net_x71,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x45,
    coeff_out => slice1_y_net_x44,
    taps_out => concat_y_net_x69
  );
  pol1_in8_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap3 
  port map (
    din => d1_q_net_x45,
    coeff => slice1_y_net_x44,
    taps => concat_y_net_x69,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x44,
    coeff_out => slice1_y_net_x43,
    taps_out => concat_y_net_x68
  );
  pol1_in8_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap4 
  port map (
    din => d1_q_net_x44,
    coeff => slice1_y_net_x43,
    taps => concat_y_net_x68,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x43,
    coeff_out => slice1_y_net_x42,
    taps_out => concat_y_net_x67
  );
  pol1_in8_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap5 
  port map (
    din => d1_q_net_x43,
    coeff => slice1_y_net_x42,
    taps => concat_y_net_x67,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x32,
    coeff_out => slice1_y_net_x32,
    taps_out => concat_y_net_x37
  );
  pol1_in8_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap6 
  port map (
    din => d1_q_net_x32,
    coeff => slice1_y_net_x32,
    taps => concat_y_net_x37,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x31,
    coeff_out => slice1_y_net_x31,
    taps_out => concat_y_net_x36
  );
  pol1_in8_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in8_tap7 
  port map (
    din => d1_q_net_x31,
    coeff => slice1_y_net_x31,
    taps => concat_y_net_x36,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x30,
    coeff_out => slice1_y_net_x30,
    taps_out => concat_y_net_x35
  );
  pol1_in9_coeffs : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in9_coeffs 
  port map (
    din => concat_y_net_x40,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x8,
    coeff => register_q_net_x3
  );
  pol1_in9_first_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in9_first_tap 
  port map (
    din => delay1_q_net_x8,
    sync => delay_q_net_x14,
    coeffs => register_q_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x28,
    coeff_out => slice1_y_net_x26,
    taps_out => concat_y_net_x34
  );
  pol1_in9_last_tap : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in9_last_tap 
  port map (
    din => d1_q_net_x33,
    coeff => slice1_y_net_x33,
    taps => concat_y_net_x54,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x33
  );
  pol1_in9_tap2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap2 
  port map (
    din => d1_q_net_x28,
    coeff => slice1_y_net_x26,
    taps => concat_y_net_x34,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x27,
    coeff_out => slice1_y_net_x29,
    taps_out => concat_y_net_x32
  );
  pol1_in9_tap3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap3 
  port map (
    din => d1_q_net_x27,
    coeff => slice1_y_net_x29,
    taps => concat_y_net_x32,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x26,
    coeff_out => slice1_y_net_x28,
    taps_out => concat_y_net_x31
  );
  pol1_in9_tap4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap4 
  port map (
    din => d1_q_net_x26,
    coeff => slice1_y_net_x28,
    taps => concat_y_net_x31,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x29,
    coeff_out => slice1_y_net_x27,
    taps_out => concat_y_net_x30
  );
  pol1_in9_tap5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap5 
  port map (
    din => d1_q_net_x29,
    coeff => slice1_y_net_x27,
    taps => concat_y_net_x30,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x35,
    coeff_out => slice1_y_net_x35,
    taps_out => concat_y_net_x56
  );
  pol1_in9_tap6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap6 
  port map (
    din => d1_q_net_x35,
    coeff => slice1_y_net_x35,
    taps => concat_y_net_x56,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x34,
    coeff_out => slice1_y_net_x34,
    taps_out => concat_y_net_x55
  );
  pol1_in9_tap7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol1_in9_tap7 
  port map (
    din => d1_q_net_x34,
    coeff => slice1_y_net_x34,
    taps => concat_y_net_x55,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x33,
    coeff_out => slice1_y_net_x33,
    taps_out => concat_y_net_x54
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_bus_expand1 is
  port (
    bus_in : in std_logic_vector( 128-1 downto 0 );
    msb_out16 : out std_logic_vector( 8-1 downto 0 );
    out15 : out std_logic_vector( 8-1 downto 0 );
    out14 : out std_logic_vector( 8-1 downto 0 );
    out13 : out std_logic_vector( 8-1 downto 0 );
    out12 : out std_logic_vector( 8-1 downto 0 );
    out11 : out std_logic_vector( 8-1 downto 0 );
    out10 : out std_logic_vector( 8-1 downto 0 );
    out9 : out std_logic_vector( 8-1 downto 0 );
    out8 : out std_logic_vector( 8-1 downto 0 );
    out7 : out std_logic_vector( 8-1 downto 0 );
    out6 : out std_logic_vector( 8-1 downto 0 );
    out5 : out std_logic_vector( 8-1 downto 0 );
    out4 : out std_logic_vector( 8-1 downto 0 );
    out3 : out std_logic_vector( 8-1 downto 0 );
    out2 : out std_logic_vector( 8-1 downto 0 );
    lsb_out1 : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_bus_expand1;
architecture structural of pfb_fir_128c_2p_16i_8b_core_bus_expand1 is 
  signal reinterpret13_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal pol_in0_net : std_logic_vector( 128-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  msb_out16 <= reinterpret16_output_port_net;
  out15 <= reinterpret15_output_port_net;
  out14 <= reinterpret14_output_port_net;
  out13 <= reinterpret13_output_port_net;
  out12 <= reinterpret12_output_port_net;
  out11 <= reinterpret11_output_port_net;
  out10 <= reinterpret10_output_port_net;
  out9 <= reinterpret9_output_port_net;
  out8 <= reinterpret8_output_port_net;
  out7 <= reinterpret7_output_port_net;
  out6 <= reinterpret6_output_port_net;
  out5 <= reinterpret5_output_port_net;
  out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  pol_in0_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice15_y_net,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice16_y_net,
    output_port => reinterpret16_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 72,
    new_msb => 79,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 80,
    new_msb => 87,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 88,
    new_msb => 95,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 96,
    new_msb => 103,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 111,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice14_y_net
  );
  slice15 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 112,
    new_msb => 119,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice15_y_net
  );
  slice16 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 120,
    new_msb => 127,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice16_y_net
  );
  slice2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 16,
    new_msb => 23,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 24,
    new_msb => 31,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 32,
    new_msb => 39,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 47,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 48,
    new_msb => 55,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 56,
    new_msb => 63,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 64,
    new_msb => 71,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in0_net,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/bus_expand2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_bus_expand2 is
  port (
    bus_in : in std_logic_vector( 128-1 downto 0 );
    msb_out16 : out std_logic_vector( 8-1 downto 0 );
    out15 : out std_logic_vector( 8-1 downto 0 );
    out14 : out std_logic_vector( 8-1 downto 0 );
    out13 : out std_logic_vector( 8-1 downto 0 );
    out12 : out std_logic_vector( 8-1 downto 0 );
    out11 : out std_logic_vector( 8-1 downto 0 );
    out10 : out std_logic_vector( 8-1 downto 0 );
    out9 : out std_logic_vector( 8-1 downto 0 );
    out8 : out std_logic_vector( 8-1 downto 0 );
    out7 : out std_logic_vector( 8-1 downto 0 );
    out6 : out std_logic_vector( 8-1 downto 0 );
    out5 : out std_logic_vector( 8-1 downto 0 );
    out4 : out std_logic_vector( 8-1 downto 0 );
    out3 : out std_logic_vector( 8-1 downto 0 );
    out2 : out std_logic_vector( 8-1 downto 0 );
    lsb_out1 : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_bus_expand2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_bus_expand2 is 
  signal reinterpret16_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal pol_in1_net : std_logic_vector( 128-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 8-1 downto 0 );
begin
  msb_out16 <= reinterpret16_output_port_net;
  out15 <= reinterpret15_output_port_net;
  out14 <= reinterpret14_output_port_net;
  out13 <= reinterpret13_output_port_net;
  out12 <= reinterpret12_output_port_net;
  out11 <= reinterpret11_output_port_net;
  out10 <= reinterpret10_output_port_net;
  out9 <= reinterpret9_output_port_net;
  out8 <= reinterpret8_output_port_net;
  out7 <= reinterpret7_output_port_net;
  out6 <= reinterpret6_output_port_net;
  out5 <= reinterpret5_output_port_net;
  out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  pol_in1_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice15_y_net,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice16_y_net,
    output_port => reinterpret16_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_4832533ede 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 72,
    new_msb => 79,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 80,
    new_msb => 87,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 88,
    new_msb => 95,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 96,
    new_msb => 103,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 111,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice14_y_net
  );
  slice15 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 112,
    new_msb => 119,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice15_y_net
  );
  slice16 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 120,
    new_msb => 127,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice16_y_net
  );
  slice2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 16,
    new_msb => 23,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 24,
    new_msb => 31,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 32,
    new_msb => 39,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 47,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 48,
    new_msb => 55,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 56,
    new_msb => 63,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 64,
    new_msb => 71,
    x_width => 128,
    y_width => 8
  )
  port map (
    x => pol_in1_net,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c_x67 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c_x67;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c_x67 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret16_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret16_output_port_net_x0 <= re;
  reinterpret16_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret16_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret16_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c1 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c1;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c1 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret15_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret15_output_port_net_x0 <= re;
  reinterpret15_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret15_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret15_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c10 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c10;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c10 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret6_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret6_output_port_net_x0 <= re;
  reinterpret6_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret6_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret6_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c11
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c11 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c11;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c11 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret5_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret5_output_port_net_x0 <= re;
  reinterpret5_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret5_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret5_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c12
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c12 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c12;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c12 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret4_output_port_net_x0 <= re;
  reinterpret4_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c13
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c13 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c13;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c13 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret3_output_port_net_x0 <= re;
  reinterpret3_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c14
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c14 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c14;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c14 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret2_output_port_net_x0 <= re;
  reinterpret2_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c15
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c15 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c15;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c15 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret1_output_port_net_x0 <= re;
  reinterpret1_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c2 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c2;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c2 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret14_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret14_output_port_net_x0 <= re;
  reinterpret14_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret14_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret14_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c3 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c3;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c3 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret13_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret13_output_port_net_x0 <= re;
  reinterpret13_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret13_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret13_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c4 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c4;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c4 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret12_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret12_output_port_net_x0 <= re;
  reinterpret12_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret12_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret12_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c5 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c5;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c5 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret11_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret11_output_port_net_x0 <= re;
  reinterpret11_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret11_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret11_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c6 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c6;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c6 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret10_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret10_output_port_net_x0 <= re;
  reinterpret10_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret10_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret10_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c7 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c7;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c7 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret9_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret9_output_port_net_x0 <= re;
  reinterpret9_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret9_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret9_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c8 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c8;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c8 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret8_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret8_output_port_net_x0 <= re;
  reinterpret8_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret8_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret8_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge/ri_to_c9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_ri_to_c9 is
  port (
    re : in std_logic_vector( 8-1 downto 0 );
    im : in std_logic_vector( 8-1 downto 0 );
    c : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_ri_to_c9;
architecture structural of pfb_fir_128c_2p_16i_8b_core_ri_to_c9 is 
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret7_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 8-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret7_output_port_net_x0 <= re;
  reinterpret7_output_port_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_32cf4c9566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret7_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_c04ae1611d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret7_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core/pol_munge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_pol_munge is
  port (
    pol0 : in std_logic_vector( 128-1 downto 0 );
    pol1 : in std_logic_vector( 128-1 downto 0 );
    out1 : out std_logic_vector( 16-1 downto 0 );
    out2 : out std_logic_vector( 16-1 downto 0 );
    out3 : out std_logic_vector( 16-1 downto 0 );
    out4 : out std_logic_vector( 16-1 downto 0 );
    out5 : out std_logic_vector( 16-1 downto 0 );
    out6 : out std_logic_vector( 16-1 downto 0 );
    out7 : out std_logic_vector( 16-1 downto 0 );
    out8 : out std_logic_vector( 16-1 downto 0 );
    out9 : out std_logic_vector( 16-1 downto 0 );
    out10 : out std_logic_vector( 16-1 downto 0 );
    out11 : out std_logic_vector( 16-1 downto 0 );
    out12 : out std_logic_vector( 16-1 downto 0 );
    out13 : out std_logic_vector( 16-1 downto 0 );
    out14 : out std_logic_vector( 16-1 downto 0 );
    out15 : out std_logic_vector( 16-1 downto 0 );
    out16 : out std_logic_vector( 16-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_pol_munge;
architecture structural of pfb_fir_128c_2p_16i_8b_core_pol_munge is 
  signal concat_y_net_x1 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x8 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x9 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x10 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x11 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x12 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x13 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x14 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x4 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x5 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x6 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x7 : std_logic_vector( 16-1 downto 0 );
  signal pol_in0_net : std_logic_vector( 128-1 downto 0 );
  signal pol_in1_net : std_logic_vector( 128-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret9_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret8_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret16_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret15_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret14_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret13_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret12_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret11_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret10_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret7_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret6_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret5_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
begin
  out1 <= concat_y_net_x1;
  out2 <= concat_y_net_x2;
  out3 <= concat_y_net_x8;
  out4 <= concat_y_net_x9;
  out5 <= concat_y_net_x10;
  out6 <= concat_y_net_x11;
  out7 <= concat_y_net_x12;
  out8 <= concat_y_net_x13;
  out9 <= concat_y_net_x14;
  out10 <= concat_y_net;
  out11 <= concat_y_net_x3;
  out12 <= concat_y_net_x4;
  out13 <= concat_y_net_x5;
  out14 <= concat_y_net_x6;
  out15 <= concat_y_net_x0;
  out16 <= concat_y_net_x7;
  pol_in0_net <= pol0;
  pol_in1_net <= pol1;
  bus_expand1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_bus_expand1 
  port map (
    bus_in => pol_in0_net,
    msb_out16 => reinterpret16_output_port_net,
    out15 => reinterpret15_output_port_net,
    out14 => reinterpret14_output_port_net,
    out13 => reinterpret13_output_port_net,
    out12 => reinterpret12_output_port_net,
    out11 => reinterpret11_output_port_net,
    out10 => reinterpret10_output_port_net,
    out9 => reinterpret9_output_port_net_x0,
    out8 => reinterpret8_output_port_net_x0,
    out7 => reinterpret7_output_port_net,
    out6 => reinterpret6_output_port_net,
    out5 => reinterpret5_output_port_net,
    out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_bus_expand2 
  port map (
    bus_in => pol_in1_net,
    msb_out16 => reinterpret16_output_port_net_x0,
    out15 => reinterpret15_output_port_net_x0,
    out14 => reinterpret14_output_port_net_x0,
    out13 => reinterpret13_output_port_net_x0,
    out12 => reinterpret12_output_port_net_x0,
    out11 => reinterpret11_output_port_net_x0,
    out10 => reinterpret10_output_port_net_x0,
    out9 => reinterpret9_output_port_net,
    out8 => reinterpret8_output_port_net,
    out7 => reinterpret7_output_port_net_x0,
    out6 => reinterpret6_output_port_net_x0,
    out5 => reinterpret5_output_port_net_x0,
    out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  ri_to_c : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c_x67 
  port map (
    re => reinterpret16_output_port_net,
    im => reinterpret16_output_port_net_x0,
    c => concat_y_net_x1
  );
  ri_to_c1 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c1 
  port map (
    re => reinterpret15_output_port_net,
    im => reinterpret15_output_port_net_x0,
    c => concat_y_net_x2
  );
  ri_to_c10 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c10 
  port map (
    re => reinterpret6_output_port_net,
    im => reinterpret6_output_port_net_x0,
    c => concat_y_net_x3
  );
  ri_to_c11 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c11 
  port map (
    re => reinterpret5_output_port_net,
    im => reinterpret5_output_port_net_x0,
    c => concat_y_net_x4
  );
  ri_to_c12 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c12 
  port map (
    re => reinterpret4_output_port_net,
    im => reinterpret4_output_port_net_x0,
    c => concat_y_net_x5
  );
  ri_to_c13 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c13 
  port map (
    re => reinterpret3_output_port_net,
    im => reinterpret3_output_port_net_x0,
    c => concat_y_net_x6
  );
  ri_to_c14 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c14 
  port map (
    re => reinterpret2_output_port_net,
    im => reinterpret2_output_port_net_x0,
    c => concat_y_net_x0
  );
  ri_to_c15 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c15 
  port map (
    re => reinterpret1_output_port_net,
    im => reinterpret1_output_port_net_x0,
    c => concat_y_net_x7
  );
  ri_to_c2 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c2 
  port map (
    re => reinterpret14_output_port_net,
    im => reinterpret14_output_port_net_x0,
    c => concat_y_net_x8
  );
  ri_to_c3 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c3 
  port map (
    re => reinterpret13_output_port_net,
    im => reinterpret13_output_port_net_x0,
    c => concat_y_net_x9
  );
  ri_to_c4 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c4 
  port map (
    re => reinterpret12_output_port_net,
    im => reinterpret12_output_port_net_x0,
    c => concat_y_net_x10
  );
  ri_to_c5 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c5 
  port map (
    re => reinterpret11_output_port_net,
    im => reinterpret11_output_port_net_x0,
    c => concat_y_net_x11
  );
  ri_to_c6 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c6 
  port map (
    re => reinterpret10_output_port_net,
    im => reinterpret10_output_port_net_x0,
    c => concat_y_net_x12
  );
  ri_to_c7 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c7 
  port map (
    re => reinterpret9_output_port_net_x0,
    im => reinterpret9_output_port_net,
    c => concat_y_net_x13
  );
  ri_to_c8 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c8 
  port map (
    re => reinterpret8_output_port_net_x0,
    im => reinterpret8_output_port_net,
    c => concat_y_net_x14
  );
  ri_to_c9 : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_ri_to_c9 
  port map (
    re => reinterpret7_output_port_net,
    im => reinterpret7_output_port_net_x0,
    c => concat_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_128c_2p_16i_8b_core_struct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_struct is
  port (
    pol_in1 : in std_logic_vector( 128-1 downto 0 );
    pol_in0 : in std_logic_vector( 128-1 downto 0 );
    sync : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pol_out1 : out std_logic_vector( 288-1 downto 0 );
    pol_out0 : out std_logic_vector( 288-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core_struct;
architecture structural of pfb_fir_128c_2p_16i_8b_core_struct is 
  signal concatenate_y_net : std_logic_vector( 288-1 downto 0 );
  signal pol_in1_net : std_logic_vector( 128-1 downto 0 );
  signal pol_in0_net : std_logic_vector( 128-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 288-1 downto 0 );
  signal sync_net : std_logic_vector( 32-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x8 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x30 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x29 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x28 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x27 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x26 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x25 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x7 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x6 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x5 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x24 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x23 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x16 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x15 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x14 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x13 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x12 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x22 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x9 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x10 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x11 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x21 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x20 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x19 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x18 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x17 : std_logic_vector( 16-1 downto 0 );
begin
  pol_out1 <= concatenate_y_net;
  pol_in1_net <= pol_in1;
  pol_in0_net <= pol_in0;
  pol_out0 <= concatenate_y_net_x0;
  sync_net <= sync;
  sync_out <= delay1_q_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_subsystem 
  port map (
    in1 => concat_y_net_x0,
    in2 => concat_y_net,
    in3 => concat_y_net_x8,
    in4 => concat_y_net_x30,
    in5 => concat_y_net_x29,
    in6 => concat_y_net_x28,
    in7 => concat_y_net_x27,
    in8 => concat_y_net_x26,
    in9 => concat_y_net_x25,
    in10 => concat_y_net_x7,
    in11 => concat_y_net_x6,
    in12 => concat_y_net_x5,
    in13 => concat_y_net_x4,
    in14 => concat_y_net_x3,
    in15 => concat_y_net_x2,
    in16 => concat_y_net_x1,
    pol0 => concatenate_y_net_x0,
    pol1 => concatenate_y_net
  );
  pfb_fir : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pfb_fir 
  port map (
    sync => slice_y_net,
    pol1_in1 => concat_y_net_x24,
    pol1_in2 => concat_y_net_x23,
    pol1_in3 => concat_y_net_x16,
    pol1_in4 => concat_y_net_x15,
    pol1_in5 => concat_y_net_x14,
    pol1_in6 => concat_y_net_x13,
    pol1_in7 => concat_y_net_x12,
    pol1_in8 => concat_y_net_x22,
    pol1_in9 => concat_y_net_x9,
    pol1_in10 => concat_y_net_x10,
    pol1_in11 => concat_y_net_x11,
    pol1_in12 => concat_y_net_x21,
    pol1_in13 => concat_y_net_x20,
    pol1_in14 => concat_y_net_x19,
    pol1_in15 => concat_y_net_x18,
    pol1_in16 => concat_y_net_x17,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay1_q_net,
    pol1_out1 => concat_y_net_x0,
    pol1_out2 => concat_y_net,
    pol1_out3 => concat_y_net_x8,
    pol1_out4 => concat_y_net_x30,
    pol1_out5 => concat_y_net_x29,
    pol1_out6 => concat_y_net_x28,
    pol1_out7 => concat_y_net_x27,
    pol1_out8 => concat_y_net_x26,
    pol1_out9 => concat_y_net_x25,
    pol1_out10 => concat_y_net_x7,
    pol1_out11 => concat_y_net_x6,
    pol1_out12 => concat_y_net_x5,
    pol1_out13 => concat_y_net_x4,
    pol1_out14 => concat_y_net_x3,
    pol1_out15 => concat_y_net_x2,
    pol1_out16 => concat_y_net_x1
  );
  pol_munge : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_pol_munge 
  port map (
    pol0 => pol_in0_net,
    pol1 => pol_in1_net,
    out1 => concat_y_net_x24,
    out2 => concat_y_net_x23,
    out3 => concat_y_net_x16,
    out4 => concat_y_net_x15,
    out5 => concat_y_net_x14,
    out6 => concat_y_net_x13,
    out7 => concat_y_net_x12,
    out8 => concat_y_net_x22,
    out9 => concat_y_net_x9,
    out10 => concat_y_net_x10,
    out11 => concat_y_net_x11,
    out12 => concat_y_net_x21,
    out13 => concat_y_net_x20,
    out14 => concat_y_net_x19,
    out15 => concat_y_net_x18,
    out16 => concat_y_net_x17
  );
  slice : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => sync_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core_default_clock_driver is
  port (
    pfb_fir_128c_2p_16i_8b_core_sysclk : in std_logic;
    pfb_fir_128c_2p_16i_8b_core_sysce : in std_logic;
    pfb_fir_128c_2p_16i_8b_core_sysclr : in std_logic;
    pfb_fir_128c_2p_16i_8b_core_clk1 : out std_logic;
    pfb_fir_128c_2p_16i_8b_core_ce1 : out std_logic
  );
end pfb_fir_128c_2p_16i_8b_core_default_clock_driver;
architecture structural of pfb_fir_128c_2p_16i_8b_core_default_clock_driver is 
begin
  clockdriver : entity xil_defaultlib.xlclockdriver 
  generic map (
    period => 1,
    log_2_period => 1
  )
  port map (
    sysclk => pfb_fir_128c_2p_16i_8b_core_sysclk,
    sysce => pfb_fir_128c_2p_16i_8b_core_sysce,
    sysclr => pfb_fir_128c_2p_16i_8b_core_sysclr,
    clk => pfb_fir_128c_2p_16i_8b_core_clk1,
    ce => pfb_fir_128c_2p_16i_8b_core_ce1
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_128c_2p_16i_8b_core is
  port (
    pol_in1 : in std_logic_vector( 128-1 downto 0 );
    pol_in0 : in std_logic_vector( 128-1 downto 0 );
    sync : in std_logic_vector( 32-1 downto 0 );
    clk : in std_logic;
    pol_out1 : out std_logic_vector( 288-1 downto 0 );
    pol_out0 : out std_logic_vector( 288-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_128c_2p_16i_8b_core;
architecture structural of pfb_fir_128c_2p_16i_8b_core is 
  attribute core_generation_info : string;
  attribute core_generation_info of structural : architecture is "pfb_fir_128c_2p_16i_8b_core,sysgen_core_2019_1,{,compilation=IP Catalog,block_icon_display=Default,family=virtexuplusHBM,part=xcvu37p,speed=-2-e,package=fsvh2892,synthesis_language=vhdl,hdl_library=xil_defaultlib,synthesis_strategy=Vivado Synthesis Defaults,implementation_strategy=Vivado Implementation Defaults,testbench=0,interface_doc=0,ce_clr=0,clock_period=5,system_simulink_period=1,waveform_viewer=0,axilite_interface=0,ip_catalog_plugin=0,hwcosim_burst_mode=0,simulation_time=10,addsub=224,concat=290,constant=560,convert=32,counter=240,delay=336,logical=112,mult=256,mux=112,register=16,reinterpret=1184,relational=224,scale=32,slice=801,spram=112,sprom=128,}";
  signal clk_1_net : std_logic;
  signal ce_1_net : std_logic;
begin
  pfb_fir_128c_2p_16i_8b_core_default_clock_driver : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_default_clock_driver 
  port map (
    pfb_fir_128c_2p_16i_8b_core_sysclk => clk,
    pfb_fir_128c_2p_16i_8b_core_sysce => '1',
    pfb_fir_128c_2p_16i_8b_core_sysclr => '0',
    pfb_fir_128c_2p_16i_8b_core_clk1 => clk_1_net,
    pfb_fir_128c_2p_16i_8b_core_ce1 => ce_1_net
  );
  pfb_fir_128c_2p_16i_8b_core_struct : entity xil_defaultlib.pfb_fir_128c_2p_16i_8b_core_struct 
  port map (
    pol_in1 => pol_in1,
    pol_in0 => pol_in0,
    sync => sync,
    clk_1 => clk_1_net,
    ce_1 => ce_1_net,
    pol_out1 => pol_out1,
    pol_out0 => pol_out0,
    sync_out => sync_out
  );
end structural;
