Test case 0
	
input: 512'b0

msg_sch

        w_0 = word_mem[0];
        w_1 = word_mem[1];
        w_9 = word_mem[9];
        w_14 = word_mem[14];
        
        s0 = {w_1[6:0], w_1[31:7]}     ^ {w_1[17:0], w_1[31:18]}     ^ (w_1 >> 3);
        s1 = {w_14[16:0], w_14[31:17]} ^ {w_14[18:0], w_14[31:19]}   ^ (w_14 >> 10);

        w_new = w_0 + s0 + w_9 + s1;

cycle 16
w_0:	11011000_11010111_11010110_11010101
w_9: 	00000000_00000000_00000000_00000000
						w_1: 	11010100_11010011_11010010_11010001
s0: 	11111111_00111111_11011111_11111111	10100011_10101001_10100111_10100101	11110100_10110100_01110101_00110100	00011010_10011010_01111010_01011010
						w_14: 	00000000_00000000_00000000_00000000
s1:	00000000_00000000_00000000_00000000
w_new	11011000_00010111_10110110_11010100



w0					w1					w2					w3					
11011000_11010111_11010110_11010101	11010100_11010011_11010010_11010001	11001000_11000111_11000110_11000101	11000100_11000011_11000010_11000001

w4					w5					w6					w7
10111000_11010111_11010110_11010101	10110100_11010011_11010010_11010001	10101000_11000111_11000110_11000101	10100100_11000011_10100010_10100001

w8					w9					w10					w11
10000000_00000000_00000000_00000000	00000000_00000000_00000000_00000000	00000000_00000000_00000000_00000000	00000000_00000000_00000000_00000000

w12					w13					w14					w15
00000000_00000000_00000000_00000000	00000000_00000000_00000000_00000000	00000000_00000000_00000000_00000000	00000000_00000000_00000000_00000000

w16					w17					w18					w19
00000000_00000000_00000000_00000000	00000000_00000000_00000000_00000000	00000000_00000000_00000000_00000000	00000000_00000000_00000000_00000000






























#########################################################
#							#
#	wt will always be 0 from 0 to 63 cycle		#
#							#
#########################################################




h0					
01101010_00001001_11100110_01100111	
h1
10111101_01100111_10101110_10000101	
h2
00111100_11011110_11110011_01110010	
h3
10100101_01001111_11110101_00111010
h4					
01010001_00001110_01010010_01111111	
h5
10011011_00000101_01101000_10001100	
h6
00011111_10000011_11011001_10101011	
h7
01011011_11100000_11001101_00011001


###################################
cycle0	

a					
01101010_00001001_11100110_01100111	
b
10111101_01100111_10101110_10000101	
c
00111100_11011110_11110011_01110010	
d
10100101_01001111_11110101_00111010
e					
01010001_00001110_01010010_01111111	
f
10011011_00000101_01101000_10001100	
g
00011111_10000011_11011001_10101011	
h
01011011_11100000_11001101_00011001


###################################
cycle1

k0
01000010_10001010_00101111_10011000
e6
11111101_01000100_00111001_01001001

temp1					temp2


a

b
01101010_00001001_11100110_01100111	
c
10111101_01100111_10101110_10000101	
d
00111100_11011110_11110011_01110010	
e = d + temp1
10100101_01001111_11110101_00111010
f
01010001_00001110_01010010_01111111	
g
10011011_00000101_01101000_10001100	
h
00011111_10000011_11011001_10101011	













