
# Messages from "go new"

Creating project directory 'H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image\capture-save_edge_image'. (PRJ-1)

# Messages from "go analyze"

Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image_source\sob_save.c} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image_source\sob_save.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\capture-save_edge_image_source\shift_class_save.h} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.06 seconds, memory usage 144768kB, peak memory usage 208764kB (SOL-9)
