#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5624aa08e880 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0x5624aa0d4f70_0 .var "data_in", 7 0;
v0x5624aa0d50a0_0 .net "data_out", 7 0, L_0x5624aa0adda0;  1 drivers
v0x5624aa0d51b0_0 .net "empty", 0 0, v0x5624aa0d00d0_0;  1 drivers
v0x5624aa0d52a0_0 .net "full", 0 0, v0x5624aa0d3630_0;  1 drivers
v0x5624aa0d5340_0 .var/i "i", 31 0;
v0x5624aa0d5450_0 .var "r_en", 0 0;
v0x5624aa0d5540_0 .var "rclk", 0 0;
v0x5624aa0d55e0_0 .var "rrst_n", 0 0;
v0x5624aa0d5680_0 .var/i "seed", 31 0;
v0x5624aa0d57f0_0 .var "w_en", 0 0;
v0x5624aa0d5890_0 .var "wclk", 0 0;
v0x5624aa0d59c0_0 .var "wrst_n", 0 0;
S_0x5624aa08ea10 .scope module, "dut" "async_fifo" 2 13, 3 1 0, S_0x5624aa08e880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "rclk";
    .port_info 2 /INPUT 1 "r_en";
    .port_info 3 /INPUT 1 "w_en";
    .port_info 4 /INPUT 1 "rrst_n";
    .port_info 5 /INPUT 1 "wrst_n";
    .port_info 6 /INPUT 8 "data_in";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 8 "data_out";
v0x5624aa0d3f20_0 .net "data_in", 7 0, v0x5624aa0d4f70_0;  1 drivers
v0x5624aa0d4030_0 .net "data_out", 7 0, L_0x5624aa0adda0;  alias, 1 drivers
v0x5624aa0d4100_0 .net "empty", 0 0, v0x5624aa0d00d0_0;  alias, 1 drivers
v0x5624aa0d4200_0 .net "full", 0 0, v0x5624aa0d3630_0;  alias, 1 drivers
v0x5624aa0d42f0_0 .net "g_rptr", 4 0, v0x5624aa0d0e80_0;  1 drivers
v0x5624aa0d4430_0 .net "g_wptr", 4 0, v0x5624aa0d1640_0;  1 drivers
v0x5624aa0d4520_0 .net "r_en", 0 0, v0x5624aa0d5450_0;  1 drivers
v0x5624aa0d45c0_0 .net "raddr", 3 0, L_0x5624aa0d5c10;  1 drivers
v0x5624aa0d46b0_0 .net "rclk", 0 0, v0x5624aa0d5540_0;  1 drivers
v0x5624aa0d4750_0 .net "rptr", 4 0, v0x5624aa0d0800_0;  1 drivers
v0x5624aa0d4840_0 .net "rrst_n", 0 0, v0x5624aa0d55e0_0;  1 drivers
v0x5624aa0d4930_0 .net "w_en", 0 0, v0x5624aa0d57f0_0;  1 drivers
v0x5624aa0d4a20_0 .net "waddr", 3 0, L_0x5624aa0d7040;  1 drivers
v0x5624aa0d4b30_0 .net "wclk", 0 0, v0x5624aa0d5890_0;  1 drivers
v0x5624aa0d4bd0_0 .net "wptr", 4 0, v0x5624aa0d3cb0_0;  1 drivers
v0x5624aa0d4ce0_0 .net "wrst_n", 0 0, v0x5624aa0d59c0_0;  1 drivers
S_0x5624aa091170 .scope module, "fifomemory" "fifo_memory" 3 17, 4 1 0, S_0x5624aa08ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wclk_en";
    .port_info 1 /INPUT 1 "full";
    .port_info 2 /INPUT 1 "wclk";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 4 "raddr";
    .port_info 5 /INPUT 4 "waddr";
    .port_info 6 /OUTPUT 8 "data_out";
L_0x5624aa0adda0 .functor BUFZ 8, L_0x5624aa0d5a60, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5624aa09a260_0 .net *"_ivl_0", 7 0, L_0x5624aa0d5a60;  1 drivers
v0x5624aa09a0c0_0 .net *"_ivl_2", 5 0, L_0x5624aa0d5b20;  1 drivers
L_0x7f4a745e7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5624aa0adeb0_0 .net *"_ivl_5", 1 0, L_0x7f4a745e7018;  1 drivers
v0x5624aa0adf80_0 .net "data_in", 7 0, v0x5624aa0d4f70_0;  alias, 1 drivers
v0x5624aa080dc0_0 .net "data_out", 7 0, L_0x5624aa0adda0;  alias, 1 drivers
v0x5624aa0861e0 .array "fifo", 15 0, 7 0;
v0x5624aa0870f0_0 .net "full", 0 0, v0x5624aa0d3630_0;  alias, 1 drivers
v0x5624aa0ce400_0 .net "raddr", 3 0, L_0x5624aa0d5c10;  alias, 1 drivers
v0x5624aa0ce4e0_0 .net "waddr", 3 0, L_0x5624aa0d7040;  alias, 1 drivers
v0x5624aa0ce5c0_0 .net "wclk", 0 0, v0x5624aa0d5890_0;  alias, 1 drivers
v0x5624aa0ce680_0 .net "wclk_en", 0 0, v0x5624aa0d57f0_0;  alias, 1 drivers
E_0x5624aa089cb0 .event posedge, v0x5624aa0ce5c0_0;
L_0x5624aa0d5a60 .array/port v0x5624aa0861e0, L_0x5624aa0d5b20;
L_0x5624aa0d5b20 .concat [ 4 2 0 0], L_0x5624aa0d5c10, L_0x7f4a745e7018;
S_0x5624aa0ce820 .scope module, "rptrhandler" "rptr_handler" 3 38, 5 1 0, S_0x5624aa08ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "g_wptr";
    .port_info 1 /INPUT 1 "rclk";
    .port_info 2 /INPUT 1 "rrst_n";
    .port_info 3 /INPUT 1 "r_en";
    .port_info 4 /OUTPUT 4 "raddr";
    .port_info 5 /OUTPUT 5 "rptr";
    .port_info 6 /OUTPUT 1 "empty";
L_0x5624aa080cb0 .functor NOT 5, L_0x5624aa0d5de0, C4<00000>, C4<00000>, C4<00000>;
L_0x5624aa0a5bd0 .functor AND 5, L_0x5624aa0d5d40, L_0x5624aa080cb0, C4<11111>, C4<11111>;
v0x5624aa0cfbb0_0 .net *"_ivl_10", 4 0, L_0x5624aa080cb0;  1 drivers
v0x5624aa0cfc90_0 .net *"_ivl_12", 4 0, L_0x5624aa0a5bd0;  1 drivers
v0x5624aa0cfd70_0 .net *"_ivl_2", 4 0, L_0x5624aa0d5d40;  1 drivers
L_0x7f4a745e7060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5624aa0cfe30_0 .net *"_ivl_5", 3 0, L_0x7f4a745e7060;  1 drivers
v0x5624aa0cff10_0 .net *"_ivl_6", 4 0, L_0x5624aa0d5de0;  1 drivers
L_0x7f4a745e70a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5624aa0cfff0_0 .net *"_ivl_9", 3 0, L_0x7f4a745e70a8;  1 drivers
v0x5624aa0d00d0_0 .var "empty", 0 0;
v0x5624aa0d0190_0 .net "g_rptr_next", 4 0, L_0x5624aa0d6a70;  1 drivers
v0x5624aa0d0250_0 .net "g_wptr", 4 0, v0x5624aa0d1640_0;  alias, 1 drivers
v0x5624aa0d03a0_0 .net "r_en", 0 0, v0x5624aa0d5450_0;  alias, 1 drivers
v0x5624aa0d0460_0 .net "raddr", 3 0, L_0x5624aa0d5c10;  alias, 1 drivers
v0x5624aa0d0520_0 .var "rbin", 4 0;
v0x5624aa0d05e0_0 .net "rbin_next", 4 0, L_0x5624aa0d5fc0;  1 drivers
v0x5624aa0d06a0_0 .net "rclk", 0 0, v0x5624aa0d5540_0;  alias, 1 drivers
v0x5624aa0d0740_0 .net "rempty", 0 0, L_0x5624aa0d6fa0;  1 drivers
v0x5624aa0d0800_0 .var "rptr", 4 0;
v0x5624aa0d08e0_0 .net "rrst_n", 0 0, v0x5624aa0d55e0_0;  alias, 1 drivers
E_0x5624aa08a190/0 .event negedge, v0x5624aa0d08e0_0;
E_0x5624aa08a190/1 .event posedge, v0x5624aa0d06a0_0;
E_0x5624aa08a190 .event/or E_0x5624aa08a190/0, E_0x5624aa08a190/1;
L_0x5624aa0d5c10 .part v0x5624aa0d0520_0, 0, 4;
L_0x5624aa0d5d40 .concat [ 1 4 0 0], v0x5624aa0d5450_0, L_0x7f4a745e7060;
L_0x5624aa0d5de0 .concat [ 1 4 0 0], v0x5624aa0d00d0_0, L_0x7f4a745e70a8;
L_0x5624aa0d5fc0 .arith/sum 5, v0x5624aa0d0520_0, L_0x5624aa0a5bd0;
L_0x5624aa0d6fa0 .cmp/eq 5, L_0x5624aa0d6a70, v0x5624aa0d1640_0;
S_0x5624aa0ceae0 .scope module, "gray_converter2" "b2g" 5 28, 6 1 0, S_0x5624aa0ce820;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "b";
    .port_info 1 /OUTPUT 5 "g";
L_0x5624aa0d6060 .functor XOR 1, L_0x5624aa0d6260, L_0x5624aa0d6390, C4<0>, C4<0>;
L_0x5624aa0d65c0 .functor XOR 1, L_0x5624aa0d6480, L_0x5624aa0d6520, C4<0>, C4<0>;
L_0x5624aa0d6960 .functor XOR 1, L_0x5624aa0d66d0, L_0x5624aa0d68c0, C4<0>, C4<0>;
L_0x5624aa0d6e90 .functor XOR 1, L_0x5624aa0d6cf0, L_0x5624aa0d6d90, C4<0>, C4<0>;
v0x5624aa0ced50_0 .net *"_ivl_10", 0 0, L_0x5624aa0d6060;  1 drivers
v0x5624aa0cee50_0 .net *"_ivl_15", 0 0, L_0x5624aa0d6480;  1 drivers
v0x5624aa0cef30_0 .net *"_ivl_17", 0 0, L_0x5624aa0d6520;  1 drivers
v0x5624aa0ceff0_0 .net *"_ivl_18", 0 0, L_0x5624aa0d65c0;  1 drivers
v0x5624aa0cf0d0_0 .net *"_ivl_23", 0 0, L_0x5624aa0d66d0;  1 drivers
v0x5624aa0cf200_0 .net *"_ivl_25", 0 0, L_0x5624aa0d68c0;  1 drivers
v0x5624aa0cf2e0_0 .net *"_ivl_26", 0 0, L_0x5624aa0d6960;  1 drivers
v0x5624aa0cf3c0_0 .net *"_ivl_3", 0 0, L_0x5624aa0d61c0;  1 drivers
v0x5624aa0cf4a0_0 .net *"_ivl_32", 0 0, L_0x5624aa0d6cf0;  1 drivers
v0x5624aa0cf610_0 .net *"_ivl_34", 0 0, L_0x5624aa0d6d90;  1 drivers
v0x5624aa0cf6f0_0 .net *"_ivl_35", 0 0, L_0x5624aa0d6e90;  1 drivers
v0x5624aa0cf7d0_0 .net *"_ivl_7", 0 0, L_0x5624aa0d6260;  1 drivers
v0x5624aa0cf8b0_0 .net *"_ivl_9", 0 0, L_0x5624aa0d6390;  1 drivers
v0x5624aa0cf990_0 .net "b", 4 0, L_0x5624aa0d5fc0;  alias, 1 drivers
v0x5624aa0cfa70_0 .net "g", 4 0, L_0x5624aa0d6a70;  alias, 1 drivers
L_0x5624aa0d61c0 .part L_0x5624aa0d5fc0, 4, 1;
L_0x5624aa0d6260 .part L_0x5624aa0d5fc0, 4, 1;
L_0x5624aa0d6390 .part L_0x5624aa0d5fc0, 3, 1;
L_0x5624aa0d6480 .part L_0x5624aa0d5fc0, 3, 1;
L_0x5624aa0d6520 .part L_0x5624aa0d5fc0, 2, 1;
L_0x5624aa0d66d0 .part L_0x5624aa0d5fc0, 2, 1;
L_0x5624aa0d68c0 .part L_0x5624aa0d5fc0, 1, 1;
LS_0x5624aa0d6a70_0_0 .concat8 [ 1 1 1 1], L_0x5624aa0d6e90, L_0x5624aa0d6960, L_0x5624aa0d65c0, L_0x5624aa0d6060;
LS_0x5624aa0d6a70_0_4 .concat8 [ 1 0 0 0], L_0x5624aa0d61c0;
L_0x5624aa0d6a70 .concat8 [ 4 1 0 0], LS_0x5624aa0d6a70_0_0, LS_0x5624aa0d6a70_0_4;
L_0x5624aa0d6cf0 .part L_0x5624aa0d5fc0, 1, 1;
L_0x5624aa0d6d90 .part L_0x5624aa0d5fc0, 0, 1;
S_0x5624aa0d0a80 .scope module, "syncA" "cdc" 3 27, 7 1 0, S_0x5624aa08ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 5 "qb2";
v0x5624aa0d0c10_0 .net "clk", 0 0, v0x5624aa0d5890_0;  alias, 1 drivers
v0x5624aa0d0ce0_0 .net "in", 4 0, v0x5624aa0d0800_0;  alias, 1 drivers
v0x5624aa0d0db0_0 .var "qb1", 4 0;
v0x5624aa0d0e80_0 .var "qb2", 4 0;
v0x5624aa0d0f60_0 .net "rst_n", 0 0, v0x5624aa0d59c0_0;  alias, 1 drivers
S_0x5624aa0d10f0 .scope module, "syncB" "cdc" 3 32, 7 1 0, S_0x5624aa08ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 5 "qb2";
v0x5624aa0d13a0_0 .net "clk", 0 0, v0x5624aa0d5540_0;  alias, 1 drivers
v0x5624aa0d1490_0 .net "in", 4 0, v0x5624aa0d3cb0_0;  alias, 1 drivers
v0x5624aa0d1550_0 .var "qb1", 4 0;
v0x5624aa0d1640_0 .var "qb2", 4 0;
v0x5624aa0d1730_0 .net "rst_n", 0 0, v0x5624aa0d55e0_0;  alias, 1 drivers
E_0x5624aa0635e0 .event posedge, v0x5624aa0d06a0_0;
S_0x5624aa0d1890 .scope module, "wrpthandler" "wptr_handler" 3 52, 8 1 0, S_0x5624aa08ea10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "waddr";
    .port_info 1 /OUTPUT 5 "wptr";
    .port_info 2 /INPUT 5 "g_rptr";
    .port_info 3 /OUTPUT 1 "full";
    .port_info 4 /INPUT 1 "wrst_n";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "w_en";
L_0x5624aa0d7300 .functor NOT 5, L_0x5624aa0d7180, C4<00000>, C4<00000>, C4<00000>;
L_0x5624aa0d73c0 .functor AND 5, L_0x5624aa0d70e0, L_0x5624aa0d7300, C4<11111>, C4<11111>;
L_0x5624aa0d8550 .functor NOT 2, L_0x5624aa0d84b0, C4<00>, C4<00>, C4<00>;
v0x5624aa0d2d00_0 .net *"_ivl_10", 4 0, L_0x5624aa0d7300;  1 drivers
v0x5624aa0d2de0_0 .net *"_ivl_12", 4 0, L_0x5624aa0d73c0;  1 drivers
v0x5624aa0d2ec0_0 .net *"_ivl_17", 1 0, L_0x5624aa0d84b0;  1 drivers
v0x5624aa0d2f80_0 .net *"_ivl_18", 1 0, L_0x5624aa0d8550;  1 drivers
v0x5624aa0d3060_0 .net *"_ivl_2", 4 0, L_0x5624aa0d70e0;  1 drivers
v0x5624aa0d3140_0 .net *"_ivl_21", 2 0, L_0x5624aa0d8610;  1 drivers
v0x5624aa0d3220_0 .net *"_ivl_22", 4 0, L_0x5624aa0d86f0;  1 drivers
L_0x7f4a745e70f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5624aa0d3300_0 .net *"_ivl_5", 3 0, L_0x7f4a745e70f0;  1 drivers
v0x5624aa0d33e0_0 .net *"_ivl_6", 4 0, L_0x5624aa0d7180;  1 drivers
L_0x7f4a745e7138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5624aa0d3550_0 .net *"_ivl_9", 3 0, L_0x7f4a745e7138;  1 drivers
v0x5624aa0d3630_0 .var "full", 0 0;
v0x5624aa0d36d0_0 .net "g_rptr", 4 0, v0x5624aa0d0e80_0;  alias, 1 drivers
v0x5624aa0d3770_0 .net "g_wptr_next", 4 0, L_0x5624aa0d7f80;  1 drivers
v0x5624aa0d3840_0 .net "w_en", 0 0, v0x5624aa0d57f0_0;  alias, 1 drivers
v0x5624aa0d3910_0 .net "waddr", 3 0, L_0x5624aa0d7040;  alias, 1 drivers
v0x5624aa0d39e0_0 .var "wbin", 4 0;
v0x5624aa0d3a80_0 .net "wbin_next", 4 0, L_0x5624aa0d74d0;  1 drivers
v0x5624aa0d3b70_0 .net "wclk", 0 0, v0x5624aa0d5890_0;  alias, 1 drivers
v0x5624aa0d3c10_0 .net "wfull", 0 0, L_0x5624aa0d87e0;  1 drivers
v0x5624aa0d3cb0_0 .var "wptr", 4 0;
v0x5624aa0d3d70_0 .net "wrst_n", 0 0, v0x5624aa0d59c0_0;  alias, 1 drivers
E_0x5624aa0d1bb0/0 .event negedge, v0x5624aa0d0f60_0;
E_0x5624aa0d1bb0/1 .event posedge, v0x5624aa0ce5c0_0;
E_0x5624aa0d1bb0 .event/or E_0x5624aa0d1bb0/0, E_0x5624aa0d1bb0/1;
L_0x5624aa0d7040 .part v0x5624aa0d39e0_0, 0, 4;
L_0x5624aa0d70e0 .concat [ 1 4 0 0], v0x5624aa0d57f0_0, L_0x7f4a745e70f0;
L_0x5624aa0d7180 .concat [ 1 4 0 0], v0x5624aa0d3630_0, L_0x7f4a745e7138;
L_0x5624aa0d74d0 .arith/sum 5, v0x5624aa0d39e0_0, L_0x5624aa0d73c0;
L_0x5624aa0d84b0 .part v0x5624aa0d0e80_0, 3, 2;
L_0x5624aa0d8610 .part v0x5624aa0d0e80_0, 0, 3;
L_0x5624aa0d86f0 .concat [ 3 2 0 0], L_0x5624aa0d8610, L_0x5624aa0d8550;
L_0x5624aa0d87e0 .cmp/eq 5, L_0x5624aa0d7f80, L_0x5624aa0d86f0;
S_0x5624aa0d1c30 .scope module, "gray_converter1" "b2g" 8 28, 6 1 0, S_0x5624aa0d1890;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "b";
    .port_info 1 /OUTPUT 5 "g";
L_0x5624aa0d7570 .functor XOR 1, L_0x5624aa0d7770, L_0x5624aa0d78a0, C4<0>, C4<0>;
L_0x5624aa0d7ad0 .functor XOR 1, L_0x5624aa0d7990, L_0x5624aa0d7a30, C4<0>, C4<0>;
L_0x5624aa0d7e70 .functor XOR 1, L_0x5624aa0d7be0, L_0x5624aa0d7dd0, C4<0>, C4<0>;
L_0x5624aa0d83a0 .functor XOR 1, L_0x5624aa0d8200, L_0x5624aa0d82a0, C4<0>, C4<0>;
v0x5624aa0d1ea0_0 .net *"_ivl_10", 0 0, L_0x5624aa0d7570;  1 drivers
v0x5624aa0d1fa0_0 .net *"_ivl_15", 0 0, L_0x5624aa0d7990;  1 drivers
v0x5624aa0d2080_0 .net *"_ivl_17", 0 0, L_0x5624aa0d7a30;  1 drivers
v0x5624aa0d2140_0 .net *"_ivl_18", 0 0, L_0x5624aa0d7ad0;  1 drivers
v0x5624aa0d2220_0 .net *"_ivl_23", 0 0, L_0x5624aa0d7be0;  1 drivers
v0x5624aa0d2350_0 .net *"_ivl_25", 0 0, L_0x5624aa0d7dd0;  1 drivers
v0x5624aa0d2430_0 .net *"_ivl_26", 0 0, L_0x5624aa0d7e70;  1 drivers
v0x5624aa0d2510_0 .net *"_ivl_3", 0 0, L_0x5624aa0d76d0;  1 drivers
v0x5624aa0d25f0_0 .net *"_ivl_32", 0 0, L_0x5624aa0d8200;  1 drivers
v0x5624aa0d2760_0 .net *"_ivl_34", 0 0, L_0x5624aa0d82a0;  1 drivers
v0x5624aa0d2840_0 .net *"_ivl_35", 0 0, L_0x5624aa0d83a0;  1 drivers
v0x5624aa0d2920_0 .net *"_ivl_7", 0 0, L_0x5624aa0d7770;  1 drivers
v0x5624aa0d2a00_0 .net *"_ivl_9", 0 0, L_0x5624aa0d78a0;  1 drivers
v0x5624aa0d2ae0_0 .net "b", 4 0, L_0x5624aa0d74d0;  alias, 1 drivers
v0x5624aa0d2bc0_0 .net "g", 4 0, L_0x5624aa0d7f80;  alias, 1 drivers
L_0x5624aa0d76d0 .part L_0x5624aa0d74d0, 4, 1;
L_0x5624aa0d7770 .part L_0x5624aa0d74d0, 4, 1;
L_0x5624aa0d78a0 .part L_0x5624aa0d74d0, 3, 1;
L_0x5624aa0d7990 .part L_0x5624aa0d74d0, 3, 1;
L_0x5624aa0d7a30 .part L_0x5624aa0d74d0, 2, 1;
L_0x5624aa0d7be0 .part L_0x5624aa0d74d0, 2, 1;
L_0x5624aa0d7dd0 .part L_0x5624aa0d74d0, 1, 1;
LS_0x5624aa0d7f80_0_0 .concat8 [ 1 1 1 1], L_0x5624aa0d83a0, L_0x5624aa0d7e70, L_0x5624aa0d7ad0, L_0x5624aa0d7570;
LS_0x5624aa0d7f80_0_4 .concat8 [ 1 0 0 0], L_0x5624aa0d76d0;
L_0x5624aa0d7f80 .concat8 [ 4 1 0 0], LS_0x5624aa0d7f80_0_0, LS_0x5624aa0d7f80_0_4;
L_0x5624aa0d8200 .part L_0x5624aa0d74d0, 1, 1;
L_0x5624aa0d82a0 .part L_0x5624aa0d74d0, 0, 1;
    .scope S_0x5624aa091170;
T_0 ;
    %wait E_0x5624aa089cb0;
    %load/vec4 v0x5624aa0ce680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x5624aa0870f0_0;
    %nor/r;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5624aa0adf80_0;
    %load/vec4 v0x5624aa0ce4e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5624aa0861e0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5624aa0d0a80;
T_1 ;
    %wait E_0x5624aa089cb0;
    %load/vec4 v0x5624aa0d0f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5624aa0d0db0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5624aa0d0e80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5624aa0d0ce0_0;
    %assign/vec4 v0x5624aa0d0db0_0, 0;
    %load/vec4 v0x5624aa0d0db0_0;
    %assign/vec4 v0x5624aa0d0e80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5624aa0d10f0;
T_2 ;
    %wait E_0x5624aa0635e0;
    %load/vec4 v0x5624aa0d1730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5624aa0d1550_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5624aa0d1640_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5624aa0d1490_0;
    %assign/vec4 v0x5624aa0d1550_0, 0;
    %load/vec4 v0x5624aa0d1550_0;
    %assign/vec4 v0x5624aa0d1640_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5624aa0ce820;
T_3 ;
    %wait E_0x5624aa08a190;
    %load/vec4 v0x5624aa0d08e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5624aa0d0520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5624aa0d0800_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5624aa0d05e0_0;
    %assign/vec4 v0x5624aa0d0520_0, 0;
    %load/vec4 v0x5624aa0d0190_0;
    %assign/vec4 v0x5624aa0d0800_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5624aa0ce820;
T_4 ;
    %wait E_0x5624aa08a190;
    %load/vec4 v0x5624aa0d08e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5624aa0d00d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5624aa0d0740_0;
    %assign/vec4 v0x5624aa0d00d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5624aa0d1890;
T_5 ;
    %wait E_0x5624aa0d1bb0;
    %load/vec4 v0x5624aa0d3d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x5624aa0d3cb0_0, 0;
    %assign/vec4 v0x5624aa0d39e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5624aa0d3a80_0;
    %load/vec4 v0x5624aa0d3770_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x5624aa0d3cb0_0, 0;
    %assign/vec4 v0x5624aa0d39e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5624aa0d1890;
T_6 ;
    %wait E_0x5624aa0d1bb0;
    %load/vec4 v0x5624aa0d3d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5624aa0d3630_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5624aa0d3c10_0;
    %assign/vec4 v0x5624aa0d3630_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5624aa08e880;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5624aa0d5340_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5624aa0d5680_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x5624aa08e880;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x5624aa0d5890_0;
    %inv;
    %store/vec4 v0x5624aa0d5890_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5624aa08e880;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x5624aa0d5540_0;
    %inv;
    %store/vec4 v0x5624aa0d5540_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5624aa08e880;
T_10 ;
    %vpi_call 2 34 "$dumpfile", "res.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5624aa0d5890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5624aa0d5540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5624aa0d59c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5624aa0d55e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5624aa0d57f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5624aa0d5450_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5624aa0d4f70_0, 0, 8;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5624aa0d59c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5624aa0d55e0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5624aa0d59c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5624aa0d55e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5624aa0d5450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5624aa0d57f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5624aa0d5340_0, 0, 32;
T_10.0 ; Top of for-loop
    %load/vec4 v0x5624aa0d5340_0;
    %cmpi/s 20, 0, 32;
	  %jmp/0xz T_10.1, 5;
    %vpi_func 2 52 "$random" 32, v0x5624aa0d5680_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x5624aa0d4f70_0, 0, 8;
    %delay 10000, 0;
T_10.2 ; for-loop step statement
    %load/vec4 v0x5624aa0d5340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5624aa0d5340_0, 0, 32;
    %jmp T_10.0;
T_10.1 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5624aa0d57f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5624aa0d5450_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5624aa0d5340_0, 0, 32;
T_10.3 ; Top of for-loop
    %load/vec4 v0x5624aa0d5340_0;
    %cmpi/s 20, 0, 32;
	  %jmp/0xz T_10.4, 5;
    %delay 20000, 0;
T_10.5 ; for-loop step statement
    %load/vec4 v0x5624aa0d5340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5624aa0d5340_0, 0, 32;
    %jmp T_10.3;
T_10.4 ; for-loop exit label
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb.v";
    "async_fifo.v";
    "fifo_memory.v";
    "rptr_handler.v";
    "b2g.v";
    "cdc.v";
    "wptr_handler.v";
