{
  "Top": "div",
  "RtlTop": "div",
  "RtlPrefix": "",
  "RtlSubPrefix": "div_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvf1517",
    "Speed": "-3-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "res": {
      "index": "0",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "res",
          "name": "res",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "res_ap_vld",
          "name": "res_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "a": {
      "index": "1",
      "direction": "in",
      "srcType": "int const ",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "a",
          "name": "a",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "a_ap_vld",
          "name": "a_ap_vld",
          "usage": "control",
          "direction": "in"
        }
      ]
    },
    "b": {
      "index": "2",
      "direction": "in",
      "srcType": "int const ",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "b",
          "name": "b",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "b_ap_vld",
          "name": "b_ap_vld",
          "usage": "control",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=divisor",
      "config_export -library=Arith",
      "config_export -vendor=GbManske",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "div"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "36",
    "Latency": "35"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "GbManske",
    "Library": "Arith",
    "Name": "div",
    "Version": "1.0",
    "DisplayName": "divisor",
    "Revision": "2113910289",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "GbManske_Arith_div_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/div.cpp"],
    "Vhdl": [
      "impl\/vhdl\/div_sdiv_32ns_32ns_32_36_seq_1.vhd",
      "impl\/vhdl\/div.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/div_sdiv_32ns_32ns_32_36_seq_1.v",
      "impl\/verilog\/div.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/div.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "res": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"res": "DATA"},
      "ports": ["res"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "res"
        }]
    },
    "a": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"a": "DATA"},
      "ports": ["a"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "b": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"b": "DATA"},
      "ports": ["b"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "b"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "res": {
      "dir": "out",
      "width": "32"
    },
    "res_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "a": {
      "dir": "in",
      "width": "32"
    },
    "a_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "b": {
      "dir": "in",
      "width": "32"
    },
    "b_ap_vld": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "div"},
    "Info": {"div": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"div": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "36",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.329"
        },
        "Area": {
          "FF": "496",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "478",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-14 16:09:25 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
