.intel_syntax noprefix
.test_case_enter:
MFENCE
ADD R14, 59
test_case_main:
.test_case_main.entry:
JMP .bb0
.bb0:
LFENCE
{store} REX OR DL, DL
LFENCE
AND AL, 61
LFENCE
{disp32} JNO .bb1
LFENCE
JMP .bb2
LFENCE
.bb1:
LFENCE
LAHF
LFENCE
AND RBX, 0b111111000000
LFENCE
ADD RBX, R14
LFENCE
.bb2:
LFENCE
AND RDX, 0b111111000000
LFENCE
ADD RDX, R14
LFENCE
AND RCX, 0b111111000000
LFENCE
ADD RCX, R14
LFENCE
AND RCX, 0b111111000000
LFENCE
ADD RCX, R14
LFENCE
AND RCX, 0b111111000000
LFENCE
ADD RCX, R14
LFENCE
AND RAX, 0b111111000000
LFENCE
ADD RAX, R14
LFENCE
LOCK SBB byte ptr [RAX], BL
SUB R14, 59
