

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_j15'
================================================================
* Date:           Thu Sep  7 08:30:27 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      801|      801|  8.010 us|  8.010 us|  801|  801|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j15   |      799|      799|        33|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j15 = alloca i32 1"   --->   Operation 36 'alloca' 'j15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v337, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v336, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v200_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v200"   --->   Operation 39 'read' 'v200_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v195_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v195"   --->   Operation 40 'read' 'v195_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i16_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i16"   --->   Operation 41 'read' 'i16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j15"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc98.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%j15_1 = load i10 %j15" [bert_layer.cpp:355]   --->   Operation 44 'load' 'j15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.77ns)   --->   "%icmp_ln355 = icmp_eq  i10 %j15_1, i10 768" [bert_layer.cpp:355]   --->   Operation 45 'icmp' 'icmp_ln355' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln355 = add i10 %j15_1, i10 1" [bert_layer.cpp:355]   --->   Operation 47 'add' 'add_ln355' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln355 = br i1 %icmp_ln355, void %for.inc98.i.split, void %for.inc101.i.exitStub" [bert_layer.cpp:355]   --->   Operation 48 'br' 'br_ln355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i10 %j15_1" [bert_layer.cpp:355]   --->   Operation 49 'zext' 'zext_ln355' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v359_addr = getelementptr i32 %v359, i64 0, i64 %zext_ln355" [bert_layer.cpp:358]   --->   Operation 50 'getelementptr' 'v359_addr' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v359_1_addr = getelementptr i32 %v359_1, i64 0, i64 %zext_ln355" [bert_layer.cpp:358]   --->   Operation 51 'getelementptr' 'v359_1_addr' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%v359_2_addr = getelementptr i32 %v359_2, i64 0, i64 %zext_ln355" [bert_layer.cpp:358]   --->   Operation 52 'getelementptr' 'v359_2_addr' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%v359_3_addr = getelementptr i32 %v359_3, i64 0, i64 %zext_ln355" [bert_layer.cpp:358]   --->   Operation 53 'getelementptr' 'v359_3_addr' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%v359_4_addr = getelementptr i32 %v359_4, i64 0, i64 %zext_ln355" [bert_layer.cpp:358]   --->   Operation 54 'getelementptr' 'v359_4_addr' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%v359_5_addr = getelementptr i32 %v359_5, i64 0, i64 %zext_ln355" [bert_layer.cpp:358]   --->   Operation 55 'getelementptr' 'v359_5_addr' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v359_6_addr = getelementptr i32 %v359_6, i64 0, i64 %zext_ln355" [bert_layer.cpp:358]   --->   Operation 56 'getelementptr' 'v359_6_addr' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%v359_7_addr = getelementptr i32 %v359_7, i64 0, i64 %zext_ln355" [bert_layer.cpp:358]   --->   Operation 57 'getelementptr' 'v359_7_addr' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v359_8_addr = getelementptr i32 %v359_8, i64 0, i64 %zext_ln355" [bert_layer.cpp:358]   --->   Operation 58 'getelementptr' 'v359_8_addr' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%v359_9_addr = getelementptr i32 %v359_9, i64 0, i64 %zext_ln355" [bert_layer.cpp:358]   --->   Operation 59 'getelementptr' 'v359_9_addr' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%v359_10_addr = getelementptr i32 %v359_10, i64 0, i64 %zext_ln355" [bert_layer.cpp:358]   --->   Operation 60 'getelementptr' 'v359_10_addr' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%v359_11_addr = getelementptr i32 %v359_11, i64 0, i64 %zext_ln355" [bert_layer.cpp:358]   --->   Operation 61 'getelementptr' 'v359_11_addr' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%v359_load = load i10 %v359_addr" [bert_layer.cpp:358]   --->   Operation 62 'load' 'v359_load' <Predicate = (!icmp_ln355)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%v359_1_load = load i10 %v359_1_addr" [bert_layer.cpp:358]   --->   Operation 63 'load' 'v359_1_load' <Predicate = (!icmp_ln355)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 64 [2/2] (3.25ns)   --->   "%v359_2_load = load i10 %v359_2_addr" [bert_layer.cpp:358]   --->   Operation 64 'load' 'v359_2_load' <Predicate = (!icmp_ln355)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%v359_3_load = load i10 %v359_3_addr" [bert_layer.cpp:358]   --->   Operation 65 'load' 'v359_3_load' <Predicate = (!icmp_ln355)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%v359_4_load = load i10 %v359_4_addr" [bert_layer.cpp:358]   --->   Operation 66 'load' 'v359_4_load' <Predicate = (!icmp_ln355)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%v359_5_load = load i10 %v359_5_addr" [bert_layer.cpp:358]   --->   Operation 67 'load' 'v359_5_load' <Predicate = (!icmp_ln355)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%v359_6_load = load i10 %v359_6_addr" [bert_layer.cpp:358]   --->   Operation 68 'load' 'v359_6_load' <Predicate = (!icmp_ln355)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%v359_7_load = load i10 %v359_7_addr" [bert_layer.cpp:358]   --->   Operation 69 'load' 'v359_7_load' <Predicate = (!icmp_ln355)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%v359_8_load = load i10 %v359_8_addr" [bert_layer.cpp:358]   --->   Operation 70 'load' 'v359_8_load' <Predicate = (!icmp_ln355)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%v359_9_load = load i10 %v359_9_addr" [bert_layer.cpp:358]   --->   Operation 71 'load' 'v359_9_load' <Predicate = (!icmp_ln355)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%v359_10_load = load i10 %v359_10_addr" [bert_layer.cpp:358]   --->   Operation 72 'load' 'v359_10_load' <Predicate = (!icmp_ln355)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%v359_11_load = load i10 %v359_11_addr" [bert_layer.cpp:358]   --->   Operation 73 'load' 'v359_11_load' <Predicate = (!icmp_ln355)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 74 [1/1] (0.95ns)   --->   "%switch_ln368 = switch i4 %i16_read, void %arrayidx972.i98.case.11, i4 0, void %arrayidx972.i98.case.0, i4 1, void %arrayidx972.i98.case.1, i4 2, void %arrayidx972.i98.case.2, i4 3, void %arrayidx972.i98.case.3, i4 4, void %arrayidx972.i98.case.4, i4 5, void %arrayidx972.i98.case.5, i4 6, void %arrayidx972.i98.case.6, i4 7, void %arrayidx972.i98.case.7, i4 8, void %arrayidx972.i98.case.8, i4 9, void %arrayidx972.i98.case.9, i4 10, void %arrayidx972.i98.case.10" [bert_layer.cpp:368]   --->   Operation 74 'switch' 'switch_ln368' <Predicate = (!icmp_ln355)> <Delay = 0.95>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln355 = store i10 %add_ln355, i10 %j15" [bert_layer.cpp:355]   --->   Operation 75 'store' 'store_ln355' <Predicate = (!icmp_ln355)> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln355 = br void %for.inc98.i" [bert_layer.cpp:355]   --->   Operation 76 'br' 'br_ln355' <Predicate = (!icmp_ln355)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 77 [1/2] (3.25ns)   --->   "%v359_load = load i10 %v359_addr" [bert_layer.cpp:358]   --->   Operation 77 'load' 'v359_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 78 [1/2] (3.25ns)   --->   "%v359_1_load = load i10 %v359_1_addr" [bert_layer.cpp:358]   --->   Operation 78 'load' 'v359_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%v359_2_load = load i10 %v359_2_addr" [bert_layer.cpp:358]   --->   Operation 79 'load' 'v359_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%v359_3_load = load i10 %v359_3_addr" [bert_layer.cpp:358]   --->   Operation 80 'load' 'v359_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%v359_4_load = load i10 %v359_4_addr" [bert_layer.cpp:358]   --->   Operation 81 'load' 'v359_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%v359_5_load = load i10 %v359_5_addr" [bert_layer.cpp:358]   --->   Operation 82 'load' 'v359_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%v359_6_load = load i10 %v359_6_addr" [bert_layer.cpp:358]   --->   Operation 83 'load' 'v359_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%v359_7_load = load i10 %v359_7_addr" [bert_layer.cpp:358]   --->   Operation 84 'load' 'v359_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 85 [1/2] (3.25ns)   --->   "%v359_8_load = load i10 %v359_8_addr" [bert_layer.cpp:358]   --->   Operation 85 'load' 'v359_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%v359_9_load = load i10 %v359_9_addr" [bert_layer.cpp:358]   --->   Operation 86 'load' 'v359_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%v359_10_load = load i10 %v359_10_addr" [bert_layer.cpp:358]   --->   Operation 87 'load' 'v359_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 88 [1/2] (3.25ns)   --->   "%v359_11_load = load i10 %v359_11_addr" [bert_layer.cpp:358]   --->   Operation 88 'load' 'v359_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 89 [1/1] (2.78ns)   --->   "%v194 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %v359_load, i32 %v359_1_load, i32 %v359_2_load, i32 %v359_3_load, i32 %v359_4_load, i32 %v359_5_load, i32 %v359_6_load, i32 %v359_7_load, i32 %v359_8_load, i32 %v359_9_load, i32 %v359_10_load, i32 %v359_11_load, i4 %i16_read" [bert_layer.cpp:358]   --->   Operation 89 'mux' 'v194' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 90 [5/5] (7.25ns)   --->   "%v196 = fsub i32 %v194, i32 %v195_read" [bert_layer.cpp:360]   --->   Operation 90 'fsub' 'v196' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 91 [4/5] (7.25ns)   --->   "%v196 = fsub i32 %v194, i32 %v195_read" [bert_layer.cpp:360]   --->   Operation 91 'fsub' 'v196' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 92 [3/5] (7.25ns)   --->   "%v196 = fsub i32 %v194, i32 %v195_read" [bert_layer.cpp:360]   --->   Operation 92 'fsub' 'v196' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%v336_addr = getelementptr i32 %v336, i64 0, i64 %zext_ln355" [bert_layer.cpp:357]   --->   Operation 93 'getelementptr' 'v336_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [2/2] (3.25ns)   --->   "%v336_load = load i10 %v336_addr" [bert_layer.cpp:357]   --->   Operation 94 'load' 'v336_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 95 [2/5] (7.25ns)   --->   "%v196 = fsub i32 %v194, i32 %v195_read" [bert_layer.cpp:360]   --->   Operation 95 'fsub' 'v196' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 96 [1/2] (3.25ns)   --->   "%v336_load = load i10 %v336_addr" [bert_layer.cpp:357]   --->   Operation 96 'load' 'v336_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 97 [1/5] (7.25ns)   --->   "%v196 = fsub i32 %v194, i32 %v195_read" [bert_layer.cpp:360]   --->   Operation 97 'fsub' 'v196' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%v193 = bitcast i32 %v336_load" [bert_layer.cpp:357]   --->   Operation 98 'bitcast' 'v193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [4/4] (5.70ns)   --->   "%v197 = fmul i32 %v193, i32 %v196" [bert_layer.cpp:361]   --->   Operation 99 'fmul' 'v197' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 100 [3/4] (5.70ns)   --->   "%v197 = fmul i32 %v193, i32 %v196" [bert_layer.cpp:361]   --->   Operation 100 'fmul' 'v197' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 101 [2/4] (5.70ns)   --->   "%v197 = fmul i32 %v193, i32 %v196" [bert_layer.cpp:361]   --->   Operation 101 'fmul' 'v197' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 102 [1/4] (5.70ns)   --->   "%v197 = fmul i32 %v193, i32 %v196" [bert_layer.cpp:361]   --->   Operation 102 'fmul' 'v197' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 103 [16/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 103 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 104 [15/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 104 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 105 [14/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 105 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 106 [13/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 106 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 107 [12/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 107 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 108 [11/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 108 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 109 [10/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 109 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 110 [9/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 110 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 111 [8/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 111 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 112 [7/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 112 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 113 [6/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 113 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 114 [5/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 114 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 115 [4/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 115 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 116 [3/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 116 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 117 [2/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 117 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "%v337_addr = getelementptr i32 %v337, i64 0, i64 %zext_ln355" [bert_layer.cpp:366]   --->   Operation 118 'getelementptr' 'v337_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [2/2] (3.25ns)   --->   "%v337_load = load i10 %v337_addr" [bert_layer.cpp:366]   --->   Operation 119 'load' 'v337_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 120 [1/16] (6.07ns)   --->   "%v201 = fdiv i32 %v197, i32 %v200_read" [bert_layer.cpp:365]   --->   Operation 120 'fdiv' 'v201' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 121 [1/2] (3.25ns)   --->   "%v337_load = load i10 %v337_addr" [bert_layer.cpp:366]   --->   Operation 121 'load' 'v337_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 122 [1/1] (0.00ns)   --->   "%v202 = bitcast i32 %v337_load" [bert_layer.cpp:366]   --->   Operation 122 'bitcast' 'v202' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 123 [5/5] (7.25ns)   --->   "%v203 = fadd i32 %v201, i32 %v202" [bert_layer.cpp:367]   --->   Operation 123 'fadd' 'v203' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 124 [4/5] (7.25ns)   --->   "%v203 = fadd i32 %v201, i32 %v202" [bert_layer.cpp:367]   --->   Operation 124 'fadd' 'v203' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 125 [3/5] (7.25ns)   --->   "%v203 = fadd i32 %v201, i32 %v202" [bert_layer.cpp:367]   --->   Operation 125 'fadd' 'v203' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 126 [2/5] (7.25ns)   --->   "%v203 = fadd i32 %v201, i32 %v202" [bert_layer.cpp:367]   --->   Operation 126 'fadd' 'v203' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 127 [1/5] (7.25ns)   --->   "%v203 = fadd i32 %v201, i32 %v202" [bert_layer.cpp:367]   --->   Operation 127 'fadd' 'v203' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 166 'ret' 'ret_ln0' <Predicate = (icmp_ln355)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln356 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:356]   --->   Operation 128 'specpipeline' 'specpipeline_ln356' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln355 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [bert_layer.cpp:355]   --->   Operation 129 'specloopname' 'specloopname_ln355' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 130 [1/1] (0.00ns)   --->   "%v360_addr = getelementptr i32 %v360, i64 0, i64 %zext_ln355" [bert_layer.cpp:368]   --->   Operation 130 'getelementptr' 'v360_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 131 [1/1] (0.00ns)   --->   "%v360_1_addr = getelementptr i32 %v360_1, i64 0, i64 %zext_ln355" [bert_layer.cpp:368]   --->   Operation 131 'getelementptr' 'v360_1_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 132 [1/1] (0.00ns)   --->   "%v360_2_addr = getelementptr i32 %v360_2, i64 0, i64 %zext_ln355" [bert_layer.cpp:368]   --->   Operation 132 'getelementptr' 'v360_2_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 133 [1/1] (0.00ns)   --->   "%v360_3_addr = getelementptr i32 %v360_3, i64 0, i64 %zext_ln355" [bert_layer.cpp:368]   --->   Operation 133 'getelementptr' 'v360_3_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 134 [1/1] (0.00ns)   --->   "%v360_4_addr = getelementptr i32 %v360_4, i64 0, i64 %zext_ln355" [bert_layer.cpp:368]   --->   Operation 134 'getelementptr' 'v360_4_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 135 [1/1] (0.00ns)   --->   "%v360_5_addr = getelementptr i32 %v360_5, i64 0, i64 %zext_ln355" [bert_layer.cpp:368]   --->   Operation 135 'getelementptr' 'v360_5_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 136 [1/1] (0.00ns)   --->   "%v360_6_addr = getelementptr i32 %v360_6, i64 0, i64 %zext_ln355" [bert_layer.cpp:368]   --->   Operation 136 'getelementptr' 'v360_6_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 137 [1/1] (0.00ns)   --->   "%v360_7_addr = getelementptr i32 %v360_7, i64 0, i64 %zext_ln355" [bert_layer.cpp:368]   --->   Operation 137 'getelementptr' 'v360_7_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 138 [1/1] (0.00ns)   --->   "%v360_8_addr = getelementptr i32 %v360_8, i64 0, i64 %zext_ln355" [bert_layer.cpp:368]   --->   Operation 138 'getelementptr' 'v360_8_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 139 [1/1] (0.00ns)   --->   "%v360_9_addr = getelementptr i32 %v360_9, i64 0, i64 %zext_ln355" [bert_layer.cpp:368]   --->   Operation 139 'getelementptr' 'v360_9_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 140 [1/1] (0.00ns)   --->   "%v360_10_addr = getelementptr i32 %v360_10, i64 0, i64 %zext_ln355" [bert_layer.cpp:368]   --->   Operation 140 'getelementptr' 'v360_10_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 141 [1/1] (0.00ns)   --->   "%v360_11_addr = getelementptr i32 %v360_11, i64 0, i64 %zext_ln355" [bert_layer.cpp:368]   --->   Operation 141 'getelementptr' 'v360_11_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln368 = store i32 %v203, i10 %v360_10_addr" [bert_layer.cpp:368]   --->   Operation 142 'store' 'store_ln368' <Predicate = (i16_read == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln368 = br void %arrayidx972.i98.exit" [bert_layer.cpp:368]   --->   Operation 143 'br' 'br_ln368' <Predicate = (i16_read == 10)> <Delay = 0.00>
ST_33 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln368 = store i32 %v203, i10 %v360_9_addr" [bert_layer.cpp:368]   --->   Operation 144 'store' 'store_ln368' <Predicate = (i16_read == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln368 = br void %arrayidx972.i98.exit" [bert_layer.cpp:368]   --->   Operation 145 'br' 'br_ln368' <Predicate = (i16_read == 9)> <Delay = 0.00>
ST_33 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln368 = store i32 %v203, i10 %v360_8_addr" [bert_layer.cpp:368]   --->   Operation 146 'store' 'store_ln368' <Predicate = (i16_read == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln368 = br void %arrayidx972.i98.exit" [bert_layer.cpp:368]   --->   Operation 147 'br' 'br_ln368' <Predicate = (i16_read == 8)> <Delay = 0.00>
ST_33 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln368 = store i32 %v203, i10 %v360_7_addr" [bert_layer.cpp:368]   --->   Operation 148 'store' 'store_ln368' <Predicate = (i16_read == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln368 = br void %arrayidx972.i98.exit" [bert_layer.cpp:368]   --->   Operation 149 'br' 'br_ln368' <Predicate = (i16_read == 7)> <Delay = 0.00>
ST_33 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln368 = store i32 %v203, i10 %v360_6_addr" [bert_layer.cpp:368]   --->   Operation 150 'store' 'store_ln368' <Predicate = (i16_read == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln368 = br void %arrayidx972.i98.exit" [bert_layer.cpp:368]   --->   Operation 151 'br' 'br_ln368' <Predicate = (i16_read == 6)> <Delay = 0.00>
ST_33 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln368 = store i32 %v203, i10 %v360_5_addr" [bert_layer.cpp:368]   --->   Operation 152 'store' 'store_ln368' <Predicate = (i16_read == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln368 = br void %arrayidx972.i98.exit" [bert_layer.cpp:368]   --->   Operation 153 'br' 'br_ln368' <Predicate = (i16_read == 5)> <Delay = 0.00>
ST_33 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln368 = store i32 %v203, i10 %v360_4_addr" [bert_layer.cpp:368]   --->   Operation 154 'store' 'store_ln368' <Predicate = (i16_read == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln368 = br void %arrayidx972.i98.exit" [bert_layer.cpp:368]   --->   Operation 155 'br' 'br_ln368' <Predicate = (i16_read == 4)> <Delay = 0.00>
ST_33 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln368 = store i32 %v203, i10 %v360_3_addr" [bert_layer.cpp:368]   --->   Operation 156 'store' 'store_ln368' <Predicate = (i16_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln368 = br void %arrayidx972.i98.exit" [bert_layer.cpp:368]   --->   Operation 157 'br' 'br_ln368' <Predicate = (i16_read == 3)> <Delay = 0.00>
ST_33 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln368 = store i32 %v203, i10 %v360_2_addr" [bert_layer.cpp:368]   --->   Operation 158 'store' 'store_ln368' <Predicate = (i16_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln368 = br void %arrayidx972.i98.exit" [bert_layer.cpp:368]   --->   Operation 159 'br' 'br_ln368' <Predicate = (i16_read == 2)> <Delay = 0.00>
ST_33 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln368 = store i32 %v203, i10 %v360_1_addr" [bert_layer.cpp:368]   --->   Operation 160 'store' 'store_ln368' <Predicate = (i16_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln368 = br void %arrayidx972.i98.exit" [bert_layer.cpp:368]   --->   Operation 161 'br' 'br_ln368' <Predicate = (i16_read == 1)> <Delay = 0.00>
ST_33 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln368 = store i32 %v203, i10 %v360_addr" [bert_layer.cpp:368]   --->   Operation 162 'store' 'store_ln368' <Predicate = (i16_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln368 = br void %arrayidx972.i98.exit" [bert_layer.cpp:368]   --->   Operation 163 'br' 'br_ln368' <Predicate = (i16_read == 0)> <Delay = 0.00>
ST_33 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln368 = store i32 %v203, i10 %v360_11_addr" [bert_layer.cpp:368]   --->   Operation 164 'store' 'store_ln368' <Predicate = (i16_read == 15) | (i16_read == 14) | (i16_read == 13) | (i16_read == 12) | (i16_read == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln368 = br void %arrayidx972.i98.exit" [bert_layer.cpp:368]   --->   Operation 165 'br' 'br_ln368' <Predicate = (i16_read == 15) | (i16_read == 14) | (i16_read == 13) | (i16_read == 12) | (i16_read == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.36ns
The critical path consists of the following:
	'alloca' operation ('j15') [30]  (0 ns)
	'load' operation ('j15', bert_layer.cpp:355) on local variable 'j15' [39]  (0 ns)
	'add' operation ('add_ln355', bert_layer.cpp:355) [42]  (1.73 ns)
	'store' operation ('store_ln355', bert_layer.cpp:355) of variable 'add_ln355', bert_layer.cpp:355 on local variable 'j15' [133]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

 <State 2>: 6.04ns
The critical path consists of the following:
	'load' operation ('v359_load', bert_layer.cpp:358) on array 'v359' [63]  (3.25 ns)
	'mux' operation ('v194', bert_layer.cpp:358) [75]  (2.78 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v196', bert_layer.cpp:360) [76]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v196', bert_layer.cpp:360) [76]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v196', bert_layer.cpp:360) [76]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v196', bert_layer.cpp:360) [76]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v196', bert_layer.cpp:360) [76]  (7.26 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v197', bert_layer.cpp:361) [77]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v197', bert_layer.cpp:361) [77]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v197', bert_layer.cpp:361) [77]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v197', bert_layer.cpp:361) [77]  (5.7 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v201', bert_layer.cpp:365) [78]  (6.08 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v203', bert_layer.cpp:367) [82]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v203', bert_layer.cpp:367) [82]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v203', bert_layer.cpp:367) [82]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v203', bert_layer.cpp:367) [82]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v203', bert_layer.cpp:367) [82]  (7.26 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v360_9_addr', bert_layer.cpp:368) [92]  (0 ns)
	'store' operation ('store_ln368', bert_layer.cpp:368) of variable 'v203', bert_layer.cpp:367 on array 'v360_9' [100]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
