// Seed: 2371901418
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output supply1 id_4;
  inout wire id_3;
  input wire id_2;
  output supply0 id_1;
  localparam id_7 = 1;
  assign id_5 = id_7[-1];
  wire id_8;
  assign id_1 = -1;
  logic [1 : -1  -  1 'd0] id_9[-1 : 1];
  ;
  uwire id_10 = -1;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output reg id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_8,
      id_2,
      id_9,
      id_12
  );
  assign id_11 = id_8;
  always begin : LABEL_0
    id_10 <= 1;
  end
endmodule
