memory-map:
  name: ram1
  description: Ram with clock
  bus: wb-32-be
  x-wbgen:
    hdl_entity: ramclk
  children:
  - reg:
      name: R1
      description: Register 1
      comment: Register 1 has two fields
      width: 32
      access: rw
      address: 0x00000000
      children:
      - field:
          name: enable
          range: 0
          description: Enable
          comment: 1 to enable device
          x-wbgen:
            type: BIT
            access_bus: READ_WRITE
            access_dev: READ_ONLY
  - memory:
      name: ch1
      address: 0x00002000
      memsize: 8192
      description: Channel 1
      x-wbgen:
        kind: ram
        access_dev: READ_WRITE
        clock: clk1
      children:
      - reg:
          name: data
          width: 32
          access: rw
