Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 07:31:24 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_19_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 1.020ns (32.391%)  route 2.129ns (67.609%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 5.856 - 4.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.401ns (routing 0.338ns, distribution 1.063ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.309ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=6904, routed)        1.401     2.352    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X131Y434       FDCE                                         r  Delay1No10_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y434       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.431 r  Delay1No10_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.519     2.950    Delay1No10_instance/Q[4]
    SLICE_X132Y449       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.073 r  Delay1No10_instance/geqOp_carry_i_14__1/O
                         net (fo=1, routed)           0.010     3.083    Sum10_2_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X132Y449       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.238 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.052     3.290    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X132Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.305 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.331    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.383 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.242     3.625    Delay1No11_instance/CO[0]
    SLICE_X134Y449       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     3.761 r  Delay1No11_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.245     4.006    Delay1No10_instance/Y_reg[23]_0[0]
    SLICE_X134Y451       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.096 r  Delay1No10_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.064     4.160    Delay1No10_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X134Y451       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     4.308 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.314     4.622    Delay1No11_instance/shiftVal__5[0]
    SLICE_X130Y453       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.746 r  Delay1No11_instance/shiftedFracY_d1[26]_i_2__1/O
                         net (fo=5, routed)           0.241     4.987    Delay1No11_instance/Sum10_2_impl_instance/level2[19]
    SLICE_X127Y453       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098     5.085 r  Delay1No11_instance/shiftedFracY_d1[38]_i_1__1/O
                         net (fo=2, routed)           0.416     5.501    Sum10_2_impl_instance/FPAddSubOp_instance/level4__0[15]
    SLICE_X128Y453       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=6904, routed)        1.196     5.856    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y453       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[38]/C
                         clock pessimism              0.370     6.226    
                         clock uncertainty           -0.035     6.190    
    SLICE_X128Y453       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.215    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[38]
  -------------------------------------------------------------------
                         required time                          6.215    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  0.715    




