

================================================================
== Vivado HLS Report for 'crecip'
================================================================
* Date:           Wed May 31 17:58:42 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        curve25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  36767|  36767|  36767|  36767|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_fmul_1_fu_247     |fmul_1     |  154|  154|  154|  154|   none  |
        |grp_fmul_fu_255       |fmul       |  154|  154|  154|  154|   none  |
        |grp_fsquare_2_fu_263  |fsquare_2  |  136|  136|  136|  136|   none  |
        |grp_fsquare_1_fu_271  |fsquare_1  |  136|  136|  136|  136|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   1104|   1104|       276|          -|          -|     4|    no    |
        |- Loop 2  |   2484|   2484|       276|          -|          -|     9|    no    |
        |- Loop 3  |   1104|   1104|       276|          -|          -|     4|    no    |
        |- Loop 4  |   6624|   6624|       276|          -|          -|    24|    no    |
        |- Loop 5  |  13524|  13524|       276|          -|          -|    49|    no    |
        |- Loop 6  |   6624|   6624|       276|          -|          -|    24|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      31|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       16|     12|   14024|   11890|    -|
|Memory           |        0|      -|    1280|     100|    -|
|Multiplexer      |        -|      -|       -|    1284|    -|
|Register         |        -|      -|     129|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       16|     12|   15433|   13305|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |       2|       4|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+------+------+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------+-----------+---------+-------+------+------+
    |grp_fmul_fu_255       |fmul       |        4|      3|  3552|  3834|
    |grp_fmul_1_fu_247     |fmul_1     |        4|      3|  3552|  3834|
    |grp_fsquare_1_fu_271  |fsquare_1  |        4|      3|  3460|  2111|
    |grp_fsquare_2_fu_263  |fsquare_2  |        4|      3|  3460|  2111|
    +----------------------+-----------+---------+-------+------+------+
    |Total                 |           |       16|     12| 14024| 11890|
    +----------------------+-----------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------+-----------+---------+-----+----+------+-----+------+-------------+
    |   Memory   |   Module  | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------+---------+-----+----+------+-----+------+-------------+
    |z2_U        |crecip_z2  |        0|  128|  10|    10|   64|     1|          640|
    |z9_U        |crecip_z2  |        0|  128|  10|    10|   64|     1|          640|
    |z11_U       |crecip_z2  |        0|  128|  10|    10|   64|     1|          640|
    |z2_5_0_U    |crecip_z2  |        0|  128|  10|    10|   64|     1|          640|
    |z2_10_0_U   |crecip_z2  |        0|  128|  10|    10|   64|     1|          640|
    |z2_20_0_U   |crecip_z2  |        0|  128|  10|    10|   64|     1|          640|
    |z2_50_0_U   |crecip_z2  |        0|  128|  10|    10|   64|     1|          640|
    |z2_100_0_U  |crecip_z2  |        0|  128|  10|    10|   64|     1|          640|
    |t0_U        |crecip_z2  |        0|  128|  10|    10|   64|     1|          640|
    |t1_U        |crecip_z2  |        0|  128|  10|    10|   64|     1|          640|
    +------------+-----------+---------+-----+----+------+-----+------+-------------+
    |Total       |           |        0| 1280| 100|   100|  640|    10|         6400|
    +------------+-----------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |grp_fu_156_p2      |     +    |      0|  0|  15|           7|           7|
    |tmp_828_fu_289_p2  |   icmp   |      0|  0|   2|           4|           4|
    |tmp_829_fu_295_p2  |   icmp   |      0|  0|   3|           6|           5|
    |tmp_830_fu_301_p2  |   icmp   |      0|  0|   4|           7|           6|
    |tmp_831_fu_307_p2  |   icmp   |      0|  0|   3|           6|           5|
    |tmp_fu_277_p2      |   icmp   |      0|  0|   2|           4|           4|
    |tmp_s_fu_283_p2    |   icmp   |      0|  0|   2|           5|           5|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  31|          39|          36|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  405|         93|    1|         93|
    |grp_fmul_fu_255_in2_q0        |   44|          9|   64|        576|
    |grp_fmul_fu_255_in_r_q0       |   21|          4|   64|        256|
    |grp_fsquare_1_fu_271_in_r_q0  |   47|         10|   64|        640|
    |grp_fu_156_p0                 |   38|          7|    7|         49|
    |grp_fu_156_p1                 |   27|          5|    7|         35|
    |i_1_reg_101                   |    9|          2|    5|         10|
    |i_2_reg_112                   |    9|          2|    4|          8|
    |i_5_reg_145                   |    9|          2|    6|         12|
    |i_reg_90                      |    9|          2|    4|          8|
    |out_r_ce0                     |    9|          2|    1|          2|
    |out_r_we0                     |    9|          2|    1|          2|
    |reg_123                       |   15|          3|    7|         21|
    |reg_134                       |   15|          3|    7|         21|
    |t0_address0                   |   33|          6|    4|         24|
    |t0_ce0                        |   33|          6|    1|          6|
    |t0_d0                         |   15|          3|   64|        192|
    |t0_we0                        |   15|          3|    1|          3|
    |t1_address0                   |   27|          5|    4|         20|
    |t1_ce0                        |   27|          5|    1|          5|
    |t1_d0                         |   15|          3|   64|        192|
    |t1_we0                        |   15|          3|    1|          3|
    |z11_address0                  |   21|          4|    4|         16|
    |z11_ce0                       |   21|          4|    1|          4|
    |z11_we0                       |    9|          2|    1|          2|
    |z2_100_0_address0             |   21|          4|    4|         16|
    |z2_100_0_ce0                  |   21|          4|    1|          4|
    |z2_100_0_we0                  |    9|          2|    1|          2|
    |z2_10_0_address0              |   21|          4|    4|         16|
    |z2_10_0_ce0                   |   21|          4|    1|          4|
    |z2_10_0_we0                   |    9|          2|    1|          2|
    |z2_20_0_address0              |   21|          4|    4|         16|
    |z2_20_0_ce0                   |   21|          4|    1|          4|
    |z2_20_0_we0                   |    9|          2|    1|          2|
    |z2_50_0_address0              |   21|          4|    4|         16|
    |z2_50_0_ce0                   |   21|          4|    1|          4|
    |z2_50_0_we0                   |    9|          2|    1|          2|
    |z2_5_0_address0               |   21|          4|    4|         16|
    |z2_5_0_ce0                    |   21|          4|    1|          4|
    |z2_5_0_we0                    |    9|          2|    1|          2|
    |z2_address0                   |   21|          4|    4|         16|
    |z2_ce0                        |   21|          4|    1|          4|
    |z2_we0                        |    9|          2|    1|          2|
    |z9_address0                   |   21|          4|    4|         16|
    |z9_ce0                        |   21|          4|    1|          4|
    |z9_we0                        |    9|          2|    1|          2|
    |z_address0                    |   15|          3|    4|         12|
    |z_ce0                         |   15|          3|    1|          3|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         | 1284|        266|  435|       2369|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  92|   0|   92|          0|
    |ap_reg_grp_fmul_1_fu_247_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_fmul_fu_255_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_fsquare_1_fu_271_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_fsquare_2_fu_263_ap_start  |   1|   0|    1|          0|
    |i_1_reg_101                           |   5|   0|    5|          0|
    |i_2_reg_112                           |   4|   0|    4|          0|
    |i_5_reg_145                           |   6|   0|    6|          0|
    |i_reg_90                              |   4|   0|    4|          0|
    |reg_123                               |   7|   0|    7|          0|
    |reg_134                               |   7|   0|    7|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 129|   0|  129|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    crecip    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    crecip    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    crecip    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    crecip    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    crecip    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    crecip    | return value |
|out_r_address0  | out |    4|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   64|  ap_memory |     out_r    |     array    |
|z_address0      | out |    4|  ap_memory |       z      |     array    |
|z_ce0           | out |    1|  ap_memory |       z      |     array    |
|z_q0            |  in |   64|  ap_memory |       z      |     array    |
+----------------+-----+-----+------------+--------------+--------------+

