###############################################################
#  Generated by:      Cadence Innovus 21.16-s078_1
#  OS:                Linux x86_64(Host ID kopo-seongnam)
#  Generated on:      Sat Feb 28 05:50:05 2026
#  Design:            AXI4_writer
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -outDir reports/preCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin state_reg[0]/CK 
Endpoint:   state_reg[0]/D                    (v) checked with  leading edge of 
'clk_100Mhz'
Beginpoint: u_fifo_writer_rd_ptr_bin_reg[5]/Q (v) triggered by  leading edge of 
'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.118
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.382
- Arrival Time                 13.877
= Slack Time                   -4.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |             Net             |   Cell   | Delay | Arrival | Required | 
     |                                    |      |                             |          |       |  Time   |   Time   | 
     |------------------------------------+------+-----------------------------+----------+-------+---------+----------| 
     | clk_100Mhz                         |  ^   | clk_100Mhz                  |          |       |   0.000 |   -4.495 | 
     | u_fifo_writer_rd_ptr_bin_reg[5]/CK |  ^   | clk_100Mhz                  | DFFRHQX1 | 0.000 |   0.000 |   -4.495 | 
     | u_fifo_writer_rd_ptr_bin_reg[5]/Q  |  v   | u_fifo_writer_rd_ptr_bin[5] | DFFRHQX1 | 5.689 |   5.689 |    1.193 | 
     | g66503/A                           |  v   | u_fifo_writer_rd_ptr_bin[5] | NAND2X1  | 0.007 |   5.696 |    1.201 | 
     | g66503/Y                           |  ^   | n_4538                      | NAND2X1  | 5.873 |  11.569 |    7.074 | 
     | g64455/B0                          |  ^   | n_4538                      | OAI21X1  | 0.000 |  11.569 |    7.074 | 
     | g64455/Y                           |  v   | n_4542                      | OAI21X1  | 1.067 |  12.636 |    8.141 | 
     | g60346/A0                          |  v   | n_4542                      | AOI22X1  | 0.000 |  12.636 |    8.141 | 
     | g60346/Y                           |  ^   | n_4551                      | AOI22X1  | 0.421 |  13.057 |    8.562 | 
     | g60300/B0                          |  ^   | n_4551                      | OAI211X1 | 0.000 |  13.057 |    8.562 | 
     | g60300/Y                           |  v   | n_4587                      | OAI211X1 | 0.346 |  13.403 |    8.908 | 
     | g60299/A1                          |  v   | n_4587                      | OAI22X1  | 0.000 |  13.403 |    8.908 | 
     | g60299/Y                           |  ^   | n_4588                      | OAI22X1  | 0.301 |  13.704 |    9.209 | 
     | g60298/A2                          |  ^   | n_4588                      | OAI32X1  | 0.000 |  13.704 |    9.209 | 
     | g60298/Y                           |  v   | n_4589                      | OAI32X1  | 0.173 |  13.877 |    9.382 | 
     | state_reg[0]/D                     |  v   | n_4589                      | DFFHQX1  | 0.000 |  13.877 |    9.382 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                 |      |            |         |       |  Time   |   Time   | 
     |-----------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz      |  ^   | clk_100Mhz |         |       |   0.000 |    4.495 | 
     | state_reg[0]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |    4.495 | 
     +----------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin u_fifo_writer_rd_ptr_gray_reg[5]/CK 
Endpoint:   u_fifo_writer_rd_ptr_gray_reg[5]/D (^) checked with  leading edge 
of 'clk_100Mhz'
Beginpoint: u_fifo_writer_rd_ptr_bin_reg[5]/Q  (v) triggered by  leading edge 
of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.357
- Arrival Time                 10.685
= Slack Time                   -1.327
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                                   |           |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | clk_100Mhz                            |  ^   | clk_100Mhz                        |           |       |   0.000 |   -1.327 | 
     | u_fifo_writer_rd_ptr_bin_reg[5]/CK    |  ^   | clk_100Mhz                        | DFFRHQX1  | 0.000 |   0.000 |   -1.327 | 
     | u_fifo_writer_rd_ptr_bin_reg[5]/Q     |  v   | u_fifo_writer_rd_ptr_bin[5]       | DFFRHQX1  | 5.689 |   5.689 |    4.361 | 
     | u_fifo_writer_add_77_42/g144__2346/A  |  v   | u_fifo_writer_rd_ptr_bin[5]       | AND2XL    | 0.009 |   5.698 |    4.371 | 
     | u_fifo_writer_add_77_42/g144__2346/Y  |  v   | u_fifo_writer_add_77_42/n_15      | AND2XL    | 4.627 |  10.326 |    8.998 | 
     | u_fifo_writer_add_77_42/g143__2883/B0 |  v   | u_fifo_writer_add_77_42/n_15      | AOI2BB1X1 | 0.000 |  10.326 |    8.998 | 
     | u_fifo_writer_add_77_42/g143__2883/Y  |  ^   | u_fifo_writer_rd_ptr_bin_next[5]  | AOI2BB1X1 | 0.140 |  10.466 |    9.138 | 
     | g155156/A                             |  ^   | u_fifo_writer_rd_ptr_bin_next[5]  | XOR2XL    | 0.000 |  10.466 |    9.138 | 
     | g155156/Y                             |  ^   | u_fifo_writer_rd_ptr_gray_next[5] | XOR2XL    | 0.219 |  10.685 |    9.357 | 
     | u_fifo_writer_rd_ptr_gray_reg[5]/D    |  ^   | u_fifo_writer_rd_ptr_gray_next[5] | DFFRHQX1  | 0.000 |  10.685 |    9.357 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                                     |      |            |          |       |  Time   |   Time   | 
     |-------------------------------------+------+------------+----------+-------+---------+----------| 
     | clk_100Mhz                          |  ^   | clk_100Mhz |          |       |   0.000 |    1.327 | 
     | u_fifo_writer_rd_ptr_gray_reg[5]/CK |  ^   | clk_100Mhz | DFFRHQX1 | 0.000 |   0.000 |    1.327 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin u_fifo_writer_rd_ptr_gray_reg[4]/CK 
Endpoint:   u_fifo_writer_rd_ptr_gray_reg[4]/D (^) checked with  leading edge 
of 'clk_100Mhz'
Beginpoint: u_fifo_writer_rd_ptr_bin_reg[5]/Q  (v) triggered by  leading edge 
of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.137
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.363
- Arrival Time                 10.650
= Slack Time                   -1.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                                   |           |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | clk_100Mhz                            |  ^   | clk_100Mhz                        |           |       |   0.000 |   -1.287 | 
     | u_fifo_writer_rd_ptr_bin_reg[5]/CK    |  ^   | clk_100Mhz                        | DFFRHQX1  | 0.000 |   0.000 |   -1.287 | 
     | u_fifo_writer_rd_ptr_bin_reg[5]/Q     |  v   | u_fifo_writer_rd_ptr_bin[5]       | DFFRHQX1  | 5.689 |   5.689 |    4.401 | 
     | u_fifo_writer_add_77_42/g144__2346/A  |  v   | u_fifo_writer_rd_ptr_bin[5]       | AND2XL    | 0.009 |   5.698 |    4.411 | 
     | u_fifo_writer_add_77_42/g144__2346/Y  |  v   | u_fifo_writer_add_77_42/n_15      | AND2XL    | 4.627 |  10.326 |    9.038 | 
     | u_fifo_writer_add_77_42/g143__2883/B0 |  v   | u_fifo_writer_add_77_42/n_15      | AOI2BB1X1 | 0.000 |  10.326 |    9.038 | 
     | u_fifo_writer_add_77_42/g143__2883/Y  |  ^   | u_fifo_writer_rd_ptr_bin_next[5]  | AOI2BB1X1 | 0.140 |  10.466 |    9.178 | 
     | g155157/B                             |  ^   | u_fifo_writer_rd_ptr_bin_next[5]  | XOR2XL    | 0.000 |  10.466 |    9.178 | 
     | g155157/Y                             |  ^   | u_fifo_writer_rd_ptr_gray_next[4] | XOR2XL    | 0.185 |  10.650 |    9.363 | 
     | u_fifo_writer_rd_ptr_gray_reg[4]/D    |  ^   | u_fifo_writer_rd_ptr_gray_next[4] | DFFRHQX1  | 0.000 |  10.650 |    9.363 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                                     |      |            |          |       |  Time   |   Time   | 
     |-------------------------------------+------+------------+----------+-------+---------+----------| 
     | clk_100Mhz                          |  ^   | clk_100Mhz |          |       |   0.000 |    1.287 | 
     | u_fifo_writer_rd_ptr_gray_reg[4]/CK |  ^   | clk_100Mhz | DFFRHQX1 | 0.000 |   0.000 |    1.287 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin u_fifo_writer_rd_ptr_bin_reg[5]/CK 
Endpoint:   u_fifo_writer_rd_ptr_bin_reg[5]/D (^) checked with  leading edge of 
'clk_100Mhz'
Beginpoint: u_fifo_writer_rd_ptr_bin_reg[5]/Q (v) triggered by  leading edge of 
'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.172
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.328
- Arrival Time                 10.466
= Slack Time                   -1.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | clk_100Mhz                            |  ^   | clk_100Mhz                       |           |       |   0.000 |   -1.138 | 
     | u_fifo_writer_rd_ptr_bin_reg[5]/CK    |  ^   | clk_100Mhz                       | DFFRHQX1  | 0.000 |   0.000 |   -1.138 | 
     | u_fifo_writer_rd_ptr_bin_reg[5]/Q     |  v   | u_fifo_writer_rd_ptr_bin[5]      | DFFRHQX1  | 5.689 |   5.689 |    4.551 | 
     | u_fifo_writer_add_77_42/g144__2346/A  |  v   | u_fifo_writer_rd_ptr_bin[5]      | AND2XL    | 0.009 |   5.698 |    4.560 | 
     | u_fifo_writer_add_77_42/g144__2346/Y  |  v   | u_fifo_writer_add_77_42/n_15     | AND2XL    | 4.627 |  10.326 |    9.188 | 
     | u_fifo_writer_add_77_42/g143__2883/B0 |  v   | u_fifo_writer_add_77_42/n_15     | AOI2BB1X1 | 0.000 |  10.326 |    9.188 | 
     | u_fifo_writer_add_77_42/g143__2883/Y  |  ^   | u_fifo_writer_rd_ptr_bin_next[5] | AOI2BB1X1 | 0.140 |  10.466 |    9.328 | 
     | u_fifo_writer_rd_ptr_bin_reg[5]/D     |  ^   | u_fifo_writer_rd_ptr_bin_next[5] | DFFRHQX1  | 0.000 |  10.466 |    9.328 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                                    |      |            |          |       |  Time   |   Time   | 
     |------------------------------------+------+------------+----------+-------+---------+----------| 
     | clk_100Mhz                         |  ^   | clk_100Mhz |          |       |   0.000 |    1.138 | 
     | u_fifo_writer_rd_ptr_bin_reg[5]/CK |  ^   | clk_100Mhz | DFFRHQX1 | 0.000 |   0.000 |    1.138 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin AWADDR_reg[31]/CK 
Endpoint:   AWADDR_reg[31]/D   (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.373
- Arrival Time                  5.155
= Slack Time                    4.219
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                    |      |                    |         |       |  Time   |   Time   | 
     |--------------------+------+--------------------+---------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |         |       |   1.000 |    5.219 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL  | 0.002 |   1.002 |    5.220 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL  | 0.126 |   1.128 |    5.346 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1  | 0.000 |   1.128 |    5.346 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1  | 0.204 |   1.332 |    5.550 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1  | 0.000 |   1.332 |    5.550 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1  | 0.197 |   1.529 |    5.748 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1  | 0.000 |   1.529 |    5.748 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1  | 0.198 |   1.727 |    5.945 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1  | 0.000 |   1.727 |    5.945 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1  | 0.192 |   1.919 |    6.138 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1  | 0.000 |   1.919 |    6.138 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1  | 0.193 |   2.112 |    6.330 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1  | 0.000 |   2.112 |    6.330 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1  | 0.192 |   2.303 |    6.522 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1  | 0.000 |   2.303 |    6.522 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1  | 0.192 |   2.495 |    6.714 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1  | 0.000 |   2.495 |    6.714 | 
     | ADD_UNS_OP_g546/CO |  ^   | ADD_UNS_OP_n_17    | ADDFX1  | 0.191 |   2.687 |    6.905 | 
     | ADD_UNS_OP_g545/CI |  ^   | ADD_UNS_OP_n_17    | ADDFX1  | 0.000 |   2.687 |    6.905 | 
     | ADD_UNS_OP_g545/CO |  ^   | ADD_UNS_OP_n_19    | ADDFX1  | 0.193 |   2.880 |    7.098 | 
     | ADD_UNS_OP_g544/CI |  ^   | ADD_UNS_OP_n_19    | ADDFX1  | 0.000 |   2.880 |    7.098 | 
     | ADD_UNS_OP_g544/CO |  ^   | ADD_UNS_OP_n_22    | ADDFX1  | 0.208 |   3.088 |    7.306 | 
     | ADD_UNS_OP_g543/B  |  ^   | ADD_UNS_OP_n_22    | AND2XL  | 0.000 |   3.088 |    7.306 | 
     | ADD_UNS_OP_g543/Y  |  ^   | ADD_UNS_OP_n_23    | AND2XL  | 0.144 |   3.231 |    7.450 | 
     | ADD_UNS_OP_g541/B  |  ^   | ADD_UNS_OP_n_23    | AND2XL  | 0.000 |   3.231 |    7.450 | 
     | ADD_UNS_OP_g541/Y  |  ^   | ADD_UNS_OP_n_25    | AND2XL  | 0.135 |   3.367 |    7.585 | 
     | ADD_UNS_OP_g539/B  |  ^   | ADD_UNS_OP_n_25    | AND2XL  | 0.000 |   3.367 |    7.585 | 
     | ADD_UNS_OP_g539/Y  |  ^   | ADD_UNS_OP_n_27    | AND2XL  | 0.132 |   3.498 |    7.717 | 
     | ADD_UNS_OP_g537/B  |  ^   | ADD_UNS_OP_n_27    | AND2XL  | 0.000 |   3.498 |    7.717 | 
     | ADD_UNS_OP_g537/Y  |  ^   | ADD_UNS_OP_n_29    | AND2XL  | 0.132 |   3.631 |    7.849 | 
     | ADD_UNS_OP_g535/B  |  ^   | ADD_UNS_OP_n_29    | AND2XL  | 0.000 |   3.631 |    7.849 | 
     | ADD_UNS_OP_g535/Y  |  ^   | ADD_UNS_OP_n_31    | AND2XL  | 0.131 |   3.762 |    7.980 | 
     | ADD_UNS_OP_g533/B  |  ^   | ADD_UNS_OP_n_31    | AND2XL  | 0.000 |   3.762 |    7.980 | 
     | ADD_UNS_OP_g533/Y  |  ^   | ADD_UNS_OP_n_33    | AND2XL  | 0.133 |   3.895 |    8.114 | 
     | ADD_UNS_OP_g531/B  |  ^   | ADD_UNS_OP_n_33    | AND2XL  | 0.000 |   3.895 |    8.114 | 
     | ADD_UNS_OP_g531/Y  |  ^   | ADD_UNS_OP_n_35    | AND2XL  | 0.134 |   4.029 |    8.247 | 
     | ADD_UNS_OP_g529/B  |  ^   | ADD_UNS_OP_n_35    | AND2XL  | 0.000 |   4.029 |    8.247 | 
     | ADD_UNS_OP_g529/Y  |  ^   | ADD_UNS_OP_n_37    | AND2XL  | 0.134 |   4.163 |    8.381 | 
     | ADD_UNS_OP_g527/B  |  ^   | ADD_UNS_OP_n_37    | AND2XL  | 0.000 |   4.163 |    8.381 | 
     | ADD_UNS_OP_g527/Y  |  ^   | ADD_UNS_OP_n_39    | AND2XL  | 0.133 |   4.296 |    8.514 | 
     | ADD_UNS_OP_g525/B  |  ^   | ADD_UNS_OP_n_39    | AND2XL  | 0.000 |   4.296 |    8.514 | 
     | ADD_UNS_OP_g525/Y  |  ^   | ADD_UNS_OP_n_41    | AND2XL  | 0.131 |   4.427 |    8.645 | 
     | ADD_UNS_OP_g523/B  |  ^   | ADD_UNS_OP_n_41    | AND2XL  | 0.000 |   4.427 |    8.645 | 
     | ADD_UNS_OP_g523/Y  |  ^   | ADD_UNS_OP_n_43    | AND2XL  | 0.134 |   4.560 |    8.779 | 
     | ADD_UNS_OP_g521/B  |  ^   | ADD_UNS_OP_n_43    | AND2XL  | 0.000 |   4.560 |    8.779 | 
     | ADD_UNS_OP_g521/Y  |  ^   | ADD_UNS_OP_n_45    | AND2XL  | 0.136 |   4.697 |    8.915 | 
     | ADD_UNS_OP_g519/B  |  ^   | ADD_UNS_OP_n_45    | NAND2X1 | 0.000 |   4.697 |    8.915 | 
     | ADD_UNS_OP_g519/Y  |  v   | ADD_UNS_OP_n_47    | NAND2X1 | 0.091 |   4.787 |    9.006 | 
     | ADD_UNS_OP_g517/B  |  v   | ADD_UNS_OP_n_47    | XNOR2X1 | 0.000 |   4.787 |    9.006 | 
     | ADD_UNS_OP_g517/Y  |  ^   | n_8848             | XNOR2X1 | 0.203 |   4.990 |    9.209 | 
     | g68781/B           |  ^   | n_8848             | MX2XL   | 0.000 |   4.990 |    9.209 | 
     | g68781/Y           |  ^   | n_140              | MX2XL   | 0.165 |   5.155 |    9.373 | 
     | AWADDR_reg[31]/D   |  ^   | n_140              | DFFQXL  | 0.000 |   5.155 |    9.373 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -4.219 | 
     | AWADDR_reg[31]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -4.219 | 
     +-----------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin AWADDR_reg[30]/CK 
Endpoint:   AWADDR_reg[30]/D   (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.124
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.376
- Arrival Time                  5.003
= Slack Time                    4.373
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |  Cell  | Delay | Arrival | Required | 
     |                    |      |                    |        |       |  Time   |   Time   | 
     |--------------------+------+--------------------+--------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |        |       |   1.000 |    5.373 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL | 0.002 |   1.002 |    5.374 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL | 0.126 |   1.128 |    5.500 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1 | 0.000 |   1.128 |    5.500 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1 | 0.204 |   1.332 |    5.704 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1 | 0.000 |   1.332 |    5.704 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1 | 0.197 |   1.529 |    5.902 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1 | 0.000 |   1.529 |    5.902 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1 | 0.198 |   1.727 |    6.099 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1 | 0.000 |   1.727 |    6.099 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1 | 0.192 |   1.919 |    6.292 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1 | 0.000 |   1.919 |    6.292 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1 | 0.193 |   2.112 |    6.484 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1 | 0.000 |   2.112 |    6.484 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1 | 0.192 |   2.304 |    6.676 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1 | 0.000 |   2.304 |    6.676 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1 | 0.192 |   2.495 |    6.868 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1 | 0.000 |   2.495 |    6.868 | 
     | ADD_UNS_OP_g546/CO |  ^   | ADD_UNS_OP_n_17    | ADDFX1 | 0.191 |   2.687 |    7.059 | 
     | ADD_UNS_OP_g545/CI |  ^   | ADD_UNS_OP_n_17    | ADDFX1 | 0.000 |   2.687 |    7.059 | 
     | ADD_UNS_OP_g545/CO |  ^   | ADD_UNS_OP_n_19    | ADDFX1 | 0.193 |   2.880 |    7.252 | 
     | ADD_UNS_OP_g544/CI |  ^   | ADD_UNS_OP_n_19    | ADDFX1 | 0.000 |   2.880 |    7.252 | 
     | ADD_UNS_OP_g544/CO |  ^   | ADD_UNS_OP_n_22    | ADDFX1 | 0.208 |   3.088 |    7.460 | 
     | ADD_UNS_OP_g543/B  |  ^   | ADD_UNS_OP_n_22    | AND2XL | 0.000 |   3.088 |    7.460 | 
     | ADD_UNS_OP_g543/Y  |  ^   | ADD_UNS_OP_n_23    | AND2XL | 0.144 |   3.231 |    7.604 | 
     | ADD_UNS_OP_g541/B  |  ^   | ADD_UNS_OP_n_23    | AND2XL | 0.000 |   3.231 |    7.604 | 
     | ADD_UNS_OP_g541/Y  |  ^   | ADD_UNS_OP_n_25    | AND2XL | 0.135 |   3.367 |    7.739 | 
     | ADD_UNS_OP_g539/B  |  ^   | ADD_UNS_OP_n_25    | AND2XL | 0.000 |   3.367 |    7.739 | 
     | ADD_UNS_OP_g539/Y  |  ^   | ADD_UNS_OP_n_27    | AND2XL | 0.132 |   3.498 |    7.871 | 
     | ADD_UNS_OP_g537/B  |  ^   | ADD_UNS_OP_n_27    | AND2XL | 0.000 |   3.498 |    7.871 | 
     | ADD_UNS_OP_g537/Y  |  ^   | ADD_UNS_OP_n_29    | AND2XL | 0.132 |   3.631 |    8.003 | 
     | ADD_UNS_OP_g535/B  |  ^   | ADD_UNS_OP_n_29    | AND2XL | 0.000 |   3.631 |    8.003 | 
     | ADD_UNS_OP_g535/Y  |  ^   | ADD_UNS_OP_n_31    | AND2XL | 0.131 |   3.762 |    8.134 | 
     | ADD_UNS_OP_g533/B  |  ^   | ADD_UNS_OP_n_31    | AND2XL | 0.000 |   3.762 |    8.134 | 
     | ADD_UNS_OP_g533/Y  |  ^   | ADD_UNS_OP_n_33    | AND2XL | 0.133 |   3.895 |    8.268 | 
     | ADD_UNS_OP_g531/B  |  ^   | ADD_UNS_OP_n_33    | AND2XL | 0.000 |   3.895 |    8.268 | 
     | ADD_UNS_OP_g531/Y  |  ^   | ADD_UNS_OP_n_35    | AND2XL | 0.134 |   4.029 |    8.401 | 
     | ADD_UNS_OP_g529/B  |  ^   | ADD_UNS_OP_n_35    | AND2XL | 0.000 |   4.029 |    8.401 | 
     | ADD_UNS_OP_g529/Y  |  ^   | ADD_UNS_OP_n_37    | AND2XL | 0.134 |   4.163 |    8.535 | 
     | ADD_UNS_OP_g527/B  |  ^   | ADD_UNS_OP_n_37    | AND2XL | 0.000 |   4.163 |    8.535 | 
     | ADD_UNS_OP_g527/Y  |  ^   | ADD_UNS_OP_n_39    | AND2XL | 0.133 |   4.296 |    8.668 | 
     | ADD_UNS_OP_g525/B  |  ^   | ADD_UNS_OP_n_39    | AND2XL | 0.000 |   4.296 |    8.668 | 
     | ADD_UNS_OP_g525/Y  |  ^   | ADD_UNS_OP_n_41    | AND2XL | 0.131 |   4.427 |    8.799 | 
     | ADD_UNS_OP_g523/B  |  ^   | ADD_UNS_OP_n_41    | AND2XL | 0.000 |   4.427 |    8.799 | 
     | ADD_UNS_OP_g523/Y  |  ^   | ADD_UNS_OP_n_43    | AND2XL | 0.134 |   4.560 |    8.933 | 
     | ADD_UNS_OP_g521/B  |  ^   | ADD_UNS_OP_n_43    | AND2XL | 0.000 |   4.560 |    8.933 | 
     | ADD_UNS_OP_g521/Y  |  ^   | ADD_UNS_OP_n_45    | AND2XL | 0.136 |   4.697 |    9.069 | 
     | ADD_UNS_OP_g518/A1 |  ^   | ADD_UNS_OP_n_45    | OA21X1 | 0.000 |   4.697 |    9.069 | 
     | ADD_UNS_OP_g518/Y  |  ^   | n_8849             | OA21X1 | 0.155 |   4.852 |    9.224 | 
     | g68777/B           |  ^   | n_8849             | MX2XL  | 0.000 |   4.852 |    9.224 | 
     | g68777/Y           |  ^   | n_144              | MX2XL  | 0.151 |   5.003 |    9.376 | 
     | AWADDR_reg[30]/D   |  ^   | n_144              | DFFQXL | 0.000 |   5.003 |    9.376 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -4.373 | 
     | AWADDR_reg[30]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -4.373 | 
     +-----------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_fifo_writer_rd_ptr_gray_reg[6]/CK 
Endpoint:   u_fifo_writer_rd_ptr_gray_reg[6]/D (^) checked with  leading edge 
of 'clk_100Mhz'
Beginpoint: u_fifo_writer_rd_ptr_bin_reg[6]/QN (v) triggered by  leading edge 
of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.137
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.363
- Arrival Time                  4.931
= Slack Time                    4.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                                   |           |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | clk_100Mhz                            |  ^   | clk_100Mhz                        |           |       |   0.000 |    4.433 | 
     | u_fifo_writer_rd_ptr_bin_reg[6]/CK    |  ^   | clk_100Mhz                        | DFFRX1    | 0.000 |   0.000 |    4.433 | 
     | u_fifo_writer_rd_ptr_bin_reg[6]/QN    |  v   | n_4591                            | DFFRX1    | 1.878 |   1.878 |    6.310 | 
     | g69067/A                              |  v   | n_4591                            | INVX3     | 0.011 |   1.888 |    6.321 | 
     | g69067/Y                              |  ^   | u_fifo_writer_rd_ptr_bin[6]       | INVX3     | 2.036 |   3.924 |    8.357 | 
     | u_fifo_writer_add_77_42/g142__9945/A  |  ^   | u_fifo_writer_rd_ptr_bin[6]       | AND2XL    | 0.012 |   3.937 |    8.369 | 
     | u_fifo_writer_add_77_42/g142__9945/Y  |  ^   | u_fifo_writer_add_77_42/n_17      | AND2XL    | 0.690 |   4.627 |    9.059 | 
     | u_fifo_writer_add_77_42/g141__9315/B0 |  ^   | u_fifo_writer_add_77_42/n_17      | AOI2BB1X1 | 0.000 |   4.627 |    9.059 | 
     | u_fifo_writer_add_77_42/g141__9315/Y  |  v   | u_fifo_writer_rd_ptr_bin_next[6]  | AOI2BB1X1 | 0.094 |   4.721 |    9.153 | 
     | g155154/A                             |  v   | u_fifo_writer_rd_ptr_bin_next[6]  | XOR2XL    | 0.000 |   4.721 |    9.153 | 
     | g155154/Y                             |  ^   | u_fifo_writer_rd_ptr_gray_next[6] | XOR2XL    | 0.210 |   4.931 |    9.363 | 
     | u_fifo_writer_rd_ptr_gray_reg[6]/D    |  ^   | u_fifo_writer_rd_ptr_gray_next[6] | DFFRHQX1  | 0.000 |   4.931 |    9.363 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                                     |      |            |          |       |  Time   |   Time   | 
     |-------------------------------------+------+------------+----------+-------+---------+----------| 
     | clk_100Mhz                          |  ^   | clk_100Mhz |          |       |   0.000 |   -4.433 | 
     | u_fifo_writer_rd_ptr_gray_reg[6]/CK |  ^   | clk_100Mhz | DFFRHQX1 | 0.000 |   0.000 |   -4.433 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin AWADDR_reg[29]/CK 
Endpoint:   AWADDR_reg[29]/D   (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.078
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.422
- Arrival Time                  4.946
= Slack Time                    4.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                    |      |                    |           |       |  Time   |   Time   | 
     |--------------------+------+--------------------+-----------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |           |       |   1.000 |    5.476 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL    | 0.002 |   1.002 |    5.477 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL    | 0.126 |   1.128 |    5.603 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1    | 0.000 |   1.128 |    5.603 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.204 |   1.332 |    5.807 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.000 |   1.332 |    5.807 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.197 |   1.529 |    6.005 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.000 |   1.529 |    6.005 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.198 |   1.727 |    6.202 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.000 |   1.727 |    6.202 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.192 |   1.919 |    6.395 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.000 |   1.919 |    6.395 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.193 |   2.112 |    6.588 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.000 |   2.112 |    6.588 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.192 |   2.303 |    6.779 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.000 |   2.303 |    6.779 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.192 |   2.495 |    6.971 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.000 |   2.495 |    6.971 | 
     | ADD_UNS_OP_g546/CO |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.191 |   2.687 |    7.162 | 
     | ADD_UNS_OP_g545/CI |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.000 |   2.687 |    7.162 | 
     | ADD_UNS_OP_g545/CO |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.193 |   2.880 |    7.356 | 
     | ADD_UNS_OP_g544/CI |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.000 |   2.880 |    7.356 | 
     | ADD_UNS_OP_g544/CO |  ^   | ADD_UNS_OP_n_22    | ADDFX1    | 0.208 |   3.088 |    7.563 | 
     | ADD_UNS_OP_g543/B  |  ^   | ADD_UNS_OP_n_22    | AND2XL    | 0.000 |   3.088 |    7.563 | 
     | ADD_UNS_OP_g543/Y  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.144 |   3.231 |    7.707 | 
     | ADD_UNS_OP_g541/B  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.000 |   3.231 |    7.707 | 
     | ADD_UNS_OP_g541/Y  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.135 |   3.367 |    7.843 | 
     | ADD_UNS_OP_g539/B  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.000 |   3.367 |    7.843 | 
     | ADD_UNS_OP_g539/Y  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.132 |   3.498 |    7.974 | 
     | ADD_UNS_OP_g537/B  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.000 |   3.498 |    7.974 | 
     | ADD_UNS_OP_g537/Y  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.132 |   3.631 |    8.106 | 
     | ADD_UNS_OP_g535/B  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.000 |   3.631 |    8.106 | 
     | ADD_UNS_OP_g535/Y  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.131 |   3.762 |    8.237 | 
     | ADD_UNS_OP_g533/B  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.000 |   3.762 |    8.237 | 
     | ADD_UNS_OP_g533/Y  |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.133 |   3.895 |    8.371 | 
     | ADD_UNS_OP_g531/B  |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.000 |   3.895 |    8.371 | 
     | ADD_UNS_OP_g531/Y  |  ^   | ADD_UNS_OP_n_35    | AND2XL    | 0.134 |   4.029 |    8.505 | 
     | ADD_UNS_OP_g529/B  |  ^   | ADD_UNS_OP_n_35    | AND2XL    | 0.000 |   4.029 |    8.505 | 
     | ADD_UNS_OP_g529/Y  |  ^   | ADD_UNS_OP_n_37    | AND2XL    | 0.134 |   4.163 |    8.639 | 
     | ADD_UNS_OP_g527/B  |  ^   | ADD_UNS_OP_n_37    | AND2XL    | 0.000 |   4.163 |    8.639 | 
     | ADD_UNS_OP_g527/Y  |  ^   | ADD_UNS_OP_n_39    | AND2XL    | 0.133 |   4.296 |    8.772 | 
     | ADD_UNS_OP_g525/B  |  ^   | ADD_UNS_OP_n_39    | AND2XL    | 0.000 |   4.296 |    8.772 | 
     | ADD_UNS_OP_g525/Y  |  ^   | ADD_UNS_OP_n_41    | AND2XL    | 0.131 |   4.426 |    8.902 | 
     | ADD_UNS_OP_g523/B  |  ^   | ADD_UNS_OP_n_41    | AND2XL    | 0.000 |   4.426 |    8.902 | 
     | ADD_UNS_OP_g523/Y  |  ^   | ADD_UNS_OP_n_43    | AND2XL    | 0.134 |   4.560 |    9.036 | 
     | ADD_UNS_OP_g521/B  |  ^   | ADD_UNS_OP_n_43    | AND2XL    | 0.000 |   4.560 |    9.036 | 
     | ADD_UNS_OP_g521/Y  |  ^   | ADD_UNS_OP_n_45    | AND2XL    | 0.136 |   4.697 |    9.172 | 
     | ADD_UNS_OP_g520/B0 |  ^   | ADD_UNS_OP_n_45    | AOI2BB1XL | 0.000 |   4.697 |    9.172 | 
     | ADD_UNS_OP_g520/Y  |  v   | n_8850             | AOI2BB1XL | 0.091 |   4.787 |    9.263 | 
     | g68780/B           |  v   | n_8850             | MX2XL     | 0.000 |   4.787 |    9.263 | 
     | g68780/Y           |  v   | n_141              | MX2XL     | 0.159 |   4.946 |    9.422 | 
     | AWADDR_reg[29]/D   |  v   | n_141              | DFFQXL    | 0.000 |   4.946 |    9.422 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -4.476 | 
     | AWADDR_reg[29]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -4.476 | 
     +-----------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin AWADDR_reg[28]/CK 
Endpoint:   AWADDR_reg[28]/D   (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.079
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.421
- Arrival Time                  4.793
= Slack Time                    4.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                    |      |                    |           |       |  Time   |   Time   | 
     |--------------------+------+--------------------+-----------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |           |       |   1.000 |    5.628 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL    | 0.002 |   1.002 |    5.630 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL    | 0.126 |   1.128 |    5.756 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1    | 0.000 |   1.128 |    5.756 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.204 |   1.332 |    5.960 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.000 |   1.332 |    5.960 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.197 |   1.529 |    6.157 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.000 |   1.529 |    6.157 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.198 |   1.727 |    6.355 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.000 |   1.727 |    6.355 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.192 |   1.919 |    6.547 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.000 |   1.919 |    6.547 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.193 |   2.112 |    6.740 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.000 |   2.112 |    6.740 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.192 |   2.303 |    6.931 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.000 |   2.303 |    6.931 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.192 |   2.495 |    7.123 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.000 |   2.495 |    7.123 | 
     | ADD_UNS_OP_g546/CO |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.191 |   2.687 |    7.315 | 
     | ADD_UNS_OP_g545/CI |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.000 |   2.687 |    7.315 | 
     | ADD_UNS_OP_g545/CO |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.193 |   2.880 |    7.508 | 
     | ADD_UNS_OP_g544/CI |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.000 |   2.880 |    7.508 | 
     | ADD_UNS_OP_g544/CO |  ^   | ADD_UNS_OP_n_22    | ADDFX1    | 0.208 |   3.088 |    7.716 | 
     | ADD_UNS_OP_g543/B  |  ^   | ADD_UNS_OP_n_22    | AND2XL    | 0.000 |   3.088 |    7.716 | 
     | ADD_UNS_OP_g543/Y  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.144 |   3.231 |    7.859 | 
     | ADD_UNS_OP_g541/B  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.000 |   3.231 |    7.859 | 
     | ADD_UNS_OP_g541/Y  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.135 |   3.367 |    7.995 | 
     | ADD_UNS_OP_g539/B  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.000 |   3.367 |    7.995 | 
     | ADD_UNS_OP_g539/Y  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.132 |   3.498 |    8.126 | 
     | ADD_UNS_OP_g537/B  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.000 |   3.498 |    8.126 | 
     | ADD_UNS_OP_g537/Y  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.132 |   3.631 |    8.259 | 
     | ADD_UNS_OP_g535/B  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.000 |   3.631 |    8.259 | 
     | ADD_UNS_OP_g535/Y  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.131 |   3.762 |    8.390 | 
     | ADD_UNS_OP_g533/B  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.000 |   3.762 |    8.390 | 
     | ADD_UNS_OP_g533/Y  |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.133 |   3.895 |    8.523 | 
     | ADD_UNS_OP_g531/B  |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.000 |   3.895 |    8.523 | 
     | ADD_UNS_OP_g531/Y  |  ^   | ADD_UNS_OP_n_35    | AND2XL    | 0.134 |   4.029 |    8.657 | 
     | ADD_UNS_OP_g529/B  |  ^   | ADD_UNS_OP_n_35    | AND2XL    | 0.000 |   4.029 |    8.657 | 
     | ADD_UNS_OP_g529/Y  |  ^   | ADD_UNS_OP_n_37    | AND2XL    | 0.134 |   4.163 |    8.791 | 
     | ADD_UNS_OP_g527/B  |  ^   | ADD_UNS_OP_n_37    | AND2XL    | 0.000 |   4.163 |    8.791 | 
     | ADD_UNS_OP_g527/Y  |  ^   | ADD_UNS_OP_n_39    | AND2XL    | 0.133 |   4.296 |    8.924 | 
     | ADD_UNS_OP_g525/B  |  ^   | ADD_UNS_OP_n_39    | AND2XL    | 0.000 |   4.296 |    8.924 | 
     | ADD_UNS_OP_g525/Y  |  ^   | ADD_UNS_OP_n_41    | AND2XL    | 0.131 |   4.427 |    9.054 | 
     | ADD_UNS_OP_g523/B  |  ^   | ADD_UNS_OP_n_41    | AND2XL    | 0.000 |   4.427 |    9.054 | 
     | ADD_UNS_OP_g523/Y  |  ^   | ADD_UNS_OP_n_43    | AND2XL    | 0.134 |   4.560 |    9.188 | 
     | ADD_UNS_OP_g522/B0 |  ^   | ADD_UNS_OP_n_43    | AOI2BB1XL | 0.000 |   4.560 |    9.188 | 
     | ADD_UNS_OP_g522/Y  |  v   | n_8851             | AOI2BB1XL | 0.082 |   4.642 |    9.270 | 
     | g68775/B           |  v   | n_8851             | MX2XL     | 0.000 |   4.642 |    9.270 | 
     | g68775/Y           |  v   | n_146              | MX2XL     | 0.151 |   4.793 |    9.421 | 
     | AWADDR_reg[28]/D   |  v   | n_146              | DFFQXL    | 0.000 |   4.793 |    9.421 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -4.628 | 
     | AWADDR_reg[28]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -4.628 | 
     +-----------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_fifo_writer_rd_ptr_bin_reg[6]/CK 
Endpoint:   u_fifo_writer_rd_ptr_bin_reg[6]/D  (v) checked with  leading edge 
of 'clk_100Mhz'
Beginpoint: u_fifo_writer_rd_ptr_bin_reg[6]/QN (v) triggered by  leading edge 
of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.407
- Arrival Time                  4.721
= Slack Time                    4.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | clk_100Mhz                            |  ^   | clk_100Mhz                       |           |       |   0.000 |    4.686 | 
     | u_fifo_writer_rd_ptr_bin_reg[6]/CK    |  ^   | clk_100Mhz                       | DFFRX1    | 0.000 |   0.000 |    4.686 | 
     | u_fifo_writer_rd_ptr_bin_reg[6]/QN    |  v   | n_4591                           | DFFRX1    | 1.878 |   1.878 |    6.563 | 
     | g69067/A                              |  v   | n_4591                           | INVX3     | 0.011 |   1.888 |    6.574 | 
     | g69067/Y                              |  ^   | u_fifo_writer_rd_ptr_bin[6]      | INVX3     | 2.036 |   3.924 |    8.610 | 
     | u_fifo_writer_add_77_42/g142__9945/A  |  ^   | u_fifo_writer_rd_ptr_bin[6]      | AND2XL    | 0.012 |   3.937 |    8.622 | 
     | u_fifo_writer_add_77_42/g142__9945/Y  |  ^   | u_fifo_writer_add_77_42/n_17     | AND2XL    | 0.690 |   4.627 |    9.313 | 
     | u_fifo_writer_add_77_42/g141__9315/B0 |  ^   | u_fifo_writer_add_77_42/n_17     | AOI2BB1X1 | 0.000 |   4.627 |    9.313 | 
     | u_fifo_writer_add_77_42/g141__9315/Y  |  v   | u_fifo_writer_rd_ptr_bin_next[6] | AOI2BB1X1 | 0.094 |   4.721 |    9.407 | 
     | u_fifo_writer_rd_ptr_bin_reg[6]/D     |  v   | u_fifo_writer_rd_ptr_bin_next[6] | DFFRX1    | 0.000 |   4.721 |    9.407 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |      |            |        |       |  Time   |   Time   | 
     |------------------------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz                         |  ^   | clk_100Mhz |        |       |   0.000 |   -4.686 | 
     | u_fifo_writer_rd_ptr_bin_reg[6]/CK |  ^   | clk_100Mhz | DFFRX1 | 0.000 |   0.000 |   -4.686 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin AWADDR_reg[27]/CK 
Endpoint:   AWADDR_reg[27]/D   (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.079
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.421
- Arrival Time                  4.678
= Slack Time                    4.742
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                    |      |                    |           |       |  Time   |   Time   | 
     |--------------------+------+--------------------+-----------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |           |       |   1.000 |    5.742 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL    | 0.002 |   1.002 |    5.744 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL    | 0.126 |   1.128 |    5.870 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1    | 0.000 |   1.128 |    5.870 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.204 |   1.332 |    6.074 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.000 |   1.332 |    6.074 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.197 |   1.529 |    6.271 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.000 |   1.529 |    6.271 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.198 |   1.727 |    6.469 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.000 |   1.727 |    6.469 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.192 |   1.919 |    6.661 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.000 |   1.919 |    6.661 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.193 |   2.112 |    6.854 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.000 |   2.112 |    6.854 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.192 |   2.304 |    7.046 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.000 |   2.304 |    7.046 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.192 |   2.495 |    7.238 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.000 |   2.495 |    7.238 | 
     | ADD_UNS_OP_g546/CO |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.191 |   2.687 |    7.429 | 
     | ADD_UNS_OP_g545/CI |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.000 |   2.687 |    7.429 | 
     | ADD_UNS_OP_g545/CO |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.193 |   2.880 |    7.622 | 
     | ADD_UNS_OP_g544/CI |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.000 |   2.880 |    7.622 | 
     | ADD_UNS_OP_g544/CO |  ^   | ADD_UNS_OP_n_22    | ADDFX1    | 0.208 |   3.088 |    7.830 | 
     | ADD_UNS_OP_g543/B  |  ^   | ADD_UNS_OP_n_22    | AND2XL    | 0.000 |   3.088 |    7.830 | 
     | ADD_UNS_OP_g543/Y  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.144 |   3.231 |    7.974 | 
     | ADD_UNS_OP_g541/B  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.000 |   3.231 |    7.974 | 
     | ADD_UNS_OP_g541/Y  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.135 |   3.367 |    8.109 | 
     | ADD_UNS_OP_g539/B  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.000 |   3.367 |    8.109 | 
     | ADD_UNS_OP_g539/Y  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.132 |   3.498 |    8.241 | 
     | ADD_UNS_OP_g537/B  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.000 |   3.498 |    8.241 | 
     | ADD_UNS_OP_g537/Y  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.132 |   3.631 |    8.373 | 
     | ADD_UNS_OP_g535/B  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.000 |   3.631 |    8.373 | 
     | ADD_UNS_OP_g535/Y  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.131 |   3.762 |    8.504 | 
     | ADD_UNS_OP_g533/B  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.000 |   3.762 |    8.504 | 
     | ADD_UNS_OP_g533/Y  |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.133 |   3.895 |    8.637 | 
     | ADD_UNS_OP_g531/B  |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.000 |   3.895 |    8.637 | 
     | ADD_UNS_OP_g531/Y  |  ^   | ADD_UNS_OP_n_35    | AND2XL    | 0.134 |   4.029 |    8.771 | 
     | ADD_UNS_OP_g529/B  |  ^   | ADD_UNS_OP_n_35    | AND2XL    | 0.000 |   4.029 |    8.771 | 
     | ADD_UNS_OP_g529/Y  |  ^   | ADD_UNS_OP_n_37    | AND2XL    | 0.134 |   4.163 |    8.905 | 
     | ADD_UNS_OP_g527/B  |  ^   | ADD_UNS_OP_n_37    | AND2XL    | 0.000 |   4.163 |    8.905 | 
     | ADD_UNS_OP_g527/Y  |  ^   | ADD_UNS_OP_n_39    | AND2XL    | 0.133 |   4.296 |    9.038 | 
     | ADD_UNS_OP_g525/B  |  ^   | ADD_UNS_OP_n_39    | AND2XL    | 0.000 |   4.296 |    9.038 | 
     | ADD_UNS_OP_g525/Y  |  ^   | ADD_UNS_OP_n_41    | AND2XL    | 0.131 |   4.427 |    9.169 | 
     | ADD_UNS_OP_g524/B0 |  ^   | ADD_UNS_OP_n_41    | AOI2BB1XL | 0.000 |   4.427 |    9.169 | 
     | ADD_UNS_OP_g524/Y  |  v   | n_8852             | AOI2BB1XL | 0.090 |   4.516 |    9.259 | 
     | g68776/B           |  v   | n_8852             | MX2XL     | 0.000 |   4.516 |    9.259 | 
     | g68776/Y           |  v   | n_145              | MX2XL     | 0.162 |   4.678 |    9.421 | 
     | AWADDR_reg[27]/D   |  v   | n_145              | DFFQXL    | 0.000 |   4.678 |    9.421 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -4.742 | 
     | AWADDR_reg[27]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -4.742 | 
     +-----------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin AWADDR_reg[26]/CK 
Endpoint:   AWADDR_reg[26]/D   (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.374
- Arrival Time                  4.523
= Slack Time                    4.851
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                     |      |                    |           |       |  Time   |   Time   | 
     |---------------------+------+--------------------+-----------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7]  |  ^   | FRAME_BASE_ADDR[7] |           |       |   1.000 |    5.851 | 
     | ADD_UNS_OP_g555/A   |  ^   | FRAME_BASE_ADDR[7] | AND2XL    | 0.002 |   1.002 |    5.853 | 
     | ADD_UNS_OP_g555/Y   |  ^   | ADD_UNS_OP_n_1     | AND2XL    | 0.126 |   1.128 |    5.979 | 
     | ADD_UNS_OP_g553/CI  |  ^   | ADD_UNS_OP_n_1     | ADDFX1    | 0.000 |   1.128 |    5.979 | 
     | ADD_UNS_OP_g553/CO  |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.204 |   1.332 |    6.183 | 
     | ADD_UNS_OP_g552/CI  |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.000 |   1.332 |    6.183 | 
     | ADD_UNS_OP_g552/CO  |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.197 |   1.529 |    6.380 | 
     | ADD_UNS_OP_g551/CI  |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.000 |   1.529 |    6.380 | 
     | ADD_UNS_OP_g551/CO  |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.198 |   1.727 |    6.578 | 
     | ADD_UNS_OP_g550/CI  |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.000 |   1.727 |    6.578 | 
     | ADD_UNS_OP_g550/CO  |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.192 |   1.919 |    6.770 | 
     | ADD_UNS_OP_g549/CI  |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.000 |   1.919 |    6.770 | 
     | ADD_UNS_OP_g549/CO  |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.193 |   2.112 |    6.963 | 
     | ADD_UNS_OP_g548/CI  |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.000 |   2.112 |    6.963 | 
     | ADD_UNS_OP_g548/CO  |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.192 |   2.304 |    7.154 | 
     | ADD_UNS_OP_g547/CI  |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.000 |   2.304 |    7.154 | 
     | ADD_UNS_OP_g547/CO  |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.192 |   2.495 |    7.346 | 
     | ADD_UNS_OP_g546/CI  |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.000 |   2.495 |    7.346 | 
     | ADD_UNS_OP_g546/CO  |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.191 |   2.687 |    7.537 | 
     | ADD_UNS_OP_g545/CI  |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.000 |   2.687 |    7.537 | 
     | ADD_UNS_OP_g545/CO  |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.193 |   2.880 |    7.731 | 
     | ADD_UNS_OP_g544/CI  |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.000 |   2.880 |    7.731 | 
     | ADD_UNS_OP_g544/CO  |  ^   | ADD_UNS_OP_n_22    | ADDFX1    | 0.208 |   3.088 |    7.938 | 
     | ADD_UNS_OP_g543/B   |  ^   | ADD_UNS_OP_n_22    | AND2XL    | 0.000 |   3.088 |    7.938 | 
     | ADD_UNS_OP_g543/Y   |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.144 |   3.231 |    8.082 | 
     | ADD_UNS_OP_g541/B   |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.000 |   3.231 |    8.082 | 
     | ADD_UNS_OP_g541/Y   |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.135 |   3.367 |    8.218 | 
     | ADD_UNS_OP_g539/B   |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.000 |   3.367 |    8.218 | 
     | ADD_UNS_OP_g539/Y   |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.132 |   3.498 |    8.349 | 
     | ADD_UNS_OP_g537/B   |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.000 |   3.498 |    8.349 | 
     | ADD_UNS_OP_g537/Y   |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.132 |   3.631 |    8.482 | 
     | ADD_UNS_OP_g535/B   |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.000 |   3.631 |    8.482 | 
     | ADD_UNS_OP_g535/Y   |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.131 |   3.762 |    8.613 | 
     | ADD_UNS_OP_g533/B   |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.000 |   3.762 |    8.613 | 
     | ADD_UNS_OP_g533/Y   |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.133 |   3.895 |    8.746 | 
     | ADD_UNS_OP_g531/B   |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.000 |   3.895 |    8.746 | 
     | ADD_UNS_OP_g531/Y   |  ^   | ADD_UNS_OP_n_35    | AND2XL    | 0.134 |   4.029 |    8.880 | 
     | ADD_UNS_OP_g529/B   |  ^   | ADD_UNS_OP_n_35    | AND2XL    | 0.000 |   4.029 |    8.880 | 
     | ADD_UNS_OP_g529/Y   |  ^   | ADD_UNS_OP_n_37    | AND2XL    | 0.134 |   4.163 |    9.014 | 
     | ADD_UNS_OP_g526/A1N |  ^   | ADD_UNS_OP_n_37    | AOI2BB1XL | 0.000 |   4.163 |    9.014 | 
     | ADD_UNS_OP_g526/Y   |  ^   | n_8853             | AOI2BB1XL | 0.148 |   4.311 |    9.162 | 
     | g68783/B            |  ^   | n_8853             | MX2XL     | 0.000 |   4.311 |    9.162 | 
     | g68783/Y            |  ^   | n_138              | MX2XL     | 0.212 |   4.523 |    9.374 | 
     | AWADDR_reg[26]/D    |  ^   | n_138              | DFFQXL    | 0.000 |   4.523 |    9.374 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -4.851 | 
     | AWADDR_reg[26]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -4.851 | 
     +-----------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin AWADDR_reg[25]/CK 
Endpoint:   AWADDR_reg[25]/D   (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.079
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.421
- Arrival Time                  4.410
= Slack Time                    5.011
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                    |      |                    |           |       |  Time   |   Time   | 
     |--------------------+------+--------------------+-----------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |           |       |   1.000 |    6.011 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL    | 0.002 |   1.002 |    6.012 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL    | 0.126 |   1.128 |    6.138 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1    | 0.000 |   1.128 |    6.138 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.204 |   1.332 |    6.342 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.000 |   1.332 |    6.342 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.197 |   1.529 |    6.540 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.000 |   1.529 |    6.540 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.198 |   1.727 |    6.737 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.000 |   1.727 |    6.737 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.192 |   1.919 |    6.930 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.000 |   1.919 |    6.930 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.193 |   2.112 |    7.123 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.000 |   2.112 |    7.123 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.192 |   2.303 |    7.314 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.000 |   2.303 |    7.314 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.192 |   2.495 |    7.506 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.000 |   2.495 |    7.506 | 
     | ADD_UNS_OP_g546/CO |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.191 |   2.687 |    7.697 | 
     | ADD_UNS_OP_g545/CI |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.000 |   2.687 |    7.697 | 
     | ADD_UNS_OP_g545/CO |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.193 |   2.880 |    7.891 | 
     | ADD_UNS_OP_g544/CI |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.000 |   2.880 |    7.891 | 
     | ADD_UNS_OP_g544/CO |  ^   | ADD_UNS_OP_n_22    | ADDFX1    | 0.208 |   3.088 |    8.098 | 
     | ADD_UNS_OP_g543/B  |  ^   | ADD_UNS_OP_n_22    | AND2XL    | 0.000 |   3.088 |    8.098 | 
     | ADD_UNS_OP_g543/Y  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.144 |   3.231 |    8.242 | 
     | ADD_UNS_OP_g541/B  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.000 |   3.231 |    8.242 | 
     | ADD_UNS_OP_g541/Y  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.135 |   3.367 |    8.378 | 
     | ADD_UNS_OP_g539/B  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.000 |   3.367 |    8.378 | 
     | ADD_UNS_OP_g539/Y  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.132 |   3.498 |    8.509 | 
     | ADD_UNS_OP_g537/B  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.000 |   3.498 |    8.509 | 
     | ADD_UNS_OP_g537/Y  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.132 |   3.631 |    8.641 | 
     | ADD_UNS_OP_g535/B  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.000 |   3.631 |    8.641 | 
     | ADD_UNS_OP_g535/Y  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.131 |   3.762 |    8.772 | 
     | ADD_UNS_OP_g533/B  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.000 |   3.762 |    8.772 | 
     | ADD_UNS_OP_g533/Y  |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.133 |   3.895 |    8.906 | 
     | ADD_UNS_OP_g531/B  |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.000 |   3.895 |    8.906 | 
     | ADD_UNS_OP_g531/Y  |  ^   | ADD_UNS_OP_n_35    | AND2XL    | 0.134 |   4.029 |    9.040 | 
     | ADD_UNS_OP_g529/B  |  ^   | ADD_UNS_OP_n_35    | AND2XL    | 0.000 |   4.029 |    9.040 | 
     | ADD_UNS_OP_g529/Y  |  ^   | ADD_UNS_OP_n_37    | AND2XL    | 0.134 |   4.163 |    9.174 | 
     | ADD_UNS_OP_g528/B0 |  ^   | ADD_UNS_OP_n_37    | AOI2BB1XL | 0.000 |   4.163 |    9.174 | 
     | ADD_UNS_OP_g528/Y  |  v   | n_8854             | AOI2BB1XL | 0.089 |   4.252 |    9.263 | 
     | g68772/B           |  v   | n_8854             | MX2XL     | 0.000 |   4.252 |    9.263 | 
     | g68772/Y           |  v   | n_149              | MX2XL     | 0.158 |   4.410 |    9.421 | 
     | AWADDR_reg[25]/D   |  v   | n_149              | DFFQXL    | 0.000 |   4.410 |    9.421 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -5.011 | 
     | AWADDR_reg[25]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -5.011 | 
     +-----------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin AWADDR_reg[24]/CK 
Endpoint:   AWADDR_reg[24]/D   (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.419
- Arrival Time                  4.278
= Slack Time                    5.141
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                    |      |                    |           |       |  Time   |   Time   | 
     |--------------------+------+--------------------+-----------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |           |       |   1.000 |    6.141 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL    | 0.002 |   1.002 |    6.143 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL    | 0.126 |   1.128 |    6.269 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1    | 0.000 |   1.128 |    6.269 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.204 |   1.332 |    6.473 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.000 |   1.332 |    6.473 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.197 |   1.529 |    6.670 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.000 |   1.529 |    6.670 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.198 |   1.727 |    6.868 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.000 |   1.727 |    6.868 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.192 |   1.919 |    7.060 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.000 |   1.919 |    7.060 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.193 |   2.112 |    7.253 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.000 |   2.112 |    7.253 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.192 |   2.303 |    7.444 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.000 |   2.303 |    7.444 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.192 |   2.495 |    7.636 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.000 |   2.495 |    7.636 | 
     | ADD_UNS_OP_g546/CO |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.191 |   2.687 |    7.828 | 
     | ADD_UNS_OP_g545/CI |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.000 |   2.687 |    7.828 | 
     | ADD_UNS_OP_g545/CO |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.193 |   2.880 |    8.021 | 
     | ADD_UNS_OP_g544/CI |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.000 |   2.880 |    8.021 | 
     | ADD_UNS_OP_g544/CO |  ^   | ADD_UNS_OP_n_22    | ADDFX1    | 0.208 |   3.088 |    8.229 | 
     | ADD_UNS_OP_g543/B  |  ^   | ADD_UNS_OP_n_22    | AND2XL    | 0.000 |   3.088 |    8.229 | 
     | ADD_UNS_OP_g543/Y  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.144 |   3.231 |    8.372 | 
     | ADD_UNS_OP_g541/B  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.000 |   3.231 |    8.372 | 
     | ADD_UNS_OP_g541/Y  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.135 |   3.367 |    8.508 | 
     | ADD_UNS_OP_g539/B  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.000 |   3.367 |    8.508 | 
     | ADD_UNS_OP_g539/Y  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.132 |   3.498 |    8.639 | 
     | ADD_UNS_OP_g537/B  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.000 |   3.498 |    8.639 | 
     | ADD_UNS_OP_g537/Y  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.132 |   3.631 |    8.772 | 
     | ADD_UNS_OP_g535/B  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.000 |   3.631 |    8.772 | 
     | ADD_UNS_OP_g535/Y  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.131 |   3.762 |    8.903 | 
     | ADD_UNS_OP_g533/B  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.000 |   3.762 |    8.903 | 
     | ADD_UNS_OP_g533/Y  |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.133 |   3.895 |    9.036 | 
     | ADD_UNS_OP_g531/B  |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.000 |   3.895 |    9.036 | 
     | ADD_UNS_OP_g531/Y  |  ^   | ADD_UNS_OP_n_35    | AND2XL    | 0.134 |   4.029 |    9.170 | 
     | ADD_UNS_OP_g530/B0 |  ^   | ADD_UNS_OP_n_35    | AOI2BB1XL | 0.000 |   4.029 |    9.170 | 
     | ADD_UNS_OP_g530/Y  |  v   | n_8855             | AOI2BB1XL | 0.088 |   4.117 |    9.258 | 
     | g68778/B           |  v   | n_8855             | MX2XL     | 0.000 |   4.117 |    9.258 | 
     | g68778/Y           |  v   | n_143              | MX2XL     | 0.161 |   4.278 |    9.419 | 
     | AWADDR_reg[24]/D   |  v   | n_143              | DFFQXL    | 0.000 |   4.278 |    9.419 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -5.141 | 
     | AWADDR_reg[24]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -5.141 | 
     +-----------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin AWADDR_reg[23]/CK 
Endpoint:   AWADDR_reg[23]/D   (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.419
- Arrival Time                  4.148
= Slack Time                    5.271
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                    |      |                    |           |       |  Time   |   Time   | 
     |--------------------+------+--------------------+-----------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |           |       |   1.000 |    6.271 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL    | 0.002 |   1.002 |    6.273 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL    | 0.126 |   1.128 |    6.399 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1    | 0.000 |   1.128 |    6.399 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.204 |   1.332 |    6.603 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.000 |   1.332 |    6.603 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.197 |   1.529 |    6.800 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.000 |   1.529 |    6.800 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.198 |   1.727 |    6.998 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.000 |   1.727 |    6.998 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.192 |   1.919 |    7.190 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.000 |   1.919 |    7.190 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.193 |   2.112 |    7.383 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.000 |   2.112 |    7.383 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.192 |   2.303 |    7.575 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.000 |   2.303 |    7.575 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.192 |   2.495 |    7.766 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.000 |   2.495 |    7.766 | 
     | ADD_UNS_OP_g546/CO |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.191 |   2.687 |    7.958 | 
     | ADD_UNS_OP_g545/CI |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.000 |   2.687 |    7.958 | 
     | ADD_UNS_OP_g545/CO |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.193 |   2.880 |    8.151 | 
     | ADD_UNS_OP_g544/CI |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.000 |   2.880 |    8.151 | 
     | ADD_UNS_OP_g544/CO |  ^   | ADD_UNS_OP_n_22    | ADDFX1    | 0.208 |   3.088 |    8.359 | 
     | ADD_UNS_OP_g543/B  |  ^   | ADD_UNS_OP_n_22    | AND2XL    | 0.000 |   3.088 |    8.359 | 
     | ADD_UNS_OP_g543/Y  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.144 |   3.231 |    8.503 | 
     | ADD_UNS_OP_g541/B  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.000 |   3.231 |    8.503 | 
     | ADD_UNS_OP_g541/Y  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.135 |   3.367 |    8.638 | 
     | ADD_UNS_OP_g539/B  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.000 |   3.367 |    8.638 | 
     | ADD_UNS_OP_g539/Y  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.132 |   3.498 |    8.769 | 
     | ADD_UNS_OP_g537/B  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.000 |   3.498 |    8.769 | 
     | ADD_UNS_OP_g537/Y  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.132 |   3.631 |    8.902 | 
     | ADD_UNS_OP_g535/B  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.000 |   3.631 |    8.902 | 
     | ADD_UNS_OP_g535/Y  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.131 |   3.762 |    9.033 | 
     | ADD_UNS_OP_g533/B  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.000 |   3.762 |    9.033 | 
     | ADD_UNS_OP_g533/Y  |  ^   | ADD_UNS_OP_n_33    | AND2XL    | 0.133 |   3.895 |    9.166 | 
     | ADD_UNS_OP_g532/B0 |  ^   | ADD_UNS_OP_n_33    | AOI2BB1XL | 0.000 |   3.895 |    9.166 | 
     | ADD_UNS_OP_g532/Y  |  v   | n_8856             | AOI2BB1XL | 0.091 |   3.986 |    9.257 | 
     | g68785/B           |  v   | n_8856             | MX2XL     | 0.000 |   3.986 |    9.257 | 
     | g68785/Y           |  v   | n_136              | MX2XL     | 0.162 |   4.148 |    9.419 | 
     | AWADDR_reg[23]/D   |  v   | n_136              | DFFQXL    | 0.000 |   4.148 |    9.419 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -5.271 | 
     | AWADDR_reg[23]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -5.271 | 
     +-----------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin data_count_reg[1]/CK 
Endpoint:   data_count_reg[1]/D (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.414
- Arrival Time                  4.017
= Slack Time                    5.397
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |      |               |           |       |  Time   |   Time   | 
     |----------------------+------+---------------+-----------+-------+---------+----------| 
     | clk_100Mhz           |  ^   | clk_100Mhz    |           |       |   0.000 |    5.397 | 
     | frame_done_d2_reg/CK |  ^   | clk_100Mhz    | DFFHQX1   | 0.000 |   0.000 |    5.397 | 
     | frame_done_d2_reg/Q  |  ^   | frame_done_d2 | DFFHQX1   | 0.413 |   0.413 |    5.810 | 
     | g153090/A            |  ^   | frame_done_d2 | OR2X1     | 0.002 |   0.415 |    5.812 | 
     | g153090/Y            |  ^   | n_8836        | OR2X1     | 0.395 |   0.810 |    6.207 | 
     | g69071/A             |  ^   | n_8836        | INVX1     | 0.000 |   0.810 |    6.207 | 
     | g69071/Y             |  v   | n_7           | INVX1     | 1.192 |   2.002 |    7.399 | 
     | g69056/A             |  v   | n_7           | NAND2X1   | 0.003 |   2.005 |    7.402 | 
     | g69056/Y             |  ^   | n_22          | NAND2X1   | 1.182 |   3.188 |    8.585 | 
     | g69026/A             |  ^   | n_22          | INVX1     | 0.000 |   3.188 |    8.585 | 
     | g69026/Y             |  v   | n_21          | INVX1     | 0.269 |   3.457 |    8.854 | 
     | g68951/A1N           |  v   | n_21          | OAI2BB1X1 | 0.000 |   3.457 |    8.854 | 
     | g68951/Y             |  v   | n_90          | OAI2BB1X1 | 0.175 |   3.632 |    9.029 | 
     | g68945/A             |  v   | n_90          | INVXL     | 0.000 |   3.632 |    9.029 | 
     | g68945/Y             |  ^   | n_89          | INVXL     | 0.121 |   3.753 |    9.150 | 
     | g68926/B0            |  ^   | n_89          | OAI21XL   | 0.000 |   3.753 |    9.150 | 
     | g68926/Y             |  v   | n_101         | OAI21XL   | 0.122 |   3.875 |    9.272 | 
     | g68585/A1N           |  v   | n_101         | OAI2BB1X1 | 0.000 |   3.875 |    9.272 | 
     | g68585/Y             |  v   | n_433         | OAI2BB1X1 | 0.142 |   4.017 |    9.414 | 
     | data_count_reg[1]/D  |  v   | n_433         | DFFHQX1   | 0.000 |   4.017 |    9.414 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                      |      |            |         |       |  Time   |   Time   | 
     |----------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz           |  ^   | clk_100Mhz |         |       |   0.000 |   -5.397 | 
     | data_count_reg[1]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.397 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin AWADDR_reg[22]/CK 
Endpoint:   AWADDR_reg[22]/D   (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.077
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.423
- Arrival Time                  4.005
= Slack Time                    5.419
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                    |      |                    |           |       |  Time   |   Time   | 
     |--------------------+------+--------------------+-----------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |           |       |   1.000 |    6.419 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL    | 0.002 |   1.002 |    6.420 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL    | 0.126 |   1.128 |    6.546 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1    | 0.000 |   1.128 |    6.546 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.204 |   1.332 |    6.750 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.000 |   1.332 |    6.750 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.197 |   1.529 |    6.948 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.000 |   1.529 |    6.948 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.198 |   1.727 |    7.145 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.000 |   1.727 |    7.145 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.192 |   1.919 |    7.338 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.000 |   1.919 |    7.338 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.193 |   2.112 |    7.530 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.000 |   2.112 |    7.530 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.192 |   2.303 |    7.722 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.000 |   2.303 |    7.722 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.192 |   2.495 |    7.914 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.000 |   2.495 |    7.914 | 
     | ADD_UNS_OP_g546/CO |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.191 |   2.687 |    8.105 | 
     | ADD_UNS_OP_g545/CI |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.000 |   2.687 |    8.105 | 
     | ADD_UNS_OP_g545/CO |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.193 |   2.880 |    8.298 | 
     | ADD_UNS_OP_g544/CI |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.000 |   2.880 |    8.298 | 
     | ADD_UNS_OP_g544/CO |  ^   | ADD_UNS_OP_n_22    | ADDFX1    | 0.208 |   3.088 |    8.506 | 
     | ADD_UNS_OP_g543/B  |  ^   | ADD_UNS_OP_n_22    | AND2XL    | 0.000 |   3.088 |    8.506 | 
     | ADD_UNS_OP_g543/Y  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.144 |   3.231 |    8.650 | 
     | ADD_UNS_OP_g541/B  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.000 |   3.231 |    8.650 | 
     | ADD_UNS_OP_g541/Y  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.135 |   3.367 |    8.785 | 
     | ADD_UNS_OP_g539/B  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.000 |   3.367 |    8.785 | 
     | ADD_UNS_OP_g539/Y  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.132 |   3.498 |    8.917 | 
     | ADD_UNS_OP_g537/B  |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.000 |   3.498 |    8.917 | 
     | ADD_UNS_OP_g537/Y  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.132 |   3.631 |    9.049 | 
     | ADD_UNS_OP_g535/B  |  ^   | ADD_UNS_OP_n_29    | AND2XL    | 0.000 |   3.631 |    9.049 | 
     | ADD_UNS_OP_g535/Y  |  ^   | ADD_UNS_OP_n_31    | AND2XL    | 0.131 |   3.762 |    9.180 | 
     | ADD_UNS_OP_g534/B0 |  ^   | ADD_UNS_OP_n_31    | AOI2BB1XL | 0.000 |   3.762 |    9.180 | 
     | ADD_UNS_OP_g534/Y  |  v   | n_8857             | AOI2BB1XL | 0.087 |   3.848 |    9.267 | 
     | g68754/B           |  v   | n_8857             | MX2XL     | 0.000 |   3.848 |    9.267 | 
     | g68754/Y           |  v   | n_167              | MX2XL     | 0.156 |   4.005 |    9.423 | 
     | AWADDR_reg[22]/D   |  v   | n_167              | DFFQXL    | 0.000 |   4.005 |    9.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -5.419 | 
     | AWADDR_reg[22]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -5.419 | 
     +-----------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin data_count_reg[3]/CK 
Endpoint:   data_count_reg[3]/D (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.095
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.405
- Arrival Time                  3.922
= Slack Time                    5.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |      |               |           |       |  Time   |   Time   | 
     |----------------------+------+---------------+-----------+-------+---------+----------| 
     | clk_100Mhz           |  ^   | clk_100Mhz    |           |       |   0.000 |    5.483 | 
     | frame_done_d2_reg/CK |  ^   | clk_100Mhz    | DFFHQX1   | 0.000 |   0.000 |    5.483 | 
     | frame_done_d2_reg/Q  |  ^   | frame_done_d2 | DFFHQX1   | 0.413 |   0.413 |    5.896 | 
     | g153090/A            |  ^   | frame_done_d2 | OR2X1     | 0.002 |   0.415 |    5.898 | 
     | g153090/Y            |  ^   | n_8836        | OR2X1     | 0.395 |   0.810 |    6.293 | 
     | g69071/A             |  ^   | n_8836        | INVX1     | 0.000 |   0.810 |    6.293 | 
     | g69071/Y             |  v   | n_7           | INVX1     | 1.192 |   2.002 |    7.485 | 
     | g69056/A             |  v   | n_7           | NAND2X1   | 0.003 |   2.005 |    7.488 | 
     | g69056/Y             |  ^   | n_22          | NAND2X1   | 1.182 |   3.188 |    8.671 | 
     | g69026/A             |  ^   | n_22          | INVX1     | 0.000 |   3.188 |    8.671 | 
     | g69026/Y             |  v   | n_21          | INVX1     | 0.269 |   3.457 |    8.940 | 
     | g68951/A1N           |  v   | n_21          | OAI2BB1X1 | 0.000 |   3.457 |    8.940 | 
     | g68951/Y             |  v   | n_90          | OAI2BB1X1 | 0.175 |   3.632 |    9.115 | 
     | g68605/A1            |  v   | n_90          | OAI21XL   | 0.000 |   3.632 |    9.115 | 
     | g68605/Y             |  ^   | n_283         | OAI21XL   | 0.158 |   3.790 |    9.273 | 
     | g68584/B0            |  ^   | n_283         | OAI31X1   | 0.000 |   3.790 |    9.273 | 
     | g68584/Y             |  v   | n_434         | OAI31X1   | 0.132 |   3.922 |    9.405 | 
     | data_count_reg[3]/D  |  v   | n_434         | DFFHQX1   | 0.000 |   3.922 |    9.405 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                      |      |            |         |       |  Time   |   Time   | 
     |----------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz           |  ^   | clk_100Mhz |         |       |   0.000 |   -5.483 | 
     | data_count_reg[3]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.483 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin data_count_reg[2]/CK 
Endpoint:   data_count_reg[2]/D (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.105
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.395
- Arrival Time                  3.900
= Slack Time                    5.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |      |               |           |       |  Time   |   Time   | 
     |----------------------+------+---------------+-----------+-------+---------+----------| 
     | clk_100Mhz           |  ^   | clk_100Mhz    |           |       |   0.000 |    5.494 | 
     | frame_done_d2_reg/CK |  ^   | clk_100Mhz    | DFFHQX1   | 0.000 |   0.000 |    5.494 | 
     | frame_done_d2_reg/Q  |  ^   | frame_done_d2 | DFFHQX1   | 0.413 |   0.413 |    5.908 | 
     | g153090/A            |  ^   | frame_done_d2 | OR2X1     | 0.002 |   0.415 |    5.909 | 
     | g153090/Y            |  ^   | n_8836        | OR2X1     | 0.395 |   0.810 |    6.304 | 
     | g69071/A             |  ^   | n_8836        | INVX1     | 0.000 |   0.810 |    6.304 | 
     | g69071/Y             |  v   | n_7           | INVX1     | 1.192 |   2.002 |    7.497 | 
     | g69056/A             |  v   | n_7           | NAND2X1   | 0.003 |   2.005 |    7.500 | 
     | g69056/Y             |  ^   | n_22          | NAND2X1   | 1.182 |   3.188 |    8.682 | 
     | g69026/A             |  ^   | n_22          | INVX1     | 0.000 |   3.188 |    8.682 | 
     | g69026/Y             |  v   | n_21          | INVX1     | 0.269 |   3.457 |    8.952 | 
     | g68951/A1N           |  v   | n_21          | OAI2BB1X1 | 0.000 |   3.457 |    8.952 | 
     | g68951/Y             |  v   | n_90          | OAI2BB1X1 | 0.175 |   3.632 |    9.126 | 
     | g68925/B0            |  v   | n_90          | AOI21X1   | 0.000 |   3.632 |    9.126 | 
     | g68925/Y             |  ^   | n_102         | AOI21X1   | 0.139 |   3.771 |    9.265 | 
     | g68586/B1            |  ^   | n_102         | OAI32X1   | 0.000 |   3.771 |    9.265 | 
     | g68586/Y             |  v   | n_432         | OAI32X1   | 0.129 |   3.900 |    9.395 | 
     | data_count_reg[2]/D  |  v   | n_432         | DFFHQX1   | 0.000 |   3.900 |    9.395 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                      |      |            |         |       |  Time   |   Time   | 
     |----------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz           |  ^   | clk_100Mhz |         |       |   0.000 |   -5.494 | 
     | data_count_reg[2]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.494 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin AWADDR_reg[21]/CK 
Endpoint:   AWADDR_reg[21]/D   (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.124
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.376
- Arrival Time                  3.837
= Slack Time                    5.539
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                     |      |                    |           |       |  Time   |   Time   | 
     |---------------------+------+--------------------+-----------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7]  |  ^   | FRAME_BASE_ADDR[7] |           |       |   1.000 |    6.539 | 
     | ADD_UNS_OP_g555/A   |  ^   | FRAME_BASE_ADDR[7] | AND2XL    | 0.002 |   1.002 |    6.541 | 
     | ADD_UNS_OP_g555/Y   |  ^   | ADD_UNS_OP_n_1     | AND2XL    | 0.126 |   1.128 |    6.667 | 
     | ADD_UNS_OP_g553/CI  |  ^   | ADD_UNS_OP_n_1     | ADDFX1    | 0.000 |   1.128 |    6.667 | 
     | ADD_UNS_OP_g553/CO  |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.204 |   1.332 |    6.871 | 
     | ADD_UNS_OP_g552/CI  |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.000 |   1.332 |    6.871 | 
     | ADD_UNS_OP_g552/CO  |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.197 |   1.529 |    7.068 | 
     | ADD_UNS_OP_g551/CI  |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.000 |   1.529 |    7.068 | 
     | ADD_UNS_OP_g551/CO  |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.198 |   1.727 |    7.266 | 
     | ADD_UNS_OP_g550/CI  |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.000 |   1.727 |    7.266 | 
     | ADD_UNS_OP_g550/CO  |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.192 |   1.919 |    7.458 | 
     | ADD_UNS_OP_g549/CI  |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.000 |   1.919 |    7.458 | 
     | ADD_UNS_OP_g549/CO  |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.193 |   2.112 |    7.651 | 
     | ADD_UNS_OP_g548/CI  |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.000 |   2.112 |    7.651 | 
     | ADD_UNS_OP_g548/CO  |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.192 |   2.304 |    7.842 | 
     | ADD_UNS_OP_g547/CI  |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.000 |   2.304 |    7.842 | 
     | ADD_UNS_OP_g547/CO  |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.192 |   2.495 |    8.034 | 
     | ADD_UNS_OP_g546/CI  |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.000 |   2.495 |    8.034 | 
     | ADD_UNS_OP_g546/CO  |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.191 |   2.687 |    8.225 | 
     | ADD_UNS_OP_g545/CI  |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.000 |   2.687 |    8.225 | 
     | ADD_UNS_OP_g545/CO  |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.193 |   2.880 |    8.419 | 
     | ADD_UNS_OP_g544/CI  |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.000 |   2.880 |    8.419 | 
     | ADD_UNS_OP_g544/CO  |  ^   | ADD_UNS_OP_n_22    | ADDFX1    | 0.208 |   3.088 |    8.626 | 
     | ADD_UNS_OP_g543/B   |  ^   | ADD_UNS_OP_n_22    | AND2XL    | 0.000 |   3.088 |    8.626 | 
     | ADD_UNS_OP_g543/Y   |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.144 |   3.231 |    8.770 | 
     | ADD_UNS_OP_g541/B   |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.000 |   3.231 |    8.770 | 
     | ADD_UNS_OP_g541/Y   |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.135 |   3.367 |    8.906 | 
     | ADD_UNS_OP_g539/B   |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.000 |   3.367 |    8.906 | 
     | ADD_UNS_OP_g539/Y   |  ^   | ADD_UNS_OP_n_27    | AND2XL    | 0.132 |   3.498 |    9.037 | 
     | ADD_UNS_OP_g536/A1N |  ^   | ADD_UNS_OP_n_27    | AOI2BB1XL | 0.000 |   3.498 |    9.037 | 
     | ADD_UNS_OP_g536/Y   |  ^   | n_8858             | AOI2BB1XL | 0.137 |   3.636 |    9.175 | 
     | g68758/B            |  ^   | n_8858             | MX2XL     | 0.000 |   3.636 |    9.175 | 
     | g68758/Y            |  ^   | n_163              | MX2XL     | 0.202 |   3.837 |    9.376 | 
     | AWADDR_reg[21]/D    |  ^   | n_163              | DFFQXL    | 0.000 |   3.837 |    9.376 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -5.539 | 
     | AWADDR_reg[21]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -5.539 | 
     +-----------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin data_count_reg[0]/CK 
Endpoint:   data_count_reg[0]/D (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.431
- Arrival Time                  3.827
= Slack Time                    5.604
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |      |               |           |       |  Time   |   Time   | 
     |----------------------+------+---------------+-----------+-------+---------+----------| 
     | clk_100Mhz           |  ^   | clk_100Mhz    |           |       |   0.000 |    5.604 | 
     | frame_done_d2_reg/CK |  ^   | clk_100Mhz    | DFFHQX1   | 0.000 |   0.000 |    5.604 | 
     | frame_done_d2_reg/Q  |  ^   | frame_done_d2 | DFFHQX1   | 0.413 |   0.413 |    6.018 | 
     | g153090/A            |  ^   | frame_done_d2 | OR2X1     | 0.002 |   0.415 |    6.019 | 
     | g153090/Y            |  ^   | n_8836        | OR2X1     | 0.395 |   0.810 |    6.414 | 
     | g69071/A             |  ^   | n_8836        | INVX1     | 0.000 |   0.810 |    6.414 | 
     | g69071/Y             |  v   | n_7           | INVX1     | 1.192 |   2.002 |    7.607 | 
     | g69056/A             |  v   | n_7           | NAND2X1   | 0.003 |   2.006 |    7.610 | 
     | g69056/Y             |  ^   | n_22          | NAND2X1   | 1.182 |   3.188 |    8.792 | 
     | g69026/A             |  ^   | n_22          | INVX1     | 0.000 |   3.188 |    8.792 | 
     | g69026/Y             |  v   | n_21          | INVX1     | 0.269 |   3.457 |    9.061 | 
     | g68951/A1N           |  v   | n_21          | OAI2BB1X1 | 0.000 |   3.457 |    9.061 | 
     | g68951/Y             |  v   | n_90          | OAI2BB1X1 | 0.175 |   3.632 |    9.236 | 
     | g68752/B             |  v   | n_90          | MX2XL     | 0.000 |   3.632 |    9.236 | 
     | g68752/Y             |  v   | n_169         | MX2XL     | 0.195 |   3.827 |    9.431 | 
     | data_count_reg[0]/D  |  v   | n_169         | DFFHQX1   | 0.000 |   3.827 |    9.431 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                      |      |            |         |       |  Time   |   Time   | 
     |----------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz           |  ^   | clk_100Mhz |         |       |   0.000 |   -5.604 | 
     | data_count_reg[0]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.604 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin AWADDR_reg[20]/CK 
Endpoint:   AWADDR_reg[20]/D   (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.378
- Arrival Time                  3.718
= Slack Time                    5.660
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                     |      |                    |           |       |  Time   |   Time   | 
     |---------------------+------+--------------------+-----------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7]  |  ^   | FRAME_BASE_ADDR[7] |           |       |   1.000 |    6.660 | 
     | ADD_UNS_OP_g555/A   |  ^   | FRAME_BASE_ADDR[7] | AND2XL    | 0.002 |   1.002 |    6.662 | 
     | ADD_UNS_OP_g555/Y   |  ^   | ADD_UNS_OP_n_1     | AND2XL    | 0.126 |   1.128 |    6.788 | 
     | ADD_UNS_OP_g553/CI  |  ^   | ADD_UNS_OP_n_1     | ADDFX1    | 0.000 |   1.128 |    6.788 | 
     | ADD_UNS_OP_g553/CO  |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.204 |   1.332 |    6.992 | 
     | ADD_UNS_OP_g552/CI  |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.000 |   1.332 |    6.992 | 
     | ADD_UNS_OP_g552/CO  |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.197 |   1.529 |    7.189 | 
     | ADD_UNS_OP_g551/CI  |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.000 |   1.529 |    7.189 | 
     | ADD_UNS_OP_g551/CO  |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.198 |   1.727 |    7.387 | 
     | ADD_UNS_OP_g550/CI  |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.000 |   1.727 |    7.387 | 
     | ADD_UNS_OP_g550/CO  |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.192 |   1.919 |    7.579 | 
     | ADD_UNS_OP_g549/CI  |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.000 |   1.919 |    7.579 | 
     | ADD_UNS_OP_g549/CO  |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.193 |   2.112 |    7.772 | 
     | ADD_UNS_OP_g548/CI  |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.000 |   2.112 |    7.772 | 
     | ADD_UNS_OP_g548/CO  |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.192 |   2.304 |    7.964 | 
     | ADD_UNS_OP_g547/CI  |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.000 |   2.304 |    7.964 | 
     | ADD_UNS_OP_g547/CO  |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.192 |   2.495 |    8.155 | 
     | ADD_UNS_OP_g546/CI  |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.000 |   2.495 |    8.155 | 
     | ADD_UNS_OP_g546/CO  |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.191 |   2.687 |    8.347 | 
     | ADD_UNS_OP_g545/CI  |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.000 |   2.687 |    8.347 | 
     | ADD_UNS_OP_g545/CO  |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.193 |   2.880 |    8.540 | 
     | ADD_UNS_OP_g544/CI  |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.000 |   2.880 |    8.540 | 
     | ADD_UNS_OP_g544/CO  |  ^   | ADD_UNS_OP_n_22    | ADDFX1    | 0.208 |   3.088 |    8.748 | 
     | ADD_UNS_OP_g543/B   |  ^   | ADD_UNS_OP_n_22    | AND2XL    | 0.000 |   3.088 |    8.748 | 
     | ADD_UNS_OP_g543/Y   |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.144 |   3.231 |    8.891 | 
     | ADD_UNS_OP_g541/B   |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.000 |   3.231 |    8.891 | 
     | ADD_UNS_OP_g541/Y   |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.135 |   3.367 |    9.027 | 
     | ADD_UNS_OP_g538/A1N |  ^   | ADD_UNS_OP_n_25    | AOI2BB1XL | 0.000 |   3.367 |    9.027 | 
     | ADD_UNS_OP_g538/Y   |  ^   | n_8859             | AOI2BB1XL | 0.143 |   3.509 |    9.169 | 
     | g68773/B            |  ^   | n_8859             | MX2XL     | 0.000 |   3.509 |    9.169 | 
     | g68773/Y            |  ^   | n_148              | MX2XL     | 0.208 |   3.718 |    9.378 | 
     | AWADDR_reg[20]/D    |  ^   | n_148              | DFFHQX1   | 0.000 |   3.718 |    9.378 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                   |      |            |         |       |  Time   |   Time   | 
     |-------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |         |       |   0.000 |   -5.660 | 
     | AWADDR_reg[20]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.660 | 
     +------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin ADDR_OFFSET_reg[11]/CK 
Endpoint:   ADDR_OFFSET_reg[11]/D (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q   (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.124
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.376
- Arrival Time                  3.598
= Slack Time                    5.777
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                       |      |               |         |       |  Time   |   Time   | 
     |-----------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz            |  ^   | clk_100Mhz    |         |       |   0.000 |    5.777 | 
     | frame_done_d2_reg/CK  |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    5.777 | 
     | frame_done_d2_reg/Q   |  ^   | frame_done_d2 | DFFHQX1 | 0.413 |   0.413 |    6.191 | 
     | g153090/A             |  ^   | frame_done_d2 | OR2X1   | 0.002 |   0.415 |    6.192 | 
     | g153090/Y             |  ^   | n_8836        | OR2X1   | 0.395 |   0.810 |    6.587 | 
     | g69071/A              |  ^   | n_8836        | INVX1   | 0.000 |   0.810 |    6.587 | 
     | g69071/Y              |  v   | n_7           | INVX1   | 1.192 |   2.002 |    7.780 | 
     | g60344/A              |  v   | n_7           | NAND2X1 | 0.003 |   2.006 |    7.783 | 
     | g60344/Y              |  ^   | n_4554        | NAND2X1 | 1.216 |   3.222 |    8.999 | 
     | g60328/A2             |  ^   | n_4554        | OAI32X1 | 0.000 |   3.222 |    8.999 | 
     | g60328/Y              |  v   | n_4570        | OAI32X1 | 0.377 |   3.598 |    9.376 | 
     | ADDR_OFFSET_reg[11]/D |  v   | n_4570        | DFFHQX1 | 0.000 |   3.598 |    9.376 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                        |      |            |         |       |  Time   |   Time   | 
     |------------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz             |  ^   | clk_100Mhz |         |       |   0.000 |   -5.777 | 
     | ADDR_OFFSET_reg[11]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.777 | 
     +-----------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin ADDR_OFFSET_reg[15]/CK 
Endpoint:   ADDR_OFFSET_reg[15]/D (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q   (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.116
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.384
- Arrival Time                  3.587
= Slack Time                    5.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                       |      |               |         |       |  Time   |   Time   | 
     |-----------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz            |  ^   | clk_100Mhz    |         |       |   0.000 |    5.797 | 
     | frame_done_d2_reg/CK  |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    5.797 | 
     | frame_done_d2_reg/Q   |  ^   | frame_done_d2 | DFFHQX1 | 0.413 |   0.413 |    6.211 | 
     | g153090/A             |  ^   | frame_done_d2 | OR2X1   | 0.002 |   0.415 |    6.212 | 
     | g153090/Y             |  ^   | n_8836        | OR2X1   | 0.395 |   0.810 |    6.607 | 
     | g69071/A              |  ^   | n_8836        | INVX1   | 0.000 |   0.810 |    6.607 | 
     | g69071/Y              |  v   | n_7           | INVX1   | 1.192 |   2.002 |    7.800 | 
     | g60344/A              |  v   | n_7           | NAND2X1 | 0.003 |   2.005 |    7.803 | 
     | g60344/Y              |  ^   | n_4554        | NAND2X1 | 1.216 |   3.221 |    9.019 | 
     | g60329/A2             |  ^   | n_4554        | OAI32X1 | 0.000 |   3.222 |    9.019 | 
     | g60329/Y              |  v   | n_4569        | OAI32X1 | 0.365 |   3.587 |    9.384 | 
     | ADDR_OFFSET_reg[15]/D |  v   | n_4569        | DFFHQX1 | 0.000 |   3.587 |    9.384 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                        |      |            |         |       |  Time   |   Time   | 
     |------------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz             |  ^   | clk_100Mhz |         |       |   0.000 |   -5.797 | 
     | ADDR_OFFSET_reg[15]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.797 | 
     +-----------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin ADDR_OFFSET_reg[9]/CK 
Endpoint:   ADDR_OFFSET_reg[9]/D (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q  (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.391
- Arrival Time                  3.579
= Slack Time                    5.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                      |      |               |         |       |  Time   |   Time   | 
     |----------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz           |  ^   | clk_100Mhz    |         |       |   0.000 |    5.812 | 
     | frame_done_d2_reg/CK |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    5.812 | 
     | frame_done_d2_reg/Q  |  ^   | frame_done_d2 | DFFHQX1 | 0.413 |   0.413 |    6.225 | 
     | g153090/A            |  ^   | frame_done_d2 | OR2X1   | 0.002 |   0.415 |    6.227 | 
     | g153090/Y            |  ^   | n_8836        | OR2X1   | 0.395 |   0.810 |    6.622 | 
     | g69071/A             |  ^   | n_8836        | INVX1   | 0.000 |   0.810 |    6.622 | 
     | g69071/Y             |  v   | n_7           | INVX1   | 1.192 |   2.002 |    7.814 | 
     | g60344/A             |  v   | n_7           | NAND2X1 | 0.003 |   2.005 |    7.817 | 
     | g60344/Y             |  ^   | n_4554        | NAND2X1 | 1.216 |   3.221 |    9.033 | 
     | g60327/A2            |  ^   | n_4554        | OAI32X1 | 0.000 |   3.222 |    9.033 | 
     | g60327/Y             |  v   | n_4571        | OAI32X1 | 0.358 |   3.579 |    9.391 | 
     | ADDR_OFFSET_reg[9]/D |  v   | n_4571        | DFFHQX1 | 0.000 |   3.579 |    9.391 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                       |      |            |         |       |  Time   |   Time   | 
     |-----------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz            |  ^   | clk_100Mhz |         |       |   0.000 |   -5.812 | 
     | ADDR_OFFSET_reg[9]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.812 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin ADDR_OFFSET_reg[13]/CK 
Endpoint:   ADDR_OFFSET_reg[13]/D (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q   (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.392
- Arrival Time                  3.578
= Slack Time                    5.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                       |      |               |         |       |  Time   |   Time   | 
     |-----------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz            |  ^   | clk_100Mhz    |         |       |   0.000 |    5.814 | 
     | frame_done_d2_reg/CK  |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    5.814 | 
     | frame_done_d2_reg/Q   |  ^   | frame_done_d2 | DFFHQX1 | 0.413 |   0.413 |    6.228 | 
     | g153090/A             |  ^   | frame_done_d2 | OR2X1   | 0.002 |   0.415 |    6.229 | 
     | g153090/Y             |  ^   | n_8836        | OR2X1   | 0.395 |   0.810 |    6.624 | 
     | g69071/A              |  ^   | n_8836        | INVX1   | 0.000 |   0.810 |    6.624 | 
     | g69071/Y              |  v   | n_7           | INVX1   | 1.192 |   2.002 |    7.817 | 
     | g60344/A              |  v   | n_7           | NAND2X1 | 0.003 |   2.005 |    7.820 | 
     | g60344/Y              |  ^   | n_4554        | NAND2X1 | 1.216 |   3.221 |    9.036 | 
     | g60326/A2             |  ^   | n_4554        | OAI32X1 | 0.000 |   3.222 |    9.036 | 
     | g60326/Y              |  v   | n_4572        | OAI32X1 | 0.356 |   3.578 |    9.392 | 
     | ADDR_OFFSET_reg[13]/D |  v   | n_4572        | DFFHQX1 | 0.000 |   3.578 |    9.392 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                        |      |            |         |       |  Time   |   Time   | 
     |------------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz             |  ^   | clk_100Mhz |         |       |   0.000 |   -5.814 | 
     | ADDR_OFFSET_reg[13]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.814 | 
     +-----------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin WLAST_reg/CK 
Endpoint:   WLAST_reg/D         (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.373
- Arrival Time                  3.546
= Slack Time                    5.827
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                      |      |               |         |       |  Time   |   Time   | 
     |----------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz           |  ^   | clk_100Mhz    |         |       |   0.000 |    5.827 | 
     | frame_done_d2_reg/CK |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    5.827 | 
     | frame_done_d2_reg/Q  |  ^   | frame_done_d2 | DFFHQX1 | 0.413 |   0.413 |    6.240 | 
     | g153090/A            |  ^   | frame_done_d2 | OR2X1   | 0.002 |   0.415 |    6.241 | 
     | g153090/Y            |  ^   | n_8836        | OR2X1   | 0.395 |   0.810 |    6.636 | 
     | g69071/A             |  ^   | n_8836        | INVX1   | 0.000 |   0.810 |    6.637 | 
     | g69071/Y             |  v   | n_7           | INVX1   | 1.192 |   2.002 |    7.829 | 
     | g68929/A             |  v   | n_7           | NAND4XL | 0.000 |   2.003 |    7.829 | 
     | g68929/Y             |  ^   | n_99          | NAND4XL | 1.263 |   3.266 |    9.093 | 
     | g68587/S0            |  ^   | n_99          | MX2XL   | 0.000 |   3.266 |    9.093 | 
     | g68587/Y             |  ^   | n_431         | MX2XL   | 0.280 |   3.546 |    9.373 | 
     | WLAST_reg/D          |  ^   | n_431         | DFFQXL  | 0.000 |   3.546 |    9.373 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |     Pin      | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |              |      |            |        |       |  Time   |   Time   | 
     |--------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz   |  ^   | clk_100Mhz |        |       |   0.000 |   -5.827 | 
     | WLAST_reg/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -5.827 | 
     +------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin AWADDR_reg[19]/CK 
Endpoint:   AWADDR_reg[19]/D   (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.430
- Arrival Time                  3.589
= Slack Time                    5.841
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                    |      |                    |           |       |  Time   |   Time   | 
     |--------------------+------+--------------------+-----------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |           |       |   1.000 |    6.841 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL    | 0.002 |   1.002 |    6.843 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL    | 0.126 |   1.128 |    6.969 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1    | 0.000 |   1.128 |    6.969 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.204 |   1.332 |    7.173 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.000 |   1.332 |    7.173 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.197 |   1.529 |    7.370 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.000 |   1.529 |    7.370 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.198 |   1.727 |    7.568 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.000 |   1.727 |    7.568 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.192 |   1.919 |    7.760 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.000 |   1.919 |    7.760 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.193 |   2.112 |    7.953 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.000 |   2.112 |    7.953 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.192 |   2.304 |    8.144 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.000 |   2.304 |    8.144 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.192 |   2.495 |    8.336 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.000 |   2.495 |    8.336 | 
     | ADD_UNS_OP_g546/CO |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.191 |   2.687 |    8.528 | 
     | ADD_UNS_OP_g545/CI |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.000 |   2.687 |    8.528 | 
     | ADD_UNS_OP_g545/CO |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.193 |   2.880 |    8.721 | 
     | ADD_UNS_OP_g544/CI |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.000 |   2.880 |    8.721 | 
     | ADD_UNS_OP_g544/CO |  ^   | ADD_UNS_OP_n_22    | ADDFX1    | 0.208 |   3.088 |    8.929 | 
     | ADD_UNS_OP_g543/B  |  ^   | ADD_UNS_OP_n_22    | AND2XL    | 0.000 |   3.088 |    8.929 | 
     | ADD_UNS_OP_g543/Y  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.144 |   3.231 |    9.072 | 
     | ADD_UNS_OP_g541/B  |  ^   | ADD_UNS_OP_n_23    | AND2XL    | 0.000 |   3.231 |    9.072 | 
     | ADD_UNS_OP_g541/Y  |  ^   | ADD_UNS_OP_n_25    | AND2XL    | 0.135 |   3.367 |    9.208 | 
     | ADD_UNS_OP_g540/B0 |  ^   | ADD_UNS_OP_n_25    | AOI2BB1XL | 0.000 |   3.367 |    9.208 | 
     | ADD_UNS_OP_g540/Y  |  v   | n_8860             | AOI2BB1XL | 0.074 |   3.441 |    9.282 | 
     | g68770/B           |  v   | n_8860             | MX2XL     | 0.000 |   3.441 |    9.282 | 
     | g68770/Y           |  v   | n_151              | MX2XL     | 0.148 |   3.589 |    9.430 | 
     | AWADDR_reg[19]/D   |  v   | n_151              | DFFHQX1   | 0.000 |   3.589 |    9.430 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                   |      |            |         |       |  Time   |   Time   | 
     |-------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |         |       |   0.000 |   -5.841 | 
     | AWADDR_reg[19]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.841 | 
     +------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin ADDR_OFFSET_reg[12]/CK 
Endpoint:   ADDR_OFFSET_reg[12]/D (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q   (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.397
- Arrival Time                  3.555
= Slack Time                    5.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                       |      |               |         |       |  Time   |   Time   | 
     |-----------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz            |  ^   | clk_100Mhz    |         |       |   0.000 |    5.842 | 
     | frame_done_d2_reg/CK  |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    5.842 | 
     | frame_done_d2_reg/Q   |  ^   | frame_done_d2 | DFFHQX1 | 0.413 |   0.413 |    6.255 | 
     | g153090/A             |  ^   | frame_done_d2 | OR2X1   | 0.002 |   0.415 |    6.257 | 
     | g153090/Y             |  ^   | n_8836        | OR2X1   | 0.395 |   0.810 |    6.652 | 
     | g69071/A              |  ^   | n_8836        | INVX1   | 0.000 |   0.810 |    6.652 | 
     | g69071/Y              |  v   | n_7           | INVX1   | 1.192 |   2.002 |    7.844 | 
     | g60344/A              |  v   | n_7           | NAND2X1 | 0.003 |   2.005 |    7.848 | 
     | g60344/Y              |  ^   | n_4554        | NAND2X1 | 1.216 |   3.221 |    9.064 | 
     | g60321/A2             |  ^   | n_4554        | OAI31X1 | 0.000 |   3.222 |    9.064 | 
     | g60321/Y              |  v   | n_4576        | OAI31X1 | 0.333 |   3.555 |    9.397 | 
     | ADDR_OFFSET_reg[12]/D |  v   | n_4576        | DFFHQX1 | 0.000 |   3.555 |    9.397 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                        |      |            |         |       |  Time   |   Time   | 
     |------------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz             |  ^   | clk_100Mhz |         |       |   0.000 |   -5.842 | 
     | ADDR_OFFSET_reg[12]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.842 | 
     +-----------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ADDR_OFFSET_reg[10]/CK 
Endpoint:   ADDR_OFFSET_reg[10]/D (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q   (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.401
- Arrival Time                  3.550
= Slack Time                    5.851
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                       |      |               |         |       |  Time   |   Time   | 
     |-----------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz            |  ^   | clk_100Mhz    |         |       |   0.000 |    5.851 | 
     | frame_done_d2_reg/CK  |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    5.851 | 
     | frame_done_d2_reg/Q   |  ^   | frame_done_d2 | DFFHQX1 | 0.413 |   0.413 |    6.264 | 
     | g153090/A             |  ^   | frame_done_d2 | OR2X1   | 0.002 |   0.415 |    6.266 | 
     | g153090/Y             |  ^   | n_8836        | OR2X1   | 0.395 |   0.810 |    6.661 | 
     | g69071/A              |  ^   | n_8836        | INVX1   | 0.000 |   0.810 |    6.661 | 
     | g69071/Y              |  v   | n_7           | INVX1   | 1.192 |   2.002 |    7.853 | 
     | g60344/A              |  v   | n_7           | NAND2X1 | 0.003 |   2.005 |    7.856 | 
     | g60344/Y              |  ^   | n_4554        | NAND2X1 | 1.216 |   3.221 |    9.072 | 
     | g60323/A2             |  ^   | n_4554        | OAI31X1 | 0.000 |   3.222 |    9.072 | 
     | g60323/Y              |  v   | n_4574        | OAI31X1 | 0.329 |   3.550 |    9.401 | 
     | ADDR_OFFSET_reg[10]/D |  v   | n_4574        | DFFHQX1 | 0.000 |   3.550 |    9.401 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                        |      |            |         |       |  Time   |   Time   | 
     |------------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz             |  ^   | clk_100Mhz |         |       |   0.000 |   -5.851 | 
     | ADDR_OFFSET_reg[10]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.851 | 
     +-----------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin ADDR_OFFSET_reg[8]/CK 
Endpoint:   ADDR_OFFSET_reg[8]/D (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q  (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.401
- Arrival Time                  3.549
= Slack Time                    5.851
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                      |      |               |         |       |  Time   |   Time   | 
     |----------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz           |  ^   | clk_100Mhz    |         |       |   0.000 |    5.851 | 
     | frame_done_d2_reg/CK |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    5.851 | 
     | frame_done_d2_reg/Q  |  ^   | frame_done_d2 | DFFHQX1 | 0.413 |   0.413 |    6.265 | 
     | g153090/A            |  ^   | frame_done_d2 | OR2X1   | 0.002 |   0.415 |    6.266 | 
     | g153090/Y            |  ^   | n_8836        | OR2X1   | 0.395 |   0.810 |    6.661 | 
     | g69071/A             |  ^   | n_8836        | INVX1   | 0.000 |   0.810 |    6.661 | 
     | g69071/Y             |  v   | n_7           | INVX1   | 1.192 |   2.002 |    7.854 | 
     | g60344/A             |  v   | n_7           | NAND2X1 | 0.003 |   2.005 |    7.857 | 
     | g60344/Y             |  ^   | n_4554        | NAND2X1 | 1.216 |   3.221 |    9.073 | 
     | g60322/A2            |  ^   | n_4554        | OAI31X1 | 0.000 |   3.222 |    9.073 | 
     | g60322/Y             |  v   | n_4575        | OAI31X1 | 0.328 |   3.549 |    9.401 | 
     | ADDR_OFFSET_reg[8]/D |  v   | n_4575        | DFFHQX1 | 0.000 |   3.549 |    9.401 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                       |      |            |         |       |  Time   |   Time   | 
     |-----------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz            |  ^   | clk_100Mhz |         |       |   0.000 |   -5.851 | 
     | ADDR_OFFSET_reg[8]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.851 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ADDR_OFFSET_reg[14]/CK 
Endpoint:   ADDR_OFFSET_reg[14]/D (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q   (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.402
- Arrival Time                  3.548
= Slack Time                    5.854
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                       |      |               |         |       |  Time   |   Time   | 
     |-----------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz            |  ^   | clk_100Mhz    |         |       |   0.000 |    5.854 | 
     | frame_done_d2_reg/CK  |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    5.854 | 
     | frame_done_d2_reg/Q   |  ^   | frame_done_d2 | DFFHQX1 | 0.413 |   0.413 |    6.268 | 
     | g153090/A             |  ^   | frame_done_d2 | OR2X1   | 0.002 |   0.415 |    6.269 | 
     | g153090/Y             |  ^   | n_8836        | OR2X1   | 0.395 |   0.810 |    6.664 | 
     | g69071/A              |  ^   | n_8836        | INVX1   | 0.000 |   0.810 |    6.665 | 
     | g69071/Y              |  v   | n_7           | INVX1   | 1.192 |   2.002 |    7.857 | 
     | g60344/A              |  v   | n_7           | NAND2X1 | 0.003 |   2.005 |    7.860 | 
     | g60344/Y              |  ^   | n_4554        | NAND2X1 | 1.216 |   3.221 |    9.076 | 
     | g60324/A2             |  ^   | n_4554        | OAI31X1 | 0.000 |   3.222 |    9.076 | 
     | g60324/Y              |  v   | n_4573        | OAI31X1 | 0.326 |   3.548 |    9.402 | 
     | ADDR_OFFSET_reg[14]/D |  v   | n_4573        | DFFHQX1 | 0.000 |   3.548 |    9.402 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                        |      |            |         |       |  Time   |   Time   | 
     |------------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz             |  ^   | clk_100Mhz |         |       |   0.000 |   -5.854 | 
     | ADDR_OFFSET_reg[14]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -5.854 | 
     +-----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin AWADDR_reg[18]/CK 
Endpoint:   AWADDR_reg[18]/D   (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.373
- Arrival Time                  3.503
= Slack Time                    5.870
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin         | Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                     |      |                    |           |       |  Time   |   Time   | 
     |---------------------+------+--------------------+-----------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7]  |  ^   | FRAME_BASE_ADDR[7] |           |       |   1.000 |    6.870 | 
     | ADD_UNS_OP_g555/A   |  ^   | FRAME_BASE_ADDR[7] | AND2XL    | 0.002 |   1.002 |    6.871 | 
     | ADD_UNS_OP_g555/Y   |  ^   | ADD_UNS_OP_n_1     | AND2XL    | 0.126 |   1.128 |    6.997 | 
     | ADD_UNS_OP_g553/CI  |  ^   | ADD_UNS_OP_n_1     | ADDFX1    | 0.000 |   1.128 |    6.997 | 
     | ADD_UNS_OP_g553/CO  |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.204 |   1.332 |    7.201 | 
     | ADD_UNS_OP_g552/CI  |  ^   | ADD_UNS_OP_n_3     | ADDFX1    | 0.000 |   1.332 |    7.201 | 
     | ADD_UNS_OP_g552/CO  |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.197 |   1.529 |    7.399 | 
     | ADD_UNS_OP_g551/CI  |  ^   | ADD_UNS_OP_n_5     | ADDFX1    | 0.000 |   1.529 |    7.399 | 
     | ADD_UNS_OP_g551/CO  |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.198 |   1.727 |    7.596 | 
     | ADD_UNS_OP_g550/CI  |  ^   | ADD_UNS_OP_n_7     | ADDFX1    | 0.000 |   1.727 |    7.596 | 
     | ADD_UNS_OP_g550/CO  |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.192 |   1.919 |    7.789 | 
     | ADD_UNS_OP_g549/CI  |  ^   | ADD_UNS_OP_n_9     | ADDFX1    | 0.000 |   1.919 |    7.789 | 
     | ADD_UNS_OP_g549/CO  |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.193 |   2.112 |    7.982 | 
     | ADD_UNS_OP_g548/CI  |  ^   | ADD_UNS_OP_n_11    | ADDFX1    | 0.000 |   2.112 |    7.982 | 
     | ADD_UNS_OP_g548/CO  |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.192 |   2.304 |    8.173 | 
     | ADD_UNS_OP_g547/CI  |  ^   | ADD_UNS_OP_n_13    | ADDFX1    | 0.000 |   2.304 |    8.173 | 
     | ADD_UNS_OP_g547/CO  |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.192 |   2.495 |    8.365 | 
     | ADD_UNS_OP_g546/CI  |  ^   | ADD_UNS_OP_n_15    | ADDFX1    | 0.000 |   2.495 |    8.365 | 
     | ADD_UNS_OP_g546/CO  |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.191 |   2.687 |    8.556 | 
     | ADD_UNS_OP_g545/CI  |  ^   | ADD_UNS_OP_n_17    | ADDFX1    | 0.000 |   2.687 |    8.556 | 
     | ADD_UNS_OP_g545/CO  |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.193 |   2.880 |    8.750 | 
     | ADD_UNS_OP_g544/CI  |  ^   | ADD_UNS_OP_n_19    | ADDFX1    | 0.000 |   2.880 |    8.750 | 
     | ADD_UNS_OP_g544/CO  |  ^   | ADD_UNS_OP_n_22    | ADDFX1    | 0.208 |   3.088 |    8.957 | 
     | ADD_UNS_OP_g542/A1N |  ^   | ADD_UNS_OP_n_22    | AOI2BB1XL | 0.000 |   3.088 |    8.957 | 
     | ADD_UNS_OP_g542/Y   |  ^   | n_8861             | AOI2BB1XL | 0.179 |   3.267 |    9.136 | 
     | g68757/B            |  ^   | n_8861             | MX2XL     | 0.000 |   3.267 |    9.137 | 
     | g68757/Y            |  ^   | n_164              | MX2XL     | 0.237 |   3.503 |    9.373 | 
     | AWADDR_reg[18]/D    |  ^   | n_164              | DFFQXL    | 0.000 |   3.503 |    9.373 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -5.870 | 
     | AWADDR_reg[18]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -5.870 | 
     +-----------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin state_reg[1]/CK 
Endpoint:   state_reg[1]/D      (v) checked with  leading edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.120
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.380
- Arrival Time                  3.496
= Slack Time                    5.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                      |      |               |         |       |  Time   |   Time   | 
     |----------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz           |  ^   | clk_100Mhz    |         |       |   0.000 |    5.884 | 
     | frame_done_d2_reg/CK |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    5.884 | 
     | frame_done_d2_reg/Q  |  ^   | frame_done_d2 | DFFHQX1 | 0.413 |   0.413 |    6.297 | 
     | g153090/A            |  ^   | frame_done_d2 | OR2X1   | 0.002 |   0.415 |    6.299 | 
     | g153090/Y            |  ^   | n_8836        | OR2X1   | 0.395 |   0.810 |    6.694 | 
     | g69071/A             |  ^   | n_8836        | INVX1   | 0.000 |   0.810 |    6.694 | 
     | g69071/Y             |  v   | n_7           | INVX1   | 1.192 |   2.002 |    7.886 | 
     | g69056/A             |  v   | n_7           | NAND2X1 | 0.003 |   2.005 |    7.889 | 
     | g69056/Y             |  ^   | n_22          | NAND2X1 | 1.182 |   3.188 |    9.072 | 
     | g68923/B1            |  ^   | n_22          | OAI32X1 | 0.000 |   3.188 |    9.072 | 
     | g68923/Y             |  v   | n_104         | OAI32X1 | 0.308 |   3.496 |    9.380 | 
     | state_reg[1]/D       |  v   | n_104         | DFFX1   | 0.000 |   3.496 |    9.380 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       | Edge |    Net     |  Cell | Delay | Arrival | Required | 
     |                 |      |            |       |       |  Time   |   Time   | 
     |-----------------+------+------------+-------+-------+---------+----------| 
     | clk_100Mhz      |  ^   | clk_100Mhz |       |       |   0.000 |   -5.884 | 
     | state_reg[1]/CK |  ^   | clk_100Mhz | DFFX1 | 0.000 |   0.000 |   -5.884 | 
     +--------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_fifo_writer_rd_ptr_gray_reg[3]/CK 
Endpoint:   u_fifo_writer_rd_ptr_gray_reg[3]/D (^) checked with  leading edge 
of 'clk_100Mhz'
Beginpoint: u_fifo_writer_rd_ptr_bin_reg[3]/QN (v) triggered by  leading edge 
of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.135
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.365
- Arrival Time                  3.355
= Slack Time                    6.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                                   |           |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | clk_100Mhz                            |  ^   | clk_100Mhz                        |           |       |   0.000 |    6.010 | 
     | u_fifo_writer_rd_ptr_bin_reg[3]/CK    |  ^   | clk_100Mhz                        | DFFRX4    | 0.000 |   0.000 |    6.010 | 
     | u_fifo_writer_rd_ptr_bin_reg[3]/QN    |  v   | n_3                               | DFFRX4    | 1.094 |   1.094 |    7.104 | 
     | drc_bufs69075/A                       |  v   | n_3                               | CLKINVX6  | 0.066 |   1.160 |    7.170 | 
     | drc_bufs69075/Y                       |  ^   | u_fifo_writer_rd_ptr_bin[3]       | CLKINVX6  | 1.231 |   2.392 |    8.401 | 
     | u_fifo_writer_add_77_42/g148__5477/A  |  ^   | u_fifo_writer_rd_ptr_bin[3]       | AND2XL    | 0.114 |   2.505 |    8.515 | 
     | u_fifo_writer_add_77_42/g148__5477/Y  |  ^   | u_fifo_writer_add_77_42/n_11      | AND2XL    | 0.556 |   3.062 |    9.071 | 
     | u_fifo_writer_add_77_42/g147__6417/B0 |  ^   | u_fifo_writer_add_77_42/n_11      | AOI2BB1X1 | 0.000 |   3.062 |    9.071 | 
     | u_fifo_writer_add_77_42/g147__6417/Y  |  v   | u_fifo_writer_rd_ptr_bin_next[3]  | AOI2BB1X1 | 0.083 |   3.144 |    9.154 | 
     | g155158/A                             |  v   | u_fifo_writer_rd_ptr_bin_next[3]  | XOR2XL    | 0.000 |   3.144 |    9.154 | 
     | g155158/Y                             |  ^   | u_fifo_writer_rd_ptr_gray_next[3] | XOR2XL    | 0.211 |   3.355 |    9.365 | 
     | u_fifo_writer_rd_ptr_gray_reg[3]/D    |  ^   | u_fifo_writer_rd_ptr_gray_next[3] | DFFRHQX1  | 0.000 |   3.355 |    9.365 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                                     |      |            |          |       |  Time   |   Time   | 
     |-------------------------------------+------+------------+----------+-------+---------+----------| 
     | clk_100Mhz                          |  ^   | clk_100Mhz |          |       |   0.000 |   -6.010 | 
     | u_fifo_writer_rd_ptr_gray_reg[3]/CK |  ^   | clk_100Mhz | DFFRHQX1 | 0.000 |   0.000 |   -6.010 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_fifo_writer_rd_ptr_gray_reg[2]/CK 
Endpoint:   u_fifo_writer_rd_ptr_gray_reg[2]/D (^) checked with  leading edge 
of 'clk_100Mhz'
Beginpoint: u_fifo_writer_rd_ptr_bin_reg[3]/QN (v) triggered by  leading edge 
of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.162
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.338
- Arrival Time                  3.325
= Slack Time                    6.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                                   |           |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | clk_100Mhz                            |  ^   | clk_100Mhz                        |           |       |   0.000 |    6.013 | 
     | u_fifo_writer_rd_ptr_bin_reg[3]/CK    |  ^   | clk_100Mhz                        | DFFRX4    | 0.000 |   0.000 |    6.013 | 
     | u_fifo_writer_rd_ptr_bin_reg[3]/QN    |  v   | n_3                               | DFFRX4    | 1.094 |   1.094 |    7.107 | 
     | drc_bufs69075/A                       |  v   | n_3                               | CLKINVX6  | 0.066 |   1.160 |    7.173 | 
     | drc_bufs69075/Y                       |  ^   | u_fifo_writer_rd_ptr_bin[3]       | CLKINVX6  | 1.231 |   2.392 |    8.404 | 
     | u_fifo_writer_add_77_42/g148__5477/A  |  ^   | u_fifo_writer_rd_ptr_bin[3]       | AND2XL    | 0.114 |   2.505 |    8.518 | 
     | u_fifo_writer_add_77_42/g148__5477/Y  |  ^   | u_fifo_writer_add_77_42/n_11      | AND2XL    | 0.556 |   3.062 |    9.074 | 
     | u_fifo_writer_add_77_42/g147__6417/B0 |  ^   | u_fifo_writer_add_77_42/n_11      | AOI2BB1X1 | 0.000 |   3.062 |    9.074 | 
     | u_fifo_writer_add_77_42/g147__6417/Y  |  v   | u_fifo_writer_rd_ptr_bin_next[3]  | AOI2BB1X1 | 0.083 |   3.144 |    9.157 | 
     | g155159/B                             |  v   | u_fifo_writer_rd_ptr_bin_next[3]  | XOR2XL    | 0.000 |   3.144 |    9.157 | 
     | g155159/Y                             |  ^   | u_fifo_writer_rd_ptr_gray_next[2] | XOR2XL    | 0.181 |   3.325 |    9.338 | 
     | u_fifo_writer_rd_ptr_gray_reg[2]/D    |  ^   | u_fifo_writer_rd_ptr_gray_next[2] | DFFRHQX1  | 0.000 |   3.325 |    9.338 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                                     |      |            |          |       |  Time   |   Time   | 
     |-------------------------------------+------+------------+----------+-------+---------+----------| 
     | clk_100Mhz                          |  ^   | clk_100Mhz |          |       |   0.000 |   -6.013 | 
     | u_fifo_writer_rd_ptr_gray_reg[2]/CK |  ^   | clk_100Mhz | DFFRHQX1 | 0.000 |   0.000 |   -6.013 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin AWADDR_reg[17]/CK 
Endpoint:   AWADDR_reg[17]/D   (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.378
- Arrival Time                  3.310
= Slack Time                    6.068
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                    |      |                    |         |       |  Time   |   Time   | 
     |--------------------+------+--------------------+---------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |         |       |   1.000 |    7.068 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL  | 0.002 |   1.002 |    7.070 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL  | 0.126 |   1.128 |    7.196 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1  | 0.000 |   1.128 |    7.196 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1  | 0.204 |   1.332 |    7.400 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1  | 0.000 |   1.332 |    7.400 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1  | 0.197 |   1.529 |    7.597 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1  | 0.000 |   1.529 |    7.597 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1  | 0.198 |   1.727 |    7.795 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1  | 0.000 |   1.727 |    7.795 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1  | 0.192 |   1.919 |    7.987 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1  | 0.000 |   1.919 |    7.987 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1  | 0.193 |   2.112 |    8.180 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1  | 0.000 |   2.112 |    8.180 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1  | 0.192 |   2.304 |    8.372 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1  | 0.000 |   2.304 |    8.372 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1  | 0.192 |   2.495 |    8.563 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1  | 0.000 |   2.495 |    8.563 | 
     | ADD_UNS_OP_g546/CO |  ^   | ADD_UNS_OP_n_17    | ADDFX1  | 0.191 |   2.687 |    8.755 | 
     | ADD_UNS_OP_g545/CI |  ^   | ADD_UNS_OP_n_17    | ADDFX1  | 0.000 |   2.687 |    8.755 | 
     | ADD_UNS_OP_g545/CO |  ^   | ADD_UNS_OP_n_19    | ADDFX1  | 0.193 |   2.880 |    8.948 | 
     | ADD_UNS_OP_g544/CI |  ^   | ADD_UNS_OP_n_19    | ADDFX1  | 0.000 |   2.880 |    8.948 | 
     | ADD_UNS_OP_g544/S  |  ^   | n_8862             | ADDFX1  | 0.270 |   3.150 |    9.218 | 
     | g68768/B           |  ^   | n_8862             | MX2XL   | 0.000 |   3.150 |    9.218 | 
     | g68768/Y           |  ^   | n_153              | MX2XL   | 0.160 |   3.310 |    9.378 | 
     | AWADDR_reg[17]/D   |  ^   | n_153              | DFFHQX1 | 0.000 |   3.310 |    9.378 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                   |      |            |         |       |  Time   |   Time   | 
     |-------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |         |       |   0.000 |   -6.068 | 
     | AWADDR_reg[17]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -6.068 | 
     +------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin AWADDR_reg[16]/CK 
Endpoint:   AWADDR_reg[16]/D   (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.120
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.380
- Arrival Time                  3.155
= Slack Time                    6.225
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                    |      |                    |         |       |  Time   |   Time   | 
     |--------------------+------+--------------------+---------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |         |       |   1.000 |    7.225 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL  | 0.002 |   1.002 |    7.227 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL  | 0.126 |   1.128 |    7.353 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1  | 0.000 |   1.128 |    7.353 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1  | 0.204 |   1.332 |    7.557 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1  | 0.000 |   1.332 |    7.557 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1  | 0.197 |   1.529 |    7.754 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1  | 0.000 |   1.529 |    7.754 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1  | 0.198 |   1.727 |    7.952 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1  | 0.000 |   1.727 |    7.952 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1  | 0.192 |   1.919 |    8.144 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1  | 0.000 |   1.919 |    8.144 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1  | 0.193 |   2.112 |    8.337 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1  | 0.000 |   2.112 |    8.337 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1  | 0.192 |   2.303 |    8.528 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1  | 0.000 |   2.303 |    8.528 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1  | 0.192 |   2.495 |    8.720 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1  | 0.000 |   2.495 |    8.720 | 
     | ADD_UNS_OP_g546/CO |  ^   | ADD_UNS_OP_n_17    | ADDFX1  | 0.191 |   2.687 |    8.912 | 
     | ADD_UNS_OP_g545/CI |  ^   | ADD_UNS_OP_n_17    | ADDFX1  | 0.000 |   2.687 |    8.912 | 
     | ADD_UNS_OP_g545/S  |  ^   | n_8863             | ADDFX1  | 0.289 |   2.975 |    9.200 | 
     | g68769/B           |  ^   | n_8863             | MX2XL   | 0.000 |   2.976 |    9.201 | 
     | g68769/Y           |  ^   | n_152              | MX2XL   | 0.179 |   3.155 |    9.380 | 
     | AWADDR_reg[16]/D   |  ^   | n_152              | DFFHQX1 | 0.000 |   3.155 |    9.380 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                   |      |            |         |       |  Time   |   Time   | 
     |-------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |         |       |   0.000 |   -6.225 | 
     | AWADDR_reg[16]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -6.225 | 
     +------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_fifo_writer_rd_ptr_bin_reg[3]/CK 
Endpoint:   u_fifo_writer_rd_ptr_bin_reg[3]/D  (^) checked with  leading edge 
of 'clk_100Mhz'
Beginpoint: u_fifo_writer_rd_ptr_bin_reg[3]/QN (v) triggered by  leading edge 
of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.179
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.321
- Arrival Time                  3.071
= Slack Time                    6.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                        |      |                                  |           |       |  Time   |   Time   | 
     |----------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | clk_100Mhz                             |  ^   | clk_100Mhz                       |           |       |   0.000 |    6.250 | 
     | u_fifo_writer_rd_ptr_bin_reg[3]/CK     |  ^   | clk_100Mhz                       | DFFRX4    | 0.000 |   0.000 |    6.250 | 
     | u_fifo_writer_rd_ptr_bin_reg[3]/QN     |  v   | n_3                              | DFFRX4    | 1.094 |   1.094 |    7.343 | 
     | drc_bufs69075/A                        |  v   | n_3                              | CLKINVX6  | 0.066 |   1.160 |    7.410 | 
     | drc_bufs69075/Y                        |  ^   | u_fifo_writer_rd_ptr_bin[3]      | CLKINVX6  | 1.231 |   2.391 |    8.641 | 
     | u_fifo_writer_add_77_42/g147__6417/A0N |  ^   | u_fifo_writer_rd_ptr_bin[3]      | AOI2BB1X1 | 0.114 |   2.505 |    8.755 | 
     | u_fifo_writer_add_77_42/g147__6417/Y   |  ^   | u_fifo_writer_rd_ptr_bin_next[3] | AOI2BB1X1 | 0.566 |   3.071 |    9.321 | 
     | u_fifo_writer_rd_ptr_bin_reg[3]/D      |  ^   | u_fifo_writer_rd_ptr_bin_next[3] | DFFRX4    | 0.000 |   3.071 |    9.321 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |      |            |        |       |  Time   |   Time   | 
     |------------------------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz                         |  ^   | clk_100Mhz |        |       |   0.000 |   -6.250 | 
     | u_fifo_writer_rd_ptr_bin_reg[3]/CK |  ^   | clk_100Mhz | DFFRX4 | 0.000 |   0.000 |   -6.250 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin AWADDR_reg[15]/CK 
Endpoint:   AWADDR_reg[15]/D   (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.125
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.375
- Arrival Time                  2.950
= Slack Time                    6.425
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                    |      |                    |         |       |  Time   |   Time   | 
     |--------------------+------+--------------------+---------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |         |       |   1.000 |    7.425 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL  | 0.002 |   1.002 |    7.427 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL  | 0.126 |   1.128 |    7.553 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1  | 0.000 |   1.128 |    7.553 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1  | 0.204 |   1.332 |    7.757 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1  | 0.000 |   1.332 |    7.757 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1  | 0.197 |   1.529 |    7.954 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1  | 0.000 |   1.529 |    7.954 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1  | 0.198 |   1.727 |    8.152 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1  | 0.000 |   1.727 |    8.152 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1  | 0.192 |   1.919 |    8.344 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1  | 0.000 |   1.919 |    8.344 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1  | 0.193 |   2.112 |    8.537 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1  | 0.000 |   2.112 |    8.537 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1  | 0.192 |   2.304 |    8.729 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1  | 0.000 |   2.304 |    8.729 | 
     | ADD_UNS_OP_g547/CO |  ^   | ADD_UNS_OP_n_15    | ADDFX1  | 0.192 |   2.495 |    8.920 | 
     | ADD_UNS_OP_g546/CI |  ^   | ADD_UNS_OP_n_15    | ADDFX1  | 0.000 |   2.495 |    8.920 | 
     | ADD_UNS_OP_g546/S  |  ^   | n_8864             | ADDFX1  | 0.280 |   2.775 |    9.200 | 
     | g68779/B           |  ^   | n_8864             | MX2XL   | 0.000 |   2.775 |    9.200 | 
     | g68779/Y           |  ^   | n_142              | MX2XL   | 0.174 |   2.950 |    9.375 | 
     | AWADDR_reg[15]/D   |  ^   | n_142              | DFFHQX1 | 0.000 |   2.950 |    9.375 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                   |      |            |         |       |  Time   |   Time   | 
     |-------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |         |       |   0.000 |   -6.425 | 
     | AWADDR_reg[15]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -6.425 | 
     +------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin AWADDR_reg[14]/CK 
Endpoint:   AWADDR_reg[14]/D   (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.373
- Arrival Time                  2.746
= Slack Time                    6.627
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |  Cell  | Delay | Arrival | Required | 
     |                    |      |                    |        |       |  Time   |   Time   | 
     |--------------------+------+--------------------+--------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |        |       |   1.000 |    7.627 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL | 0.002 |   1.002 |    7.628 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL | 0.126 |   1.128 |    7.754 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1 | 0.000 |   1.128 |    7.754 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1 | 0.204 |   1.332 |    7.958 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1 | 0.000 |   1.332 |    7.958 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1 | 0.197 |   1.529 |    8.156 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1 | 0.000 |   1.529 |    8.156 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1 | 0.198 |   1.727 |    8.353 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1 | 0.000 |   1.727 |    8.353 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1 | 0.192 |   1.919 |    8.546 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1 | 0.000 |   1.919 |    8.546 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1 | 0.193 |   2.112 |    8.738 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1 | 0.000 |   2.112 |    8.738 | 
     | ADD_UNS_OP_g548/CO |  ^   | ADD_UNS_OP_n_13    | ADDFX1 | 0.192 |   2.303 |    8.930 | 
     | ADD_UNS_OP_g547/CI |  ^   | ADD_UNS_OP_n_13    | ADDFX1 | 0.000 |   2.303 |    8.930 | 
     | ADD_UNS_OP_g547/S  |  ^   | n_8865             | ADDFX1 | 0.273 |   2.576 |    9.203 | 
     | g68766/B           |  ^   | n_8865             | MX2XL  | 0.000 |   2.576 |    9.203 | 
     | g68766/Y           |  ^   | n_155              | MX2XL  | 0.170 |   2.746 |    9.373 | 
     | AWADDR_reg[14]/D   |  ^   | n_155              | DFFQXL | 0.000 |   2.746 |    9.373 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -6.627 | 
     | AWADDR_reg[14]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -6.627 | 
     +-----------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin AWADDR_reg[13]/CK 
Endpoint:   AWADDR_reg[13]/D   (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.125
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.375
- Arrival Time                  2.542
= Slack Time                    6.833
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                    |      |                    |         |       |  Time   |   Time   | 
     |--------------------+------+--------------------+---------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |         |       |   1.000 |    7.833 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL  | 0.002 |   1.002 |    7.835 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL  | 0.126 |   1.128 |    7.961 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1  | 0.000 |   1.128 |    7.961 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1  | 0.204 |   1.332 |    8.165 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1  | 0.000 |   1.332 |    8.165 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1  | 0.197 |   1.529 |    8.362 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1  | 0.000 |   1.529 |    8.362 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1  | 0.198 |   1.727 |    8.560 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1  | 0.000 |   1.727 |    8.560 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1  | 0.192 |   1.919 |    8.752 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1  | 0.000 |   1.919 |    8.752 | 
     | ADD_UNS_OP_g549/CO |  ^   | ADD_UNS_OP_n_11    | ADDFX1  | 0.193 |   2.112 |    8.945 | 
     | ADD_UNS_OP_g548/CI |  ^   | ADD_UNS_OP_n_11    | ADDFX1  | 0.000 |   2.112 |    8.945 | 
     | ADD_UNS_OP_g548/S  |  ^   | n_8866             | ADDFX1  | 0.267 |   2.379 |    9.212 | 
     | g68774/B           |  ^   | n_8866             | MX2XL   | 0.000 |   2.379 |    9.212 | 
     | g68774/Y           |  ^   | n_147              | MX2XL   | 0.162 |   2.542 |    9.375 | 
     | AWADDR_reg[13]/D   |  ^   | n_147              | DFFHQX1 | 0.000 |   2.542 |    9.375 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                   |      |            |         |       |  Time   |   Time   | 
     |-------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |         |       |   0.000 |   -6.833 | 
     | AWADDR_reg[13]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -6.833 | 
     +------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ADDR_OFFSET_reg[17]/CK 
Endpoint:   ADDR_OFFSET_reg[17]/D (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: BVALID                (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.140
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.360
- Arrival Time                  2.469
= Slack Time                    6.891
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |          Pin          | Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                       |      |        |          |       |  Time   |   Time   | 
     |-----------------------+------+--------+----------+-------+---------+----------| 
     | BVALID                |  ^   | BVALID |          |       |   1.000 |    7.891 | 
     | g69057/A              |  ^   | BVALID | INVX1    | 0.000 |   1.000 |    7.891 | 
     | g69057/Y              |  v   | n_17   | INVX1    | 0.158 |   1.158 |    8.049 | 
     | g69089/B              |  v   | n_17   | NOR2BX1  | 0.000 |   1.159 |    8.050 | 
     | g69089/Y              |  ^   | n_0    | NOR2BX1  | 0.218 |   1.377 |    8.268 | 
     | g69021/A              |  ^   | n_0    | INVXL    | 0.000 |   1.377 |    8.268 | 
     | g69021/Y              |  v   | n_46   | INVXL    | 0.118 |   1.495 |    8.386 | 
     | g60348/C0             |  v   | n_46   | AOI211XL | 0.000 |   1.495 |    8.386 | 
     | g60348/Y              |  ^   | n_4550 | AOI211XL | 0.266 |   1.761 |    8.653 | 
     | g60347/C              |  ^   | n_4550 | NAND3BXL | 0.000 |   1.761 |    8.653 | 
     | g60347/Y              |  v   | n_4552 | NAND3BXL | 0.356 |   2.117 |    9.008 | 
     | g60345/A              |  v   | n_4552 | INVX1    | 0.000 |   2.117 |    9.008 | 
     | g60345/Y              |  ^   | n_4553 | INVX1    | 0.158 |   2.275 |    9.166 | 
     | g60315/A1             |  ^   | n_4553 | AOI21X1  | 0.000 |   2.275 |    9.166 | 
     | g60315/Y              |  v   | n_4579 | AOI21X1  | 0.104 |   2.379 |    9.270 | 
     | g60308/B              |  v   | n_4579 | NOR2X1   | 0.000 |   2.379 |    9.270 | 
     | g60308/Y              |  ^   | n_4581 | NOR2X1   | 0.090 |   2.469 |    9.360 | 
     | ADDR_OFFSET_reg[17]/D |  ^   | n_4581 | DFFHQX1  | 0.000 |   2.469 |    9.360 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                        |      |            |         |       |  Time   |   Time   | 
     |------------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz             |  ^   | clk_100Mhz |         |       |   0.000 |   -6.891 | 
     | ADDR_OFFSET_reg[17]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -6.891 | 
     +-----------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ADDR_OFFSET_reg[16]/CK 
Endpoint:   ADDR_OFFSET_reg[16]/D (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: BVALID                (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.355
- Arrival Time                  2.463
= Slack Time                    6.891
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |          Pin          | Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                       |      |        |          |       |  Time   |   Time   | 
     |-----------------------+------+--------+----------+-------+---------+----------| 
     | BVALID                |  ^   | BVALID |          |       |   1.000 |    7.891 | 
     | g69057/A              |  ^   | BVALID | INVX1    | 0.000 |   1.000 |    7.891 | 
     | g69057/Y              |  v   | n_17   | INVX1    | 0.158 |   1.158 |    8.050 | 
     | g69089/B              |  v   | n_17   | NOR2BX1  | 0.000 |   1.159 |    8.050 | 
     | g69089/Y              |  ^   | n_0    | NOR2BX1  | 0.218 |   1.377 |    8.268 | 
     | g69021/A              |  ^   | n_0    | INVXL    | 0.000 |   1.377 |    8.268 | 
     | g69021/Y              |  v   | n_46   | INVXL    | 0.118 |   1.495 |    8.387 | 
     | g60348/C0             |  v   | n_46   | AOI211XL | 0.000 |   1.495 |    8.387 | 
     | g60348/Y              |  ^   | n_4550 | AOI211XL | 0.266 |   1.761 |    8.653 | 
     | g60347/C              |  ^   | n_4550 | NAND3BXL | 0.000 |   1.761 |    8.653 | 
     | g60347/Y              |  v   | n_4552 | NAND3BXL | 0.356 |   2.117 |    9.008 | 
     | g60336/B              |  v   | n_4552 | XNOR2X1  | 0.000 |   2.117 |    9.008 | 
     | g60336/Y              |  ^   | n_4562 | XNOR2X1  | 0.249 |   2.366 |    9.257 | 
     | g60316/AN             |  ^   | n_4562 | NOR2BX1  | 0.000 |   2.366 |    9.257 | 
     | g60316/Y              |  ^   | n_4578 | NOR2BX1  | 0.097 |   2.463 |    9.355 | 
     | ADDR_OFFSET_reg[16]/D |  ^   | n_4578 | DFFHQX1  | 0.000 |   2.463 |    9.355 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           | Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                        |      |            |         |       |  Time   |   Time   | 
     |------------------------+------+------------+---------+-------+---------+----------| 
     | clk_100Mhz             |  ^   | clk_100Mhz |         |       |   0.000 |   -6.891 | 
     | ADDR_OFFSET_reg[16]/CK |  ^   | clk_100Mhz | DFFHQX1 | 0.000 |   0.000 |   -6.891 | 
     +-----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin AWADDR_reg[12]/CK 
Endpoint:   AWADDR_reg[12]/D   (^) checked with  leading edge of 'clk_100Mhz'
Beginpoint: FRAME_BASE_ADDR[7] (^) triggered by  leading edge of 'clk_100Mhz'
Path Groups: {clk_100Mhz}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.373
- Arrival Time                  2.346
= Slack Time                    7.027
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         | Edge |        Net         |  Cell  | Delay | Arrival | Required | 
     |                    |      |                    |        |       |  Time   |   Time   | 
     |--------------------+------+--------------------+--------+-------+---------+----------| 
     | FRAME_BASE_ADDR[7] |  ^   | FRAME_BASE_ADDR[7] |        |       |   1.000 |    8.027 | 
     | ADD_UNS_OP_g555/A  |  ^   | FRAME_BASE_ADDR[7] | AND2XL | 0.002 |   1.002 |    8.029 | 
     | ADD_UNS_OP_g555/Y  |  ^   | ADD_UNS_OP_n_1     | AND2XL | 0.126 |   1.128 |    8.155 | 
     | ADD_UNS_OP_g553/CI |  ^   | ADD_UNS_OP_n_1     | ADDFX1 | 0.000 |   1.128 |    8.155 | 
     | ADD_UNS_OP_g553/CO |  ^   | ADD_UNS_OP_n_3     | ADDFX1 | 0.204 |   1.332 |    8.359 | 
     | ADD_UNS_OP_g552/CI |  ^   | ADD_UNS_OP_n_3     | ADDFX1 | 0.000 |   1.332 |    8.359 | 
     | ADD_UNS_OP_g552/CO |  ^   | ADD_UNS_OP_n_5     | ADDFX1 | 0.197 |   1.529 |    8.556 | 
     | ADD_UNS_OP_g551/CI |  ^   | ADD_UNS_OP_n_5     | ADDFX1 | 0.000 |   1.529 |    8.556 | 
     | ADD_UNS_OP_g551/CO |  ^   | ADD_UNS_OP_n_7     | ADDFX1 | 0.198 |   1.727 |    8.754 | 
     | ADD_UNS_OP_g550/CI |  ^   | ADD_UNS_OP_n_7     | ADDFX1 | 0.000 |   1.727 |    8.754 | 
     | ADD_UNS_OP_g550/CO |  ^   | ADD_UNS_OP_n_9     | ADDFX1 | 0.192 |   1.919 |    8.946 | 
     | ADD_UNS_OP_g549/CI |  ^   | ADD_UNS_OP_n_9     | ADDFX1 | 0.000 |   1.919 |    8.946 | 
     | ADD_UNS_OP_g549/S  |  ^   | n_8867             | ADDFX1 | 0.265 |   2.184 |    9.212 | 
     | g68771/B           |  ^   | n_8867             | MX2XL  | 0.000 |   2.184 |    9.212 | 
     | g68771/Y           |  ^   | n_150              | MX2XL  | 0.162 |   2.346 |    9.373 | 
     | AWADDR_reg[12]/D   |  ^   | n_150              | DFFQXL | 0.000 |   2.346 |    9.373 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                   |      |            |        |       |  Time   |   Time   | 
     |-------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz        |  ^   | clk_100Mhz |        |       |   0.000 |   -7.027 | 
     | AWADDR_reg[12]/CK |  ^   | clk_100Mhz | DFFQXL | 0.000 |   0.000 |   -7.027 | 
     +-----------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin u_fifo_writer_rd_ptr_bin_reg[4]/CK 
Endpoint:   u_fifo_writer_rd_ptr_bin_reg[4]/RN (^) checked with  leading edge 
of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q                (v) triggered by  leading edge 
of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Recovery                      0.357
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.143
- Arrival Time                  2.002
= Slack Time                    7.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz                         |  ^   | clk_100Mhz    |         |       |   0.000 |    7.140 | 
     | frame_done_d2_reg/CK               |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    7.140 | 
     | frame_done_d2_reg/Q                |  v   | frame_done_d2 | DFFHQX1 | 0.479 |   0.479 |    7.620 | 
     | g153090/A                          |  v   | frame_done_d2 | OR2X1   | 0.002 |   0.481 |    7.621 | 
     | g153090/Y                          |  v   | n_8836        | OR2X1   | 0.463 |   0.944 |    8.084 | 
     | g69071/A                           |  v   | n_8836        | INVX1   | 0.000 |   0.944 |    8.084 | 
     | g69071/Y                           |  ^   | n_7           | INVX1   | 1.053 |   1.997 |    9.137 | 
     | u_fifo_writer_rd_ptr_bin_reg[4]/RN |  ^   | n_7           | DFFRX1  | 0.006 |   2.002 |    9.143 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |      |            |        |       |  Time   |   Time   | 
     |------------------------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz                         |  ^   | clk_100Mhz |        |       |   0.000 |   -7.140 | 
     | u_fifo_writer_rd_ptr_bin_reg[4]/CK |  ^   | clk_100Mhz | DFFRX1 | 0.000 |   0.000 |   -7.140 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin u_fifo_writer_rd_ptr_bin_reg[2]/CK 
Endpoint:   u_fifo_writer_rd_ptr_bin_reg[2]/RN (^) checked with  leading edge 
of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q                (v) triggered by  leading edge 
of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Recovery                      0.357
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.143
- Arrival Time                  2.002
= Slack Time                    7.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz                         |  ^   | clk_100Mhz    |         |       |   0.000 |    7.140 | 
     | frame_done_d2_reg/CK               |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    7.140 | 
     | frame_done_d2_reg/Q                |  v   | frame_done_d2 | DFFHQX1 | 0.479 |   0.479 |    7.620 | 
     | g153090/A                          |  v   | frame_done_d2 | OR2X1   | 0.002 |   0.481 |    7.621 | 
     | g153090/Y                          |  v   | n_8836        | OR2X1   | 0.463 |   0.944 |    8.084 | 
     | g69071/A                           |  v   | n_8836        | INVX1   | 0.000 |   0.944 |    8.084 | 
     | g69071/Y                           |  ^   | n_7           | INVX1   | 1.053 |   1.997 |    9.137 | 
     | u_fifo_writer_rd_ptr_bin_reg[2]/RN |  ^   | n_7           | DFFRX1  | 0.006 |   2.002 |    9.143 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |      |            |        |       |  Time   |   Time   | 
     |------------------------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz                         |  ^   | clk_100Mhz |        |       |   0.000 |   -7.140 | 
     | u_fifo_writer_rd_ptr_bin_reg[2]/CK |  ^   | clk_100Mhz | DFFRX1 | 0.000 |   0.000 |   -7.140 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin u_fifo_writer_rd_ptr_bin_reg[6]/CK 
Endpoint:   u_fifo_writer_rd_ptr_bin_reg[6]/RN (^) checked with  leading edge 
of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q                (v) triggered by  leading edge 
of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Recovery                      0.357
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.143
- Arrival Time                  2.002
= Slack Time                    7.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz                         |  ^   | clk_100Mhz    |         |       |   0.000 |    7.141 | 
     | frame_done_d2_reg/CK               |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    7.141 | 
     | frame_done_d2_reg/Q                |  v   | frame_done_d2 | DFFHQX1 | 0.479 |   0.479 |    7.620 | 
     | g153090/A                          |  v   | frame_done_d2 | OR2X1   | 0.002 |   0.481 |    7.622 | 
     | g153090/Y                          |  v   | n_8836        | OR2X1   | 0.463 |   0.944 |    8.084 | 
     | g69071/A                           |  v   | n_8836        | INVX1   | 0.000 |   0.944 |    8.084 | 
     | g69071/Y                           |  ^   | n_7           | INVX1   | 1.053 |   1.997 |    9.138 | 
     | u_fifo_writer_rd_ptr_bin_reg[6]/RN |  ^   | n_7           | DFFRX1  | 0.005 |   2.002 |    9.143 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |      |            |        |       |  Time   |   Time   | 
     |------------------------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz                         |  ^   | clk_100Mhz |        |       |   0.000 |   -7.141 | 
     | u_fifo_writer_rd_ptr_bin_reg[6]/CK |  ^   | clk_100Mhz | DFFRX1 | 0.000 |   0.000 |   -7.141 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin u_fifo_writer_wr_ptr_gray_sync2_reg[0]/CK 
Endpoint:   u_fifo_writer_wr_ptr_gray_sync2_reg[0]/RN (^) checked with  leading 
edge of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q                       (v) triggered by  leading 
edge of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Recovery                      0.357
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.143
- Arrival Time                  2.000
= Slack Time                    7.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                           |      |               |         |       |  Time   |   Time   | 
     |-------------------------------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz                                |  ^   | clk_100Mhz    |         |       |   0.000 |    7.142 | 
     | frame_done_d2_reg/CK                      |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    7.142 | 
     | frame_done_d2_reg/Q                       |  v   | frame_done_d2 | DFFHQX1 | 0.479 |   0.479 |    7.622 | 
     | g153090/A                                 |  v   | frame_done_d2 | OR2X1   | 0.002 |   0.481 |    7.623 | 
     | g153090/Y                                 |  v   | n_8836        | OR2X1   | 0.463 |   0.943 |    8.086 | 
     | g69071/A                                  |  v   | n_8836        | INVX1   | 0.000 |   0.944 |    8.086 | 
     | g69071/Y                                  |  ^   | n_7           | INVX1   | 1.053 |   1.997 |    9.139 | 
     | u_fifo_writer_wr_ptr_gray_sync2_reg[0]/RN |  ^   | n_7           | DFFRX1  | 0.004 |   2.000 |    9.143 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |      |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz                                |  ^   | clk_100Mhz |        |       |   0.000 |   -7.142 | 
     | u_fifo_writer_wr_ptr_gray_sync2_reg[0]/CK |  ^   | clk_100Mhz | DFFRX1 | 0.000 |   0.000 |   -7.142 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin u_fifo_writer_rd_ptr_bin_reg[1]/CK 
Endpoint:   u_fifo_writer_rd_ptr_bin_reg[1]/RN (^) checked with  leading edge 
of 'clk_100Mhz'
Beginpoint: frame_done_d2_reg/Q                (v) triggered by  leading edge 
of 'clk_100Mhz'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Recovery                      0.331
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                 9.169
- Arrival Time                  2.002
= Slack Time                    7.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | clk_100Mhz                         |  ^   | clk_100Mhz    |         |       |   0.000 |    7.166 | 
     | frame_done_d2_reg/CK               |  ^   | clk_100Mhz    | DFFHQX1 | 0.000 |   0.000 |    7.166 | 
     | frame_done_d2_reg/Q                |  v   | frame_done_d2 | DFFHQX1 | 0.479 |   0.479 |    7.646 | 
     | g153090/A                          |  v   | frame_done_d2 | OR2X1   | 0.002 |   0.481 |    7.647 | 
     | g153090/Y                          |  v   | n_8836        | OR2X1   | 0.463 |   0.944 |    8.110 | 
     | g69071/A                           |  v   | n_8836        | INVX1   | 0.000 |   0.944 |    8.110 | 
     | g69071/Y                           |  ^   | n_7           | INVX1   | 1.053 |   1.997 |    9.163 | 
     | u_fifo_writer_rd_ptr_bin_reg[1]/RN |  ^   | n_7           | DFFRX2  | 0.006 |   2.002 |    9.169 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |      |            |        |       |  Time   |   Time   | 
     |------------------------------------+------+------------+--------+-------+---------+----------| 
     | clk_100Mhz                         |  ^   | clk_100Mhz |        |       |   0.000 |   -7.166 | 
     | u_fifo_writer_rd_ptr_bin_reg[1]/CK |  ^   | clk_100Mhz | DFFRX2 | 0.000 |   0.000 |   -7.166 | 
     +----------------------------------------------------------------------------------------------+ 

