C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -mp  4  -prjfile  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\scratchproject.prs  -implementation  synthesis  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis   -part A3PN250  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\synlog\report\top_level_premap.xml  -top_level_module  work.top_level  -oedif  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.edn  -conchk_prepass  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level_cck.rpt   -freq 100.000   C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\synwork\top_level_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\synwork\top_level_prem.srd  -qsap  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.sap  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -ologparam  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\syntmp\top_level.plg  -osyn  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\synwork\top_level_prem.srd  -prjdir  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\  -prjname  top_level_syn  -log  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\synlog\top_level_premap.srr 
relcom:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3PN250 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\top_level_premap.xml -top_level_module work.top_level -oedif ..\top_level.edn -conchk_prepass ..\top_level_cck.rpt -freq 100.000 ..\synwork\top_level_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\top_level_prem.srd -qsap ..\top_level.sap -devicelib ..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -ologparam top_level.plg -osyn ..\synwork\top_level_prem.srd -prjdir ..\ -prjname top_level_syn -log ..\synlog\top_level_premap.srr
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1656435222|size:2320|exec:0|csum:
file:..\top_level.edn|io:o|time:0|size:0|exec:0|csum:
file:..\top_level_cck.rpt|io:o|time:1656435223|size:21299|exec:0|csum:
file:..\synwork\top_level_mult.srs|io:i|time:1656435223|size:4646|exec:0|csum:F41F265429F96BAD2599F2A293373AD2
file:..\synwork\top_level_prem.srd|io:o|time:1656435223|size:18560|exec:0|csum:
file:..\top_level.sap|io:o|time:1656435223|size:1018|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1509041888|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:top_level.plg|io:o|time:1656435223|size:0|exec:0|csum:
file:..\synwork\top_level_prem.srd|io:o|time:1656435223|size:18560|exec:0|csum:
file:..\synlog\top_level_premap.srr|io:o|time:1656435223|size:2965|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509388272|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509389686|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
