Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
<<<<<<<< HEAD:Ejercicios/Proyectos/Ejercicio4/vivido_project.runs/impl_1/top_simulate_7seg_v2_control_sets_placed.rpt
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep  1 16:46:31 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_simulate_7seg_v2_control_sets_placed.rpt
| Design       : top_simulate_7seg_v2
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------
========
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep  1 20:39:42 2022
| Host         : DESKTOP-07VUEC3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_simulate_control_sets_placed.rpt
| Design       : top_simulate
| Device       : xc7a100t
-----------------------------------------------------------------------------------------
>>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e:Ejercicios/Proyectos/Ejercicio4/vivido_project.runs/impl_1/top_simulate_control_sets_placed.rpt

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
<<<<<<<< HEAD:Ejercicios/Proyectos/Ejercicio4/vivido_project.runs/impl_1/top_simulate_7seg_v2_control_sets_placed.rpt
| Total control sets                                       |     2 |
|    Minimum number of control sets                        |     2 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     2 |
========
| Total control sets                                       |     0 |
|    Minimum number of control sets                        |     0 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
>>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e:Ejercicios/Proyectos/Ejercicio4/vivido_project.runs/impl_1/top_simulate_control_sets_placed.rpt
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
<<<<<<<< HEAD:Ejercicios/Proyectos/Ejercicio4/vivido_project.runs/impl_1/top_simulate_7seg_v2_control_sets_placed.rpt
| Total control sets |     2 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
========
| Total control sets |     0 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
>>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e:Ejercicios/Proyectos/Ejercicio4/vivido_project.runs/impl_1/top_simulate_control_sets_placed.rpt
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
<<<<<<<< HEAD:Ejercicios/Proyectos/Ejercicio4/vivido_project.runs/impl_1/top_simulate_7seg_v2_control_sets_placed.rpt
| Yes          | Yes                   | No                     |              32 |           11 |
========
| Yes          | Yes                   | No                     |               0 |            0 |
>>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e:Ejercicios/Proyectos/Ejercicio4/vivido_project.runs/impl_1/top_simulate_control_sets_placed.rpt
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

<<<<<<<< HEAD:Ejercicios/Proyectos/Ejercicio4/vivido_project.runs/impl_1/top_simulate_7seg_v2_control_sets_placed.rpt
+--------------------------------------+-------------------------------+------------------+------------------+----------------+
|             Clock Signal             |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------+-------------------------------+------------------+------------------+----------------+
|  generate_clock_10Mhz/inst/CLK_10MHZ |                               |                  |                3 |              6 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | register_pp/state[31]_i_1_n_0 | reset_pi_IBUF    |               11 |             32 |
+--------------------------------------+-------------------------------+------------------+------------------+----------------+
========
+--------------+---------------+------------------+------------------+----------------+
| Clock Signal | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------+------------------+------------------+----------------+
>>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e:Ejercicios/Proyectos/Ejercicio4/vivido_project.runs/impl_1/top_simulate_control_sets_placed.rpt


