

================================================================
== Synthesis Summary Report of 'mm'
================================================================
+ General Information: 
    * Date:           Thu Nov 30 15:30:44 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        1_gemm
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |    Modules   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |        |           |           |     |
    |    & Loops   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +--------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ mm          |     -|  0.39|     2705|  2.705e+04|         -|     2706|     -|        no|     -|  3 (1%)|  338 (~0%)|  281 (~0%)|    -|
    | o row        |     -|  7.30|     2704|  2.704e+04|       338|        -|     8|        no|     -|       -|          -|          -|    -|
    |  o col       |     -|  7.30|      336|  3.360e+03|        42|        -|     8|        no|     -|       -|          -|          -|    -|
    |   o product  |     -|  7.30|       40|    400.000|         5|        -|     8|        no|     -|       -|          -|          -|    -|
    +--------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| AB_address0 | 6        |
| AB_d0       | 32       |
| A_address0  | 6        |
| A_q0        | 32       |
| B_address0  | 6        |
| B_q0        | 32       |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| B        | in        | int*     |
| AB       | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| AB       | AB_address0  | port    | offset   |
| AB       | AB_ce0       | port    |          |
| AB       | AB_we0       | port    |          |
| AB       | AB_d0        | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+------------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------+-----+--------+------------+-----+--------+---------+
| + mm                    | 3   |        |            |     |        |         |
|   add_ln14_fu_151_p2    | -   |        | add_ln14   | add | fabric | 0       |
|   add_ln20_fu_161_p2    | -   |        | add_ln20   | add | fabric | 0       |
|   add_ln15_fu_177_p2    | -   |        | add_ln15   | add | fabric | 0       |
|   add_ln18_fu_195_p2    | -   |        | add_ln18   | add | fabric | 0       |
|   add_ln18_1_fu_213_p2  | -   |        | add_ln18_1 | add | fabric | 0       |
|   add_ln17_fu_229_p2    | -   |        | add_ln17   | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln18   | mul | auto   | 1       |
|   ABij_1_fu_239_p2      | -   |        | ABij_1     | add | fabric | 0       |
+-------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+------------------+
| Type     | Options | Location         |
+----------+---------+------------------+
| pipeline | OFF     | gemm.cc:13 in mm |
+----------+---------+------------------+


