00000000_00000000_0_00000000_00000000_0 // Instruction cache miss
00000000_00000000_0_00000000_00000000_0 // Instruction cache miss
00000000_00000000_0_00000000_00000000_0 // Instruction cache miss
00000000_00000000_0_00000000_00000000_0
00000000_00000000_0_00000000_00000000_0
00000000_00000000_0_00000000_00000000_0
00000000_00000200_0_00000000_00000000_0 
00000000_00000200_0_00000000_00000000_0 // Data cache miss
00000000_00000200_0_00000000_00000000_0 // Data cache miss
00000000_00000200_0_00000000_00000000_0 // Data cache miss
00000000_00000204_0_0000000f_00000010_1 //0
00000000_00000208_0_00000001_00000011_1 //1
00000000_00000000_0_00000004_00000012_1 //2
00000000_00000013_0_00000000_00000000_0 // stall
00000000_00000000_0_00000013_00000013_1 //3, Bubbles due to IC miss ( Shaded by RAW stall )
00000000_00000000_0_00000000_00000000_0 //   Bubbles due to IC miss
00000001_00000010_0_00000000_00000000_0 //   Bubbles due to IC miss
00000000_00000004_0_00000010_00000014_1 //4
00000013_00000017_0_00000004_00000015_1 //5
00000001_00000001_0_00000017_00000010_1 //6
00000000_00000000_0_00000001_00000008_1 //7
00000000_00000000_0_00000000_00000000_0 // Bubbles due to IC miss
00000000_00000000_0_00000000_00000000_0 // Bubbles due to IC miss
00000017_00000017_0_00000000_00000000_0 // Bubbles due to IC miss
00000004_00000013_0_00000017_00000009_1 //8
00000004_00000000_0_00000013_0000000A_1 //9
00000017_00000240_0_00000000_00000015_1 //10
00000017_00000240_0_00000000_00000000_0 // Data cache miss;
00000017_00000240_0_00000000_00000000_0 // Data cache miss; // Bubbles due to IC miss ( Shaded by DC miss stall )
00000017_00000240_0_00000000_00000000_0 // Data cache miss; // Bubbles due to IC miss ( Shaded by DC miss stall )
00000000_00000000_0_000000FB_00000010_1 //11 				
00000000_00000000_0_00000000_00000000_0 // Bubbles due to IC miss ( unnecessary, need to set EN of pipeline register if bubble (NOP) on its input
00000001_00000001_0_00000000_00000000_0 // Bubbles due to IC miss
000000FB_000000FB_0_00000001_00000008_1 //12
00000000_000000FB_0_000000FB_00000009_1 //13
00000000_00000000_0_000000FB_0000000A_1 //14
000000FB_00000000_0_00000000_00000000_0 //STALL
00000000_00000000_0_00000000_0000000A_0 //BEQ(YES) // Bubbles due to IC miss ( cancelled by flush )
00000000_00000000_0_00000000_00000000_0 //FLUSH;
00000000_00000000_0_00000000_00000000_0 // Bubbles due to IC miss
00000000_00000000_0_00000000_00000000_0 // Bubbles due to IC miss
00000013_00000001_0_00000000_00000000_0 // Bubbles due to IC miss
XXXXXXXX_XXXXXXXX_X_00000001_0000000B_1 //19