# MIPS_CPU
This is A CPU capable of running 13 Mips instructions coding by Verilog on Xilinx®Artix™-7 FPGA. Insert the RTL document in Vivado and the whole project will be generated.
13 RISC:
ADDU
ADD
SUBU
SUB
AND
OR
XOR
NOR
LUI
SLT
SLTU
SLL
SRL
