

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Mar 24 17:32:44 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol1_2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  12.968 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|      345|  0.350 us|  4.830 us|   26|  346|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_170  |sqrt_fixed_32_32_s  |        3|        3|  42.000 ns|  42.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       24|      344|    3 ~ 43|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     235|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    6|    1404|    2078|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     454|    -|
|Register         |        -|    -|     204|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    6|    1608|    2767|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|       2|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |mul_32s_32s_32_1_1_U2          |mul_32s_32s_32_1_1          |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U3          |mul_32s_32s_32_1_1          |        0|   3|    0|    21|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U5  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U6  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32s_32ns_32_36_seq_1_U4   |sdiv_32s_32ns_32_36_seq_1   |        0|   0|  394|   238|    0|
    |grp_sqrt_fixed_32_32_s_fu_170  |sqrt_fixed_32_32_s          |        0|   0|  222|  1322|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                          |                            |        0|   6| 1404|  2078|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_196_p2    |         +|   0|  0|  13|           4|           1|
    |grp_fu_270_p0        |         +|   0|  0|  39|          32|          32|
    |grp_fu_281_p0        |         -|   0|  0|  39|          32|          32|
    |sub_ln23_fu_299_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln32_fu_288_p2   |         -|   0|  0|  39|           1|          32|
    |xf_V_fu_220_p2       |         -|   0|  0|  39|          32|          32|
    |icmp_ln21_fu_239_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln8_fu_190_p2   |      icmp|   0|  0|   9|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 235|         138|         198|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |X1_address0  |   17|          4|    3|         12|
    |X1_d0        |   17|          4|   32|        128|
    |X2_address0  |   17|          4|    3|         12|
    |X2_d0        |   17|          4|   32|        128|
    |ap_NS_fsm    |  377|         80|    1|         80|
    |i_fu_54      |    9|          2|    4|          8|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  454|         98|   75|        368|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln8_reg_328     |   4|   0|    4|          0|
    |ap_CS_fsm           |  79|   0|   79|          0|
    |i_fu_54             |   4|   0|    4|          0|
    |icmp_ln21_reg_369   |   1|   0|    1|          0|
    |p_Val2_s_reg_378    |  16|   0|   16|          0|
    |temp_A_reg_355      |  32|   0|   32|          0|
    |temp_B_reg_348      |  32|   0|   32|          0|
    |tmp_reg_365         |   1|   0|    1|          0|
    |trunc_ln13_reg_360  |  31|   0|   31|          0|
    |zext_ln8_reg_314    |   4|   0|   64|         60|
    +--------------------+----+----+-----+-----------+
    |Total               | 204|   0|  264|         60|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_address0         |  out|    3|   ap_memory|             A|         array|
|A_ce0              |  out|    1|   ap_memory|             A|         array|
|A_q0               |   in|   32|   ap_memory|             A|         array|
|B_address0         |  out|    3|   ap_memory|             B|         array|
|B_ce0              |  out|    1|   ap_memory|             B|         array|
|B_q0               |   in|   32|   ap_memory|             B|         array|
|C_address0         |  out|    3|   ap_memory|             C|         array|
|C_ce0              |  out|    1|   ap_memory|             C|         array|
|C_q0               |   in|   32|   ap_memory|             C|         array|
|X1_address0        |  out|    3|   ap_memory|            X1|         array|
|X1_ce0             |  out|    1|   ap_memory|            X1|         array|
|X1_we0             |  out|    1|   ap_memory|            X1|         array|
|X1_d0              |  out|   32|   ap_memory|            X1|         array|
|X2_address0        |  out|    3|   ap_memory|            X2|         array|
|X2_ce0             |  out|    1|   ap_memory|            X2|         array|
|X2_we0             |  out|    1|   ap_memory|            X2|         array|
|X2_d0              |  out|   32|   ap_memory|            X2|         array|
|D_address0         |  out|    3|   ap_memory|             D|         array|
|D_ce0              |  out|    1|   ap_memory|             D|         array|
|D_we0              |  out|    1|   ap_memory|             D|         array|
|D_d0               |  out|   32|   ap_memory|             D|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 45 44 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 2 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 44 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 80 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 81 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 94 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/kp_502_7.cpp:8]   --->   Operation 95 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 96 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i_1" [./source/kp_502_7.cpp:8]   --->   Operation 97 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.21ns)   --->   "%icmp_ln8 = icmp_eq  i4 %i_1, i4 8" [./source/kp_502_7.cpp:8]   --->   Operation 98 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 99 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 1" [./source/kp_502_7.cpp:8]   --->   Operation 100 'add' 'add_ln8' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split, void" [./source/kp_502_7.cpp:8]   --->   Operation 101 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:9]   --->   Operation 102 'getelementptr' 'B_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (1.75ns)   --->   "%temp_B = load i3 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 103 'load' 'temp_B' <Predicate = (!icmp_ln8)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:10]   --->   Operation 104 'getelementptr' 'A_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (1.75ns)   --->   "%temp_A = load i3 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 105 'load' 'temp_A' <Predicate = (!icmp_ln8)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:13]   --->   Operation 106 'getelementptr' 'C_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 107 'load' 'C_load' <Predicate = (!icmp_ln8)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [./source/kp_502_7.cpp:35]   --->   Operation 108 'ret' 'ret_ln35' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 12.5>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:8]   --->   Operation 109 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/2] (1.75ns)   --->   "%temp_B = load i3 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 110 'load' 'temp_B' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 111 [1/2] (1.75ns)   --->   "%temp_A = load i3 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 111 'load' 'temp_A' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 112 [1/1] (6.88ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 112 'mul' 'mul_ln13' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 113 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 114 [1/1] (6.88ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 114 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln13 = shl i32 %mul_ln13_1, i32 2" [./source/kp_502_7.cpp:13]   --->   Operation 115 'shl' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (2.18ns)   --->   "%xf_V = sub i32 %mul_ln13, i32 %shl_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 116 'sub' 'xf_V' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i32 %xf_V" [./source/kp_502_7.cpp:13]   --->   Operation 117 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:13]   --->   Operation 118 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.75ns)   --->   "%store_ln13 = store i32 %xf_V, i3 %D_addr" [./source/kp_502_7.cpp:13]   --->   Operation 119 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xf_V, i32 31" [./source/kp_502_7.cpp:16]   --->   Operation 120 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp, void, void" [./source/kp_502_7.cpp:16]   --->   Operation 121 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (2.11ns)   --->   "%icmp_ln21 = icmp_eq  i32 %mul_ln13, i32 %shl_ln13" [./source/kp_502_7.cpp:21]   --->   Operation 122 'icmp' 'icmp_ln21' <Predicate = (!tmp)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void, void" [./source/kp_502_7.cpp:21]   --->   Operation 123 'br' 'br_ln21' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln23 = shl i32 %temp_A, i32 1" [./source/kp_502_7.cpp:23]   --->   Operation 124 'shl' 'shl_ln23' <Predicate = (!tmp & icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 125 [36/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 125 'sdiv' 'sdiv_ln23' <Predicate = (!tmp & icmp_ln21)> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%X1_addr = getelementptr i32 %X1, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:18]   --->   Operation 126 'getelementptr' 'X1_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.75ns)   --->   "%store_ln18 = store i32 0, i3 %X1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 127 'store' 'store_ln18' <Predicate = (tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%X2_addr = getelementptr i32 %X2, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:19]   --->   Operation 128 'getelementptr' 'X2_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 0, i3 %X2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 129 'store' 'store_ln19' <Predicate = (tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [./source/kp_502_7.cpp:20]   --->   Operation 130 'br' 'br_ln20' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.71>
ST_4 : Operation 131 [5/5] (9.71ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 131 'call' 'p_Val2_s' <Predicate = true> <Delay = 9.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 12.9>
ST_5 : Operation 132 [4/5] (12.9ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 132 'call' 'p_Val2_s' <Predicate = true> <Delay = 12.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 12.9>
ST_6 : Operation 133 [3/5] (12.9ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 133 'call' 'p_Val2_s' <Predicate = true> <Delay = 12.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 12.9>
ST_7 : Operation 134 [2/5] (12.9ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 134 'call' 'p_Val2_s' <Predicate = true> <Delay = 12.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 10.3>
ST_8 : Operation 135 [1/5] (10.3ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 135 'call' 'p_Val2_s' <Predicate = true> <Delay = 10.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.58>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 136 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (2.18ns)   --->   "%add_ln32 = add i32 %temp_B, i32 %zext_ln840" [./source/kp_502_7.cpp:32]   --->   Operation 137 'add' 'add_ln32' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln32 = shl i32 %temp_A, i32 1" [./source/kp_502_7.cpp:32]   --->   Operation 138 'shl' 'shl_ln32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [36/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 139 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (2.18ns)   --->   "%sub_ln33 = sub i32 %zext_ln840, i32 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 140 'sub' 'sub_ln33' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [36/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 141 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.40>
ST_10 : Operation 142 [35/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 142 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [35/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 143 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.40>
ST_11 : Operation 144 [34/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 144 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [34/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 145 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.40>
ST_12 : Operation 146 [33/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 146 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [33/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 147 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.40>
ST_13 : Operation 148 [32/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 148 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [32/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 149 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.40>
ST_14 : Operation 150 [31/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 150 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [31/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 151 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.40>
ST_15 : Operation 152 [30/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 152 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [30/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 153 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.40>
ST_16 : Operation 154 [29/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 154 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [29/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 155 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.40>
ST_17 : Operation 156 [28/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 156 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [28/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 157 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.40>
ST_18 : Operation 158 [27/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 158 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [27/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 159 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.40>
ST_19 : Operation 160 [26/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 160 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [26/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 161 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.40>
ST_20 : Operation 162 [25/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 162 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [25/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 163 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.40>
ST_21 : Operation 164 [24/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 164 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [24/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 165 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.40>
ST_22 : Operation 166 [23/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 166 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [23/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 167 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.40>
ST_23 : Operation 168 [22/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 168 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [22/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 169 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.40>
ST_24 : Operation 170 [21/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 170 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [21/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 171 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.40>
ST_25 : Operation 172 [20/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 172 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 173 [20/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 173 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.40>
ST_26 : Operation 174 [19/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 174 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 175 [19/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 175 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.40>
ST_27 : Operation 176 [18/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 176 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 177 [18/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 177 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.40>
ST_28 : Operation 178 [17/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 178 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 179 [17/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 179 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.40>
ST_29 : Operation 180 [16/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 180 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 181 [16/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 181 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.40>
ST_30 : Operation 182 [15/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 182 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 183 [15/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 183 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.40>
ST_31 : Operation 184 [14/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 184 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [14/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 185 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.40>
ST_32 : Operation 186 [13/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 186 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 187 [13/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 187 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.40>
ST_33 : Operation 188 [12/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 188 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 189 [12/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 189 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.40>
ST_34 : Operation 190 [11/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 190 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 191 [11/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 191 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.40>
ST_35 : Operation 192 [10/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 192 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 193 [10/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 193 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.40>
ST_36 : Operation 194 [9/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 194 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 195 [9/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 195 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.40>
ST_37 : Operation 196 [8/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 196 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 197 [8/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 197 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.40>
ST_38 : Operation 198 [7/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 198 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 199 [7/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 199 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.40>
ST_39 : Operation 200 [6/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 200 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 201 [6/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 201 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.40>
ST_40 : Operation 202 [5/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 202 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 203 [5/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 203 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.40>
ST_41 : Operation 204 [4/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 204 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 205 [4/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 205 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.40>
ST_42 : Operation 206 [3/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 206 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 207 [3/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 207 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.40>
ST_43 : Operation 208 [2/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 208 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 209 [2/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 209 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.33>
ST_44 : Operation 210 [1/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 210 'sdiv' 'sdiv_ln32' <Predicate = (!tmp & !icmp_ln21)> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 211 [1/1] (2.18ns)   --->   "%sub_ln32 = sub i32 0, i32 %sdiv_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 211 'sub' 'sub_ln32' <Predicate = (!tmp & !icmp_ln21)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 212 [1/1] (0.00ns)   --->   "%X1_addr_2 = getelementptr i32 %X1, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:32]   --->   Operation 212 'getelementptr' 'X1_addr_2' <Predicate = (!tmp & !icmp_ln21)> <Delay = 0.00>
ST_44 : Operation 213 [1/1] (1.75ns)   --->   "%store_ln32 = store i32 %sub_ln32, i3 %X1_addr_2" [./source/kp_502_7.cpp:32]   --->   Operation 213 'store' 'store_ln32' <Predicate = (!tmp & !icmp_ln21)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_44 : Operation 214 [1/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 214 'sdiv' 'sdiv_ln33' <Predicate = (!tmp & !icmp_ln21)> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 215 [1/1] (0.00ns)   --->   "%X2_addr_2 = getelementptr i32 %X2, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:33]   --->   Operation 215 'getelementptr' 'X2_addr_2' <Predicate = (!tmp & !icmp_ln21)> <Delay = 0.00>
ST_44 : Operation 216 [1/1] (1.75ns)   --->   "%store_ln33 = store i32 %sdiv_ln33, i3 %X2_addr_2" [./source/kp_502_7.cpp:33]   --->   Operation 216 'store' 'store_ln33' <Predicate = (!tmp & !icmp_ln21)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_44 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [./source/kp_502_7.cpp:34]   --->   Operation 217 'br' 'br_ln34' <Predicate = (!tmp & !icmp_ln21)> <Delay = 0.00>
ST_44 : Operation 218 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 218 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_44 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 219 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 45 <SV = 3> <Delay = 3.40>
ST_45 : Operation 220 [35/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 220 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 4> <Delay = 3.40>
ST_46 : Operation 221 [34/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 221 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 5> <Delay = 3.40>
ST_47 : Operation 222 [33/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 222 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 6> <Delay = 3.40>
ST_48 : Operation 223 [32/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 223 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 7> <Delay = 3.40>
ST_49 : Operation 224 [31/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 224 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 8> <Delay = 3.40>
ST_50 : Operation 225 [30/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 225 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 9> <Delay = 3.40>
ST_51 : Operation 226 [29/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 226 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 10> <Delay = 3.40>
ST_52 : Operation 227 [28/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 227 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 11> <Delay = 3.40>
ST_53 : Operation 228 [27/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 228 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 12> <Delay = 3.40>
ST_54 : Operation 229 [26/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 229 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 13> <Delay = 3.40>
ST_55 : Operation 230 [25/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 230 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 14> <Delay = 3.40>
ST_56 : Operation 231 [24/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 231 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 15> <Delay = 3.40>
ST_57 : Operation 232 [23/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 232 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 16> <Delay = 3.40>
ST_58 : Operation 233 [22/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 233 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 17> <Delay = 3.40>
ST_59 : Operation 234 [21/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 234 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 18> <Delay = 3.40>
ST_60 : Operation 235 [20/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 235 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 19> <Delay = 3.40>
ST_61 : Operation 236 [19/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 236 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 20> <Delay = 3.40>
ST_62 : Operation 237 [18/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 237 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 21> <Delay = 3.40>
ST_63 : Operation 238 [17/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 238 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 22> <Delay = 3.40>
ST_64 : Operation 239 [16/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 239 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 23> <Delay = 3.40>
ST_65 : Operation 240 [15/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 240 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 24> <Delay = 3.40>
ST_66 : Operation 241 [14/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 241 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 25> <Delay = 3.40>
ST_67 : Operation 242 [13/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 242 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 26> <Delay = 3.40>
ST_68 : Operation 243 [12/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 243 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 27> <Delay = 3.40>
ST_69 : Operation 244 [11/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 244 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 28> <Delay = 3.40>
ST_70 : Operation 245 [10/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 245 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 29> <Delay = 3.40>
ST_71 : Operation 246 [9/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 246 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 30> <Delay = 3.40>
ST_72 : Operation 247 [8/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 247 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 31> <Delay = 3.40>
ST_73 : Operation 248 [7/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 248 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 32> <Delay = 3.40>
ST_74 : Operation 249 [6/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 249 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 33> <Delay = 3.40>
ST_75 : Operation 250 [5/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 250 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 34> <Delay = 3.40>
ST_76 : Operation 251 [4/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 251 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 35> <Delay = 3.40>
ST_77 : Operation 252 [3/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 252 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 36> <Delay = 3.40>
ST_78 : Operation 253 [2/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 253 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 37> <Delay = 7.33>
ST_79 : Operation 254 [1/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 254 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 255 [1/1] (2.18ns)   --->   "%sub_ln23 = sub i32 0, i32 %sdiv_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 255 'sub' 'sub_ln23' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 256 [1/1] (0.00ns)   --->   "%X1_addr_1 = getelementptr i32 %X1, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:23]   --->   Operation 256 'getelementptr' 'X1_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 257 [1/1] (1.75ns)   --->   "%store_ln23 = store i32 %sub_ln23, i3 %X1_addr_1" [./source/kp_502_7.cpp:23]   --->   Operation 257 'store' 'store_ln23' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_79 : Operation 258 [1/1] (0.00ns)   --->   "%X2_addr_1 = getelementptr i32 %X2, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:24]   --->   Operation 258 'getelementptr' 'X2_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 259 [1/1] (1.75ns)   --->   "%store_ln24 = store i32 %sub_ln23, i3 %X2_addr_1" [./source/kp_502_7.cpp:24]   --->   Operation 259 'store' 'store_ln24' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_79 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [./source/kp_502_7.cpp:25]   --->   Operation 260 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln8         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln8            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln8          (zext             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln8          (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln8           (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln8            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_addr            (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr            (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000]
C_addr            (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln35          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln8  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_B            (load             ) [ 00001111110000000000000000000000000000000000011111111111111111111111111111111111]
temp_A            (load             ) [ 00001111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln13          (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
C_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln13_1        (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln13          (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xf_V              (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln13        (trunc            ) [ 00001111100000000000000000000000000000000000000000000000000000000000000000000000]
D_addr            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp               (bitselect        ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln16           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln21         (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln21           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln23          (shl              ) [ 00000000000000000000000000000000000000000000011111111111111111111111111111111111]
X1_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
X2_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln19        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln20           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s          (call             ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln840        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln32          (add              ) [ 00110000001111111111111111111111111111111111111111111111111111111111111111111111]
shl_ln32          (shl              ) [ 00110000001111111111111111111111111111111111111111111111111111111111111111111111]
sub_ln33          (sub              ) [ 00110000001111111111111111111111111111111111111111111111111111111111111111111111]
sdiv_ln32         (sdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln32          (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
X1_addr_2         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln32        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln33         (sdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
X2_addr_2         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln33        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln34           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln8         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln23         (sdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln23          (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
X1_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
X2_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="D">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_fixed<32, 32>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="B_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_B/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="A_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_A/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="C_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="D_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="1"/>
<pin id="101" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln13_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="X1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="1"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X1_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 store_ln32/44 store_ln23/79 "/>
</bind>
</comp>

<comp id="124" class="1004" name="X2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="1"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X2_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 store_ln33/44 store_ln24/79 "/>
</bind>
</comp>

<comp id="138" class="1004" name="X1_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="42"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X1_addr_2/44 "/>
</bind>
</comp>

<comp id="146" class="1004" name="X2_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="42"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X2_addr_2/44 "/>
</bind>
</comp>

<comp id="154" class="1004" name="X1_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="36"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X1_addr_1/79 "/>
</bind>
</comp>

<comp id="162" class="1004" name="X2_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="36"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X2_addr_1/79 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_sqrt_fixed_32_32_s_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="31" slack="1"/>
<pin id="173" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln8_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_1_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln8_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln8_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln8_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="4" slack="42"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mul_ln13_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mul_ln13_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="shl_ln13_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln13/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xf_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xf_V/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln13_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="41"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln21_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="41"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln23_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln23/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln23/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln840_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840/9 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln32_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="6"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="shl_ln32_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="6"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln32/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln32/9 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sub_ln33_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="6"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln33/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sub_ln32_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/44 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln8_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="42"/>
<pin id="297" dir="0" index="1" bw="4" slack="43"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/44 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln23_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/79 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="314" class="1005" name="zext_ln8_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="328" class="1005" name="add_ln8_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="42"/>
<pin id="330" dir="1" index="1" bw="4" slack="42"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="333" class="1005" name="B_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="A_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="C_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="1"/>
<pin id="345" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="temp_B_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_B "/>
</bind>
</comp>

<comp id="355" class="1005" name="temp_A_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="6"/>
<pin id="357" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="temp_A "/>
</bind>
</comp>

<comp id="360" class="1005" name="trunc_ln13_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="31" slack="1"/>
<pin id="362" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="41"/>
<pin id="367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln21_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="41"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="373" class="1005" name="shl_ln23_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln23 "/>
</bind>
</comp>

<comp id="378" class="1005" name="p_Val2_s_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="1"/>
<pin id="380" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="383" class="1005" name="add_ln32_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="388" class="1005" name="shl_ln32_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln32 "/>
</bind>
</comp>

<comp id="394" class="1005" name="sub_ln33_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="40" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="194"><net_src comp="180" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="180" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="65" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="65" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="78" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="91" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="202" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="220" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="220" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="202" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="214" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="78" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="65" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="260" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="257" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="281" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="265" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="270" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="251" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="306"><net_src comp="299" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="310"><net_src comp="54" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="317"><net_src comp="183" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="331"><net_src comp="196" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="336"><net_src comp="58" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="341"><net_src comp="71" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="346"><net_src comp="84" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="351"><net_src comp="65" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="358"><net_src comp="78" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="363"><net_src comp="227" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="368"><net_src comp="231" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="239" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="245" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="381"><net_src comp="170" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="386"><net_src comp="260" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="391"><net_src comp="265" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="397"><net_src comp="276" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="281" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X1 | {3 44 79 }
	Port: X2 | {3 44 79 }
	Port: D | {3 }
 - Input state : 
	Port: kp_502_7 : A | {2 3 }
	Port: kp_502_7 : B | {2 3 }
	Port: kp_502_7 : C | {2 3 }
  - Chain level:
	State 1
		store_ln8 : 1
	State 2
		zext_ln8 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		B_addr : 2
		temp_B : 3
		A_addr : 2
		temp_A : 3
		C_addr : 2
		C_load : 3
	State 3
		mul_ln13 : 1
		mul_ln13_1 : 1
		shl_ln13 : 2
		xf_V : 2
		trunc_ln13 : 3
		store_ln13 : 3
		tmp : 3
		br_ln16 : 4
		icmp_ln21 : 2
		br_ln21 : 3
		shl_ln23 : 1
		sdiv_ln23 : 1
		store_ln18 : 1
		store_ln19 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln32 : 1
		sdiv_ln32 : 2
		sub_ln33 : 1
		sdiv_ln33 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		sub_ln32 : 1
		store_ln32 : 2
		store_ln33 : 1
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
		sub_ln23 : 1
		store_ln23 : 2
		store_ln24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_251          |    0    |   394   |   238   |
|   sdiv   |           grp_fu_270          |    0    |   394   |   238   |
|          |           grp_fu_281          |    0    |   394   |   238   |
|----------|-------------------------------|---------|---------|---------|
|   call   | grp_sqrt_fixed_32_32_s_fu_170 |    0    |   191   |   1322  |
|----------|-------------------------------|---------|---------|---------|
|          |          xf_V_fu_220          |    0    |    0    |    39   |
|    sub   |        sub_ln33_fu_276        |    0    |    0    |    39   |
|          |        sub_ln32_fu_288        |    0    |    0    |    39   |
|          |        sub_ln23_fu_299        |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|    add   |         add_ln8_fu_196        |    0    |    0    |    13   |
|          |        add_ln32_fu_260        |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul_ln13_fu_202        |    3    |    0    |    21   |
|          |       mul_ln13_1_fu_208       |    3    |    0    |    21   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln8_fu_190        |    0    |    0    |    9    |
|          |        icmp_ln21_fu_239       |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|   zext   |        zext_ln8_fu_183        |    0    |    0    |    0    |
|          |       zext_ln840_fu_257       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        shl_ln13_fu_214        |    0    |    0    |    0    |
|    shl   |        shl_ln23_fu_245        |    0    |    0    |    0    |
|          |        shl_ln32_fu_265        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln13_fu_227       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_231          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    6    |   1373  |   2313  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  A_addr_reg_338  |    3   |
|  B_addr_reg_333  |    3   |
|  C_addr_reg_343  |    3   |
| add_ln32_reg_383 |   32   |
|  add_ln8_reg_328 |    4   |
|     i_reg_307    |    4   |
| icmp_ln21_reg_369|    1   |
| p_Val2_s_reg_378 |   16   |
| shl_ln23_reg_373 |   32   |
| shl_ln32_reg_388 |   32   |
| sub_ln33_reg_394 |   32   |
|  temp_A_reg_355  |   32   |
|  temp_B_reg_348  |   32   |
|    tmp_reg_365   |    1   |
|trunc_ln13_reg_360|   31   |
| zext_ln8_reg_314 |   64   |
+------------------+--------+
|       Total      |   322  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_78 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_91 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_117 |  p0  |   3  |   3  |    9   ||    13   |
| grp_access_fu_117 |  p1  |   3  |  32  |   96   ||    13   |
| grp_access_fu_131 |  p0  |   3  |   3  |    9   ||    13   |
| grp_access_fu_131 |  p1  |   3  |  32  |   96   ||    13   |
|     grp_fu_251    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_251    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_270    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_270    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_281    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_281    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   612  || 17.3129 ||   133   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |  1373  |  2313  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   133  |
|  Register |    -   |    -   |   322  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   17   |  1695  |  2446  |
+-----------+--------+--------+--------+--------+
