Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Gent, K., Hsiao, M.S.","Fast multi-level test generation at the RTL",2016,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2016-September",, 7560257,"553","558",,,10.1109/ISVLSI.2016.95,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988939029&doi=10.1109%2fISVLSI.2016.95&partnerID=40&md5=e66d2eba4dedc60aa22b301bfe8861ff",Conference Paper,Scopus,2-s2.0-84988939029
"Gent, K., Hsiao, M.S.","A control path aware metric for grading functional test vectors",2016,"LATS 2016 - 17th IEEE Latin-American Test Symposium",,, 7483339,"51","56",,1,10.1109/LATW.2016.7483339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978471904&doi=10.1109%2fLATW.2016.7483339&partnerID=40&md5=e142bae75efe9bc9f29f314ae86fb0b4",Conference Paper,Scopus,2-s2.0-84978471904
"Tanwir, S., Prabhu, S., Hsiao, M., Lingappan, L.","Information-theoretic and statistical methods of failure log selection for improved diagnosis",2015,"Proceedings - International Test Conference","2015-November",, 7342381,"","",,5,10.1109/TEST.2015.7342381,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958675067&doi=10.1109%2fTEST.2015.7342381&partnerID=40&md5=64439828fe0bd15febf3d5c2151909a0",Conference Paper,Scopus,2-s2.0-84958675067
"Puri, P., Hsiao, M.S.","Fast stimuli generation for design validation of RTL circuits using binary particle swarm optimization",2015,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","07-10-July-2015",, 7309633,"573","578",,1,10.1109/ISVLSI.2015.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84956976222&doi=10.1109%2fISVLSI.2015.26&partnerID=40&md5=b28fddf19aea837f0ec303e0af69857c",Conference Paper,Scopus,2-s2.0-84956976222
"Munagani, I., Hsiao, M.S., Abbott, A.L.","On the uniqueness of fingerprints via mining of statistically rare features",2015,"2015 IEEE International Symposium on Technologies for Homeland Security, HST 2015",,, 7225286,"","",,1,10.1109/THS.2015.7225286,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955491144&doi=10.1109%2fTHS.2015.7225286&partnerID=40&md5=ba7349384f9f5e309c5b971c9a36649a",Conference Paper,Scopus,2-s2.0-84955491144
"Prabhu, S., Acharya, V.V., Bagri, S., Hsiao, M.S.","A diagnosis-friendly LBIST architecture with property checking",2015,"Proceedings - International Test Conference","2015-February",, 7035359,"","",,,10.1109/TEST.2014.7035359,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954305447&doi=10.1109%2fTEST.2014.7035359&partnerID=40&md5=6573fe755547e7a5621dfffb1cd9e7e5",Conference Paper,Scopus,2-s2.0-84954305447
"Gent, K., Hsiao, M.S.","Abstraction-based relation mining for functional test generation",2015,"Proceedings of the IEEE VLSI Test Symposium","2015-January",, 7116286,"","",,2,10.1109/VTS.2015.7116286,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940434816&doi=10.1109%2fVTS.2015.7116286&partnerID=40&md5=53cb7431c1cd7b680cbaa48f546fc933",Conference Paper,Scopus,2-s2.0-84940434816
"Elbayoumi, M., Hsiao, M.S., ElNainay, M.","Novel SAT-based invariant-directed low-power synthesis",2015,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2015-April",, 7085428,"217","222",,1,10.1109/ISQED.2015.7085428,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944319937&doi=10.1109%2fISQED.2015.7085428&partnerID=40&md5=4b12dbc9ae023e5c8707456e5eef7aad",Conference Paper,Scopus,2-s2.0-84944319937
"Acharya, V.V., Bagri, S., Hsiao, M.S.","Branch guided functional test generation at the RTL",2015,"Proceedings - 2015 20th IEEE European Test Symposium, ETS 2014",,, 7138737,"","",,,10.1109/ETS.2015.7138737,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942543749&doi=10.1109%2fETS.2015.7138737&partnerID=40&md5=bb6f59784eb02c7b2c91e935582ea20e",Conference Paper,Scopus,2-s2.0-84942543749
"Bagri, S., Gent, K., Hsiao, M.S.","Signal domain based reachability analysis in RTL circuits",2015,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2015-April",, 7085434,"250","256",,,10.1109/ISQED.2015.7085434,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944319093&doi=10.1109%2fISQED.2015.7085434&partnerID=40&md5=b365340a89c613ef78e67207c99b6f65",Conference Paper,Scopus,2-s2.0-84944319093
"Bhunia, S., Hsiao, M.S., Banga, M., Narasimhan, S.","Hardware trojan attacks: Threat analysis and countermeasures",2014,"Proceedings of the IEEE","102","8", 6856140,"1229","1247",,71,10.1109/JPROC.2014.2334493,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905099969&doi=10.1109%2fJPROC.2014.2334493&partnerID=40&md5=22148c040454fbe118fe20c85020bf2a",Article,Scopus,2-s2.0-84905099969
"Prabhu, S., Acharya, V.V., Bagri, S., Hsiao, M.S.","Property-checking based LBIST for improved diagnosability",2014,"Proceedings - 2014 19th IEEE European Test Symposium, ETS 2014",,, 6847828,"","",,,10.1109/ETS.2014.6847828,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904489029&doi=10.1109%2fETS.2014.6847828&partnerID=40&md5=6a90bfe572fa62edbe5f1f1e9953550e",Conference Paper,Scopus,2-s2.0-84904489029
"Elbayoumi, M., Choudhuryy, M., Kravetsy, V., Sullivany, A., Hsiao, M., Elnainayz, M.","Tacue: A timing-aware cuts enumeration algorithm for parallel synthesis",2014,"Proceedings - Design Automation Conference",,, 2593227,"","",,3,10.1145/2593069.2593227,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903180615&doi=10.1145%2f2593069.2593227&partnerID=40&md5=57a2db84cedb989b0166d7eb2ad2f612",Conference Paper,Scopus,2-s2.0-84903180615
"Liao, K.-Y., Chen, P.-J., Lin, A.-F., Li, J.C.-M., Hsiao, M.S., Wang, L.-T.","GPU-based timing-aware test generation for small delay defects",2014,"Proceedings - 2014 19th IEEE European Test Symposium, ETS 2014",,, 6847835,"","",,2,10.1109/ETS.2014.6847835,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904490767&doi=10.1109%2fETS.2014.6847835&partnerID=40&md5=7c392a9dc22294a1e537f068d9e1dd18",Conference Paper,Scopus,2-s2.0-84904490767
"Desai, A.R., Ganta, D., Hsiao, M.S., Nazhandali, L., Wang, C., Hall, S.","Anti-counterfeit Integrated Circuits using fuse and tamper-resistant time-stamp circuitry",2013,"2013 IEEE International Conference on Technologies for Homeland Security, HST 2013",,, 6699051,"480","485",,1,10.1109/THS.2013.6699051,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893301568&doi=10.1109%2fTHS.2013.6699051&partnerID=40&md5=b17e921aa2a7470e1a7ffca4f7329a3e",Conference Paper,Scopus,2-s2.0-84893301568
"Bakshi, D., Hsiao, M.S.","LFSR seed computation and reduction using SMT-based fault-chaining",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513672,"1071","1076",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885641418&partnerID=40&md5=f5237041e122ef35f802849215368228",Conference Paper,Scopus,2-s2.0-84885641418
"Elbayoumi, M., Hsiao, M.S., ElNainay, M.","A novel concurrent cache-friendly binary decision diagram construction for multi-core platforms",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513737,"1427","1430",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885593501&partnerID=40&md5=f603937ce92723fac281a79af850f663",Conference Paper,Scopus,2-s2.0-84885593501
"Prabhu, S., Hsiao, M.S., Lingappan, L., Gangaram, V.","Test generation for circuits with embedded memories using SMT",2013,"Proceedings - 2013 18th IEEE European Test Symposium, ETS 2013",,, 6569390,"","",,,10.1109/ETS.2013.6569390,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883408163&doi=10.1109%2fETS.2013.6569390&partnerID=40&md5=fad599bcd781e54298768960019f431e",Conference Paper,Scopus,2-s2.0-84883408163
"Elbayoumi, M., Hsiao, M.S., ElNainay, M.","Set-cover-based critical implications selection to improve SAT-based bounded model checking [extended abstract]",2013,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"331","332",,2,10.1145/2483028.2483128,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878210256&doi=10.1145%2f2483028.2483128&partnerID=40&md5=85fcc5c1bbe4fdcab3906f27d2ccc1b3",Conference Paper,Scopus,2-s2.0-84878210256
"Moudgil, R., Ganta, D., Nazhandali, L., Hsiao, M., Wang, C., Hall, S.","A novel statistical and circuit-based technique for counterfeit detection in existing ICs",2013,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"1","6",,5,10.1145/2483028.2483049,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878185358&doi=10.1145%2f2483028.2483049&partnerID=40&md5=3216545227c9ced24a97a9541b3b5396",Conference Paper,Scopus,2-s2.0-84878185358
"Desai, A.R., Hsiao, M.S., Wang, C., Nazhandali, L., Hall, S.","Interlocking obfuscation for anti-tamper hardware",2013,"ACM International Conference Proceeding Series",,, 8,"","",,5,10.1145/2459976.2459985,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875987696&doi=10.1145%2f2459976.2459985&partnerID=40&md5=b44a5c971031152275443930aff4b2fc",Conference Paper,Scopus,2-s2.0-84875987696
"Gent, K., Hsiao, M.S.","Functional test generation at the RTL using swarm intelligence and bounded model checking",2013,"Proceedings of the Asian Test Symposium",,, 6690647,"233","238",,9,10.1109/ATS.2013.51,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893505953&doi=10.1109%2fATS.2013.51&partnerID=40&md5=3def59cb6fd178cb8c4ef592104e6396",Conference Paper,Scopus,2-s2.0-84893505953
"Elbayoumi, M., Hsiao, M.S., Elnainay, M.","Selecting critical implications with set-covering formulation for SAT-based Bounded Model Checking",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657070,"390","395",,1,10.1109/ICCD.2013.6657070,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892524180&doi=10.1109%2fICCD.2013.6657070&partnerID=40&md5=a0c1c6a3c6d9f9620b16928b97d6fb03",Conference Paper,Scopus,2-s2.0-84892524180
"Bélanger, F., Crossler, R.E., Hiller, J.S., Park, J.-M., Hsiao, M.S.","POCKET: A tool for protecting children's privacy online",2013,"Decision Support Systems","54","2",,"1161","1173",,2,10.1016/j.dss.2012.11.010,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871718967&doi=10.1016%2fj.dss.2012.11.010&partnerID=40&md5=7a6f89491dec4b9c15a6c509a6870e9c",Article,Scopus,2-s2.0-84871718967
"Bhunia, S., Abramovici, M., Agrawal, D., Hsiao, M.S., Plusquellic, J., Tehranipoor, M., Bradley, P.","Protection against hardware trojan attacks: Towards a comprehensive solution",2013,"IEEE Design and Test","30","3", 2196252,"6","17",,41,10.1109/MDT.2012.2196252,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898929519&doi=10.1109%2fMDT.2012.2196252&partnerID=40&md5=96b7da4b840702ae38b45166931a4aa2",Article,Scopus,2-s2.0-84898929519
"Shrestha, G., Hsiao, M.S.","Ensuring trust of third-party hardware design with constrained sequential equivalence checking",2012,"2012 IEEE International Conference on Technologies for Homeland Security, HST 2012",,, 6459818,"7","12",,3,10.1109/THS.2012.6459818,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874574444&doi=10.1109%2fTHS.2012.6459818&partnerID=40&md5=e3e20c8d9164b79fb0c8ad5c991acf40",Conference Paper,Scopus,2-s2.0-84874574444
"Nguyen, H., Hsiao, M.S.","Sequential equivalence checking of hard instances with targeted inductive invariants and efficient filtering strategies",2012,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 6418236,"1","8",,,10.1109/HLDVT.2012.6418236,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874303324&doi=10.1109%2fHLDVT.2012.6418236&partnerID=40&md5=d38efede5d1728d64ffc622deb422d7c",Conference Paper,Scopus,2-s2.0-84874303324
"Li, M., Gent, K., Hsiao, M.S.","Design validation of RTL circuits using evolutionary swarm intelligence",2012,"Proceedings - International Test Conference",,, 6401556,"","",,13,10.1109/TEST.2012.6401556,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873206259&doi=10.1109%2fTEST.2012.6401556&partnerID=40&md5=ad7743af2a44e189e96445726394037d",Conference Paper,Scopus,2-s2.0-84873206259
"Short, N.J., Abbott, A.L., Hsiao, M.S., Fox, E.A.","Robust feature extraction in fingerprint images using ridge model tracking",2012,"2012 IEEE 5th International Conference on Biometrics: Theory, Applications and Systems, BTAS 2012",,, 6374586,"259","264",,1,10.1109/BTAS.2012.6374586,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871975369&doi=10.1109%2fBTAS.2012.6374586&partnerID=40&md5=091d4b135cc3554881df0e705c253c29",Conference Paper,Scopus,2-s2.0-84871975369
"Short, N.J., Abbott, A.L., Hsiao, M.S., Fox, E.A.","Temporal analysis of fingerprint impressions",2012,"2012 IEEE 5th International Conference on Biometrics: Theory, Applications and Systems, BTAS 2012",,, 6374601,"359","364",,,10.1109/BTAS.2012.6374601,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871954086&doi=10.1109%2fBTAS.2012.6374601&partnerID=40&md5=cb41853eb8d9d64b7c683f0e6e413d9a",Conference Paper,Scopus,2-s2.0-84871954086
"Wu, S., Wang, L.-T., Wen, X., Jone, W.-B., Hsiao, M.S., Li, F., Li, J.C.-M., Huang, J.-L.","Launch-on-shift test generation for testing scan designs containing synchronous and asynchronous clock domains",2012,"ACM Transactions on Design Automation of Electronic Systems","17","4", 48,"","",,,10.1145/2348839.2348852,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870205409&doi=10.1145%2f2348839.2348852&partnerID=40&md5=12f2c14a65f129c564efa0e4de6ef9b8",Article,Scopus,2-s2.0-84870205409
"Prabhu, S., Hsiao, M.S., Lingappan, L., Gangaram, V.","A SMT-based diagnostic test generation method for combinational circuits",2012,"Proceedings of the IEEE VLSI Test Symposium",,, 6231105,"215","220",,12,10.1109/VTS.2012.6231105,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865045532&doi=10.1109%2fVTS.2012.6231105&partnerID=40&md5=3232450148f789084d1f9b9fd65862d7",Conference Paper,Scopus,2-s2.0-84865045532
"Li, M., Hsiao, M.S.","RAG: An efficient reliability analysis of logic circuits on graphics processing units",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176487,"316","319",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862107820&partnerID=40&md5=6a1d257214d9127018839d7504e7f988",Conference Paper,Scopus,2-s2.0-84862107820
"Chandrasekar, K., Misra, S.K., Sengupta, S., Hsiao, M.S.","A scan pattern debugger for partial scan industrial designs",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176531,"558","561",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862065539&partnerID=40&md5=52dfa45a71f8a338f21bf320ee58aaee",Conference Paper,Scopus,2-s2.0-84862065539
"Prabhu, S., Hsiao, M.S., Lingappan, L., Gangaram, V.","A novel SMT-based technique for LFSR reseeding",2012,"Proceedings of the IEEE International Conference on VLSI Design",,, 6167784,"394","399",,5,10.1109/VLSID.2012.103,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859886368&doi=10.1109%2fVLSID.2012.103&partnerID=40&md5=7f6bbbc66562110b6153fc997464640f",Conference Paper,Scopus,2-s2.0-84859886368
"Short, N.J., Lynn Abbott, A., Hsiao, M.S., Fox, E.A.","Reducing descriptor measurement error through Bayesian estimation of fingerprint minutia location and direction",2012,"IET Biometrics","1","1",,"82","90",,2,10.1049/iet-bmt.2011.0010,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866648966&doi=10.1049%2fiet-bmt.2011.0010&partnerID=40&md5=72cab5bc11f617cd718fa3637835d794",Article,Scopus,2-s2.0-84866648966
"Fang, L., Hsiao, M.S.","A fast approximation algorithm for MIN-ONE SAT and its application on MAX-SAT solving",2011,"Advanced Techniques in Logic Synthesis, Optimizations and Applications",,,,"149","170",,,10.1007/978-1-4419-7518-8_9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885739673&doi=10.1007%2f978-1-4419-7518-8_9&partnerID=40&md5=fc3adac665b25c83963098c139e2185c",Book Chapter,Scopus,2-s2.0-84885739673
"Jagadeesan, H., Hsiao, M.S.","Continuous authentication in computers",2011,"Continuous Authentication Using Biometrics: Data, Models, and Metrics",,,,"40","66",,2,10.4018/978-1-61350-129-0.ch003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898333351&doi=10.4018%2f978-1-61350-129-0.ch003&partnerID=40&md5=b8f9ae4ef442060c2e9eadd0c7d2748e",Book Chapter,Scopus,2-s2.0-84898333351
"Hu, W., Nguyen, H., Hsiao, M.S.","Sufficiency-based filtering of invariants for Sequential Equivalence Checking",2011,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 6114159,"1","8",,2,10.1109/HLDVT.2011.6114159,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856183287&doi=10.1109%2fHLDVT.2011.6114159&partnerID=40&md5=76fa0876eac0dec662cbce19c9ddab81",Conference Paper,Scopus,2-s2.0-84856183287
"Short, N.J., Abbott, A.L., Hsiao, M.S., Fox, E.A.","A Bayesian approach to fingerprint minutia localization and quality assessment using adaptable templates",2011,"2011 International Joint Conference on Biometrics, IJCB 2011",,, 6117489,"","",,3,10.1109/IJCB.2011.6117489,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856094299&doi=10.1109%2fIJCB.2011.6117489&partnerID=40&md5=2dabbe2cb3669d96e7a6913dd1d93979",Conference Paper,Scopus,2-s2.0-84856094299
"Li, M., Gent, K., Hsiao, M.S.","Utilizing GPGPUs for design validation with a modified Ant Colony Optimization",2011,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 6113988,"128","135",,1,10.1109/HLDVT.2011.6113988,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862913414&doi=10.1109%2fHLDVT.2011.6113988&partnerID=40&md5=62be6f28a39919b48736500022963e79",Conference Paper,Scopus,2-s2.0-84862913414
"Prabhu, S., Hsiao, M.S., Krishnamoorthy, S., Lingappan, L., Gangaram, V., Grundy, J.","An efficient 2-phase strategy to achieve high branch coverage",2011,"Proceedings of the Asian Test Symposium",,, 6114531,"167","174",,1,10.1109/ATS.2011.83,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856132935&doi=10.1109%2fATS.2011.83&partnerID=40&md5=9f600595aca2a6972aa01dbdae56b427",Conference Paper,Scopus,2-s2.0-84856132935
"Li, M., Hsiao, M.S.","3-D parallel fault simulation with GPGPU",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","10", 6022009,"1545","1555",,13,10.1109/TCAD.2011.2158432,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053255586&doi=10.1109%2fTCAD.2011.2158432&partnerID=40&md5=6b013891cd2d551347ce1180c03de51c",Article,Scopus,2-s2.0-80053255586
"Park, S.H., Leidig, J.P., Li, L.T., Fox, E.A., Short, N.J., Hoyle, K.E., Abbott, A.L., Hsiao, M.S.","Experiment and analysis services in a fingerprint digital library for collaborative research",2011,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6966 LNCS",,,"179","191",,,10.1007/978-3-642-24469-8_20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053018513&doi=10.1007%2f978-3-642-24469-8_20&partnerID=40&md5=d5adb7ea481efd57cc3d6ade9a004781",Conference Paper,Scopus,2-s2.0-80053018513
"Krishnamoorthy, S., Hsiao, M.S., Lingappan, L.","Strategies for scalable symbolic execution-driven test generation for programs",2011,"Science China Information Sciences","54","9",,"1797","1812",,4,10.1007/s11432-011-4368-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961043477&doi=10.1007%2fs11432-011-4368-7&partnerID=40&md5=96190300832e30d5c5cc83dd3db3bc53",Article,Scopus,2-s2.0-79961043477
"Banga, M., Hsiao, M.S.","ODETTE: A non-scan design-for-test methodology for Trojan detection in ICs",2011,"2011 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2011",,, 5954989,"18","23",,22,10.1109/HST.2011.5954989,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052000335&doi=10.1109%2fHST.2011.5954989&partnerID=40&md5=a2932a2d8f553328c831d5b4f9e403e9",Conference Paper,Scopus,2-s2.0-80052000335
"Li, M., Hsiao, M.S.","High-performance diagnostic fault simulation on GPUs",2011,"Proceedings - 16th IEEE European Test Symposium, ETS 2011",,, 5957956,"210","",,,10.1109/ETS.2011.41,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052003662&doi=10.1109%2fETS.2011.41&partnerID=40&md5=d9aa5d79a155b934a1dd68815a642e80",Conference Paper,Scopus,2-s2.0-80052003662
"Banga, M., Rahagude, N., Hsiao, M.S.","Design-for-test methodology for non-scan at-speed testing",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763041,"191","196",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957565389&partnerID=40&md5=2192d2fe061979f9670c6e0d0d71317e",Conference Paper,Scopus,2-s2.0-79957565389
"Chandrasekar, M., Hsiao, M.S.","A novel learning framework for state space exploration based on search state extensibility relation",2011,"Proceedings of the IEEE International Conference on VLSI Design",,, 5718779,"64","69",,,10.1109/VLSID.2011.57,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952836462&doi=10.1109%2fVLSID.2011.57&partnerID=40&md5=5f10702e8a073a83dbdd6bff5f629654",Conference Paper,Scopus,2-s2.0-79952836462
"Chandrasekar, M., Hsiao, M.S.","Fault collapsing using a novel extensibility relation",2011,"Proceedings of the IEEE International Conference on VLSI Design",,, 5718813,"268","273",,,10.1109/VLSID.2011.56,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952852780&doi=10.1109%2fVLSID.2011.56&partnerID=40&md5=3c095e36eda8fcfcda363cceb99119c4",Conference Paper,Scopus,2-s2.0-79952852780
"Prabhakar, S., Sethuram, R., Hsiao, M.S.","Trace buffer-based silicon debug with lossless compression",2011,"Proceedings of the IEEE International Conference on VLSI Design",,, 5718828,"358","363",,5,10.1109/VLSID.2011.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952826411&doi=10.1109%2fVLSID.2011.31&partnerID=40&md5=5e6ab3ed04d871c9fefcbd92d092828b",Conference Paper,Scopus,2-s2.0-79952826411
"Wu, S., Wang, L.-T., Wen, X., Jiang, Z., Tan, L., Zhang, Y., Hu, Y., Jone, W.-B., Hsiao, M.S., Li, J.C.-M., Huang, J.-L., Yu, L.","Using launch-on-capture for testing scan designs containing synchronous and asynchronous clock domains",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","3", 5715613,"455","463",,2,10.1109/TCAD.2010.2092510,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951917728&doi=10.1109%2fTCAD.2010.2092510&partnerID=40&md5=95a1722d03d2161957345aa85dd10f2c",Article,Scopus,2-s2.0-79951917728
"Li, M., Hsiao, M.S.","FSimGP2: An efficient fault simulator with GPGPU",2010,"Proceedings of the Asian Test Symposium",,, 5692213,"15","20",,11,10.1109/ATS.2010.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951649060&doi=10.1109%2fATS.2010.12&partnerID=40&md5=6d4fe6d86e9f5f52bdcd2f3fb0a65cec",Conference Paper,Scopus,2-s2.0-79951649060
"Goel, N., Hsiao, M.S., Ramakrishnan, N., Zaki, M.J.","Mining complex boolean expressions for sequential equivalence checking",2010,"Proceedings of the Asian Test Symposium",,, 5692286,"442","447",,5,10.1109/ATS.2010.81,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951616830&doi=10.1109%2fATS.2010.81&partnerID=40&md5=63a1bd0e3d27156fa13ff9639e94c422",Conference Paper,Scopus,2-s2.0-79951616830
"Krishnamoorthy, S., Hsiao, M.S., Lingappan, L.","Tackling the path explosion problem in symbolic execution-driven test generation for programs",2010,"Proceedings of the Asian Test Symposium",,, 5692223,"59","64",,5,10.1109/ATS.2010.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951663321&doi=10.1109%2fATS.2010.19&partnerID=40&md5=a54c26c485493dcd2c1a6ae3ea983966",Conference Paper,Scopus,2-s2.0-79951663321
"Rahagude, N., Chandrasekar, M., Hsiao, M.S.","DFT + DFD: An integrated method for design for testability and diagnosability",2010,"Proceedings of the Asian Test Symposium",,, 5692250,"218","223",,1,10.1109/ATS.2010.46,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951667957&doi=10.1109%2fATS.2010.46&partnerID=40&md5=2bf3838792e892cc6c4fbd76e65ef577",Conference Paper,Scopus,2-s2.0-79951667957
"Banga, M., Hsiao, M.S.","Trusted RTL: Trojan detection methodology in pre-silicon designs",2010,"Proceedings of the 2010 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2010",,, 5513114,"56","59",,42,10.1109/HST.2010.5513114,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955766024&doi=10.1109%2fHST.2010.5513114&partnerID=40&md5=bb87dc20f2263a608059c50c64af8a49",Conference Paper,Scopus,2-s2.0-77955766024
"Li, M., Zheng, Y., Hsiao, M.S., Huang, C.","Reversible logic synthesis through ant colony optimization",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457190,"307","310",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953097249&partnerID=40&md5=7ec5beb82b177956a801c835b6bdf82a",Conference Paper,Scopus,2-s2.0-77953097249
"Prabhakar, S., Hsiao, M.S.","Multiplexed trace signal selection using non-trivial implication-based correlation",2010,"Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010",,, 5450503,"697","704",,9,10.1109/ISQED.2010.5450503,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952645122&doi=10.1109%2fISQED.2010.5450503&partnerID=40&md5=3aa1284f972a3c4141468e66b747b5a1",Conference Paper,Scopus,2-s2.0-77952645122
"Chandrasekar, M., Rahagude, N.P., Hsiao, M.S.","Search state compatibility based incremental learning framework and output deviation based X-filling for diagnostic test generation",2010,"Journal of Electronic Testing: Theory and Applications (JETTA)","26","2",,"165","176",,7,10.1007/s10836-010-5142-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954564411&doi=10.1007%2fs10836-010-5142-2&partnerID=40&md5=da9fde4e9f2d8ba711a0b6ef6b16e6a1",Conference Paper,Scopus,2-s2.0-77954564411
"Jagadeesan, H., Hsiao, M.S.","A novel approach to design of user re-authentication systems",2009,"IEEE 3rd International Conference on Biometrics: Theory, Applications and Systems, BTAS 2009",,, 5339075,"","",,13,10.1109/BTAS.2009.5339075,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-71749115294&doi=10.1109%2fBTAS.2009.5339075&partnerID=40&md5=3aad4596ed0e2a08bc6fd65775dfb9b8",Conference Paper,Scopus,2-s2.0-71749115294
"Li, M., Hsiao, M.S.","An ant colony optimization technique for abstraction-guided state justification",2009,"Proceedings - International Test Conference",,, 5355676,"","",,10,10.1109/TEST.2009.5355676,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76549108579&doi=10.1109%2fTEST.2009.5355676&partnerID=40&md5=10923ca3c0613a242286679314eec4a5",Conference Paper,Scopus,2-s2.0-76549108579
"Donglikar, S., Banga, M., Chandrasekar, M., Hsiao, M.S.","Fast circuit topology based method to configure the scan chains in Illinois scan architecture",2009,"Proceedings - International Test Conference",,, 5355661,"","",,6,10.1109/TEST.2009.5355661,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76549096407&doi=10.1109%2fTEST.2009.5355661&partnerID=40&md5=b76d57a733ff27f869ad8c7f85dee83a",Conference Paper,Scopus,2-s2.0-76549096407
"Prabhakar, S., Hsiao, M.","Using non-trivial logic implications for trace bufferbased silicon debug",2009,"Proceedings of the Asian Test Symposium",,, 5359383,"131","136",,28,10.1109/ATS.2009.20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951158459&doi=10.1109%2fATS.2009.20&partnerID=40&md5=4ffcdfaa0e72b61dd9c847e603b075fb",Conference Paper,Scopus,2-s2.0-77951158459
"Li, J.C.-M., Hsiao, M.S.","Fault Simulation and Test Generation",2009,"Electronic Design Automation",,,,"851","917",,,10.1016/B978-0-12-374364-0.50021-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882844089&doi=10.1016%2fB978-0-12-374364-0.50021-7&partnerID=40&md5=3ce7fd829933ca3f402240a4f45dad0b",Book Chapter,Scopus,2-s2.0-84882844089
"Hsiao, M.S., Banga, M.","Kiss the scan goodbye: A non-scan architecture for high coverage, low test data volume and low test application time",2009,"Proceedings of the Asian Test Symposium",,, 5359350,"225","230",,2,10.1109/ATS.2009.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951154737&doi=10.1109%2fATS.2009.17&partnerID=40&md5=1129db71a53f91f05da3e0b71bf5d16a",Conference Paper,Scopus,2-s2.0-77951154737
"Chandrasekar, M., Hsiao, M.S.","Diagnostic test generation for Silicon Diagnosis with an incremental learning framework based on search state compatibility",2009,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 5340172,"68","75",,3,10.1109/HLDVT.2009.5340172,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76649126224&doi=10.1109%2fHLDVT.2009.5340172&partnerID=40&md5=9c5276bed373fa4e3bf2dd0d318aea58",Conference Paper,Scopus,2-s2.0-76649126224
"Banga, M., Hsiao, M.S.","VITAMIN: Voltage inversion technique to ascertain malicious insertions in ICs",2009,"2009 IEEE International Workshop on Hardware-Oriented Security and Trust, HOST 2009",,, 5224960,"104","107",,45,10.1109/HST.2009.5224960,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449127255&doi=10.1109%2fHST.2009.5224960&partnerID=40&md5=b09c3fc40caec3ec6ff92c065fee2b0a",Conference Paper,Scopus,2-s2.0-70449127255
"Bian, K., Park, J.-M., Hsiao, M.S., Bélanger, F., Hiller, J.","Evaluation of online resources in assisting phishing detection",2009,"Proceedings - 2009 9th Annual International Symposium on Applications and the Internet, SAINT 2009",,, 5230664,"30","36",,10,10.1109/SAINT.2009.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350508193&doi=10.1109%2fSAINT.2009.14&partnerID=40&md5=4b6000b6936c6683cf3d98a79802a208",Conference Paper,Scopus,2-s2.0-70350508193
"He, N., Hsiao, M.S.","An efficient path-oriented bitvector encoding width computation algorithm for bit-precise verification",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090920,"1602","1607",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350044897&partnerID=40&md5=7be3b42674bed6b9ec0f3c12247c0887",Conference Paper,Scopus,2-s2.0-70350044897
"MacKenzie, A.B., Reed, J.H., Athanas, P., Bostian, C.W., Buehrer, R.M., DaSilva, L.A., Ellingson, S.W., Hou, T., Hsiao, M., Park, J.-M., Patterson, C., Raman, S., Da Silva, C.R.C.M.","Cognitive radio and networking research at Virginia Tech",2009,"Proceedings of the IEEE","97","4", 4812028,"660","686",,67,10.1109/JPROC.2009.2013022,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-65049084610&doi=10.1109%2fJPROC.2009.2013022&partnerID=40&md5=90e566df2a116b2824b360f3784c30ce",Article,Scopus,2-s2.0-65049084610
"Banga, M., Hsiao, M.S.","A novel sustained vector technique for the detection of hardware trojans",2009,"Proceedings: 22nd International Conference on VLSI Design - Held Jointly with 7th International Conference on Embedded Systems",,, 4749695,"327","332",,84,10.1109/VLSI.Design.2009.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62949192896&doi=10.1109%2fVLSI.Design.2009.22&partnerID=40&md5=a40af2e7382af3a555f47973f7120cec",Conference Paper,Scopus,2-s2.0-62949192896
"Xueqi, C., Hsiao, M.S.","Ant colony optimization directed program abstraction for software bounded model checking",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751839,"46","51",,,10.1109/ICCD.2008.4751839,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349115527&doi=10.1109%2fICCD.2008.4751839&partnerID=40&md5=0f50045ecabf49ab0a4a039b92ca8780",Conference Paper,Scopus,2-s2.0-62349115527
"Parikh, A., Hsiao, M.S.","On dynamic switching of navigation for semi-formal design validation",2008,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 4695873,"41","48",,1,10.1109/HLDVT.2008.4695873,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67449123564&doi=10.1109%2fHLDVT.2008.4695873&partnerID=40&md5=812247ae66237efe9e56f9cca42b32ec",Conference Paper,Scopus,2-s2.0-67449123564
"Yardi, S., Hsiao, M.S.","Quantifying the energy efficiency of coordinated micro-architectural adaptation for multimedia workloads",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751920,"583","590",,,10.1109/ICCD.2008.4751920,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349109001&doi=10.1109%2fICCD.2008.4751920&partnerID=40&md5=ea7157862a9c2f8171fb48e33ca5e6db",Conference Paper,Scopus,2-s2.0-62349109001
"Wu, W., Hsiao, M.S.","SAT-based state justification with adaptive mining of invariants",2008,"Proceedings - International Test Conference",,, 4700567,"","",,1,10.1109/TEST.2008.4700567,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249092357&doi=10.1109%2fTEST.2008.4700567&partnerID=40&md5=ae8d579bf20c110e6d3eb90a2d0cfda2",Conference Paper,Scopus,2-s2.0-67249092357
"He, N., Hsiao, M.S.","A new testability guided abstraction to solving bit-vector formula",2008,"ACM International Conference Proceeding Series",,,,"39","45",,,10.1145/1512464.1512473,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650700452&doi=10.1145%2f1512464.1512473&partnerID=40&md5=ad3440ae79b4fe64933131f846844af9",Conference Paper,Scopus,2-s2.0-67650700452
"Hank Walker, D.M., Hsiao, M.S.","Delay Testing",2008,"System-on-Chip Test Architectures",,,,"263","306",,,10.1016/B978-012373973-5.50011-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882526341&doi=10.1016%2fB978-012373973-5.50011-5&partnerID=40&md5=208b9c3816aac6982329654b60073f61",Book Chapter,Scopus,2-s2.0-84882526341
"Banga, M., Chandrasekar, M., Lei, F., Hsiao, M.S.","Guided test generation for isolation and detection of embedded trojans in ICs",2008,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"363","366",,36,10.1145/1366110.1366196,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749145922&doi=10.1145%2f1366110.1366196&partnerID=40&md5=62e2be795a7b9fff58d2f0de896ea32c",Conference Paper,Scopus,2-s2.0-56749145922
"Giani, A., Sheng, S., Hsiao, M.S., Agrawal, V.D.","Efficient spectral techniques for sequential ATPG",2008,"Design, Automation, and Test in Europe: The Most Influential Papers of 10 Years Date",,,,"455","464",,1,10.1007/978-1-4020-6488-3_33,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84895291717&doi=10.1007%2f978-1-4020-6488-3_33&partnerID=40&md5=fe29ec6b7aa9c0b86c618c2f3da6c2c9",Book Chapter,Scopus,2-s2.0-84895291717
"Zheng, Y., Hsiao, M.S., Huang, C.","SAT-based equivalence checking of threshold logic designs for nanotechnologies",2008,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"225","230",,4,10.1145/1366110.1366167,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749125032&doi=10.1145%2f1366110.1366167&partnerID=40&md5=39703d370c055f343f54e4a0d755c6b1",Conference Paper,Scopus,2-s2.0-56749125032
"Wu, S., Wang, L.-T., Jiang, Z., Song, J., Sheu, B., Wen, X., Hsiao, M.S., Li, J.C.-M., Huang, J.-L., Apte, R.","On optimizing fault coverage, pattern count, and ATPG run time using a hybrid single-capture scheme for testing scan designs",2008,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4641167,"143","151",,,10.1109/DFT.2008.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649976838&doi=10.1109%2fDFT.2008.29&partnerID=40&md5=b4482aed0883cf9f612e5b8804dc3462",Conference Paper,Scopus,2-s2.0-67649976838
"Channakeshava, K., Bian, K., Hsiao, M., Park, J.-M., Crossler, R., Béianger, F., Aggarwal, P., Hiller, J.","On providing automatic parental consent over information collection from children",2008,"Proceedings of the 2008 International Conference on Security and Management, SAM 2008",,,,"196","202",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62749175223&partnerID=40&md5=17ad7fc66a31fd0a51a49795760443c1",Conference Paper,Scopus,2-s2.0-62749175223
"Banga, M., Hsiao, M.S.","A region based approach for the identification of hardware Trojans",2008,"2008 IEEE International Workshop on Hardware-Oriented Security and Trust, HOST",,, 4559047,"40","47",,116,10.1109/HST.2008.4559047,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51849107491&doi=10.1109%2fHST.2008.4559047&partnerID=40&md5=463e48424eb214bbf26b7b88cf95b56e",Conference Paper,Scopus,2-s2.0-51849107491
"He, N., Cheng, X., Hsiao, M.S.","A new hybrid static/run-time secure memory access protection",2008,"2008 IEEE International Conference on Technologies for Homeland Security, HST'08",,, 4534522,"603","608",,,10.1109/THS.2008.4534522,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51049120054&doi=10.1109%2fTHS.2008.4534522&partnerID=40&md5=11646ee0f8b4489cae0ab7bcff1fd6dd",Conference Paper,Scopus,2-s2.0-51049120054
"Cheng, X., He, N., Hsiao, M.S.","A new security sensitivity measurement for software variables",2008,"2008 IEEE International Conference on Technologies for Homeland Security, HST'08",,, 4534520,"593","598",,1,10.1109/THS.2008.4534520,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50649117358&doi=10.1109%2fTHS.2008.4534520&partnerID=40&md5=d506307b178da447093a5158fade29ad",Conference Paper,Scopus,2-s2.0-50649117358
"Hiller, J., Belanger, F., Hsiao, M., Park, J.-M.","POCKET protection",2008,"American Business Law Journal","45","3",,"417","453",,2,10.1111/j.1744-1714.2008.00061.x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49649097066&doi=10.1111%2fj.1744-1714.2008.00061.x&partnerID=40&md5=8078387b8d9b6e908e21066a431e9495",Article,Scopus,2-s2.0-49649097066
"Wu, W., Hsiao, M.S.","Efficient design validation based on cultural algorithms",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484714,"402","407",,13,10.1109/DATE.2008.4484714,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749084321&doi=10.1109%2fDATE.2008.4484714&partnerID=40&md5=7539b6f45b330d3fe0a4ca2f06e996db",Conference Paper,Scopus,2-s2.0-49749084321
"Fang, L., Hsiao, M.S.","A fast approximation algorithm for MIN-ONE SAT",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484921,"1087","1090",,4,10.1109/DATE.2008.4484921,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749124985&doi=10.1109%2fDATE.2008.4484921&partnerID=40&md5=9105884fc22d1b09a0985252ff6eb9d9",Conference Paper,Scopus,2-s2.0-49749124985
"Cheng, X., Hsiao, M.S.","Simulation-directed invariant mining for software verification",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484757,"682","687",,9,10.1109/DATE.2008.4484757,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749119976&doi=10.1109%2fDATE.2008.4484757&partnerID=40&md5=449e503e3657f40b55a927cfe8151c28",Conference Paper,Scopus,2-s2.0-49749119976
"Kim, H.-S., Kang, S., Hsiao, M.S.","A new scan architecture for both low power testing and test volume compression under SOC test environment",2008,"Journal of Electronic Testing: Theory and Applications (JETTA)","24","4",,"365","378",,7,10.1007/s10836-008-5062-6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-44649117590&doi=10.1007%2fs10836-008-5062-6&partnerID=40&md5=18c9c05649868cc1862060b5cfd024ef",Article,Scopus,2-s2.0-44649117590
"Fang, L., Hsiao, M.S.","Bilateral testing of nano-scale fault-tolerant circuits",2008,"Journal of Electronic Testing: Theory and Applications (JETTA)","24","1-3",,"285","296",,3,10.1007/s10836-007-5041-3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40949116734&doi=10.1007%2fs10836-007-5041-3&partnerID=40&md5=e9c78fb6f46ba8da09ee2abc91c7af42",Conference Paper,Scopus,2-s2.0-40949116734
"Parikh, A., Wu, W., Hsiao, M.S.","Mining-guided state justification with partitioned navigation tracks",2008,"Proceedings - International Test Conference",,, 4437588,"","",,1,10.1109/TEST.2007.4437588,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749201593&doi=10.1109%2fTEST.2007.4437588&partnerID=40&md5=f5f4e415e5abb713c4a226da5dd5c53e",Conference Paper,Scopus,2-s2.0-39749201593
"Li, B., Fang, L., Hsiao, M.S.","Efficient power droop aware delay fault testing",2008,"Proceedings - International Test Conference",,, 4437597,"","",,,10.1109/TEST.2007.4437597,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749154229&doi=10.1109%2fTEST.2007.4437597&partnerID=40&md5=b6beacbb249a4fea8bb2d595bd594536",Conference Paper,Scopus,2-s2.0-39749154229
"Wu, W., Hsiao, M.S.","Mining global constraints with domain knowledge for improving bounded sequential equivalence checking",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","1",,"197","201",,3,10.1109/TCAD.2007.907240,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37249045489&doi=10.1109%2fTCAD.2007.907240&partnerID=40&md5=440f95c7fa1bc4e9cad381e51b723b42",Article,Scopus,2-s2.0-37249045489
"Chen, X., Hsiao, M.S.","Characteristic states and cooperative game based search for efficient sequential ATPG and design validation",2007,"Proceedings - International Test Conference",,, 4079344,"","",,,10.1109/TEST.2006.297666,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749184071&doi=10.1109%2fTEST.2006.297666&partnerID=40&md5=15877c290cd2b31a41d29e79cc95fb1e",Conference Paper,Scopus,2-s2.0-39749184071
"Hsiao, M., Hoskote, Y.","Chairs' welcome message",2007,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 4392773,"","",,,10.1109/HLDVT.2007.4392773,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47949104300&doi=10.1109%2fHLDVT.2007.4392773&partnerID=40&md5=63d3202780ae220a87bdc7e10c8c7456",Editorial,Scopus,2-s2.0-47949104300
"He, N., Hsiao, M.S.","Bounded model checking of embedded software in wireless cognitive radio systems",2007,"2007 IEEE International Conference on Computer Design, ICCD 2007",,, 4601875,"19","24",,5,10.1109/ICCD.2007.4601875,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949153277&doi=10.1109%2fICCD.2007.4601875&partnerID=40&md5=bd2363a7167859125fd27982b843c5ca",Conference Paper,Scopus,2-s2.0-52949153277
"Vimjam, V.C., Hsiao, M.S.","Explicit safety property strengthening in SAT-based induction",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092024,"63","68",,5,10.1109/VLSID.2007.80,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349119981&doi=10.1109%2fVLSID.2007.80&partnerID=40&md5=467e78b76befe38ce64f8f5480c3cb06",Conference Paper,Scopus,2-s2.0-48349119981
"Wu, W., Hsiao, M.S.","Mining sequential constraints for pseudo-functional testing",2007,"Proceedings of the Asian Test Symposium",,, 4387977,"19","24",,6,10.1109/ATS.2007.4387977,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48049093491&doi=10.1109%2fATS.2007.4387977&partnerID=40&md5=ea4903e9e2a7349584a4861ee232c3fc",Conference Paper,Scopus,2-s2.0-48049093491
"Vimjam, V.C., Enamul Amyeen, M., Guo, R., Venkataraman, S., Hsiao, M., Yang, K.","Using scan-dump values to improve functional-diagnosis methodology",2007,"Proceedings of the IEEE VLSI Test Symposium",,, 4209918,"231","236",,6,10.1109/VTS.2007.88,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37549055852&doi=10.1109%2fVTS.2007.88&partnerID=40&md5=cbd5c9c78ce7f783c30ff7ced5fd3fda",Conference Paper,Scopus,2-s2.0-37549055852
"Syal, M., Chandrasekar, K., Vimjam, V., Hsiao, M.S., Chang, Y.-S., Chakravarty, S.","A study of implication based pseudo functional testing",2007,"Proceedings - International Test Conference",,, 4079345,"","",,3,10.1109/TEST.2006.297667,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749101634&doi=10.1109%2fTEST.2006.297667&partnerID=40&md5=c7b3540d33f6098e99f44bd89ea9d235",Conference Paper,Scopus,2-s2.0-39749101634
"Crossler, R., Belanger, F., Hiller, J., Aggarwal, P., Channakeshava, K., Bian, K., Park, J.-M., Hsiao, M.","Parents and the internet: Privacy awareness, practices, and control",2007,"Association for Information Systems - 13th Americas Conference on Information Systems, AMCIS 2007: Reaching New Heights","4",,,"2494","2503",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870160072&partnerID=40&md5=3892424620dc5be35acf92df1ed44a56",Conference Paper,Scopus,2-s2.0-84870160072
"Yardi, S.M., Hsiao, M.S.","Integrating validation and verification in the digital design curriculum",2007,"Proceedings - MSE 2007: 2007 IEEE International Conference on Microelectronic Systems Education: Educating Systems Designers for the Global Economy and a Secure World",,, 4231489,"143","144",,3,10.1109/MSE.2007.53,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548803885&doi=10.1109%2fMSE.2007.53&partnerID=40&md5=6fc79154b4e5f2dde4d6912ce5905f45",Conference Paper,Scopus,2-s2.0-34548803885
"Fang, L., Hsiao, M.S.","A new hybrid solution to boost SAT solver performance",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4211988,"1307","1312",,12,10.1109/DATE.2007.364478,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548358726&doi=10.1109%2fDATE.2007.364478&partnerID=40&md5=5cb902ab18029cb681ba7c87e57d3ba4",Conference Paper,Scopus,2-s2.0-34548358726
"Chen, X., Hsiao, M.S.","An overlapping scan architecture for reducing both test time and test power by pipelining fault detection",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","4",,"404","412",,10,10.1109/TVLSI.2007.893657,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247552897&doi=10.1109%2fTVLSI.2007.893657&partnerID=40&md5=9bb0c9ef2a968aff574109d7a4bfa283",Article,Scopus,2-s2.0-34247552897
"Cheng, X., He, N., Hsiao, M.S.","Hybrid testing and verification techniques for a cognitive radio system",2007,"Proceedings of the 11th IASTED International Conference on Software Engineering and Applications, SEA 2007",,,,"240","245",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959048319&partnerID=40&md5=b4426b25fa2791cb17d55eb490219e3d",Conference Paper,Scopus,2-s2.0-84959048319
"Hsiao, M.S.","Test generation",2006,"VLSI Test Principles and Architectures",,,,"161","262",,1,10.1016/B978-012370597-6/50008-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-53849087483&doi=10.1016%2fB978-012370597-6%2f50008-1&partnerID=40&md5=e962fcb5877622ad3a6e48d6b777fced",Book Chapter,Scopus,2-s2.0-53849087483
"Xueqi, C., Hsiao, M.S.","Simulation-based internal variable range coverage metric and test generation model",2006,"Proceedings of the 10th IASTED International Conference on Software Engineering and Applications, SEA 2006",,,,"352","357",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38049102979&partnerID=40&md5=6ddfd687817783c5eb7b3c5f8d0ea580",Conference Paper,Scopus,2-s2.0-38049102979
"Wu, W., Hsiao, M.S.","Mining global constraints for improving bounded sequential equivalence checking",2006,"Proceedings - Design Automation Conference",,,,"743","748",,12,10.1145/1146909.1147098,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547150217&doi=10.1145%2f1146909.1147098&partnerID=40&md5=49544104cfa4f413fc247b9ad09d25e0",Conference Paper,Scopus,2-s2.0-34547150217
"He, N., Hsiao, M.S.","Using symbolic simulation and weakening abstraction for formal verification of embedded software",2006,"Proceedings of the 10th IASTED International Conference on Software Engineering and Applications, SEA 2006",,,,"334","339",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38049119607&partnerID=40&md5=78c4acd212da24e0ca54c47ccb188ffc",Conference Paper,Scopus,2-s2.0-38049119607
"Lei, F., Hsiao, M.S.","Bilateral testing of nano-scale fault-tolerant circuits",2006,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4030942,"309","317",,8,10.1109/DFT.2006.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38749143324&doi=10.1109%2fDFT.2006.17&partnerID=40&md5=8c0274e81abb290e11fc1309f80eb4dd",Conference Paper,Scopus,2-s2.0-38749143324
"Vimjam, V.C., Hsiao, M.S.","Fast illegal state identification for improving SAT-based induction",2006,"Proceedings - Design Automation Conference",,,,"241","246",,4,10.1145/1146909.1146972,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547140905&doi=10.1145%2f1146909.1146972&partnerID=40&md5=197de933b7ce49bcf6f728930857e303",Conference Paper,Scopus,2-s2.0-34547140905
"Jones, R.B., Hsiao, M.","Proceedings - 11th Annual IEEE International High-Level Design Validation and Test Workshop, HLDVT'06: Chairs' welcome message",2006,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 4110048,"","",,,10.1109/HLDVT.2006.320007,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46249093341&doi=10.1109%2fHLDVT.2006.320007&partnerID=40&md5=4f61c26696bbcc3fbd4e49fde1e54e0c",Editorial,Scopus,2-s2.0-46249093341
"Chandrasekar, K., Hsiao, M.S.","Implicit search-space aware cofactor expansion: A novel preimage computation technique",2006,"IEEE International Conference on Computer Design, ICCD 2006",,, 4380829,"280","285",,1,10.1109/ICCD.2006.4380829,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749085901&doi=10.1109%2fICCD.2006.4380829&partnerID=40&md5=e6e6b7ade82f250573ea4abc2bbcd29f",Conference Paper,Scopus,2-s2.0-49749085901
"Hsiao, M., Shukla, S., Gokhale, M., Lebeck, A.","Panel: Nano-computing - Do we need new formal approaches?",2006,"Proceedings - Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE'06",,, 1695906,"85","86",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40949105902&partnerID=40&md5=ff107f82e447c7b3f24da7669adb76fd",Conference Paper,Scopus,2-s2.0-40949105902
"Vimjam, V.C., Hsiao, M.S.","Efficient fault collapsing via generalized dominance relations",2006,"Proceedings of the IEEE VLSI Test Symposium","2006",, 1617599,"258","263",,7,10.1109/VTS.2006.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751088053&doi=10.1109%2fVTS.2006.31&partnerID=40&md5=ad85056a41a6681174176b4c514e9929",Conference Paper,Scopus,2-s2.0-33751088053
"Wu, Q., Hsiao, M.S.","A new simulation-based property checking algorithm based on partitioned alternative search space traversal",2006,"IEEE Transactions on Computers","55","11",,"1325","1334",,2,10.1109/TC.2006.170,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750125524&doi=10.1109%2fTC.2006.170&partnerID=40&md5=cf546465041958d367becfc6190f55c9",Article,Scopus,2-s2.0-33750125524
"Zhang, L., Ghosh, I., Hsiao, M.S.","A framework for automatic design validation of RTL circuits using ATPG and observability-enhanced tag coverage",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","11", 1715435,"2526","2537",,6,10.1109/TCAD.2006.881333,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750586097&doi=10.1109%2fTCAD.2006.881333&partnerID=40&md5=be3604c49bcef58e91261c3ea15c13bd",Article,Scopus,2-s2.0-33750586097
"Wu, Q., Hsiao, M.S.","State variable extraction and partitioning to reduce problem complexity for ATPG and design validation",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","10", 1677710,"2263","2268",,1,10.1109/TCAD.2005.859512,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748320968&doi=10.1109%2fTCAD.2005.859512&partnerID=40&md5=7c35eef76874bd5bf7ef0623b6281e61",Article,Scopus,2-s2.0-33748320968
"Syal, M., Hsiao, M.S.","New techniques for untestable fault identification in sequential circuits",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","6",,"1117","1131",,5,10.1109/TCAD.2005.855967,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646724483&doi=10.1109%2fTCAD.2005.855967&partnerID=40&md5=5edf606fb4d85be7ea1d27ece44bd2f9",Article,Scopus,2-s2.0-33646724483
"Chen, X., Hsiao, M.S.","Testing embedded sequential cores in parallel using spectrum-based BIST",2006,"IEEE Transactions on Computers","55","2",,"150","162",,9,10.1109/TC.2006.30,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947138700&doi=10.1109%2fTC.2006.30&partnerID=40&md5=0e3aa59c2e7403b7d338660e568c52b8",Article,Scopus,2-s2.0-33947138700
"Lajaunie, R.P., Hsiao, M.S.","An effective and efficient ATPG-based combinational equivalence checker",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, S7.1,"248","253",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244465141&partnerID=40&md5=98494ad2dc9b7702c4c3b5d17551895f",Conference Paper,Scopus,2-s2.0-29244465141
"Chandrasekar, K., Hsiao, M.S.","Forward image computation with backtracing ATPG and incremental state-set construction",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, S7.2S,"254","259",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244467430&partnerID=40&md5=b8474ecfb7539b5dc350a2d4a726c3c8",Conference Paper,Scopus,2-s2.0-29244467430
"Vimjam, V.C., Syal, M., Hsiao, M.S.","Untestable fault identification through enhanced necessary value assignments",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, S4.1,"176","181",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244481535&partnerID=40&md5=bb8141690c69d28d8456f7549448d1a0",Conference Paper,Scopus,2-s2.0-29244481535
"Cheng, X., Hsiao, M.S.","Region-level approximate computation reuse for power reduction in multimedia applications",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"119","122",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444470229&partnerID=40&md5=867bb51e2bb5d4547c0863c64029b20e",Conference Paper,Scopus,2-s2.0-28444470229
"Syal, M., Hsiao, M.S.","VERISEC: VERIfying equivalence of sequential circuits using SAT",2005,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT","2005",, 1568813,"52","59",,5,10.1109/HLDVT.2005.1568813,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846642625&doi=10.1109%2fHLDVT.2005.1568813&partnerID=40&md5=7bd6828e0c8668a9e399926450a3aa71",Conference Paper,Scopus,2-s2.0-33846642625
"Chandrasekar, K., Hsiao, M.S.","Q-PREZ: QBF evaluation using partition, resolution and elimination with ZBDDs",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"189","194",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944433012&partnerID=40&md5=86c76dd6381c8b5b4c282f91a68ceecf",Conference Paper,Scopus,2-s2.0-27944433012
"Wu, Q., Hsiao, M.S.","A new simulation-based property checking algorithm based on partitioned alternative search space traversal",2005,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT","2005",, 1568825,"121","126",,,10.1109/HLDVT.2005.1568825,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846617320&doi=10.1109%2fHLDVT.2005.1568825&partnerID=40&md5=4a15634ca2117728d34bc0999517c667",Conference Paper,Scopus,2-s2.0-33846617320
"Vimjam, V.C., Hsiao, M.S.","Increasing the deductibility in CNF instances for efficient SAT-based bounded model checking",2005,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT","2005",, 1568835,"184","191",,3,10.1109/HLDVT.2005.1568835,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846639205&doi=10.1109%2fHLDVT.2005.1568835&partnerID=40&md5=89a202c5b17391de8c7651dcea5341a6",Conference Paper,Scopus,2-s2.0-33846639205
"Chandrasekar, K., Hsiao, M.S.","Integration of learning techniques into incremental satisfiability for efficient path-delay fault test generation",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395720,"1002","1007",,15,10.1109/DATE.2005.187,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646903261&doi=10.1109%2fDATE.2005.187&partnerID=40&md5=8a6a94aa9b70ec229681823df9cb9f65",Conference Paper,Scopus,2-s2.0-33646903261
"Chandrasekar, K., Hsiao, M.S.","State set management for SAT-based unbounded model checking",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524210,"585","590",,2,10.1109/ICCD.2005.99,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748522012&doi=10.1109%2fICCD.2005.99&partnerID=40&md5=e2a2973c53e6614bfb6b9c02b56b3764",Conference Paper,Scopus,2-s2.0-33748522012
"Liu, X., Hsiao, M.S., Chakravarty, S., Thadikaran, P.J.","Efficient techniques for transition testing",2005,"ACM Transactions on Design Automation of Electronic Systems","10","2",,"258","278",,9,10.1145/1059876.1059880,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30544431649&doi=10.1145%2f1059876.1059880&partnerID=40&md5=6458184a0954884bea8ed056998bb9bb",Review,Scopus,2-s2.0-30544431649
"Zhang, L., Prasad, M.R., Hsiao, M.S.","Interleaved invariant checking with dynamic abstraction",2005,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3725 LNCS",,,"81","96",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646405719&partnerID=40&md5=b2307e698d0940b027de1c326114cdfb",Conference Paper,Scopus,2-s2.0-33646405719
"Nash, D.C., Martin, T.L., Ha, D.S., Hsiao, M.S.","Towards an intrusion detection system for battery exhaustion attacks on mobile computing devices",2005,"Third IEEE International Conference on Pervasive Computing and Communications Workshops, PerCom 2005 Workshops","2005",, 1392818,"141","145",,47,10.1109/PERCOMW.2005.86,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644854066&doi=10.1109%2fPERCOMW.2005.86&partnerID=40&md5=87706bd9c298e2c07602524268ca1ccb",Conference Paper,Scopus,2-s2.0-33644854066
"Zhang, L., Prasad, M.R., Hsiao, M.S., Sidle, T.","Dynamic abstraction using SAT-based BMC",2005,"Proceedings - Design Automation Conference",,, 45.4,"754","757",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944506514&partnerID=40&md5=591ffef101814b6898f5f8bce308ad53",Conference Paper,Scopus,2-s2.0-27944506514
"Syal, M., Arora, R., Hsiao, M.S.","Extended forward implications and dual recurrence relations to identify sequentially untestable faults",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524190,"453","460",,2,10.1109/ICCD.2005.53,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748536707&doi=10.1109%2fICCD.2005.53&partnerID=40&md5=a3c15b851f745e78963a54b0db93e7b3",Conference Paper,Scopus,2-s2.0-33748536707
"Yardi, S.M., Hsiao, M.S., Martin, T.L., Ha, D.S.","Quality-driven proactive computation elimination for power-aware multimedia processing",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","I",, 1395583,"340","345",,2,10.1109/DATE.2005.248,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646923449&doi=10.1109%2fDATE.2005.248&partnerID=40&md5=f53c3dcf9bf0585087739e24c654f5f0",Conference Paper,Scopus,2-s2.0-33646923449
"Syal, M., Natarajan, S., Chakravarty, S., Hsiao, M.S.","Untestable multi-cycle path delay faults in industrial designs",2005,"Proceedings of the Asian Test Symposium","2005",, 1575429,"194","201",,1,10.1109/ATS.2005.111,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846917539&doi=10.1109%2fATS.2005.111&partnerID=40&md5=e475288698cd93bf63f63ac098dcbfcc",Conference Paper,Scopus,2-s2.0-33846917539
"Yardi, S., Channakeshava, K., Hsiao, M.S., Martin, T.L., Ha, D.S.","A formal framework for modeling and analysis of system-level dynamic power management",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524140,"119","126",,6,10.1109/ICCD.2005.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748582288&doi=10.1109%2fICCD.2005.9&partnerID=40&md5=bfdfef3765d8b312ffea29d222f08e9b",Conference Paper,Scopus,2-s2.0-33748582288
"Liu, X., Hsiao, M.S.","A novel transition fault ATPG that reduces yield loss",2005,"IEEE Design and Test of Computers","22","6",,"576","584",,15,10.1109/MDT.2005.126,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28344455783&doi=10.1109%2fMDT.2005.126&partnerID=40&md5=d254cecd3b2372ceeb3c157a8116d184",Article,Scopus,2-s2.0-28344455783
"D'Souza, A.L., Hsiao, M.S.","Error diagnosis of sequential circuits using region-based model",2005,"Journal of Electronic Testing: Theory and Applications (JETTA)","21","2",,"115","126",,3,10.1007/s10836-005-6141-6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17444427144&doi=10.1007%2fs10836-005-6141-6&partnerID=40&md5=852e899d979f157e856698add71a2120",Article,Scopus,2-s2.0-17444427144
"Chandrasekar, K., Hsiao, M.S.","Decision selection and learning for an 'all-solutions ATPG engine'",2004,"Proceedings - International Test Conference",,,,"607","616",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144416237&partnerID=40&md5=054c76fe0b4621615ac453f2ab647ffc",Conference Paper,Scopus,2-s2.0-18144416237
"Gupta, P., Hsiao, M.S.","ALAPTF: A new transition fault model and the ATPG algorithm",2004,"Proceedings - International Test Conference",,,,"1053","1060",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144399342&partnerID=40&md5=1bf55b206f4ca8ecb35a0a5b063979ee",Conference Paper,Scopus,2-s2.0-18144399342
"Arora, R., Hsiao, M.S.","Using global structural relationships of signals to accelerate SAT-based combinational equivalence checking",2004,"Journal of Universal Computer Science","10","12",,"1597","1628",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23844514345&partnerID=40&md5=646dd80e19a2ae9293d53046fc8bb24e",Article,Scopus,2-s2.0-23844514345
"Wu, Q., Hsiao, M.S.","State variable extraction to reduce problem complexity for ATPG and design validation",2004,"Proceedings - International Test Conference",,,,"820","829",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144367017&partnerID=40&md5=e4ce71703873ac26be89a644f5e6bc3e",Conference Paper,Scopus,2-s2.0-18144367017
"Liu, X., Hsiao, M.S.","On identifying functionally untestable transition faults",2004,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,,,"121","126",,3,10.1109/HLDVT.2004.1431252,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-19944377196&doi=10.1109%2fHLDVT.2004.1431252&partnerID=40&md5=b0aa5bfb7259395663cc0507d11d5719",Conference Paper,Scopus,2-s2.0-19944377196
"Arora, R., Hsiao, M.S.","CNF formula simplification using implication reasoning",2004,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,,,"129","130",,1,10.1109/HLDVT.2004.1431255,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-19944416248&doi=10.1109%2fHLDVT.2004.1431255&partnerID=40&md5=619b5c3801e586fdd6ec16dce1041484",Conference Paper,Scopus,2-s2.0-19944416248
"Syal, M., Chakravarty, S., Hsiao, M.S.","Identifying untestable transition faults in latch based designs with multiple clocks",2004,"Proceedings - International Test Conference",,,,"1034","1043",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144375977&partnerID=40&md5=a2f1465d12b34ec4752def95515ea97c",Conference Paper,Scopus,2-s2.0-18144375977
"Zhang, L., Prasad, M.R., Hsiao, M.S.","Incremental deductive &amp; inductive reasoning for SAT-based Bounded Model Checking",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 7A.2,"502","509",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244369431&partnerID=40&md5=09cae7ff62f218e1ac3595b1a88d9840",Conference Paper,Scopus,2-s2.0-16244369431
"Sheng, S., Hsiao, M.S.","Success-driven learning in ATPG for preimage computation",2004,"IEEE Design and Test of Computers","21","6",,"504","512",,3,10.1109/MDT.2004.97,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-11244321780&doi=10.1109%2fMDT.2004.97&partnerID=40&md5=ab5964d64204d0cedbc2c0b4802cd8ca",Article,Scopus,2-s2.0-11244321780
"Wu, Q., Hsiao, M.S.","Efficient ATPG for design validation based on partitioned state exploration histories",2004,"Proceedings of the IEEE VLSI Test Symposium",,,,"389","394",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142683888&partnerID=40&md5=6f40a0a0ad1f25f14850c15787f6cad2",Conference Paper,Scopus,2-s2.0-3142683888
"Li, B., Hsiao, M.S., Sheng, S.","A novel SAT all-solutions solver for efficient preimage computation",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","1",,,"272","277",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042519199&partnerID=40&md5=403ae34b3f537ab0a3cb4d5e335da2b6",Conference Paper,Scopus,2-s2.0-3042519199
"Martin, T., Hsiao, M., Ha, D., Krishnaswami, J.","Denial-of-service attacks on battery-powered mobile computers",2004,"Proceedings - Second IEEE Annual Conference on Pervasive Computing and Communications, PerCom",,,,"309","318",,84,10.1109/PERCOM.2004.1276868,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2642584004&doi=10.1109%2fPERCOM.2004.1276868&partnerID=40&md5=5a2badfb9d44244fb12ec1bf508b5fbd",Conference Paper,Scopus,2-s2.0-2642584004
"Arora, R., Hsiao, M.S.","Enhancing SAT-based bounded model checking using sequential logic implications",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"784","787",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342655036&partnerID=40&md5=bbf36b208700f254e0dffb8d2170c25a",Conference Paper,Scopus,2-s2.0-2342655036
"Syal, M., Hsiao, M.S.","Untestable fault identification using recurrence relations and impossible value assignments",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"481","486",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342525161&partnerID=40&md5=0f548166012d46cd04b18a41c1134ac8",Conference Paper,Scopus,2-s2.0-2342525161
"Prasad, M.R., Hsiao, M.S., Jain, J.","Can SAT be used to improve sequential ATPG methods ?",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"585","590",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342586655&partnerID=40&md5=d383d29ddf58dec7692423339f57dcad",Conference Paper,Scopus,2-s2.0-2342586655
"Sheng, S., Hsiao, M.","Efficient preimage computation using a novel success-driven ATPG",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253708,"822","827",,16,10.1109/DATE.2003.1253708,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893723459&doi=10.1109%2fDATE.2003.1253708&partnerID=40&md5=e54f9e4019a6f43ba2315402efc567ff",Conference Paper,Scopus,2-s2.0-84893723459
"Syal, M., Hsiao, M.S.","A novel, low-cost algorithm for sequentially untestable fault identification",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253626,"316","321",,7,10.1109/DATE.2003.1253626,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342496209&doi=10.1109%2fDATE.2003.1253626&partnerID=40&md5=fd134d72c68879d73f52a703e85793a4",Conference Paper,Scopus,2-s2.0-2342496209
"Zhang, L., Ghosh, I., Hsiao, M.","Efficient Sequential ATPG for Functional RTL Circuits",2003,"IEEE International Test Conference (TC)",,,,"290","298",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242303066&partnerID=40&md5=2c4037e12c610a4f4410a7e64ff5fc7e",Conference Paper,Scopus,2-s2.0-0242303066
"Wu, Q., Hsiao, M.S.","Efficient Sequential ATPG Based on Partitioned Finite-State-Machine Traversal",2003,"IEEE International Test Conference (TC)",,,,"281","289",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142184816&partnerID=40&md5=f0747363fd88e923b9cf5fdbd2ebefaf",Conference Paper,Scopus,2-s2.0-0142184816
"Gupta, P., Hsiao, M.S.","High Quality ATPG for Delay Defects",2003,"IEEE International Test Conference (TC)",,,,"584","591",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142215986&partnerID=40&md5=6dd800051a2450d8ffe23ce02524e225",Conference Paper,Scopus,2-s2.0-0142215986
"Liu, X., Hsiao, M.S., Chakravarty, S., Thadikaran, P.J.","Efficient transition fault ATPG algorithms based on stuck-at test vectors",2003,"Journal of Electronic Testing: Theory and Applications (JETTA)","19","4",,"437","445",,11,10.1023/A:1024696110831,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0041473853&doi=10.1023%2fA%3a1024696110831&partnerID=40&md5=57303f8132cf89a9d1549d0a52e3389c",Article,Scopus,2-s2.0-0041473853
"Liu, X., Hsiao, M.S.","Constrained ATPG for broadside transition testing",2003,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2003-January",, 1250110,"175","182",,26,10.1109/TSM.2005.1250110,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971249871&doi=10.1109%2fTSM.2005.1250110&partnerID=40&md5=f64acb4a2e9f7444d2a7b46a76289f83",Conference Paper,Scopus,2-s2.0-84971249871
"Chen, X., Hsiao, M.S.","Energy-efficient logic BIST based on state correlation analysis",2003,"Proceedings of the IEEE VLSI Test Symposium","2003-January",, 1197662,"267","272",,7,10.1109/VTEST.2003.1197662,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43049096994&doi=10.1109%2fVTEST.2003.1197662&partnerID=40&md5=7de118365ce8b482927ff2bfc8d65ff0",Conference Paper,Scopus,2-s2.0-43049096994
"Arora, R., Hsiao, M.S.","Enhancing SAT-based equivalence checking with static logic implications",2003,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT","2003-January",, 1252476,"63","68",,8,10.1109/HLDVT.2003.1252476,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-19944398350&doi=10.1109%2fHLDVT.2003.1252476&partnerID=40&md5=8d01f601076ddb953d20cafa92f75f3d",Conference Paper,Scopus,2-s2.0-19944398350
"Chandrasekar, K., Hsiao, M.S.","ATPG-based preimage computation: Efficient search space pruning with ZBDD",2003,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT","2003-January",, 1252484,"117","122",,6,10.1109/HLDVT.2003.1252484,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144367266&doi=10.1109%2fHLDVT.2003.1252484&partnerID=40&md5=4bab3f93c8ee2b19623a2189fe7893b9",Conference Paper,Scopus,2-s2.0-18144367266
"Syal, M., Hsiao, M.S., Doreswamy, K.B., Chakravarty, S.","Efficient implication-based untestable bridge fault identifier",2003,"Proceedings of the IEEE VLSI Test Symposium","2003-January",, 1197680,"393","398",,1,10.1109/VTEST.2003.1197680,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860935189&doi=10.1109%2fVTEST.2003.1197680&partnerID=40&md5=3f9a4e0843381cce1f7d3a6674ceadaa",Conference Paper,Scopus,2-s2.0-84860935189
"Zhang, L., Hsiao, M., Ghosh, I.","Automatic design validation framework for HDL descriptions via RTL ATPG",2003,"Proceedings of the Asian Test Symposium","2003-January",, 1250800,"148","153",,7,10.1109/ATS.2003.1250800,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52049119761&doi=10.1109%2fATS.2003.1250800&partnerID=40&md5=6f5aa20022754a74071c93abc3b59260",Conference Paper,Scopus,2-s2.0-52049119761
"Stanley-Marbell, P., Hsiao, M.S., Kremer, U.","A hardware architecture for dynamic performance and energy adaptation",2003,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2325",,,"33","52",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949752223&partnerID=40&md5=962a9f47f0c47c4070424e0a30dd937f",Conference Paper,Scopus,2-s2.0-84949752223
"Hsiao, M.S.","Maximizing impossibilities for untestable fault identification",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998414,"949","953",,13,10.1109/DATE.2002.998414,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893729256&doi=10.1109%2fDATE.2002.998414&partnerID=40&md5=ce2d2dd216d1b8ea79067e7c7f77e583",Conference Paper,Scopus,2-s2.0-84893729256
"Seshadri, S., Hsiao, M.S.","Behavioral-level DFT via formal operator testability measures",2002,"Journal of Electronic Testing: Theory and Applications (JETTA)","18","6",,"595","611",,2,10.1023/A:1020849006472,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036919762&doi=10.1023%2fA%3a1020849006472&partnerID=40&md5=3ce2617edca3d6891ce37c4445d17d11",Article,Scopus,2-s2.0-0036919762
"Chen, X., Hsiao, M.S.","Characteristic faults and spectral information for logic BIST",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"294","298",,8,10.1145/774572.774616,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036912730&doi=10.1145%2f774572.774616&partnerID=40&md5=3fa5628e9783f57cded2e5b9d1e4b06a",Conference Paper,Scopus,2-s2.0-0036912730
"Sheng, S., Hsiao, M.S.","Efficient sequential test generation based on logic simulation",2002,"IEEE Design and Test of Computers","19","5",,"56","64",,7,10.1109/MDT.2002.1033793,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036734173&doi=10.1109%2fMDT.2002.1033793&partnerID=40&md5=32f9bf6ddaf0c1e2057de2f26bbe7a9a",Article,Scopus,2-s2.0-0036734173
"Sheng, S., Takayama, K., Hsiao, M.S.","Effective safety property checking using simulation-based sequential ATPG",2002,"Proceedings - Design Automation Conference",,,,"813","818",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036048611&partnerID=40&md5=178d9858eb0d24da9b96ee84bc0a0464",Conference Paper,Scopus,2-s2.0-0036048611
"Hsiao, M.S.","Genetic spot optimization for peak power estimation in large VLSI circuits",2002,"VLSI Design","15","1",,"407","416",,1,10.1080/1065514021000012020,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036704760&doi=10.1080%2f1065514021000012020&partnerID=40&md5=4bc83e4e99f2fdcb7b1d4141690a7614",Article,Scopus,2-s2.0-0036704760
"Giani, A., Sheng, S., Hsiao, M.S., Agrawal, V.D.","State and fault information for compaction-based test generation",2002,"Journal of Electronic Testing: Theory and Applications (JETTA)","18","1",,"63","72",,1,10.1023/A:1013780023643,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036471249&doi=10.1023%2fA%3a1013780023643&partnerID=40&md5=aea09bd996b91bb2748e509d6faab1c8",Article,Scopus,2-s2.0-0036471249
"Zhao, Y., Hsiao, M.S.","Reducing power consumption by utilizing retransmission in short range wireless network",2002,"Proceedings - Conference on Local Computer Networks, LCN","2002-January",, 1181826,"527","533",,1,10.1109/LCN.2002.1181826,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899026253&doi=10.1109%2fLCN.2002.1181826&partnerID=40&md5=ba3d2eb697840229473b747991991512",Conference Paper,Scopus,2-s2.0-84899026253
"Liu, X., Hsiao, M., Chakravarty, S., Thadikaran, P.J.","Techniques to reduce data volume and application time for transition test",2002,"IEEE International Test Conference (TC)",,, 110,"983","992",,6,10.1109/TEST.2002.1041854,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036445021&doi=10.1109%2fTEST.2002.1041854&partnerID=40&md5=b9d6139a48f5b180ed7344fc860ebf01",Article,Scopus,2-s2.0-0036445021
"Arnold, M., Hsiao, M., Kremer, U., Ryder, B.G.","Exploring the interaction between Java's implicitly thrown exceptions and instruction scheduling",2001,"International Journal of Parallel Programming","29","2",,"111","137",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942740533&partnerID=40&md5=95c780ad6d2e2f6971fd215225fe508a",Article,Scopus,2-s2.0-2942740533
"Giani, A., Sheng, S., Hsiao, M.S., Agrawal, V.D.","Efficient spectral techniques for sequential ATPG",2001,"Proceedings -Design, Automation and Test in Europe, DATE",,, 915025,"204","208",,29,10.1109/DATE.2001.915025,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893657842&doi=10.1109%2fDATE.2001.915025&partnerID=40&md5=291dec4a75f4af81fbc7b15b05a9a9de",Conference Paper,Scopus,2-s2.0-84893657842
"Sridhar, N., Hsiao, M.S.","On efficient error diagnosis of digital circuits",2001,"IEEE International Test Conference (TC)",,,,"678","687",,13,10.1109/TEST.2001.966688,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035684002&doi=10.1109%2fTEST.2001.966688&partnerID=40&md5=173237fdccd1bbe61b88770d1123e3f9",Article,Scopus,2-s2.0-0035684002
"Stanley-Marbell, P., Hsiao, M.S.","Fast, flexible, cycle-accurate energy estimation",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"141","146",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034878372&partnerID=40&md5=8f2af8ded2c93a50f237db0b59c823dd",Conference Paper,Scopus,2-s2.0-0034878372
"Sharma, S., Hsiao, M.S.","Combination of structural and state analysis for partial scan",2001,"Proceedings of the IEEE International Conference on VLSI Design",,,,"134","139",,7,10.1109/ICVD.2001.902652,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035007813&doi=10.1109%2fICVD.2001.902652&partnerID=40&md5=2c83e0fc7ac1cbacf6350b14e95e7a4a",Article,Scopus,2-s2.0-0035007813
"Giani, A., Sheng, S., Hsiao, M.S., Agrawal, V.D.","Novel spectral methods for built-in self-test in a system-on-a-chip environment",2001,"Proceedings of the IEEE VLSI Test Symposium",,,,"163","168",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034994832&partnerID=40&md5=a554901ae8a8d94a060ccf01eb38db40",Conference Paper,Scopus,2-s2.0-0034994832
"Hsu, C.-H., Kremer, U., Hsiao, M.","Compiler-directed dynamic voltage/frequency scheduling for energy reduction in microprocessors",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"275","278",,39,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034862435&partnerID=40&md5=c1f8cf8854a100500b1e5ab454cf81e1",Conference Paper,Scopus,2-s2.0-0034862435
"Hsu, C.-H., Kremer, U., Hsiao, M.","Compiler-directed dynamic frequency and voltage scheduling",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2008",,,"65","81",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871641368&partnerID=40&md5=7d366eb5be36f069d6c58a2e9d7b4e66",Conference Paper,Scopus,2-s2.0-84871641368
"Potlapally, N.R., Raghunathan, A., Lakshminarayana, G., Hsiao, M.S., Chakradhar, S.T.","Accurate power macro-modeling techniques for complex RTL circuits",2001,"Proceedings of the IEEE International Conference on VLSI Design",,,,"235","241",,20,10.1109/ICVD.2001.902666,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035005672&doi=10.1109%2fICVD.2001.902666&partnerID=40&md5=c24c244121596c63aa4a80e9424b3bbf",Article,Scopus,2-s2.0-0035005672
"Gulrajani, K., Hsiao, M.S.","Multi-node static logic implications for redundancy identification",2000,"Proceedings -Design, Automation and Test in Europe, DATE",,, 840868,"729","733",,7,10.1109/DATE.2000.840868,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350059246&doi=10.1109%2fDATE.2000.840868&partnerID=40&md5=aae797619fc5adb49955111a16d26384",Conference Paper,Scopus,2-s2.0-70350059246
"Xu, Ruofan, Hsiao, Michael S.","Embedded core testing using genetic algorithms",2000,"Proceedings of the Asian Test Symposium",,,,"254","259",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034497214&partnerID=40&md5=5c83156d094666de80f1e52cdd67c32f",Conference Paper,Scopus,2-s2.0-0034497214
"Giani, Ashish, Sheng, Shuo, Hsiao, Michael, Agrawal, Vishwani D.","Compaction-based test generation using state and fault information",2000,"Proceedings of the Asian Test Symposium",,,,"159","164",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034497145&partnerID=40&md5=bc8b29b7d56c2418fe5f32edce9e5b12",Conference Paper,Scopus,2-s2.0-0034497145
"Hsiao, M.S., Chakradhar, S.","Test set compaction using relaxed subsequence removal",2000,"Journal of Electronic Testing: Theory and Applications (JETTA)","16","4",,"319","327",,,10.1023/A:1008361817867,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034251078&doi=10.1023%2fA%3a1008361817867&partnerID=40&md5=e3b312cfe0d22c18a165d651a4654305",Article,Scopus,2-s2.0-0034251078
"Hsiao, M.S., Chakradhar, S.","Test set and fault partitioning techniques for static test sequence compaction for sequential circuits",2000,"Journal of Electronic Testing: Theory and Applications (JETTA)","16","4",,"329","338",,2,10.1023/A:1008313901938,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034249346&doi=10.1023%2fA%3a1008313901938&partnerID=40&md5=84749fc3217a24f7c6bd4be49c3a3ae0",Article,Scopus,2-s2.0-0034249346
"Hsiao, M.S., Rudnick, E.M., Patel, J.H.","Peak power estimation of VLSI circuits: New peak power measures",2000,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","8","4",,"435","439",,21,10.1109/92.863624,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034245276&doi=10.1109%2f92.863624&partnerID=40&md5=586a5ceac32d353a8ba6a6bffce57aa6",Article,Scopus,2-s2.0-0034245276
"Seshadri, S., Hsiao, M.S.","Formal value-range and variable testability techniques for high-level design-for-testability",2000,"Journal of Electronic Testing: Theory and Applications (JETTA)","16","1-2",,"131","145",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034140108&partnerID=40&md5=571d3aa44817fd7b8227cb6deda291bf",Article,Scopus,2-s2.0-0034140108
"Arnold, M., Hsiao, M., Kremer, U., Ryder, B.","Instruction scheduling in the presence of java's runtime exceptions",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1863",,,"18","34",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948978829&partnerID=40&md5=e29617361079e387f7c02bb6e8454c55",Conference Paper,Scopus,2-s2.0-84948978829
"Jain, A., Boppana, V., Mukherjee, R., Jain, J., Fujita, M., Hsiao, M.","Testing, verification, and diagnosis in the presence of unknowns",2000,"Proceedings of the IEEE VLSI Test Symposium",,,,"263","269",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033741773&partnerID=40&md5=84a66e8b7a65e6fca652d0bbf9a0a8bb",Article,Scopus,2-s2.0-0033741773
"Hsiao, M.S.","On non-statistical techniques for fast fault coverage estimation",1999,"Journal of Electronic Testing: Theory and Applications (JETTA)","15","3",,"239","254",,,10.1023/A:1008332723359,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033351193&doi=10.1023%2fA%3a1008332723359&partnerID=40&md5=95c8d416d1ca17e9fc821df18a612bdd",Article,Scopus,2-s2.0-0033351193
"Hsiao, M.S.","Peak power estimation using genetic spot optimization for large VLSI circuits",1999,"Proceedings -Design, Automation and Test in Europe, DATE",,, 761115,"175","179",,27,10.1109/DATE.1999.761115,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548345656&doi=10.1109%2fDATE.1999.761115&partnerID=40&md5=32d739110bab91be288bea249c925c55",Conference Paper,Scopus,2-s2.0-34548345656
"Seshadri, Sandhya, Hsiao, Michael S.","Integrated approach to behavioral-level design-for-testability using value-range and variable testability techniques",1999,"IEEE International Test Conference (TC)",,,,"858","867",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033314407&partnerID=40&md5=f40d0c220793718828d2b209f8b1b37e",Conference Paper,Scopus,2-s2.0-0033314407
"Hsiao, M.S., Rudnick, E.M., Patel, J.H.","Fast static compaction algorithms for sequential circuit test vectors",1999,"IEEE Transactions on Computers","48","3",,"311","322",,10,10.1109/12.754997,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033098901&doi=10.1109%2f12.754997&partnerID=40&md5=93fd9367b5f50000994e51541af72e0b",Article,Scopus,2-s2.0-0033098901
"Hsiao, Michael S., Chakradhar, Srimat T.","Partitioning and reordering techniques for static test sequence compaction of sequential circuits",1998,"Proceedings of the Asian Test Symposium",,,,"452","457",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032301202&partnerID=40&md5=6c9659015f149c7111eeaf5787881817",Conference Paper,Scopus,2-s2.0-0032301202
"Hsiao, M.S., Chakradhary, S.T.","State relaxation based subsequence removal for fast static compaction in sequential circuits",1998,"Proceedings -Design, Automation and Test in Europe, DATE",,, 655916,"577","582",,27,10.1109/DATE.1998.655916,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0003040726&doi=10.1109%2fDATE.1998.655916&partnerID=40&md5=8c38044a7840869e04b2aace7a9a15be",Conference Paper,Scopus,2-s2.0-0003040726
