
ad7606_f446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000102d8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  080104a8  080104a8  000204a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080109b4  080109b4  000302f0  2**0
                  CONTENTS
  4 .ARM          00000008  080109b4  080109b4  000209b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080109bc  080109bc  000302f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080109bc  080109bc  000209bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080109c0  080109c0  000209c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002f0  20000000  080109c4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001da4  200002f0  08010cb4  000302f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002094  08010cb4  00032094  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b401  00000000  00000000  00030320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c3b  00000000  00000000  0004b721  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016c0  00000000  00000000  0004f360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001538  00000000  00000000  00050a20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026411  00000000  00000000  00051f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bf6e  00000000  00000000  00078369  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8095  00000000  00000000  000942d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016c36c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007594  00000000  00000000  0016c3bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200002f0 	.word	0x200002f0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010490 	.word	0x08010490

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200002f4 	.word	0x200002f4
 800020c:	08010490 	.word	0x08010490

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <AD7606_RST>:
	HAL_GPIO_WritePin(AD_OS2_GPIO_Port, AD_OS2_Pin, GPIO_PIN_RESET);
}*/


void AD7606_RST(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(AD_RST_GPIO_Port, AD_RST_Pin, GPIO_PIN_SET);
 800103c:	2201      	movs	r2, #1
 800103e:	2104      	movs	r1, #4
 8001040:	4806      	ldr	r0, [pc, #24]	; (800105c <AD7606_RST+0x24>)
 8001042:	f001 fde1 	bl	8002c08 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001046:	2001      	movs	r0, #1
 8001048:	f000 fda8 	bl	8001b9c <HAL_Delay>
	HAL_GPIO_WritePin(AD_RST_GPIO_Port, AD_RST_Pin, GPIO_PIN_RESET);
 800104c:	2200      	movs	r2, #0
 800104e:	2104      	movs	r1, #4
 8001050:	4802      	ldr	r0, [pc, #8]	; (800105c <AD7606_RST+0x24>)
 8001052:	f001 fdd9 	bl	8002c08 <HAL_GPIO_WritePin>
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	40020800 	.word	0x40020800

08001060 <AD7606_StartReadBytes>:
		__NOP();
	}
	return;
}*/
void AD7606_StartReadBytes(SPI_HandleTypeDef *hspi, int16_t *pDst, uint16_t Length)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	4613      	mov	r3, r2
 800106c:	80fb      	strh	r3, [r7, #6]
	while (HAL_GPIO_ReadPin(AD_BUSY_GPIO_Port, AD_BUSY_Pin) == GPIO_PIN_SET);
 800106e:	bf00      	nop
 8001070:	2110      	movs	r1, #16
 8001072:	4809      	ldr	r0, [pc, #36]	; (8001098 <AD7606_StartReadBytes+0x38>)
 8001074:	f001 fdb0 	bl	8002bd8 <HAL_GPIO_ReadPin>
 8001078:	4603      	mov	r3, r0
 800107a:	2b01      	cmp	r3, #1
 800107c:	d0f8      	beq.n	8001070 <AD7606_StartReadBytes+0x10>
	HAL_Delay(0.000015);
 800107e:	2000      	movs	r0, #0
 8001080:	f000 fd8c 	bl	8001b9c <HAL_Delay>
	HAL_SPI_Receive_DMA(hspi, (uint8_t*)pDst, Length);
 8001084:	88fb      	ldrh	r3, [r7, #6]
 8001086:	461a      	mov	r2, r3
 8001088:	68b9      	ldr	r1, [r7, #8]
 800108a:	68f8      	ldr	r0, [r7, #12]
 800108c:	f004 fa62 	bl	8005554 <HAL_SPI_Receive_DMA>

//	HAL_SPI_Receive(hspi, (uint8_t*)pDst, Length, 10);
	//HAL_SPI_Receive(hspi, pDst, Length, 10);
//	HAL_SPI_TransmitReceive_DMA(hspi, &dummy, (uint8_t*)pDst, Length);
	return;
 8001090:	bf00      	nop

}
 8001092:	3710      	adds	r7, #16
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40020800 	.word	0x40020800

0800109c <AD7606_ConvertToVoltage>:

void AD7606_ConvertToVoltage (uint16_t Length, int16_t *pSrc, float *pDst)
{
 800109c:	b480      	push	{r7}
 800109e:	b087      	sub	sp, #28
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
 80010a8:	81fb      	strh	r3, [r7, #14]
	uint16_t i;
	for (i = 0; i < Length; i++)
 80010aa:	2300      	movs	r3, #0
 80010ac:	82fb      	strh	r3, [r7, #22]
 80010ae:	e01a      	b.n	80010e6 <AD7606_ConvertToVoltage+0x4a>
	{
		//pDst[i] = ((float)pSrc[i] * 5.5 ) / 32767.0;
		//pDst[i] = ((float)pSrc[i] * 10 * (2.5/4.5)) / 32768.0;
		//pDst[i] = (pSrc[i] * 0.00016954);
		pDst[i] = ((float)pSrc[i] * 10) / 32768.0;
 80010b0:	8afb      	ldrh	r3, [r7, #22]
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	68ba      	ldr	r2, [r7, #8]
 80010b6:	4413      	add	r3, r2
 80010b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010bc:	ee07 3a90 	vmov	s15, r3
 80010c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010c4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80010c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010cc:	8afb      	ldrh	r3, [r7, #22]
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	4413      	add	r3, r2
 80010d4:	eddf 6a09 	vldr	s13, [pc, #36]	; 80010fc <AD7606_ConvertToVoltage+0x60>
 80010d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010dc:	edc3 7a00 	vstr	s15, [r3]
	for (i = 0; i < Length; i++)
 80010e0:	8afb      	ldrh	r3, [r7, #22]
 80010e2:	3301      	adds	r3, #1
 80010e4:	82fb      	strh	r3, [r7, #22]
 80010e6:	8afa      	ldrh	r2, [r7, #22]
 80010e8:	89fb      	ldrh	r3, [r7, #14]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d3e0      	bcc.n	80010b0 <AD7606_ConvertToVoltage+0x14>
	}
	return;
 80010ee:	bf00      	nop
}
 80010f0:	371c      	adds	r7, #28
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	47000000 	.word	0x47000000

08001100 <AD7606_CO_START>:


void AD7606_CO_START(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); //Start AD7606 Conversion
 8001104:	2104      	movs	r1, #4
 8001106:	4802      	ldr	r0, [pc, #8]	; (8001110 <AD7606_CO_START+0x10>)
 8001108:	f004 fed0 	bl	8005eac <HAL_TIM_PWM_Start>
	//HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}
 8001110:	200003c4 	.word	0x200003c4

08001114 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001118:	f000 fcce 	bl	8001ab8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800111c:	f000 f828 	bl	8001170 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001120:	f000 f98c 	bl	800143c <MX_GPIO_Init>
  MX_DMA_Init();
 8001124:	f000 f96a 	bl	80013fc <MX_DMA_Init>
  MX_TIM2_Init();
 8001128:	f000 f8c8 	bl	80012bc <MX_TIM2_Init>
  MX_SPI1_Init();
 800112c:	f000 f88e 	bl	800124c <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8001130:	f009 ffa2 	bl	800b078 <MX_USB_DEVICE_Init>
  MX_USART2_UART_Init();
 8001134:	f000 f938 	bl	80013a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  //follow spi hal procedure
  HAL_SPI_DeInit(&hspi1);
 8001138:	480a      	ldr	r0, [pc, #40]	; (8001164 <main+0x50>)
 800113a:	f004 f9e2 	bl	8005502 <HAL_SPI_DeInit>
  HAL_SPI_Init(&hspi1);
 800113e:	4809      	ldr	r0, [pc, #36]	; (8001164 <main+0x50>)
 8001140:	f004 f956 	bl	80053f0 <HAL_SPI_Init>

  //AD7606_OS_SET();
  AD7606_RST();
 8001144:	f7ff ff78 	bl	8001038 <AD7606_RST>
  AD7606_CO_START();
 8001148:	f7ff ffda 	bl	8001100 <AD7606_CO_START>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  AD7606_StartReadBytes(&hspi1, bufferi, 8);
 800114c:	2208      	movs	r2, #8
 800114e:	4906      	ldr	r1, [pc, #24]	; (8001168 <main+0x54>)
 8001150:	4804      	ldr	r0, [pc, #16]	; (8001164 <main+0x50>)
 8001152:	f7ff ff85 	bl	8001060 <AD7606_StartReadBytes>

	  AD7606_ConvertToVoltage(8, bufferi, bufferf);
 8001156:	4a05      	ldr	r2, [pc, #20]	; (800116c <main+0x58>)
 8001158:	4903      	ldr	r1, [pc, #12]	; (8001168 <main+0x54>)
 800115a:	2008      	movs	r0, #8
 800115c:	f7ff ff9e 	bl	800109c <AD7606_ConvertToVoltage>
	  AD7606_StartReadBytes(&hspi1, bufferi, 8);
 8001160:	e7f4      	b.n	800114c <main+0x38>
 8001162:	bf00      	nop
 8001164:	2000030c 	.word	0x2000030c
 8001168:	20000000 	.word	0x20000000
 800116c:	20000450 	.word	0x20000450

08001170 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b094      	sub	sp, #80	; 0x50
 8001174:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001176:	f107 031c 	add.w	r3, r7, #28
 800117a:	2234      	movs	r2, #52	; 0x34
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f00a fd0e 	bl	800bba0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001184:	f107 0308 	add.w	r3, r7, #8
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001194:	2300      	movs	r3, #0
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	4b2a      	ldr	r3, [pc, #168]	; (8001244 <SystemClock_Config+0xd4>)
 800119a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119c:	4a29      	ldr	r2, [pc, #164]	; (8001244 <SystemClock_Config+0xd4>)
 800119e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011a2:	6413      	str	r3, [r2, #64]	; 0x40
 80011a4:	4b27      	ldr	r3, [pc, #156]	; (8001244 <SystemClock_Config+0xd4>)
 80011a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011b0:	2300      	movs	r3, #0
 80011b2:	603b      	str	r3, [r7, #0]
 80011b4:	4b24      	ldr	r3, [pc, #144]	; (8001248 <SystemClock_Config+0xd8>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80011bc:	4a22      	ldr	r2, [pc, #136]	; (8001248 <SystemClock_Config+0xd8>)
 80011be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011c2:	6013      	str	r3, [r2, #0]
 80011c4:	4b20      	ldr	r3, [pc, #128]	; (8001248 <SystemClock_Config+0xd8>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011cc:	603b      	str	r3, [r7, #0]
 80011ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011d0:	2301      	movs	r3, #1
 80011d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011d8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011da:	2302      	movs	r3, #2
 80011dc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011e4:	2308      	movs	r3, #8
 80011e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011e8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011ec:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011ee:	2304      	movs	r3, #4
 80011f0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011f2:	2307      	movs	r3, #7
 80011f4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011f6:	2302      	movs	r3, #2
 80011f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011fa:	f107 031c 	add.w	r3, r7, #28
 80011fe:	4618      	mov	r0, r3
 8001200:	f003 fe58 	bl	8004eb4 <HAL_RCC_OscConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800120a:	f000 f997 	bl	800153c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800120e:	230f      	movs	r3, #15
 8001210:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001212:	2302      	movs	r3, #2
 8001214:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001216:	2300      	movs	r3, #0
 8001218:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800121a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800121e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001224:	f107 0308 	add.w	r3, r7, #8
 8001228:	2102      	movs	r1, #2
 800122a:	4618      	mov	r0, r3
 800122c:	f002 ffce 	bl	80041cc <HAL_RCC_ClockConfig>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001236:	f000 f981 	bl	800153c <Error_Handler>
  }
}
 800123a:	bf00      	nop
 800123c:	3750      	adds	r7, #80	; 0x50
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40023800 	.word	0x40023800
 8001248:	40007000 	.word	0x40007000

0800124c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001250:	4b18      	ldr	r3, [pc, #96]	; (80012b4 <MX_SPI1_Init+0x68>)
 8001252:	4a19      	ldr	r2, [pc, #100]	; (80012b8 <MX_SPI1_Init+0x6c>)
 8001254:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001256:	4b17      	ldr	r3, [pc, #92]	; (80012b4 <MX_SPI1_Init+0x68>)
 8001258:	f44f 7282 	mov.w	r2, #260	; 0x104
 800125c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800125e:	4b15      	ldr	r3, [pc, #84]	; (80012b4 <MX_SPI1_Init+0x68>)
 8001260:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001264:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001266:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <MX_SPI1_Init+0x68>)
 8001268:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800126c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800126e:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <MX_SPI1_Init+0x68>)
 8001270:	2202      	movs	r2, #2
 8001272:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001274:	4b0f      	ldr	r3, [pc, #60]	; (80012b4 <MX_SPI1_Init+0x68>)
 8001276:	2201      	movs	r2, #1
 8001278:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800127a:	4b0e      	ldr	r3, [pc, #56]	; (80012b4 <MX_SPI1_Init+0x68>)
 800127c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001280:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001282:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <MX_SPI1_Init+0x68>)
 8001284:	2208      	movs	r2, #8
 8001286:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001288:	4b0a      	ldr	r3, [pc, #40]	; (80012b4 <MX_SPI1_Init+0x68>)
 800128a:	2200      	movs	r2, #0
 800128c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800128e:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <MX_SPI1_Init+0x68>)
 8001290:	2200      	movs	r2, #0
 8001292:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001294:	4b07      	ldr	r3, [pc, #28]	; (80012b4 <MX_SPI1_Init+0x68>)
 8001296:	2200      	movs	r2, #0
 8001298:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800129a:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <MX_SPI1_Init+0x68>)
 800129c:	220a      	movs	r2, #10
 800129e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012a0:	4804      	ldr	r0, [pc, #16]	; (80012b4 <MX_SPI1_Init+0x68>)
 80012a2:	f004 f8a5 	bl	80053f0 <HAL_SPI_Init>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80012ac:	f000 f946 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012b0:	bf00      	nop
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	2000030c 	.word	0x2000030c
 80012b8:	40013000 	.word	0x40013000

080012bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08e      	sub	sp, #56	; 0x38
 80012c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d0:	f107 0320 	add.w	r3, r7, #32
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]
 80012e8:	615a      	str	r2, [r3, #20]
 80012ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */


  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012ec:	4b2d      	ldr	r3, [pc, #180]	; (80013a4 <MX_TIM2_Init+0xe8>)
 80012ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840;
 80012f4:	4b2b      	ldr	r3, [pc, #172]	; (80013a4 <MX_TIM2_Init+0xe8>)
 80012f6:	f44f 7252 	mov.w	r2, #840	; 0x348
 80012fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fc:	4b29      	ldr	r3, [pc, #164]	; (80013a4 <MX_TIM2_Init+0xe8>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001302:	4b28      	ldr	r3, [pc, #160]	; (80013a4 <MX_TIM2_Init+0xe8>)
 8001304:	2263      	movs	r2, #99	; 0x63
 8001306:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001308:	4b26      	ldr	r3, [pc, #152]	; (80013a4 <MX_TIM2_Init+0xe8>)
 800130a:	2200      	movs	r2, #0
 800130c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800130e:	4b25      	ldr	r3, [pc, #148]	; (80013a4 <MX_TIM2_Init+0xe8>)
 8001310:	2200      	movs	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001314:	4823      	ldr	r0, [pc, #140]	; (80013a4 <MX_TIM2_Init+0xe8>)
 8001316:	f004 fd21 	bl	8005d5c <HAL_TIM_Base_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001320:	f000 f90c 	bl	800153c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001324:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001328:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800132a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800132e:	4619      	mov	r1, r3
 8001330:	481c      	ldr	r0, [pc, #112]	; (80013a4 <MX_TIM2_Init+0xe8>)
 8001332:	f004 ff45 	bl	80061c0 <HAL_TIM_ConfigClockSource>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800133c:	f000 f8fe 	bl	800153c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001340:	4818      	ldr	r0, [pc, #96]	; (80013a4 <MX_TIM2_Init+0xe8>)
 8001342:	f004 fd5a 	bl	8005dfa <HAL_TIM_PWM_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800134c:	f000 f8f6 	bl	800153c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001350:	2300      	movs	r3, #0
 8001352:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001354:	2300      	movs	r3, #0
 8001356:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001358:	f107 0320 	add.w	r3, r7, #32
 800135c:	4619      	mov	r1, r3
 800135e:	4811      	ldr	r0, [pc, #68]	; (80013a4 <MX_TIM2_Init+0xe8>)
 8001360:	f005 fb06 	bl	8006970 <HAL_TIMEx_MasterConfigSynchronization>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800136a:	f000 f8e7 	bl	800153c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800136e:	2360      	movs	r3, #96	; 0x60
 8001370:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 97;
 8001372:	2361      	movs	r3, #97	; 0x61
 8001374:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	2204      	movs	r2, #4
 8001382:	4619      	mov	r1, r3
 8001384:	4807      	ldr	r0, [pc, #28]	; (80013a4 <MX_TIM2_Init+0xe8>)
 8001386:	f004 fe59 	bl	800603c <HAL_TIM_PWM_ConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001390:	f000 f8d4 	bl	800153c <Error_Handler>
  /* USER CODE BEGIN TIM2_Init 2 */



  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001394:	4803      	ldr	r0, [pc, #12]	; (80013a4 <MX_TIM2_Init+0xe8>)
 8001396:	f000 f9bd 	bl	8001714 <HAL_TIM_MspPostInit>

}
 800139a:	bf00      	nop
 800139c:	3738      	adds	r7, #56	; 0x38
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200003c4 	.word	0x200003c4

080013a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013ac:	4b11      	ldr	r3, [pc, #68]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013ae:	4a12      	ldr	r2, [pc, #72]	; (80013f8 <MX_USART2_UART_Init+0x50>)
 80013b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013b2:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013ba:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013c6:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013cc:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013ce:	220c      	movs	r2, #12
 80013d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013d2:	4b08      	ldr	r3, [pc, #32]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d8:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013da:	2200      	movs	r2, #0
 80013dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013de:	4805      	ldr	r0, [pc, #20]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013e0:	f005 fb42 	bl	8006a68 <HAL_UART_Init>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013ea:	f000 f8a7 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	2000040c 	.word	0x2000040c
 80013f8:	40004400 	.word	0x40004400

080013fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	4b0c      	ldr	r3, [pc, #48]	; (8001438 <MX_DMA_Init+0x3c>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	4a0b      	ldr	r2, [pc, #44]	; (8001438 <MX_DMA_Init+0x3c>)
 800140c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001410:	6313      	str	r3, [r2, #48]	; 0x30
 8001412:	4b09      	ldr	r3, [pc, #36]	; (8001438 <MX_DMA_Init+0x3c>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800141e:	2200      	movs	r2, #0
 8001420:	2100      	movs	r1, #0
 8001422:	2038      	movs	r0, #56	; 0x38
 8001424:	f000 fcb9 	bl	8001d9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001428:	2038      	movs	r0, #56	; 0x38
 800142a:	f000 fcd2 	bl	8001dd2 <HAL_NVIC_EnableIRQ>

}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40023800 	.word	0x40023800

0800143c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08a      	sub	sp, #40	; 0x28
 8001440:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001442:	f107 0314 	add.w	r3, r7, #20
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
 8001450:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	4b36      	ldr	r3, [pc, #216]	; (8001530 <MX_GPIO_Init+0xf4>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	4a35      	ldr	r2, [pc, #212]	; (8001530 <MX_GPIO_Init+0xf4>)
 800145c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001460:	6313      	str	r3, [r2, #48]	; 0x30
 8001462:	4b33      	ldr	r3, [pc, #204]	; (8001530 <MX_GPIO_Init+0xf4>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800146a:	613b      	str	r3, [r7, #16]
 800146c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	60fb      	str	r3, [r7, #12]
 8001472:	4b2f      	ldr	r3, [pc, #188]	; (8001530 <MX_GPIO_Init+0xf4>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	4a2e      	ldr	r2, [pc, #184]	; (8001530 <MX_GPIO_Init+0xf4>)
 8001478:	f043 0304 	orr.w	r3, r3, #4
 800147c:	6313      	str	r3, [r2, #48]	; 0x30
 800147e:	4b2c      	ldr	r3, [pc, #176]	; (8001530 <MX_GPIO_Init+0xf4>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	f003 0304 	and.w	r3, r3, #4
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	60bb      	str	r3, [r7, #8]
 800148e:	4b28      	ldr	r3, [pc, #160]	; (8001530 <MX_GPIO_Init+0xf4>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	4a27      	ldr	r2, [pc, #156]	; (8001530 <MX_GPIO_Init+0xf4>)
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	6313      	str	r3, [r2, #48]	; 0x30
 800149a:	4b25      	ldr	r3, [pc, #148]	; (8001530 <MX_GPIO_Init+0xf4>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	607b      	str	r3, [r7, #4]
 80014aa:	4b21      	ldr	r3, [pc, #132]	; (8001530 <MX_GPIO_Init+0xf4>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	4a20      	ldr	r2, [pc, #128]	; (8001530 <MX_GPIO_Init+0xf4>)
 80014b0:	f043 0302 	orr.w	r3, r3, #2
 80014b4:	6313      	str	r3, [r2, #48]	; 0x30
 80014b6:	4b1e      	ldr	r3, [pc, #120]	; (8001530 <MX_GPIO_Init+0xf4>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	607b      	str	r3, [r7, #4]
 80014c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD_RST_Pin|AD_OS2_Pin, GPIO_PIN_RESET);
 80014c2:	2200      	movs	r2, #0
 80014c4:	210c      	movs	r1, #12
 80014c6:	481b      	ldr	r0, [pc, #108]	; (8001534 <MX_GPIO_Init+0xf8>)
 80014c8:	f001 fb9e 	bl	8002c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AD_OS1_Pin|AD_OS0_Pin, GPIO_PIN_RESET);
 80014cc:	2200      	movs	r2, #0
 80014ce:	2103      	movs	r1, #3
 80014d0:	4819      	ldr	r0, [pc, #100]	; (8001538 <MX_GPIO_Init+0xfc>)
 80014d2:	f001 fb99 	bl	8002c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : AD_RST_Pin AD_OS2_Pin */
  GPIO_InitStruct.Pin = AD_RST_Pin|AD_OS2_Pin;
 80014d6:	230c      	movs	r3, #12
 80014d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014da:	2301      	movs	r3, #1
 80014dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e2:	2300      	movs	r3, #0
 80014e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014e6:	f107 0314 	add.w	r3, r7, #20
 80014ea:	4619      	mov	r1, r3
 80014ec:	4811      	ldr	r0, [pc, #68]	; (8001534 <MX_GPIO_Init+0xf8>)
 80014ee:	f001 f8eb 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : AD_OS1_Pin AD_OS0_Pin */
  GPIO_InitStruct.Pin = AD_OS1_Pin|AD_OS0_Pin;
 80014f2:	2303      	movs	r3, #3
 80014f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f6:	2301      	movs	r3, #1
 80014f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fe:	2300      	movs	r3, #0
 8001500:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001502:	f107 0314 	add.w	r3, r7, #20
 8001506:	4619      	mov	r1, r3
 8001508:	480b      	ldr	r0, [pc, #44]	; (8001538 <MX_GPIO_Init+0xfc>)
 800150a:	f001 f8dd 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : AD_BUSY_Pin AD_FRST_Pin */
  GPIO_InitStruct.Pin = AD_BUSY_Pin|AD_FRST_Pin;
 800150e:	2330      	movs	r3, #48	; 0x30
 8001510:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001512:	2300      	movs	r3, #0
 8001514:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800151a:	f107 0314 	add.w	r3, r7, #20
 800151e:	4619      	mov	r1, r3
 8001520:	4804      	ldr	r0, [pc, #16]	; (8001534 <MX_GPIO_Init+0xf8>)
 8001522:	f001 f8d1 	bl	80026c8 <HAL_GPIO_Init>

}
 8001526:	bf00      	nop
 8001528:	3728      	adds	r7, #40	; 0x28
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40023800 	.word	0x40023800
 8001534:	40020800 	.word	0x40020800
 8001538:	40020000 	.word	0x40020000

0800153c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001540:	b672      	cpsid	i
}
 8001542:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001544:	e7fe      	b.n	8001544 <Error_Handler+0x8>
	...

08001548 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	607b      	str	r3, [r7, #4]
 8001552:	4b10      	ldr	r3, [pc, #64]	; (8001594 <HAL_MspInit+0x4c>)
 8001554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001556:	4a0f      	ldr	r2, [pc, #60]	; (8001594 <HAL_MspInit+0x4c>)
 8001558:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800155c:	6453      	str	r3, [r2, #68]	; 0x44
 800155e:	4b0d      	ldr	r3, [pc, #52]	; (8001594 <HAL_MspInit+0x4c>)
 8001560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001562:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	603b      	str	r3, [r7, #0]
 800156e:	4b09      	ldr	r3, [pc, #36]	; (8001594 <HAL_MspInit+0x4c>)
 8001570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001572:	4a08      	ldr	r2, [pc, #32]	; (8001594 <HAL_MspInit+0x4c>)
 8001574:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001578:	6413      	str	r3, [r2, #64]	; 0x40
 800157a:	4b06      	ldr	r3, [pc, #24]	; (8001594 <HAL_MspInit+0x4c>)
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001582:	603b      	str	r3, [r7, #0]
 8001584:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	40023800 	.word	0x40023800

08001598 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b08a      	sub	sp, #40	; 0x28
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	609a      	str	r2, [r3, #8]
 80015ac:	60da      	str	r2, [r3, #12]
 80015ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a31      	ldr	r2, [pc, #196]	; (800167c <HAL_SPI_MspInit+0xe4>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d15c      	bne.n	8001674 <HAL_SPI_MspInit+0xdc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	613b      	str	r3, [r7, #16]
 80015be:	4b30      	ldr	r3, [pc, #192]	; (8001680 <HAL_SPI_MspInit+0xe8>)
 80015c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c2:	4a2f      	ldr	r2, [pc, #188]	; (8001680 <HAL_SPI_MspInit+0xe8>)
 80015c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015c8:	6453      	str	r3, [r2, #68]	; 0x44
 80015ca:	4b2d      	ldr	r3, [pc, #180]	; (8001680 <HAL_SPI_MspInit+0xe8>)
 80015cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015d2:	613b      	str	r3, [r7, #16]
 80015d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	60fb      	str	r3, [r7, #12]
 80015da:	4b29      	ldr	r3, [pc, #164]	; (8001680 <HAL_SPI_MspInit+0xe8>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	4a28      	ldr	r2, [pc, #160]	; (8001680 <HAL_SPI_MspInit+0xe8>)
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	6313      	str	r3, [r2, #48]	; 0x30
 80015e6:	4b26      	ldr	r3, [pc, #152]	; (8001680 <HAL_SPI_MspInit+0xe8>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = AD_CS_Pin|AD_SCK_Pin|AD_DOU_A_Pin;
 80015f2:	2370      	movs	r3, #112	; 0x70
 80015f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f6:	2302      	movs	r3, #2
 80015f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80015fe:	2301      	movs	r3, #1
 8001600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001602:	2305      	movs	r3, #5
 8001604:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001606:	f107 0314 	add.w	r3, r7, #20
 800160a:	4619      	mov	r1, r3
 800160c:	481d      	ldr	r0, [pc, #116]	; (8001684 <HAL_SPI_MspInit+0xec>)
 800160e:	f001 f85b 	bl	80026c8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001612:	4b1d      	ldr	r3, [pc, #116]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 8001614:	4a1d      	ldr	r2, [pc, #116]	; (800168c <HAL_SPI_MspInit+0xf4>)
 8001616:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001618:	4b1b      	ldr	r3, [pc, #108]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 800161a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800161e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001620:	4b19      	ldr	r3, [pc, #100]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 8001622:	2200      	movs	r2, #0
 8001624:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001626:	4b18      	ldr	r3, [pc, #96]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 8001628:	2200      	movs	r2, #0
 800162a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800162c:	4b16      	ldr	r3, [pc, #88]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 800162e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001632:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001634:	4b14      	ldr	r3, [pc, #80]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 8001636:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800163a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800163c:	4b12      	ldr	r3, [pc, #72]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 800163e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001642:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8001644:	4b10      	ldr	r3, [pc, #64]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 8001646:	f44f 7280 	mov.w	r2, #256	; 0x100
 800164a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800164c:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 800164e:	2200      	movs	r2, #0
 8001650:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001652:	4b0d      	ldr	r3, [pc, #52]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 8001654:	2200      	movs	r2, #0
 8001656:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001658:	480b      	ldr	r0, [pc, #44]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 800165a:	f000 fbd5 	bl	8001e08 <HAL_DMA_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <HAL_SPI_MspInit+0xd0>
    {
      Error_Handler();
 8001664:	f7ff ff6a 	bl	800153c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a07      	ldr	r2, [pc, #28]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 800166c:	64da      	str	r2, [r3, #76]	; 0x4c
 800166e:	4a06      	ldr	r2, [pc, #24]	; (8001688 <HAL_SPI_MspInit+0xf0>)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001674:	bf00      	nop
 8001676:	3728      	adds	r7, #40	; 0x28
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	40013000 	.word	0x40013000
 8001680:	40023800 	.word	0x40023800
 8001684:	40020000 	.word	0x40020000
 8001688:	20000364 	.word	0x20000364
 800168c:	40026410 	.word	0x40026410

08001690 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a0a      	ldr	r2, [pc, #40]	; (80016c8 <HAL_SPI_MspDeInit+0x38>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d10e      	bne.n	80016c0 <HAL_SPI_MspDeInit+0x30>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80016a2:	4b0a      	ldr	r3, [pc, #40]	; (80016cc <HAL_SPI_MspDeInit+0x3c>)
 80016a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a6:	4a09      	ldr	r2, [pc, #36]	; (80016cc <HAL_SPI_MspDeInit+0x3c>)
 80016a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80016ac:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    HAL_GPIO_DeInit(GPIOA, AD_CS_Pin|AD_SCK_Pin|AD_DOU_A_Pin);
 80016ae:	2170      	movs	r1, #112	; 0x70
 80016b0:	4807      	ldr	r0, [pc, #28]	; (80016d0 <HAL_SPI_MspDeInit+0x40>)
 80016b2:	f001 f99d 	bl	80029f0 <HAL_GPIO_DeInit>

    /* SPI1 DMA DeInit */
    HAL_DMA_DeInit(hspi->hdmarx);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ba:	4618      	mov	r0, r3
 80016bc:	f000 fc52 	bl	8001f64 <HAL_DMA_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 80016c0:	bf00      	nop
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	40013000 	.word	0x40013000
 80016cc:	40023800 	.word	0x40023800
 80016d0:	40020000 	.word	0x40020000

080016d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016e4:	d10d      	bne.n	8001702 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	4b09      	ldr	r3, [pc, #36]	; (8001710 <HAL_TIM_Base_MspInit+0x3c>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ee:	4a08      	ldr	r2, [pc, #32]	; (8001710 <HAL_TIM_Base_MspInit+0x3c>)
 80016f0:	f043 0301 	orr.w	r3, r3, #1
 80016f4:	6413      	str	r3, [r2, #64]	; 0x40
 80016f6:	4b06      	ldr	r3, [pc, #24]	; (8001710 <HAL_TIM_Base_MspInit+0x3c>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001702:	bf00      	nop
 8001704:	3714      	adds	r7, #20
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	40023800 	.word	0x40023800

08001714 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b088      	sub	sp, #32
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171c:	f107 030c 	add.w	r3, r7, #12
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	605a      	str	r2, [r3, #4]
 8001726:	609a      	str	r2, [r3, #8]
 8001728:	60da      	str	r2, [r3, #12]
 800172a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001734:	d11d      	bne.n	8001772 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60bb      	str	r3, [r7, #8]
 800173a:	4b10      	ldr	r3, [pc, #64]	; (800177c <HAL_TIM_MspPostInit+0x68>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a0f      	ldr	r2, [pc, #60]	; (800177c <HAL_TIM_MspPostInit+0x68>)
 8001740:	f043 0302 	orr.w	r3, r3, #2
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b0d      	ldr	r3, [pc, #52]	; (800177c <HAL_TIM_MspPostInit+0x68>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f003 0302 	and.w	r3, r3, #2
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = AD_CO_A_Pin;
 8001752:	2308      	movs	r3, #8
 8001754:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001756:	2302      	movs	r3, #2
 8001758:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800175e:	2301      	movs	r3, #1
 8001760:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001762:	2301      	movs	r3, #1
 8001764:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AD_CO_A_GPIO_Port, &GPIO_InitStruct);
 8001766:	f107 030c 	add.w	r3, r7, #12
 800176a:	4619      	mov	r1, r3
 800176c:	4804      	ldr	r0, [pc, #16]	; (8001780 <HAL_TIM_MspPostInit+0x6c>)
 800176e:	f000 ffab 	bl	80026c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001772:	bf00      	nop
 8001774:	3720      	adds	r7, #32
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40023800 	.word	0x40023800
 8001780:	40020400 	.word	0x40020400

08001784 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08a      	sub	sp, #40	; 0x28
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178c:	f107 0314 	add.w	r3, r7, #20
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]
 800179a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a1d      	ldr	r2, [pc, #116]	; (8001818 <HAL_UART_MspInit+0x94>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d133      	bne.n	800180e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	4b1c      	ldr	r3, [pc, #112]	; (800181c <HAL_UART_MspInit+0x98>)
 80017ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ae:	4a1b      	ldr	r2, [pc, #108]	; (800181c <HAL_UART_MspInit+0x98>)
 80017b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017b4:	6413      	str	r3, [r2, #64]	; 0x40
 80017b6:	4b19      	ldr	r3, [pc, #100]	; (800181c <HAL_UART_MspInit+0x98>)
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	4b15      	ldr	r3, [pc, #84]	; (800181c <HAL_UART_MspInit+0x98>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	4a14      	ldr	r2, [pc, #80]	; (800181c <HAL_UART_MspInit+0x98>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	6313      	str	r3, [r2, #48]	; 0x30
 80017d2:	4b12      	ldr	r3, [pc, #72]	; (800181c <HAL_UART_MspInit+0x98>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017de:	230c      	movs	r3, #12
 80017e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e2:	2302      	movs	r3, #2
 80017e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ea:	2303      	movs	r3, #3
 80017ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017ee:	2307      	movs	r3, #7
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f2:	f107 0314 	add.w	r3, r7, #20
 80017f6:	4619      	mov	r1, r3
 80017f8:	4809      	ldr	r0, [pc, #36]	; (8001820 <HAL_UART_MspInit+0x9c>)
 80017fa:	f000 ff65 	bl	80026c8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80017fe:	2200      	movs	r2, #0
 8001800:	2100      	movs	r1, #0
 8001802:	2026      	movs	r0, #38	; 0x26
 8001804:	f000 fac9 	bl	8001d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001808:	2026      	movs	r0, #38	; 0x26
 800180a:	f000 fae2 	bl	8001dd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800180e:	bf00      	nop
 8001810:	3728      	adds	r7, #40	; 0x28
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40004400 	.word	0x40004400
 800181c:	40023800 	.word	0x40023800
 8001820:	40020000 	.word	0x40020000

08001824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001828:	e7fe      	b.n	8001828 <NMI_Handler+0x4>

0800182a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800182a:	b480      	push	{r7}
 800182c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800182e:	e7fe      	b.n	800182e <HardFault_Handler+0x4>

08001830 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001834:	e7fe      	b.n	8001834 <MemManage_Handler+0x4>

08001836 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001836:	b480      	push	{r7}
 8001838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800183a:	e7fe      	b.n	800183a <BusFault_Handler+0x4>

0800183c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001840:	e7fe      	b.n	8001840 <UsageFault_Handler+0x4>

08001842 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001842:	b480      	push	{r7}
 8001844:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001854:	bf00      	nop
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001870:	f000 f974 	bl	8001b5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}

08001878 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800187c:	4802      	ldr	r0, [pc, #8]	; (8001888 <USART2_IRQHandler+0x10>)
 800187e:	f005 f941 	bl	8006b04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	2000040c 	.word	0x2000040c

0800188c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001890:	4802      	ldr	r0, [pc, #8]	; (800189c <DMA2_Stream0_IRQHandler+0x10>)
 8001892:	f000 fcaf 	bl	80021f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	20000364 	.word	0x20000364

080018a0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80018a4:	4802      	ldr	r0, [pc, #8]	; (80018b0 <OTG_FS_IRQHandler+0x10>)
 80018a6:	f001 fb1f 	bl	8002ee8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20001958 	.word	0x20001958

080018b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
	return 1;
 80018b8:	2301      	movs	r3, #1
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <_kill>:

int _kill(int pid, int sig)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018ce:	f00a f93d 	bl	800bb4c <__errno>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2216      	movs	r2, #22
 80018d6:	601a      	str	r2, [r3, #0]
	return -1;
 80018d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <_exit>:

void _exit (int status)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80018ec:	f04f 31ff 	mov.w	r1, #4294967295
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff ffe7 	bl	80018c4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80018f6:	e7fe      	b.n	80018f6 <_exit+0x12>

080018f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	e00a      	b.n	8001920 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800190a:	f3af 8000 	nop.w
 800190e:	4601      	mov	r1, r0
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	1c5a      	adds	r2, r3, #1
 8001914:	60ba      	str	r2, [r7, #8]
 8001916:	b2ca      	uxtb	r2, r1
 8001918:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	3301      	adds	r3, #1
 800191e:	617b      	str	r3, [r7, #20]
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	429a      	cmp	r2, r3
 8001926:	dbf0      	blt.n	800190a <_read+0x12>
	}

return len;
 8001928:	687b      	ldr	r3, [r7, #4]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b086      	sub	sp, #24
 8001936:	af00      	add	r7, sp, #0
 8001938:	60f8      	str	r0, [r7, #12]
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800193e:	2300      	movs	r3, #0
 8001940:	617b      	str	r3, [r7, #20]
 8001942:	e009      	b.n	8001958 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	1c5a      	adds	r2, r3, #1
 8001948:	60ba      	str	r2, [r7, #8]
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	3301      	adds	r3, #1
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	697a      	ldr	r2, [r7, #20]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	429a      	cmp	r2, r3
 800195e:	dbf1      	blt.n	8001944 <_write+0x12>
	}
	return len;
 8001960:	687b      	ldr	r3, [r7, #4]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3718      	adds	r7, #24
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <_close>:

int _close(int file)
{
 800196a:	b480      	push	{r7}
 800196c:	b083      	sub	sp, #12
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
	return -1;
 8001972:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001976:	4618      	mov	r0, r3
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
 800198a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001992:	605a      	str	r2, [r3, #4]
	return 0;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <_isatty>:

int _isatty(int file)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
	return 1;
 80019aa:	2301      	movs	r3, #1
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
	return 0;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3714      	adds	r7, #20
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
	...

080019d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019dc:	4a14      	ldr	r2, [pc, #80]	; (8001a30 <_sbrk+0x5c>)
 80019de:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <_sbrk+0x60>)
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e8:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <_sbrk+0x64>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d102      	bne.n	80019f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019f0:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <_sbrk+0x64>)
 80019f2:	4a12      	ldr	r2, [pc, #72]	; (8001a3c <_sbrk+0x68>)
 80019f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019f6:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <_sbrk+0x64>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4413      	add	r3, r2
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d207      	bcs.n	8001a14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a04:	f00a f8a2 	bl	800bb4c <__errno>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	220c      	movs	r2, #12
 8001a0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a12:	e009      	b.n	8001a28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a14:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <_sbrk+0x64>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a1a:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <_sbrk+0x64>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4413      	add	r3, r2
 8001a22:	4a05      	ldr	r2, [pc, #20]	; (8001a38 <_sbrk+0x64>)
 8001a24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a26:	68fb      	ldr	r3, [r7, #12]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20020000 	.word	0x20020000
 8001a34:	00000400 	.word	0x00000400
 8001a38:	20000470 	.word	0x20000470
 8001a3c:	20002098 	.word	0x20002098

08001a40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a44:	4b06      	ldr	r3, [pc, #24]	; (8001a60 <SystemInit+0x20>)
 8001a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a4a:	4a05      	ldr	r2, [pc, #20]	; (8001a60 <SystemInit+0x20>)
 8001a4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a9c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a68:	480d      	ldr	r0, [pc, #52]	; (8001aa0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a6a:	490e      	ldr	r1, [pc, #56]	; (8001aa4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a6c:	4a0e      	ldr	r2, [pc, #56]	; (8001aa8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a70:	e002      	b.n	8001a78 <LoopCopyDataInit>

08001a72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a76:	3304      	adds	r3, #4

08001a78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a7c:	d3f9      	bcc.n	8001a72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a7e:	4a0b      	ldr	r2, [pc, #44]	; (8001aac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a80:	4c0b      	ldr	r4, [pc, #44]	; (8001ab0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a84:	e001      	b.n	8001a8a <LoopFillZerobss>

08001a86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a88:	3204      	adds	r2, #4

08001a8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a8c:	d3fb      	bcc.n	8001a86 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a8e:	f7ff ffd7 	bl	8001a40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a92:	f00a f861 	bl	800bb58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a96:	f7ff fb3d 	bl	8001114 <main>
  bx  lr    
 8001a9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa4:	200002f0 	.word	0x200002f0
  ldr r2, =_sidata
 8001aa8:	080109c4 	.word	0x080109c4
  ldr r2, =_sbss
 8001aac:	200002f0 	.word	0x200002f0
  ldr r4, =_ebss
 8001ab0:	20002094 	.word	0x20002094

08001ab4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ab4:	e7fe      	b.n	8001ab4 <ADC_IRQHandler>
	...

08001ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001abc:	4b0e      	ldr	r3, [pc, #56]	; (8001af8 <HAL_Init+0x40>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a0d      	ldr	r2, [pc, #52]	; (8001af8 <HAL_Init+0x40>)
 8001ac2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ac6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <HAL_Init+0x40>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a0a      	ldr	r2, [pc, #40]	; (8001af8 <HAL_Init+0x40>)
 8001ace:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ad2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ad4:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <HAL_Init+0x40>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a07      	ldr	r2, [pc, #28]	; (8001af8 <HAL_Init+0x40>)
 8001ada:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ade:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae0:	2003      	movs	r0, #3
 8001ae2:	f000 f94f 	bl	8001d84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ae6:	200f      	movs	r0, #15
 8001ae8:	f000 f808 	bl	8001afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001aec:	f7ff fd2c 	bl	8001548 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40023c00 	.word	0x40023c00

08001afc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b04:	4b12      	ldr	r3, [pc, #72]	; (8001b50 <HAL_InitTick+0x54>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_InitTick+0x58>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 f967 	bl	8001dee <HAL_SYSTICK_Config>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e00e      	b.n	8001b48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b0f      	cmp	r3, #15
 8001b2e:	d80a      	bhi.n	8001b46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b30:	2200      	movs	r2, #0
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	f04f 30ff 	mov.w	r0, #4294967295
 8001b38:	f000 f92f 	bl	8001d9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b3c:	4a06      	ldr	r2, [pc, #24]	; (8001b58 <HAL_InitTick+0x5c>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	e000      	b.n	8001b48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000010 	.word	0x20000010
 8001b54:	20000018 	.word	0x20000018
 8001b58:	20000014 	.word	0x20000014

08001b5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b60:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <HAL_IncTick+0x20>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	461a      	mov	r2, r3
 8001b66:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <HAL_IncTick+0x24>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a04      	ldr	r2, [pc, #16]	; (8001b80 <HAL_IncTick+0x24>)
 8001b6e:	6013      	str	r3, [r2, #0]
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000018 	.word	0x20000018
 8001b80:	20000474 	.word	0x20000474

08001b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return uwTick;
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <HAL_GetTick+0x14>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	20000474 	.word	0x20000474

08001b9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ba4:	f7ff ffee 	bl	8001b84 <HAL_GetTick>
 8001ba8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bb4:	d005      	beq.n	8001bc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bb6:	4b0a      	ldr	r3, [pc, #40]	; (8001be0 <HAL_Delay+0x44>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	461a      	mov	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bc2:	bf00      	nop
 8001bc4:	f7ff ffde 	bl	8001b84 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	68fa      	ldr	r2, [r7, #12]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d8f7      	bhi.n	8001bc4 <HAL_Delay+0x28>
  {
  }
}
 8001bd4:	bf00      	nop
 8001bd6:	bf00      	nop
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000018 	.word	0x20000018

08001be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bf4:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <__NVIC_SetPriorityGrouping+0x44>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c00:	4013      	ands	r3, r2
 8001c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c16:	4a04      	ldr	r2, [pc, #16]	; (8001c28 <__NVIC_SetPriorityGrouping+0x44>)
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	60d3      	str	r3, [r2, #12]
}
 8001c1c:	bf00      	nop
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	e000ed00 	.word	0xe000ed00

08001c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c30:	4b04      	ldr	r3, [pc, #16]	; (8001c44 <__NVIC_GetPriorityGrouping+0x18>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	0a1b      	lsrs	r3, r3, #8
 8001c36:	f003 0307 	and.w	r3, r3, #7
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	db0b      	blt.n	8001c72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	f003 021f 	and.w	r2, r3, #31
 8001c60:	4907      	ldr	r1, [pc, #28]	; (8001c80 <__NVIC_EnableIRQ+0x38>)
 8001c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c66:	095b      	lsrs	r3, r3, #5
 8001c68:	2001      	movs	r0, #1
 8001c6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	e000e100 	.word	0xe000e100

08001c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	6039      	str	r1, [r7, #0]
 8001c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	db0a      	blt.n	8001cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	490c      	ldr	r1, [pc, #48]	; (8001cd0 <__NVIC_SetPriority+0x4c>)
 8001c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca2:	0112      	lsls	r2, r2, #4
 8001ca4:	b2d2      	uxtb	r2, r2
 8001ca6:	440b      	add	r3, r1
 8001ca8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cac:	e00a      	b.n	8001cc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	4908      	ldr	r1, [pc, #32]	; (8001cd4 <__NVIC_SetPriority+0x50>)
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	f003 030f 	and.w	r3, r3, #15
 8001cba:	3b04      	subs	r3, #4
 8001cbc:	0112      	lsls	r2, r2, #4
 8001cbe:	b2d2      	uxtb	r2, r2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	761a      	strb	r2, [r3, #24]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	e000e100 	.word	0xe000e100
 8001cd4:	e000ed00 	.word	0xe000ed00

08001cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b089      	sub	sp, #36	; 0x24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	f1c3 0307 	rsb	r3, r3, #7
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	bf28      	it	cs
 8001cf6:	2304      	movcs	r3, #4
 8001cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	2b06      	cmp	r3, #6
 8001d00:	d902      	bls.n	8001d08 <NVIC_EncodePriority+0x30>
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	3b03      	subs	r3, #3
 8001d06:	e000      	b.n	8001d0a <NVIC_EncodePriority+0x32>
 8001d08:	2300      	movs	r3, #0
 8001d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	43da      	mvns	r2, r3
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	401a      	ands	r2, r3
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d20:	f04f 31ff 	mov.w	r1, #4294967295
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2a:	43d9      	mvns	r1, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d30:	4313      	orrs	r3, r2
         );
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3724      	adds	r7, #36	; 0x24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
	...

08001d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d50:	d301      	bcc.n	8001d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d52:	2301      	movs	r3, #1
 8001d54:	e00f      	b.n	8001d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d56:	4a0a      	ldr	r2, [pc, #40]	; (8001d80 <SysTick_Config+0x40>)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d5e:	210f      	movs	r1, #15
 8001d60:	f04f 30ff 	mov.w	r0, #4294967295
 8001d64:	f7ff ff8e 	bl	8001c84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d68:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <SysTick_Config+0x40>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d6e:	4b04      	ldr	r3, [pc, #16]	; (8001d80 <SysTick_Config+0x40>)
 8001d70:	2207      	movs	r2, #7
 8001d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	e000e010 	.word	0xe000e010

08001d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff ff29 	bl	8001be4 <__NVIC_SetPriorityGrouping>
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	4603      	mov	r3, r0
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	607a      	str	r2, [r7, #4]
 8001da6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dac:	f7ff ff3e 	bl	8001c2c <__NVIC_GetPriorityGrouping>
 8001db0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	68b9      	ldr	r1, [r7, #8]
 8001db6:	6978      	ldr	r0, [r7, #20]
 8001db8:	f7ff ff8e 	bl	8001cd8 <NVIC_EncodePriority>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dc2:	4611      	mov	r1, r2
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ff5d 	bl	8001c84 <__NVIC_SetPriority>
}
 8001dca:	bf00      	nop
 8001dcc:	3718      	adds	r7, #24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	4603      	mov	r3, r0
 8001dda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff31 	bl	8001c48 <__NVIC_EnableIRQ>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7ff ffa2 	bl	8001d40 <SysTick_Config>
 8001dfc:	4603      	mov	r3, r0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e14:	f7ff feb6 	bl	8001b84 <HAL_GetTick>
 8001e18:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d101      	bne.n	8001e24 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e099      	b.n	8001f58 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2202      	movs	r2, #2
 8001e28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f022 0201 	bic.w	r2, r2, #1
 8001e42:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e44:	e00f      	b.n	8001e66 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e46:	f7ff fe9d 	bl	8001b84 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b05      	cmp	r3, #5
 8001e52:	d908      	bls.n	8001e66 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2220      	movs	r2, #32
 8001e58:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2203      	movs	r2, #3
 8001e5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e078      	b.n	8001f58 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f003 0301 	and.w	r3, r3, #1
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d1e8      	bne.n	8001e46 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e7c:	697a      	ldr	r2, [r7, #20]
 8001e7e:	4b38      	ldr	r3, [pc, #224]	; (8001f60 <HAL_DMA_Init+0x158>)
 8001e80:	4013      	ands	r3, r2
 8001e82:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685a      	ldr	r2, [r3, #4]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e92:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	691b      	ldr	r3, [r3, #16]
 8001e98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eaa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a1b      	ldr	r3, [r3, #32]
 8001eb0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001eb2:	697a      	ldr	r2, [r7, #20]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebc:	2b04      	cmp	r3, #4
 8001ebe:	d107      	bne.n	8001ed0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	697a      	ldr	r2, [r7, #20]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	697a      	ldr	r2, [r7, #20]
 8001ed6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	f023 0307 	bic.w	r3, r3, #7
 8001ee6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eec:	697a      	ldr	r2, [r7, #20]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef6:	2b04      	cmp	r3, #4
 8001ef8:	d117      	bne.n	8001f2a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d00e      	beq.n	8001f2a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f000 fb5f 	bl	80025d0 <DMA_CheckFifoParam>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d008      	beq.n	8001f2a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2240      	movs	r2, #64	; 0x40
 8001f1c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2201      	movs	r2, #1
 8001f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001f26:	2301      	movs	r3, #1
 8001f28:	e016      	b.n	8001f58 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 fb16 	bl	8002564 <DMA_CalcBaseAndBitshift>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f40:	223f      	movs	r2, #63	; 0x3f
 8001f42:	409a      	lsls	r2, r3
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2201      	movs	r2, #1
 8001f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	f010803f 	.word	0xf010803f

08001f64 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d101      	bne.n	8001f76 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e050      	b.n	8002018 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d101      	bne.n	8001f86 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001f82:	2302      	movs	r3, #2
 8001f84:	e048      	b.n	8002018 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f022 0201 	bic.w	r2, r2, #1
 8001f94:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2200      	movs	r2, #0
 8001fac:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2221      	movs	r2, #33	; 0x21
 8001fc4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 facc 	bl	8002564 <DMA_CalcBaseAndBitshift>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ff8:	223f      	movs	r2, #63	; 0x3f
 8001ffa:	409a      	lsls	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3710      	adds	r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
 800202c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800202e:	2300      	movs	r3, #0
 8002030:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002036:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800203e:	2b01      	cmp	r3, #1
 8002040:	d101      	bne.n	8002046 <HAL_DMA_Start_IT+0x26>
 8002042:	2302      	movs	r3, #2
 8002044:	e040      	b.n	80020c8 <HAL_DMA_Start_IT+0xa8>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b01      	cmp	r3, #1
 8002058:	d12f      	bne.n	80020ba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2202      	movs	r2, #2
 800205e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2200      	movs	r2, #0
 8002066:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	68b9      	ldr	r1, [r7, #8]
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	f000 fa4a 	bl	8002508 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002078:	223f      	movs	r2, #63	; 0x3f
 800207a:	409a      	lsls	r2, r3
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f042 0216 	orr.w	r2, r2, #22
 800208e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002094:	2b00      	cmp	r3, #0
 8002096:	d007      	beq.n	80020a8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f042 0208 	orr.w	r2, r2, #8
 80020a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f042 0201 	orr.w	r2, r2, #1
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	e005      	b.n	80020c6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80020c2:	2302      	movs	r3, #2
 80020c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80020c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3718      	adds	r7, #24
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80020de:	f7ff fd51 	bl	8001b84 <HAL_GetTick>
 80020e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d008      	beq.n	8002102 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2280      	movs	r2, #128	; 0x80
 80020f4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e052      	b.n	80021a8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 0216 	bic.w	r2, r2, #22
 8002110:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	695a      	ldr	r2, [r3, #20]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002120:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002126:	2b00      	cmp	r3, #0
 8002128:	d103      	bne.n	8002132 <HAL_DMA_Abort+0x62>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800212e:	2b00      	cmp	r3, #0
 8002130:	d007      	beq.n	8002142 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f022 0208 	bic.w	r2, r2, #8
 8002140:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f022 0201 	bic.w	r2, r2, #1
 8002150:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002152:	e013      	b.n	800217c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002154:	f7ff fd16 	bl	8001b84 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b05      	cmp	r3, #5
 8002160:	d90c      	bls.n	800217c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2220      	movs	r2, #32
 8002166:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2203      	movs	r2, #3
 800216c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e015      	b.n	80021a8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1e4      	bne.n	8002154 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800218e:	223f      	movs	r2, #63	; 0x3f
 8002190:	409a      	lsls	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2201      	movs	r2, #1
 800219a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3710      	adds	r7, #16
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d004      	beq.n	80021ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2280      	movs	r2, #128	; 0x80
 80021c8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e00c      	b.n	80021e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2205      	movs	r2, #5
 80021d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 0201 	bic.w	r2, r2, #1
 80021e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021e6:	2300      	movs	r3, #0
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80021fc:	2300      	movs	r3, #0
 80021fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002200:	4b8e      	ldr	r3, [pc, #568]	; (800243c <HAL_DMA_IRQHandler+0x248>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a8e      	ldr	r2, [pc, #568]	; (8002440 <HAL_DMA_IRQHandler+0x24c>)
 8002206:	fba2 2303 	umull	r2, r3, r2, r3
 800220a:	0a9b      	lsrs	r3, r3, #10
 800220c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002212:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800221e:	2208      	movs	r2, #8
 8002220:	409a      	lsls	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	4013      	ands	r3, r2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d01a      	beq.n	8002260 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	2b00      	cmp	r3, #0
 8002236:	d013      	beq.n	8002260 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f022 0204 	bic.w	r2, r2, #4
 8002246:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800224c:	2208      	movs	r2, #8
 800224e:	409a      	lsls	r2, r3
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002258:	f043 0201 	orr.w	r2, r3, #1
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002264:	2201      	movs	r2, #1
 8002266:	409a      	lsls	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	4013      	ands	r3, r2
 800226c:	2b00      	cmp	r3, #0
 800226e:	d012      	beq.n	8002296 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	695b      	ldr	r3, [r3, #20]
 8002276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00b      	beq.n	8002296 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002282:	2201      	movs	r2, #1
 8002284:	409a      	lsls	r2, r3
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800228e:	f043 0202 	orr.w	r2, r3, #2
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800229a:	2204      	movs	r2, #4
 800229c:	409a      	lsls	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	4013      	ands	r3, r2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d012      	beq.n	80022cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d00b      	beq.n	80022cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b8:	2204      	movs	r2, #4
 80022ba:	409a      	lsls	r2, r3
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c4:	f043 0204 	orr.w	r2, r3, #4
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022d0:	2210      	movs	r2, #16
 80022d2:	409a      	lsls	r2, r3
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	4013      	ands	r3, r2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d043      	beq.n	8002364 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0308 	and.w	r3, r3, #8
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d03c      	beq.n	8002364 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ee:	2210      	movs	r2, #16
 80022f0:	409a      	lsls	r2, r3
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d018      	beq.n	8002336 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d108      	bne.n	8002324 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002316:	2b00      	cmp	r3, #0
 8002318:	d024      	beq.n	8002364 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	4798      	blx	r3
 8002322:	e01f      	b.n	8002364 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002328:	2b00      	cmp	r3, #0
 800232a:	d01b      	beq.n	8002364 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	4798      	blx	r3
 8002334:	e016      	b.n	8002364 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002340:	2b00      	cmp	r3, #0
 8002342:	d107      	bne.n	8002354 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f022 0208 	bic.w	r2, r2, #8
 8002352:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	2b00      	cmp	r3, #0
 800235a:	d003      	beq.n	8002364 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002368:	2220      	movs	r2, #32
 800236a:	409a      	lsls	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	4013      	ands	r3, r2
 8002370:	2b00      	cmp	r3, #0
 8002372:	f000 808f 	beq.w	8002494 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0310 	and.w	r3, r3, #16
 8002380:	2b00      	cmp	r3, #0
 8002382:	f000 8087 	beq.w	8002494 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800238a:	2220      	movs	r2, #32
 800238c:	409a      	lsls	r2, r3
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b05      	cmp	r3, #5
 800239c:	d136      	bne.n	800240c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 0216 	bic.w	r2, r2, #22
 80023ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	695a      	ldr	r2, [r3, #20]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d103      	bne.n	80023ce <HAL_DMA_IRQHandler+0x1da>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d007      	beq.n	80023de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 0208 	bic.w	r2, r2, #8
 80023dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023e2:	223f      	movs	r2, #63	; 0x3f
 80023e4:	409a      	lsls	r2, r3
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d07e      	beq.n	8002500 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	4798      	blx	r3
        }
        return;
 800240a:	e079      	b.n	8002500 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d01d      	beq.n	8002456 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10d      	bne.n	8002444 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242c:	2b00      	cmp	r3, #0
 800242e:	d031      	beq.n	8002494 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	4798      	blx	r3
 8002438:	e02c      	b.n	8002494 <HAL_DMA_IRQHandler+0x2a0>
 800243a:	bf00      	nop
 800243c:	20000010 	.word	0x20000010
 8002440:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002448:	2b00      	cmp	r3, #0
 800244a:	d023      	beq.n	8002494 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	4798      	blx	r3
 8002454:	e01e      	b.n	8002494 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002460:	2b00      	cmp	r3, #0
 8002462:	d10f      	bne.n	8002484 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f022 0210 	bic.w	r2, r2, #16
 8002472:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2201      	movs	r2, #1
 8002478:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002488:	2b00      	cmp	r3, #0
 800248a:	d003      	beq.n	8002494 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002498:	2b00      	cmp	r3, #0
 800249a:	d032      	beq.n	8002502 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d022      	beq.n	80024ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2205      	movs	r2, #5
 80024ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 0201 	bic.w	r2, r2, #1
 80024be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	3301      	adds	r3, #1
 80024c4:	60bb      	str	r3, [r7, #8]
 80024c6:	697a      	ldr	r2, [r7, #20]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d307      	bcc.n	80024dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1f2      	bne.n	80024c0 <HAL_DMA_IRQHandler+0x2cc>
 80024da:	e000      	b.n	80024de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80024dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d005      	beq.n	8002502 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	4798      	blx	r3
 80024fe:	e000      	b.n	8002502 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002500:	bf00      	nop
    }
  }
}
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
 8002514:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002524:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	2b40      	cmp	r3, #64	; 0x40
 8002534:	d108      	bne.n	8002548 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68ba      	ldr	r2, [r7, #8]
 8002544:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002546:	e007      	b.n	8002558 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	68ba      	ldr	r2, [r7, #8]
 800254e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	60da      	str	r2, [r3, #12]
}
 8002558:	bf00      	nop
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	b2db      	uxtb	r3, r3
 8002572:	3b10      	subs	r3, #16
 8002574:	4a14      	ldr	r2, [pc, #80]	; (80025c8 <DMA_CalcBaseAndBitshift+0x64>)
 8002576:	fba2 2303 	umull	r2, r3, r2, r3
 800257a:	091b      	lsrs	r3, r3, #4
 800257c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800257e:	4a13      	ldr	r2, [pc, #76]	; (80025cc <DMA_CalcBaseAndBitshift+0x68>)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	4413      	add	r3, r2
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	461a      	mov	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2b03      	cmp	r3, #3
 8002590:	d909      	bls.n	80025a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800259a:	f023 0303 	bic.w	r3, r3, #3
 800259e:	1d1a      	adds	r2, r3, #4
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	659a      	str	r2, [r3, #88]	; 0x58
 80025a4:	e007      	b.n	80025b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80025ae:	f023 0303 	bic.w	r3, r3, #3
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3714      	adds	r7, #20
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	aaaaaaab 	.word	0xaaaaaaab
 80025cc:	08010508 	.word	0x08010508

080025d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025d8:	2300      	movs	r3, #0
 80025da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d11f      	bne.n	800262a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	2b03      	cmp	r3, #3
 80025ee:	d856      	bhi.n	800269e <DMA_CheckFifoParam+0xce>
 80025f0:	a201      	add	r2, pc, #4	; (adr r2, 80025f8 <DMA_CheckFifoParam+0x28>)
 80025f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025f6:	bf00      	nop
 80025f8:	08002609 	.word	0x08002609
 80025fc:	0800261b 	.word	0x0800261b
 8002600:	08002609 	.word	0x08002609
 8002604:	0800269f 	.word	0x0800269f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800260c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d046      	beq.n	80026a2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002618:	e043      	b.n	80026a2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002622:	d140      	bne.n	80026a6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002628:	e03d      	b.n	80026a6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002632:	d121      	bne.n	8002678 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	2b03      	cmp	r3, #3
 8002638:	d837      	bhi.n	80026aa <DMA_CheckFifoParam+0xda>
 800263a:	a201      	add	r2, pc, #4	; (adr r2, 8002640 <DMA_CheckFifoParam+0x70>)
 800263c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002640:	08002651 	.word	0x08002651
 8002644:	08002657 	.word	0x08002657
 8002648:	08002651 	.word	0x08002651
 800264c:	08002669 	.word	0x08002669
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	73fb      	strb	r3, [r7, #15]
      break;
 8002654:	e030      	b.n	80026b8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800265a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d025      	beq.n	80026ae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002666:	e022      	b.n	80026ae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002670:	d11f      	bne.n	80026b2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002676:	e01c      	b.n	80026b2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	2b02      	cmp	r3, #2
 800267c:	d903      	bls.n	8002686 <DMA_CheckFifoParam+0xb6>
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	2b03      	cmp	r3, #3
 8002682:	d003      	beq.n	800268c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002684:	e018      	b.n	80026b8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	73fb      	strb	r3, [r7, #15]
      break;
 800268a:	e015      	b.n	80026b8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002690:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d00e      	beq.n	80026b6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	73fb      	strb	r3, [r7, #15]
      break;
 800269c:	e00b      	b.n	80026b6 <DMA_CheckFifoParam+0xe6>
      break;
 800269e:	bf00      	nop
 80026a0:	e00a      	b.n	80026b8 <DMA_CheckFifoParam+0xe8>
      break;
 80026a2:	bf00      	nop
 80026a4:	e008      	b.n	80026b8 <DMA_CheckFifoParam+0xe8>
      break;
 80026a6:	bf00      	nop
 80026a8:	e006      	b.n	80026b8 <DMA_CheckFifoParam+0xe8>
      break;
 80026aa:	bf00      	nop
 80026ac:	e004      	b.n	80026b8 <DMA_CheckFifoParam+0xe8>
      break;
 80026ae:	bf00      	nop
 80026b0:	e002      	b.n	80026b8 <DMA_CheckFifoParam+0xe8>
      break;   
 80026b2:	bf00      	nop
 80026b4:	e000      	b.n	80026b8 <DMA_CheckFifoParam+0xe8>
      break;
 80026b6:	bf00      	nop
    }
  } 
  
  return status; 
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3714      	adds	r7, #20
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop

080026c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b089      	sub	sp, #36	; 0x24
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026d2:	2300      	movs	r3, #0
 80026d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026d6:	2300      	movs	r3, #0
 80026d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026da:	2300      	movs	r3, #0
 80026dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026de:	2300      	movs	r3, #0
 80026e0:	61fb      	str	r3, [r7, #28]
 80026e2:	e165      	b.n	80029b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026e4:	2201      	movs	r2, #1
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	4013      	ands	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026f8:	693a      	ldr	r2, [r7, #16]
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	f040 8154 	bne.w	80029aa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f003 0303 	and.w	r3, r3, #3
 800270a:	2b01      	cmp	r3, #1
 800270c:	d005      	beq.n	800271a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002716:	2b02      	cmp	r3, #2
 8002718:	d130      	bne.n	800277c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	2203      	movs	r2, #3
 8002726:	fa02 f303 	lsl.w	r3, r2, r3
 800272a:	43db      	mvns	r3, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4013      	ands	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	4313      	orrs	r3, r2
 8002742:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	69ba      	ldr	r2, [r7, #24]
 8002748:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002750:	2201      	movs	r2, #1
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	43db      	mvns	r3, r3
 800275a:	69ba      	ldr	r2, [r7, #24]
 800275c:	4013      	ands	r3, r2
 800275e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	091b      	lsrs	r3, r3, #4
 8002766:	f003 0201 	and.w	r2, r3, #1
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	4313      	orrs	r3, r2
 8002774:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	2b03      	cmp	r3, #3
 8002786:	d017      	beq.n	80027b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	2203      	movs	r2, #3
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	43db      	mvns	r3, r3
 800279a:	69ba      	ldr	r2, [r7, #24]
 800279c:	4013      	ands	r3, r2
 800279e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 0303 	and.w	r3, r3, #3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d123      	bne.n	800280c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	08da      	lsrs	r2, r3, #3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3208      	adds	r2, #8
 80027cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	f003 0307 	and.w	r3, r3, #7
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	220f      	movs	r2, #15
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	691a      	ldr	r2, [r3, #16]
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	f003 0307 	and.w	r3, r3, #7
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	08da      	lsrs	r2, r3, #3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	3208      	adds	r2, #8
 8002806:	69b9      	ldr	r1, [r7, #24]
 8002808:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	2203      	movs	r2, #3
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	43db      	mvns	r3, r3
 800281e:	69ba      	ldr	r2, [r7, #24]
 8002820:	4013      	ands	r3, r2
 8002822:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 0203 	and.w	r2, r3, #3
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	fa02 f303 	lsl.w	r3, r2, r3
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	4313      	orrs	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002848:	2b00      	cmp	r3, #0
 800284a:	f000 80ae 	beq.w	80029aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	4b5d      	ldr	r3, [pc, #372]	; (80029c8 <HAL_GPIO_Init+0x300>)
 8002854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002856:	4a5c      	ldr	r2, [pc, #368]	; (80029c8 <HAL_GPIO_Init+0x300>)
 8002858:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800285c:	6453      	str	r3, [r2, #68]	; 0x44
 800285e:	4b5a      	ldr	r3, [pc, #360]	; (80029c8 <HAL_GPIO_Init+0x300>)
 8002860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002862:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002866:	60fb      	str	r3, [r7, #12]
 8002868:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800286a:	4a58      	ldr	r2, [pc, #352]	; (80029cc <HAL_GPIO_Init+0x304>)
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	089b      	lsrs	r3, r3, #2
 8002870:	3302      	adds	r3, #2
 8002872:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002876:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	f003 0303 	and.w	r3, r3, #3
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	220f      	movs	r2, #15
 8002882:	fa02 f303 	lsl.w	r3, r2, r3
 8002886:	43db      	mvns	r3, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4013      	ands	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a4f      	ldr	r2, [pc, #316]	; (80029d0 <HAL_GPIO_Init+0x308>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d025      	beq.n	80028e2 <HAL_GPIO_Init+0x21a>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a4e      	ldr	r2, [pc, #312]	; (80029d4 <HAL_GPIO_Init+0x30c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d01f      	beq.n	80028de <HAL_GPIO_Init+0x216>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a4d      	ldr	r2, [pc, #308]	; (80029d8 <HAL_GPIO_Init+0x310>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d019      	beq.n	80028da <HAL_GPIO_Init+0x212>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a4c      	ldr	r2, [pc, #304]	; (80029dc <HAL_GPIO_Init+0x314>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d013      	beq.n	80028d6 <HAL_GPIO_Init+0x20e>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a4b      	ldr	r2, [pc, #300]	; (80029e0 <HAL_GPIO_Init+0x318>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d00d      	beq.n	80028d2 <HAL_GPIO_Init+0x20a>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a4a      	ldr	r2, [pc, #296]	; (80029e4 <HAL_GPIO_Init+0x31c>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d007      	beq.n	80028ce <HAL_GPIO_Init+0x206>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a49      	ldr	r2, [pc, #292]	; (80029e8 <HAL_GPIO_Init+0x320>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d101      	bne.n	80028ca <HAL_GPIO_Init+0x202>
 80028c6:	2306      	movs	r3, #6
 80028c8:	e00c      	b.n	80028e4 <HAL_GPIO_Init+0x21c>
 80028ca:	2307      	movs	r3, #7
 80028cc:	e00a      	b.n	80028e4 <HAL_GPIO_Init+0x21c>
 80028ce:	2305      	movs	r3, #5
 80028d0:	e008      	b.n	80028e4 <HAL_GPIO_Init+0x21c>
 80028d2:	2304      	movs	r3, #4
 80028d4:	e006      	b.n	80028e4 <HAL_GPIO_Init+0x21c>
 80028d6:	2303      	movs	r3, #3
 80028d8:	e004      	b.n	80028e4 <HAL_GPIO_Init+0x21c>
 80028da:	2302      	movs	r3, #2
 80028dc:	e002      	b.n	80028e4 <HAL_GPIO_Init+0x21c>
 80028de:	2301      	movs	r3, #1
 80028e0:	e000      	b.n	80028e4 <HAL_GPIO_Init+0x21c>
 80028e2:	2300      	movs	r3, #0
 80028e4:	69fa      	ldr	r2, [r7, #28]
 80028e6:	f002 0203 	and.w	r2, r2, #3
 80028ea:	0092      	lsls	r2, r2, #2
 80028ec:	4093      	lsls	r3, r2
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028f4:	4935      	ldr	r1, [pc, #212]	; (80029cc <HAL_GPIO_Init+0x304>)
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	089b      	lsrs	r3, r3, #2
 80028fa:	3302      	adds	r3, #2
 80028fc:	69ba      	ldr	r2, [r7, #24]
 80028fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002902:	4b3a      	ldr	r3, [pc, #232]	; (80029ec <HAL_GPIO_Init+0x324>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	43db      	mvns	r3, r3
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	4013      	ands	r3, r2
 8002910:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d003      	beq.n	8002926 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	4313      	orrs	r3, r2
 8002924:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002926:	4a31      	ldr	r2, [pc, #196]	; (80029ec <HAL_GPIO_Init+0x324>)
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800292c:	4b2f      	ldr	r3, [pc, #188]	; (80029ec <HAL_GPIO_Init+0x324>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	43db      	mvns	r3, r3
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	4013      	ands	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d003      	beq.n	8002950 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	4313      	orrs	r3, r2
 800294e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002950:	4a26      	ldr	r2, [pc, #152]	; (80029ec <HAL_GPIO_Init+0x324>)
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002956:	4b25      	ldr	r3, [pc, #148]	; (80029ec <HAL_GPIO_Init+0x324>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	43db      	mvns	r3, r3
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	4013      	ands	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d003      	beq.n	800297a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002972:	69ba      	ldr	r2, [r7, #24]
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	4313      	orrs	r3, r2
 8002978:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800297a:	4a1c      	ldr	r2, [pc, #112]	; (80029ec <HAL_GPIO_Init+0x324>)
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002980:	4b1a      	ldr	r3, [pc, #104]	; (80029ec <HAL_GPIO_Init+0x324>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	43db      	mvns	r3, r3
 800298a:	69ba      	ldr	r2, [r7, #24]
 800298c:	4013      	ands	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d003      	beq.n	80029a4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029a4:	4a11      	ldr	r2, [pc, #68]	; (80029ec <HAL_GPIO_Init+0x324>)
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	3301      	adds	r3, #1
 80029ae:	61fb      	str	r3, [r7, #28]
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	2b0f      	cmp	r3, #15
 80029b4:	f67f ae96 	bls.w	80026e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029b8:	bf00      	nop
 80029ba:	bf00      	nop
 80029bc:	3724      	adds	r7, #36	; 0x24
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40013800 	.word	0x40013800
 80029d0:	40020000 	.word	0x40020000
 80029d4:	40020400 	.word	0x40020400
 80029d8:	40020800 	.word	0x40020800
 80029dc:	40020c00 	.word	0x40020c00
 80029e0:	40021000 	.word	0x40021000
 80029e4:	40021400 	.word	0x40021400
 80029e8:	40021800 	.word	0x40021800
 80029ec:	40013c00 	.word	0x40013c00

080029f0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b087      	sub	sp, #28
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029fa:	2300      	movs	r3, #0
 80029fc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80029fe:	2300      	movs	r3, #0
 8002a00:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a06:	2300      	movs	r3, #0
 8002a08:	617b      	str	r3, [r7, #20]
 8002a0a:	e0c7      	b.n	8002b9c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002a16:	683a      	ldr	r2, [r7, #0]
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002a1e:	68fa      	ldr	r2, [r7, #12]
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	f040 80b7 	bne.w	8002b96 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002a28:	4a62      	ldr	r2, [pc, #392]	; (8002bb4 <HAL_GPIO_DeInit+0x1c4>)
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	089b      	lsrs	r3, r3, #2
 8002a2e:	3302      	adds	r3, #2
 8002a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a34:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	f003 0303 	and.w	r3, r3, #3
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	220f      	movs	r2, #15
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	68ba      	ldr	r2, [r7, #8]
 8002a46:	4013      	ands	r3, r2
 8002a48:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a5a      	ldr	r2, [pc, #360]	; (8002bb8 <HAL_GPIO_DeInit+0x1c8>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d025      	beq.n	8002a9e <HAL_GPIO_DeInit+0xae>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a59      	ldr	r2, [pc, #356]	; (8002bbc <HAL_GPIO_DeInit+0x1cc>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d01f      	beq.n	8002a9a <HAL_GPIO_DeInit+0xaa>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a58      	ldr	r2, [pc, #352]	; (8002bc0 <HAL_GPIO_DeInit+0x1d0>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d019      	beq.n	8002a96 <HAL_GPIO_DeInit+0xa6>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a57      	ldr	r2, [pc, #348]	; (8002bc4 <HAL_GPIO_DeInit+0x1d4>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d013      	beq.n	8002a92 <HAL_GPIO_DeInit+0xa2>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a56      	ldr	r2, [pc, #344]	; (8002bc8 <HAL_GPIO_DeInit+0x1d8>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d00d      	beq.n	8002a8e <HAL_GPIO_DeInit+0x9e>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a55      	ldr	r2, [pc, #340]	; (8002bcc <HAL_GPIO_DeInit+0x1dc>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d007      	beq.n	8002a8a <HAL_GPIO_DeInit+0x9a>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a54      	ldr	r2, [pc, #336]	; (8002bd0 <HAL_GPIO_DeInit+0x1e0>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d101      	bne.n	8002a86 <HAL_GPIO_DeInit+0x96>
 8002a82:	2306      	movs	r3, #6
 8002a84:	e00c      	b.n	8002aa0 <HAL_GPIO_DeInit+0xb0>
 8002a86:	2307      	movs	r3, #7
 8002a88:	e00a      	b.n	8002aa0 <HAL_GPIO_DeInit+0xb0>
 8002a8a:	2305      	movs	r3, #5
 8002a8c:	e008      	b.n	8002aa0 <HAL_GPIO_DeInit+0xb0>
 8002a8e:	2304      	movs	r3, #4
 8002a90:	e006      	b.n	8002aa0 <HAL_GPIO_DeInit+0xb0>
 8002a92:	2303      	movs	r3, #3
 8002a94:	e004      	b.n	8002aa0 <HAL_GPIO_DeInit+0xb0>
 8002a96:	2302      	movs	r3, #2
 8002a98:	e002      	b.n	8002aa0 <HAL_GPIO_DeInit+0xb0>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <HAL_GPIO_DeInit+0xb0>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	697a      	ldr	r2, [r7, #20]
 8002aa2:	f002 0203 	and.w	r2, r2, #3
 8002aa6:	0092      	lsls	r2, r2, #2
 8002aa8:	4093      	lsls	r3, r2
 8002aaa:	68ba      	ldr	r2, [r7, #8]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d132      	bne.n	8002b16 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002ab0:	4b48      	ldr	r3, [pc, #288]	; (8002bd4 <HAL_GPIO_DeInit+0x1e4>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	43db      	mvns	r3, r3
 8002ab8:	4946      	ldr	r1, [pc, #280]	; (8002bd4 <HAL_GPIO_DeInit+0x1e4>)
 8002aba:	4013      	ands	r3, r2
 8002abc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002abe:	4b45      	ldr	r3, [pc, #276]	; (8002bd4 <HAL_GPIO_DeInit+0x1e4>)
 8002ac0:	685a      	ldr	r2, [r3, #4]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	4943      	ldr	r1, [pc, #268]	; (8002bd4 <HAL_GPIO_DeInit+0x1e4>)
 8002ac8:	4013      	ands	r3, r2
 8002aca:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002acc:	4b41      	ldr	r3, [pc, #260]	; (8002bd4 <HAL_GPIO_DeInit+0x1e4>)
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	493f      	ldr	r1, [pc, #252]	; (8002bd4 <HAL_GPIO_DeInit+0x1e4>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002ada:	4b3e      	ldr	r3, [pc, #248]	; (8002bd4 <HAL_GPIO_DeInit+0x1e4>)
 8002adc:	689a      	ldr	r2, [r3, #8]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	493c      	ldr	r1, [pc, #240]	; (8002bd4 <HAL_GPIO_DeInit+0x1e4>)
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	f003 0303 	and.w	r3, r3, #3
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	220f      	movs	r2, #15
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002af8:	4a2e      	ldr	r2, [pc, #184]	; (8002bb4 <HAL_GPIO_DeInit+0x1c4>)
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	089b      	lsrs	r3, r3, #2
 8002afe:	3302      	adds	r3, #2
 8002b00:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	43da      	mvns	r2, r3
 8002b08:	482a      	ldr	r0, [pc, #168]	; (8002bb4 <HAL_GPIO_DeInit+0x1c4>)
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	089b      	lsrs	r3, r3, #2
 8002b0e:	400a      	ands	r2, r1
 8002b10:	3302      	adds	r3, #2
 8002b12:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	2103      	movs	r1, #3
 8002b20:	fa01 f303 	lsl.w	r3, r1, r3
 8002b24:	43db      	mvns	r3, r3
 8002b26:	401a      	ands	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	08da      	lsrs	r2, r3, #3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3208      	adds	r2, #8
 8002b34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	220f      	movs	r2, #15
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	43db      	mvns	r3, r3
 8002b48:	697a      	ldr	r2, [r7, #20]
 8002b4a:	08d2      	lsrs	r2, r2, #3
 8002b4c:	4019      	ands	r1, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	3208      	adds	r2, #8
 8002b52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68da      	ldr	r2, [r3, #12]
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	2103      	movs	r1, #3
 8002b60:	fa01 f303 	lsl.w	r3, r1, r3
 8002b64:	43db      	mvns	r3, r3
 8002b66:	401a      	ands	r2, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	2101      	movs	r1, #1
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	fa01 f303 	lsl.w	r3, r1, r3
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	401a      	ands	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	2103      	movs	r1, #3
 8002b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	401a      	ands	r2, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	617b      	str	r3, [r7, #20]
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	2b0f      	cmp	r3, #15
 8002ba0:	f67f af34 	bls.w	8002a0c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002ba4:	bf00      	nop
 8002ba6:	bf00      	nop
 8002ba8:	371c      	adds	r7, #28
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40013800 	.word	0x40013800
 8002bb8:	40020000 	.word	0x40020000
 8002bbc:	40020400 	.word	0x40020400
 8002bc0:	40020800 	.word	0x40020800
 8002bc4:	40020c00 	.word	0x40020c00
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	40021400 	.word	0x40021400
 8002bd0:	40021800 	.word	0x40021800
 8002bd4:	40013c00 	.word	0x40013c00

08002bd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	460b      	mov	r3, r1
 8002be2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	691a      	ldr	r2, [r3, #16]
 8002be8:	887b      	ldrh	r3, [r7, #2]
 8002bea:	4013      	ands	r3, r2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d002      	beq.n	8002bf6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	73fb      	strb	r3, [r7, #15]
 8002bf4:	e001      	b.n	8002bfa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3714      	adds	r7, #20
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	460b      	mov	r3, r1
 8002c12:	807b      	strh	r3, [r7, #2]
 8002c14:	4613      	mov	r3, r2
 8002c16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c18:	787b      	ldrb	r3, [r7, #1]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d003      	beq.n	8002c26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c1e:	887a      	ldrh	r2, [r7, #2]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c24:	e003      	b.n	8002c2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c26:	887b      	ldrh	r3, [r7, #2]
 8002c28:	041a      	lsls	r2, r3, #16
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	619a      	str	r2, [r3, #24]
}
 8002c2e:	bf00      	nop
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr

08002c3a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c3c:	b08f      	sub	sp, #60	; 0x3c
 8002c3e:	af0a      	add	r7, sp, #40	; 0x28
 8002c40:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d101      	bne.n	8002c4c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e116      	b.n	8002e7a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d106      	bne.n	8002c6c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f008 fbf8 	bl	800b45c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2203      	movs	r2, #3
 8002c70:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d102      	bne.n	8002c86 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f004 ff15 	bl	8007aba <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	603b      	str	r3, [r7, #0]
 8002c96:	687e      	ldr	r6, [r7, #4]
 8002c98:	466d      	mov	r5, sp
 8002c9a:	f106 0410 	add.w	r4, r6, #16
 8002c9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ca0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ca2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ca4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ca6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002caa:	e885 0003 	stmia.w	r5, {r0, r1}
 8002cae:	1d33      	adds	r3, r6, #4
 8002cb0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cb2:	6838      	ldr	r0, [r7, #0]
 8002cb4:	f004 fdec 	bl	8007890 <USB_CoreInit>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d005      	beq.n	8002cca <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e0d7      	b.n	8002e7a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2100      	movs	r1, #0
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f004 ff03 	bl	8007adc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	73fb      	strb	r3, [r7, #15]
 8002cda:	e04a      	b.n	8002d72 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002cdc:	7bfa      	ldrb	r2, [r7, #15]
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	4413      	add	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	440b      	add	r3, r1
 8002cea:	333d      	adds	r3, #61	; 0x3d
 8002cec:	2201      	movs	r2, #1
 8002cee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002cf0:	7bfa      	ldrb	r2, [r7, #15]
 8002cf2:	6879      	ldr	r1, [r7, #4]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	00db      	lsls	r3, r3, #3
 8002cf8:	4413      	add	r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	440b      	add	r3, r1
 8002cfe:	333c      	adds	r3, #60	; 0x3c
 8002d00:	7bfa      	ldrb	r2, [r7, #15]
 8002d02:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002d04:	7bfa      	ldrb	r2, [r7, #15]
 8002d06:	7bfb      	ldrb	r3, [r7, #15]
 8002d08:	b298      	uxth	r0, r3
 8002d0a:	6879      	ldr	r1, [r7, #4]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	4413      	add	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	440b      	add	r3, r1
 8002d16:	3344      	adds	r3, #68	; 0x44
 8002d18:	4602      	mov	r2, r0
 8002d1a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d1c:	7bfa      	ldrb	r2, [r7, #15]
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	00db      	lsls	r3, r3, #3
 8002d24:	4413      	add	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	3340      	adds	r3, #64	; 0x40
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d30:	7bfa      	ldrb	r2, [r7, #15]
 8002d32:	6879      	ldr	r1, [r7, #4]
 8002d34:	4613      	mov	r3, r2
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	4413      	add	r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	3348      	adds	r3, #72	; 0x48
 8002d40:	2200      	movs	r2, #0
 8002d42:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d44:	7bfa      	ldrb	r2, [r7, #15]
 8002d46:	6879      	ldr	r1, [r7, #4]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	00db      	lsls	r3, r3, #3
 8002d4c:	4413      	add	r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	440b      	add	r3, r1
 8002d52:	334c      	adds	r3, #76	; 0x4c
 8002d54:	2200      	movs	r2, #0
 8002d56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d58:	7bfa      	ldrb	r2, [r7, #15]
 8002d5a:	6879      	ldr	r1, [r7, #4]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	4413      	add	r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	440b      	add	r3, r1
 8002d66:	3354      	adds	r3, #84	; 0x54
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d6c:	7bfb      	ldrb	r3, [r7, #15]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	73fb      	strb	r3, [r7, #15]
 8002d72:	7bfa      	ldrb	r2, [r7, #15]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d3af      	bcc.n	8002cdc <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	73fb      	strb	r3, [r7, #15]
 8002d80:	e044      	b.n	8002e0c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d82:	7bfa      	ldrb	r2, [r7, #15]
 8002d84:	6879      	ldr	r1, [r7, #4]
 8002d86:	4613      	mov	r3, r2
 8002d88:	00db      	lsls	r3, r3, #3
 8002d8a:	4413      	add	r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	440b      	add	r3, r1
 8002d90:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002d94:	2200      	movs	r2, #0
 8002d96:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002d98:	7bfa      	ldrb	r2, [r7, #15]
 8002d9a:	6879      	ldr	r1, [r7, #4]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	4413      	add	r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	440b      	add	r3, r1
 8002da6:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002daa:	7bfa      	ldrb	r2, [r7, #15]
 8002dac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002dae:	7bfa      	ldrb	r2, [r7, #15]
 8002db0:	6879      	ldr	r1, [r7, #4]
 8002db2:	4613      	mov	r3, r2
 8002db4:	00db      	lsls	r3, r3, #3
 8002db6:	4413      	add	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	440b      	add	r3, r1
 8002dbc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002dc4:	7bfa      	ldrb	r2, [r7, #15]
 8002dc6:	6879      	ldr	r1, [r7, #4]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	4413      	add	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	440b      	add	r3, r1
 8002dd2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002dda:	7bfa      	ldrb	r2, [r7, #15]
 8002ddc:	6879      	ldr	r1, [r7, #4]
 8002dde:	4613      	mov	r3, r2
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	4413      	add	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	440b      	add	r3, r1
 8002de8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002df0:	7bfa      	ldrb	r2, [r7, #15]
 8002df2:	6879      	ldr	r1, [r7, #4]
 8002df4:	4613      	mov	r3, r2
 8002df6:	00db      	lsls	r3, r3, #3
 8002df8:	4413      	add	r3, r2
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	440b      	add	r3, r1
 8002dfe:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002e02:	2200      	movs	r2, #0
 8002e04:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e06:	7bfb      	ldrb	r3, [r7, #15]
 8002e08:	3301      	adds	r3, #1
 8002e0a:	73fb      	strb	r3, [r7, #15]
 8002e0c:	7bfa      	ldrb	r2, [r7, #15]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d3b5      	bcc.n	8002d82 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	603b      	str	r3, [r7, #0]
 8002e1c:	687e      	ldr	r6, [r7, #4]
 8002e1e:	466d      	mov	r5, sp
 8002e20:	f106 0410 	add.w	r4, r6, #16
 8002e24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e2c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e30:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e34:	1d33      	adds	r3, r6, #4
 8002e36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e38:	6838      	ldr	r0, [r7, #0]
 8002e3a:	f004 fe9b 	bl	8007b74 <USB_DevInit>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d005      	beq.n	8002e50 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2202      	movs	r2, #2
 8002e48:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e014      	b.n	8002e7a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d102      	bne.n	8002e6e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f001 f98b 	bl	8004184 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4618      	mov	r0, r3
 8002e74:	f005 ffdd 	bl	8008e32 <USB_DevDisconnect>

  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3714      	adds	r7, #20
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e82 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b084      	sub	sp, #16
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d101      	bne.n	8002e9e <HAL_PCD_Start+0x1c>
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	e020      	b.n	8002ee0 <HAL_PCD_Start+0x5e>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d109      	bne.n	8002ec2 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d005      	beq.n	8002ec2 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eba:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f004 fde6 	bl	8007a98 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f005 ff8d 	bl	8008df0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002ee8:	b590      	push	{r4, r7, lr}
 8002eea:	b08d      	sub	sp, #52	; 0x34
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ef6:	6a3b      	ldr	r3, [r7, #32]
 8002ef8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f006 f84b 	bl	8008f9a <USB_GetMode>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	f040 84b7 	bne.w	800387a <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4618      	mov	r0, r3
 8002f12:	f005 ffaf 	bl	8008e74 <USB_ReadInterrupts>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f000 84ad 	beq.w	8003878 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	0a1b      	lsrs	r3, r3, #8
 8002f28:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f005 ff9c 	bl	8008e74 <USB_ReadInterrupts>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	f003 0302 	and.w	r3, r3, #2
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d107      	bne.n	8002f56 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	695a      	ldr	r2, [r3, #20]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f002 0202 	and.w	r2, r2, #2
 8002f54:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f005 ff8a 	bl	8008e74 <USB_ReadInterrupts>
 8002f60:	4603      	mov	r3, r0
 8002f62:	f003 0310 	and.w	r3, r3, #16
 8002f66:	2b10      	cmp	r3, #16
 8002f68:	d161      	bne.n	800302e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	699a      	ldr	r2, [r3, #24]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 0210 	bic.w	r2, r2, #16
 8002f78:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002f7a:	6a3b      	ldr	r3, [r7, #32]
 8002f7c:	6a1b      	ldr	r3, [r3, #32]
 8002f7e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	f003 020f 	and.w	r2, r3, #15
 8002f86:	4613      	mov	r3, r2
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	4413      	add	r3, r2
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	4413      	add	r3, r2
 8002f96:	3304      	adds	r3, #4
 8002f98:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	0c5b      	lsrs	r3, r3, #17
 8002f9e:	f003 030f 	and.w	r3, r3, #15
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d124      	bne.n	8002ff0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d035      	beq.n	800301e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	091b      	lsrs	r3, r3, #4
 8002fba:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002fbc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	6a38      	ldr	r0, [r7, #32]
 8002fc6:	f005 fdc1 	bl	8008b4c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	691a      	ldr	r2, [r3, #16]
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	091b      	lsrs	r3, r3, #4
 8002fd2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fd6:	441a      	add	r2, r3
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	6a1a      	ldr	r2, [r3, #32]
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	091b      	lsrs	r3, r3, #4
 8002fe4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fe8:	441a      	add	r2, r3
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	621a      	str	r2, [r3, #32]
 8002fee:	e016      	b.n	800301e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	0c5b      	lsrs	r3, r3, #17
 8002ff4:	f003 030f 	and.w	r3, r3, #15
 8002ff8:	2b06      	cmp	r3, #6
 8002ffa:	d110      	bne.n	800301e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003002:	2208      	movs	r2, #8
 8003004:	4619      	mov	r1, r3
 8003006:	6a38      	ldr	r0, [r7, #32]
 8003008:	f005 fda0 	bl	8008b4c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	6a1a      	ldr	r2, [r3, #32]
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	091b      	lsrs	r3, r3, #4
 8003014:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003018:	441a      	add	r2, r3
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	699a      	ldr	r2, [r3, #24]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f042 0210 	orr.w	r2, r2, #16
 800302c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4618      	mov	r0, r3
 8003034:	f005 ff1e 	bl	8008e74 <USB_ReadInterrupts>
 8003038:	4603      	mov	r3, r0
 800303a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800303e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003042:	f040 80a7 	bne.w	8003194 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003046:	2300      	movs	r3, #0
 8003048:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4618      	mov	r0, r3
 8003050:	f005 ff23 	bl	8008e9a <USB_ReadDevAllOutEpInterrupt>
 8003054:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003056:	e099      	b.n	800318c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	f000 808e 	beq.w	8003180 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800306a:	b2d2      	uxtb	r2, r2
 800306c:	4611      	mov	r1, r2
 800306e:	4618      	mov	r0, r3
 8003070:	f005 ff47 	bl	8008f02 <USB_ReadDevOutEPInterrupt>
 8003074:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	f003 0301 	and.w	r3, r3, #1
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00c      	beq.n	800309a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003082:	015a      	lsls	r2, r3, #5
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	4413      	add	r3, r2
 8003088:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800308c:	461a      	mov	r2, r3
 800308e:	2301      	movs	r3, #1
 8003090:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003092:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 feef 	bl	8003e78 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	f003 0308 	and.w	r3, r3, #8
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00c      	beq.n	80030be <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80030a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a6:	015a      	lsls	r2, r3, #5
 80030a8:	69fb      	ldr	r3, [r7, #28]
 80030aa:	4413      	add	r3, r2
 80030ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030b0:	461a      	mov	r2, r3
 80030b2:	2308      	movs	r3, #8
 80030b4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80030b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f000 ffc5 	bl	8004048 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	f003 0310 	and.w	r3, r3, #16
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d008      	beq.n	80030da <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80030c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ca:	015a      	lsls	r2, r3, #5
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	4413      	add	r3, r2
 80030d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030d4:	461a      	mov	r2, r3
 80030d6:	2310      	movs	r3, #16
 80030d8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d030      	beq.n	8003146 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80030e4:	6a3b      	ldr	r3, [r7, #32]
 80030e6:	695b      	ldr	r3, [r3, #20]
 80030e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ec:	2b80      	cmp	r3, #128	; 0x80
 80030ee:	d109      	bne.n	8003104 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	69fa      	ldr	r2, [r7, #28]
 80030fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80030fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003102:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003104:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003106:	4613      	mov	r3, r2
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	4413      	add	r3, r2
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	4413      	add	r3, r2
 8003116:	3304      	adds	r3, #4
 8003118:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	78db      	ldrb	r3, [r3, #3]
 800311e:	2b01      	cmp	r3, #1
 8003120:	d108      	bne.n	8003134 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	2200      	movs	r2, #0
 8003126:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312a:	b2db      	uxtb	r3, r3
 800312c:	4619      	mov	r1, r3
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f008 fab0 	bl	800b694 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003136:	015a      	lsls	r2, r3, #5
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	4413      	add	r3, r2
 800313c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003140:	461a      	mov	r2, r3
 8003142:	2302      	movs	r3, #2
 8003144:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	f003 0320 	and.w	r3, r3, #32
 800314c:	2b00      	cmp	r3, #0
 800314e:	d008      	beq.n	8003162 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003152:	015a      	lsls	r2, r3, #5
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	4413      	add	r3, r2
 8003158:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800315c:	461a      	mov	r2, r3
 800315e:	2320      	movs	r3, #32
 8003160:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d009      	beq.n	8003180 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800316c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800316e:	015a      	lsls	r2, r3, #5
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	4413      	add	r3, r2
 8003174:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003178:	461a      	mov	r2, r3
 800317a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800317e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003182:	3301      	adds	r3, #1
 8003184:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003188:	085b      	lsrs	r3, r3, #1
 800318a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800318c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800318e:	2b00      	cmp	r3, #0
 8003190:	f47f af62 	bne.w	8003058 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4618      	mov	r0, r3
 800319a:	f005 fe6b 	bl	8008e74 <USB_ReadInterrupts>
 800319e:	4603      	mov	r3, r0
 80031a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031a4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031a8:	f040 80db 	bne.w	8003362 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f005 fe8c 	bl	8008ece <USB_ReadDevAllInEpInterrupt>
 80031b6:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80031b8:	2300      	movs	r3, #0
 80031ba:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80031bc:	e0cd      	b.n	800335a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80031be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c0:	f003 0301 	and.w	r3, r3, #1
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 80c2 	beq.w	800334e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031d0:	b2d2      	uxtb	r2, r2
 80031d2:	4611      	mov	r1, r2
 80031d4:	4618      	mov	r0, r3
 80031d6:	f005 feb2 	bl	8008f3e <USB_ReadDevInEPInterrupt>
 80031da:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d057      	beq.n	8003296 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80031e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e8:	f003 030f 	and.w	r3, r3, #15
 80031ec:	2201      	movs	r2, #1
 80031ee:	fa02 f303 	lsl.w	r3, r2, r3
 80031f2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	43db      	mvns	r3, r3
 8003200:	69f9      	ldr	r1, [r7, #28]
 8003202:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003206:	4013      	ands	r3, r2
 8003208:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800320a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320c:	015a      	lsls	r2, r3, #5
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	4413      	add	r3, r2
 8003212:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003216:	461a      	mov	r2, r3
 8003218:	2301      	movs	r3, #1
 800321a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d132      	bne.n	800328a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003224:	6879      	ldr	r1, [r7, #4]
 8003226:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003228:	4613      	mov	r3, r2
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4413      	add	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	440b      	add	r3, r1
 8003232:	334c      	adds	r3, #76	; 0x4c
 8003234:	6819      	ldr	r1, [r3, #0]
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800323a:	4613      	mov	r3, r2
 800323c:	00db      	lsls	r3, r3, #3
 800323e:	4413      	add	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4403      	add	r3, r0
 8003244:	3348      	adds	r3, #72	; 0x48
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4419      	add	r1, r3
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800324e:	4613      	mov	r3, r2
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	4413      	add	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	4403      	add	r3, r0
 8003258:	334c      	adds	r3, #76	; 0x4c
 800325a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800325c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325e:	2b00      	cmp	r3, #0
 8003260:	d113      	bne.n	800328a <HAL_PCD_IRQHandler+0x3a2>
 8003262:	6879      	ldr	r1, [r7, #4]
 8003264:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003266:	4613      	mov	r3, r2
 8003268:	00db      	lsls	r3, r3, #3
 800326a:	4413      	add	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	440b      	add	r3, r1
 8003270:	3354      	adds	r3, #84	; 0x54
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d108      	bne.n	800328a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6818      	ldr	r0, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003282:	461a      	mov	r2, r3
 8003284:	2101      	movs	r1, #1
 8003286:	f005 feb9 	bl	8008ffc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800328a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328c:	b2db      	uxtb	r3, r3
 800328e:	4619      	mov	r1, r3
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f008 f97a 	bl	800b58a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	f003 0308 	and.w	r3, r3, #8
 800329c:	2b00      	cmp	r3, #0
 800329e:	d008      	beq.n	80032b2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80032a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a2:	015a      	lsls	r2, r3, #5
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	4413      	add	r3, r2
 80032a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032ac:	461a      	mov	r2, r3
 80032ae:	2308      	movs	r3, #8
 80032b0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	f003 0310 	and.w	r3, r3, #16
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d008      	beq.n	80032ce <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80032bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032be:	015a      	lsls	r2, r3, #5
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	4413      	add	r3, r2
 80032c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032c8:	461a      	mov	r2, r3
 80032ca:	2310      	movs	r3, #16
 80032cc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d008      	beq.n	80032ea <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80032d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032da:	015a      	lsls	r2, r3, #5
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	4413      	add	r3, r2
 80032e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032e4:	461a      	mov	r2, r3
 80032e6:	2340      	movs	r3, #64	; 0x40
 80032e8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	f003 0302 	and.w	r3, r3, #2
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d023      	beq.n	800333c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80032f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80032f6:	6a38      	ldr	r0, [r7, #32]
 80032f8:	f004 fd9a 	bl	8007e30 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80032fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032fe:	4613      	mov	r3, r2
 8003300:	00db      	lsls	r3, r3, #3
 8003302:	4413      	add	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	3338      	adds	r3, #56	; 0x38
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	4413      	add	r3, r2
 800330c:	3304      	adds	r3, #4
 800330e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	78db      	ldrb	r3, [r3, #3]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d108      	bne.n	800332a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	2200      	movs	r2, #0
 800331c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800331e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003320:	b2db      	uxtb	r3, r3
 8003322:	4619      	mov	r1, r3
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f008 f9c7 	bl	800b6b8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800332a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332c:	015a      	lsls	r2, r3, #5
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	4413      	add	r3, r2
 8003332:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003336:	461a      	mov	r2, r3
 8003338:	2302      	movs	r3, #2
 800333a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003342:	2b00      	cmp	r3, #0
 8003344:	d003      	beq.n	800334e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003346:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f000 fd08 	bl	8003d5e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800334e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003350:	3301      	adds	r3, #1
 8003352:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003356:	085b      	lsrs	r3, r3, #1
 8003358:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800335a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800335c:	2b00      	cmp	r3, #0
 800335e:	f47f af2e 	bne.w	80031be <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f005 fd84 	bl	8008e74 <USB_ReadInterrupts>
 800336c:	4603      	mov	r3, r0
 800336e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003372:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003376:	d122      	bne.n	80033be <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	69fa      	ldr	r2, [r7, #28]
 8003382:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003386:	f023 0301 	bic.w	r3, r3, #1
 800338a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003392:	2b01      	cmp	r3, #1
 8003394:	d108      	bne.n	80033a8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800339e:	2100      	movs	r1, #0
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f008 fb41 	bl	800ba28 <HAL_PCDEx_LPM_Callback>
 80033a6:	e002      	b.n	80033ae <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f008 f965 	bl	800b678 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	695a      	ldr	r2, [r3, #20]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80033bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f005 fd56 	bl	8008e74 <USB_ReadInterrupts>
 80033c8:	4603      	mov	r3, r0
 80033ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033d2:	d112      	bne.n	80033fa <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f003 0301 	and.w	r3, r3, #1
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d102      	bne.n	80033ea <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f008 f921 	bl	800b62c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	695a      	ldr	r2, [r3, #20]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80033f8:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4618      	mov	r0, r3
 8003400:	f005 fd38 	bl	8008e74 <USB_ReadInterrupts>
 8003404:	4603      	mov	r3, r0
 8003406:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800340a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800340e:	d121      	bne.n	8003454 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	695a      	ldr	r2, [r3, #20]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800341e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003426:	2b00      	cmp	r3, #0
 8003428:	d111      	bne.n	800344e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2201      	movs	r2, #1
 800342e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003438:	089b      	lsrs	r3, r3, #2
 800343a:	f003 020f 	and.w	r2, r3, #15
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003444:	2101      	movs	r1, #1
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f008 faee 	bl	800ba28 <HAL_PCDEx_LPM_Callback>
 800344c:	e002      	b.n	8003454 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f008 f8ec 	bl	800b62c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4618      	mov	r0, r3
 800345a:	f005 fd0b 	bl	8008e74 <USB_ReadInterrupts>
 800345e:	4603      	mov	r3, r0
 8003460:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003464:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003468:	f040 80b7 	bne.w	80035da <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	69fa      	ldr	r2, [r7, #28]
 8003476:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800347a:	f023 0301 	bic.w	r3, r3, #1
 800347e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2110      	movs	r1, #16
 8003486:	4618      	mov	r0, r3
 8003488:	f004 fcd2 	bl	8007e30 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800348c:	2300      	movs	r3, #0
 800348e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003490:	e046      	b.n	8003520 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003494:	015a      	lsls	r2, r3, #5
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	4413      	add	r3, r2
 800349a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800349e:	461a      	mov	r2, r3
 80034a0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80034a4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80034a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a8:	015a      	lsls	r2, r3, #5
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	4413      	add	r3, r2
 80034ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034b6:	0151      	lsls	r1, r2, #5
 80034b8:	69fa      	ldr	r2, [r7, #28]
 80034ba:	440a      	add	r2, r1
 80034bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80034c0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80034c4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80034c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034c8:	015a      	lsls	r2, r3, #5
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	4413      	add	r3, r2
 80034ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034d2:	461a      	mov	r2, r3
 80034d4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80034d8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80034da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034dc:	015a      	lsls	r2, r3, #5
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	4413      	add	r3, r2
 80034e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034ea:	0151      	lsls	r1, r2, #5
 80034ec:	69fa      	ldr	r2, [r7, #28]
 80034ee:	440a      	add	r2, r1
 80034f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80034f4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80034f8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80034fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034fc:	015a      	lsls	r2, r3, #5
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	4413      	add	r3, r2
 8003502:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800350a:	0151      	lsls	r1, r2, #5
 800350c:	69fa      	ldr	r2, [r7, #28]
 800350e:	440a      	add	r2, r1
 8003510:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003514:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003518:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800351a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800351c:	3301      	adds	r3, #1
 800351e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003526:	429a      	cmp	r2, r3
 8003528:	d3b3      	bcc.n	8003492 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003530:	69db      	ldr	r3, [r3, #28]
 8003532:	69fa      	ldr	r2, [r7, #28]
 8003534:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003538:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800353c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003542:	2b00      	cmp	r3, #0
 8003544:	d016      	beq.n	8003574 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800354c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003550:	69fa      	ldr	r2, [r7, #28]
 8003552:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003556:	f043 030b 	orr.w	r3, r3, #11
 800355a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003566:	69fa      	ldr	r2, [r7, #28]
 8003568:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800356c:	f043 030b 	orr.w	r3, r3, #11
 8003570:	6453      	str	r3, [r2, #68]	; 0x44
 8003572:	e015      	b.n	80035a0 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	69fa      	ldr	r2, [r7, #28]
 800357e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003582:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003586:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800358a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	69fa      	ldr	r2, [r7, #28]
 8003596:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800359a:	f043 030b 	orr.w	r3, r3, #11
 800359e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	69fa      	ldr	r2, [r7, #28]
 80035aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80035ae:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80035b2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6818      	ldr	r0, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80035c4:	461a      	mov	r2, r3
 80035c6:	f005 fd19 	bl	8008ffc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	695a      	ldr	r2, [r3, #20]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80035d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4618      	mov	r0, r3
 80035e0:	f005 fc48 	bl	8008e74 <USB_ReadInterrupts>
 80035e4:	4603      	mov	r3, r0
 80035e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035ee:	d124      	bne.n	800363a <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4618      	mov	r0, r3
 80035f6:	f005 fcde 	bl	8008fb6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f004 fc93 	bl	8007f2a <USB_GetDevSpeed>
 8003604:	4603      	mov	r3, r0
 8003606:	461a      	mov	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681c      	ldr	r4, [r3, #0]
 8003610:	f000 fec2 	bl	8004398 <HAL_RCC_GetHCLKFreq>
 8003614:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800361a:	b2db      	uxtb	r3, r3
 800361c:	461a      	mov	r2, r3
 800361e:	4620      	mov	r0, r4
 8003620:	f004 f998 	bl	8007954 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f007 ffd8 	bl	800b5da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	695a      	ldr	r2, [r3, #20]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003638:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4618      	mov	r0, r3
 8003640:	f005 fc18 	bl	8008e74 <USB_ReadInterrupts>
 8003644:	4603      	mov	r3, r0
 8003646:	f003 0308 	and.w	r3, r3, #8
 800364a:	2b08      	cmp	r3, #8
 800364c:	d10a      	bne.n	8003664 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f007 ffb5 	bl	800b5be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	695a      	ldr	r2, [r3, #20]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f002 0208 	and.w	r2, r2, #8
 8003662:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4618      	mov	r0, r3
 800366a:	f005 fc03 	bl	8008e74 <USB_ReadInterrupts>
 800366e:	4603      	mov	r3, r0
 8003670:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003674:	2b80      	cmp	r3, #128	; 0x80
 8003676:	d122      	bne.n	80036be <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003678:	6a3b      	ldr	r3, [r7, #32]
 800367a:	699b      	ldr	r3, [r3, #24]
 800367c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003680:	6a3b      	ldr	r3, [r7, #32]
 8003682:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003684:	2301      	movs	r3, #1
 8003686:	627b      	str	r3, [r7, #36]	; 0x24
 8003688:	e014      	b.n	80036b4 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800368a:	6879      	ldr	r1, [r7, #4]
 800368c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800368e:	4613      	mov	r3, r2
 8003690:	00db      	lsls	r3, r3, #3
 8003692:	4413      	add	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	440b      	add	r3, r1
 8003698:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d105      	bne.n	80036ae <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80036a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	4619      	mov	r1, r3
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f000 fb27 	bl	8003cfc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80036ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b0:	3301      	adds	r3, #1
 80036b2:	627b      	str	r3, [r7, #36]	; 0x24
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d3e5      	bcc.n	800368a <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4618      	mov	r0, r3
 80036c4:	f005 fbd6 	bl	8008e74 <USB_ReadInterrupts>
 80036c8:	4603      	mov	r3, r0
 80036ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036d2:	d13b      	bne.n	800374c <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80036d4:	2301      	movs	r3, #1
 80036d6:	627b      	str	r3, [r7, #36]	; 0x24
 80036d8:	e02b      	b.n	8003732 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80036da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036dc:	015a      	lsls	r2, r3, #5
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	4413      	add	r3, r2
 80036e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80036ea:	6879      	ldr	r1, [r7, #4]
 80036ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036ee:	4613      	mov	r3, r2
 80036f0:	00db      	lsls	r3, r3, #3
 80036f2:	4413      	add	r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	440b      	add	r3, r1
 80036f8:	3340      	adds	r3, #64	; 0x40
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d115      	bne.n	800372c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003700:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003702:	2b00      	cmp	r3, #0
 8003704:	da12      	bge.n	800372c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003706:	6879      	ldr	r1, [r7, #4]
 8003708:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800370a:	4613      	mov	r3, r2
 800370c:	00db      	lsls	r3, r3, #3
 800370e:	4413      	add	r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	440b      	add	r3, r1
 8003714:	333f      	adds	r3, #63	; 0x3f
 8003716:	2201      	movs	r2, #1
 8003718:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800371a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371c:	b2db      	uxtb	r3, r3
 800371e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003722:	b2db      	uxtb	r3, r3
 8003724:	4619      	mov	r1, r3
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 fae8 	bl	8003cfc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800372c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372e:	3301      	adds	r3, #1
 8003730:	627b      	str	r3, [r7, #36]	; 0x24
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003738:	429a      	cmp	r2, r3
 800373a:	d3ce      	bcc.n	80036da <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	695a      	ldr	r2, [r3, #20]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800374a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4618      	mov	r0, r3
 8003752:	f005 fb8f 	bl	8008e74 <USB_ReadInterrupts>
 8003756:	4603      	mov	r3, r0
 8003758:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800375c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003760:	d155      	bne.n	800380e <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003762:	2301      	movs	r3, #1
 8003764:	627b      	str	r3, [r7, #36]	; 0x24
 8003766:	e045      	b.n	80037f4 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376a:	015a      	lsls	r2, r3, #5
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	4413      	add	r3, r2
 8003770:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003778:	6879      	ldr	r1, [r7, #4]
 800377a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800377c:	4613      	mov	r3, r2
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	4413      	add	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800378a:	781b      	ldrb	r3, [r3, #0]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d12e      	bne.n	80037ee <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003790:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003792:	2b00      	cmp	r3, #0
 8003794:	da2b      	bge.n	80037ee <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80037a2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d121      	bne.n	80037ee <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80037aa:	6879      	ldr	r1, [r7, #4]
 80037ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037ae:	4613      	mov	r3, r2
 80037b0:	00db      	lsls	r3, r3, #3
 80037b2:	4413      	add	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	440b      	add	r3, r1
 80037b8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80037bc:	2201      	movs	r2, #1
 80037be:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80037c0:	6a3b      	ldr	r3, [r7, #32]
 80037c2:	699b      	ldr	r3, [r3, #24]
 80037c4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80037c8:	6a3b      	ldr	r3, [r7, #32]
 80037ca:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80037cc:	6a3b      	ldr	r3, [r7, #32]
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d10a      	bne.n	80037ee <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	69fa      	ldr	r2, [r7, #28]
 80037e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80037e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037ea:	6053      	str	r3, [r2, #4]
            break;
 80037ec:	e007      	b.n	80037fe <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80037ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f0:	3301      	adds	r3, #1
 80037f2:	627b      	str	r3, [r7, #36]	; 0x24
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d3b4      	bcc.n	8003768 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695a      	ldr	r2, [r3, #20]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800380c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4618      	mov	r0, r3
 8003814:	f005 fb2e 	bl	8008e74 <USB_ReadInterrupts>
 8003818:	4603      	mov	r3, r0
 800381a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800381e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003822:	d10a      	bne.n	800383a <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f007 ff59 	bl	800b6dc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	695a      	ldr	r2, [r3, #20]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003838:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f005 fb18 	bl	8008e74 <USB_ReadInterrupts>
 8003844:	4603      	mov	r3, r0
 8003846:	f003 0304 	and.w	r3, r3, #4
 800384a:	2b04      	cmp	r3, #4
 800384c:	d115      	bne.n	800387a <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003856:	69bb      	ldr	r3, [r7, #24]
 8003858:	f003 0304 	and.w	r3, r3, #4
 800385c:	2b00      	cmp	r3, #0
 800385e:	d002      	beq.n	8003866 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f007 ff49 	bl	800b6f8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	6859      	ldr	r1, [r3, #4]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	69ba      	ldr	r2, [r7, #24]
 8003872:	430a      	orrs	r2, r1
 8003874:	605a      	str	r2, [r3, #4]
 8003876:	e000      	b.n	800387a <HAL_PCD_IRQHandler+0x992>
      return;
 8003878:	bf00      	nop
    }
  }
}
 800387a:	3734      	adds	r7, #52	; 0x34
 800387c:	46bd      	mov	sp, r7
 800387e:	bd90      	pop	{r4, r7, pc}

08003880 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	460b      	mov	r3, r1
 800388a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003892:	2b01      	cmp	r3, #1
 8003894:	d101      	bne.n	800389a <HAL_PCD_SetAddress+0x1a>
 8003896:	2302      	movs	r3, #2
 8003898:	e013      	b.n	80038c2 <HAL_PCD_SetAddress+0x42>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2201      	movs	r2, #1
 800389e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	78fa      	ldrb	r2, [r7, #3]
 80038a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	78fa      	ldrb	r2, [r7, #3]
 80038b0:	4611      	mov	r1, r2
 80038b2:	4618      	mov	r0, r3
 80038b4:	f005 fa76 	bl	8008da4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3708      	adds	r7, #8
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80038ca:	b580      	push	{r7, lr}
 80038cc:	b084      	sub	sp, #16
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
 80038d2:	4608      	mov	r0, r1
 80038d4:	4611      	mov	r1, r2
 80038d6:	461a      	mov	r2, r3
 80038d8:	4603      	mov	r3, r0
 80038da:	70fb      	strb	r3, [r7, #3]
 80038dc:	460b      	mov	r3, r1
 80038de:	803b      	strh	r3, [r7, #0]
 80038e0:	4613      	mov	r3, r2
 80038e2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80038e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	da0f      	bge.n	8003910 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038f0:	78fb      	ldrb	r3, [r7, #3]
 80038f2:	f003 020f 	and.w	r2, r3, #15
 80038f6:	4613      	mov	r3, r2
 80038f8:	00db      	lsls	r3, r3, #3
 80038fa:	4413      	add	r3, r2
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	3338      	adds	r3, #56	; 0x38
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	4413      	add	r3, r2
 8003904:	3304      	adds	r3, #4
 8003906:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2201      	movs	r2, #1
 800390c:	705a      	strb	r2, [r3, #1]
 800390e:	e00f      	b.n	8003930 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003910:	78fb      	ldrb	r3, [r7, #3]
 8003912:	f003 020f 	and.w	r2, r3, #15
 8003916:	4613      	mov	r3, r2
 8003918:	00db      	lsls	r3, r3, #3
 800391a:	4413      	add	r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	4413      	add	r3, r2
 8003926:	3304      	adds	r3, #4
 8003928:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2200      	movs	r2, #0
 800392e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003930:	78fb      	ldrb	r3, [r7, #3]
 8003932:	f003 030f 	and.w	r3, r3, #15
 8003936:	b2da      	uxtb	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800393c:	883a      	ldrh	r2, [r7, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	78ba      	ldrb	r2, [r7, #2]
 8003946:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	785b      	ldrb	r3, [r3, #1]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d004      	beq.n	800395a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	b29a      	uxth	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800395a:	78bb      	ldrb	r3, [r7, #2]
 800395c:	2b02      	cmp	r3, #2
 800395e:	d102      	bne.n	8003966 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800396c:	2b01      	cmp	r3, #1
 800396e:	d101      	bne.n	8003974 <HAL_PCD_EP_Open+0xaa>
 8003970:	2302      	movs	r3, #2
 8003972:	e00e      	b.n	8003992 <HAL_PCD_EP_Open+0xc8>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68f9      	ldr	r1, [r7, #12]
 8003982:	4618      	mov	r0, r3
 8003984:	f004 faf6 	bl	8007f74 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003990:	7afb      	ldrb	r3, [r7, #11]
}
 8003992:	4618      	mov	r0, r3
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b084      	sub	sp, #16
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
 80039a2:	460b      	mov	r3, r1
 80039a4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80039a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	da0f      	bge.n	80039ce <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039ae:	78fb      	ldrb	r3, [r7, #3]
 80039b0:	f003 020f 	and.w	r2, r3, #15
 80039b4:	4613      	mov	r3, r2
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	4413      	add	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	3338      	adds	r3, #56	; 0x38
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	4413      	add	r3, r2
 80039c2:	3304      	adds	r3, #4
 80039c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2201      	movs	r2, #1
 80039ca:	705a      	strb	r2, [r3, #1]
 80039cc:	e00f      	b.n	80039ee <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039ce:	78fb      	ldrb	r3, [r7, #3]
 80039d0:	f003 020f 	and.w	r2, r3, #15
 80039d4:	4613      	mov	r3, r2
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	4413      	add	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	4413      	add	r3, r2
 80039e4:	3304      	adds	r3, #4
 80039e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80039ee:	78fb      	ldrb	r3, [r7, #3]
 80039f0:	f003 030f 	and.w	r3, r3, #15
 80039f4:	b2da      	uxtb	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d101      	bne.n	8003a08 <HAL_PCD_EP_Close+0x6e>
 8003a04:	2302      	movs	r3, #2
 8003a06:	e00e      	b.n	8003a26 <HAL_PCD_EP_Close+0x8c>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68f9      	ldr	r1, [r7, #12]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f004 fb34 	bl	8008084 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3710      	adds	r7, #16
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b086      	sub	sp, #24
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	60f8      	str	r0, [r7, #12]
 8003a36:	607a      	str	r2, [r7, #4]
 8003a38:	603b      	str	r3, [r7, #0]
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a3e:	7afb      	ldrb	r3, [r7, #11]
 8003a40:	f003 020f 	and.w	r2, r3, #15
 8003a44:	4613      	mov	r3, r2
 8003a46:	00db      	lsls	r3, r3, #3
 8003a48:	4413      	add	r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	4413      	add	r3, r2
 8003a54:	3304      	adds	r3, #4
 8003a56:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	2200      	movs	r2, #0
 8003a68:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a70:	7afb      	ldrb	r3, [r7, #11]
 8003a72:	f003 030f 	and.w	r3, r3, #15
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	691b      	ldr	r3, [r3, #16]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d102      	bne.n	8003a8a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a8a:	7afb      	ldrb	r3, [r7, #11]
 8003a8c:	f003 030f 	and.w	r3, r3, #15
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d109      	bne.n	8003aa8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6818      	ldr	r0, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	691b      	ldr	r3, [r3, #16]
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	6979      	ldr	r1, [r7, #20]
 8003aa2:	f004 fe13 	bl	80086cc <USB_EP0StartXfer>
 8003aa6:	e008      	b.n	8003aba <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6818      	ldr	r0, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	691b      	ldr	r3, [r3, #16]
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	6979      	ldr	r1, [r7, #20]
 8003ab6:	f004 fbc1 	bl	800823c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3718      	adds	r7, #24
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	460b      	mov	r3, r1
 8003ace:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003ad0:	78fb      	ldrb	r3, [r7, #3]
 8003ad2:	f003 020f 	and.w	r2, r3, #15
 8003ad6:	6879      	ldr	r1, [r7, #4]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	4413      	add	r3, r2
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	440b      	add	r3, r1
 8003ae2:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8003ae6:	681b      	ldr	r3, [r3, #0]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	370c      	adds	r7, #12
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	607a      	str	r2, [r7, #4]
 8003afe:	603b      	str	r3, [r7, #0]
 8003b00:	460b      	mov	r3, r1
 8003b02:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b04:	7afb      	ldrb	r3, [r7, #11]
 8003b06:	f003 020f 	and.w	r2, r3, #15
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	00db      	lsls	r3, r3, #3
 8003b0e:	4413      	add	r3, r2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	3338      	adds	r3, #56	; 0x38
 8003b14:	68fa      	ldr	r2, [r7, #12]
 8003b16:	4413      	add	r3, r2
 8003b18:	3304      	adds	r3, #4
 8003b1a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	683a      	ldr	r2, [r7, #0]
 8003b26:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	2201      	movs	r2, #1
 8003b32:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b34:	7afb      	ldrb	r3, [r7, #11]
 8003b36:	f003 030f 	and.w	r3, r3, #15
 8003b3a:	b2da      	uxtb	r2, r3
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d102      	bne.n	8003b4e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b4e:	7afb      	ldrb	r3, [r7, #11]
 8003b50:	f003 030f 	and.w	r3, r3, #15
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d109      	bne.n	8003b6c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6818      	ldr	r0, [r3, #0]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	691b      	ldr	r3, [r3, #16]
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	461a      	mov	r2, r3
 8003b64:	6979      	ldr	r1, [r7, #20]
 8003b66:	f004 fdb1 	bl	80086cc <USB_EP0StartXfer>
 8003b6a:	e008      	b.n	8003b7e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6818      	ldr	r0, [r3, #0]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	691b      	ldr	r3, [r3, #16]
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	461a      	mov	r2, r3
 8003b78:	6979      	ldr	r1, [r7, #20]
 8003b7a:	f004 fb5f 	bl	800823c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3718      	adds	r7, #24
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	460b      	mov	r3, r1
 8003b92:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003b94:	78fb      	ldrb	r3, [r7, #3]
 8003b96:	f003 020f 	and.w	r2, r3, #15
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d901      	bls.n	8003ba6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e050      	b.n	8003c48 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003ba6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	da0f      	bge.n	8003bce <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bae:	78fb      	ldrb	r3, [r7, #3]
 8003bb0:	f003 020f 	and.w	r2, r3, #15
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	00db      	lsls	r3, r3, #3
 8003bb8:	4413      	add	r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	3338      	adds	r3, #56	; 0x38
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	4413      	add	r3, r2
 8003bc2:	3304      	adds	r3, #4
 8003bc4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	705a      	strb	r2, [r3, #1]
 8003bcc:	e00d      	b.n	8003bea <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003bce:	78fa      	ldrb	r2, [r7, #3]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	4413      	add	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003bdc:	687a      	ldr	r2, [r7, #4]
 8003bde:	4413      	add	r3, r2
 8003be0:	3304      	adds	r3, #4
 8003be2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2201      	movs	r2, #1
 8003bee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003bf0:	78fb      	ldrb	r3, [r7, #3]
 8003bf2:	f003 030f 	and.w	r3, r3, #15
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d101      	bne.n	8003c0a <HAL_PCD_EP_SetStall+0x82>
 8003c06:	2302      	movs	r3, #2
 8003c08:	e01e      	b.n	8003c48 <HAL_PCD_EP_SetStall+0xc0>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68f9      	ldr	r1, [r7, #12]
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f004 ffef 	bl	8008bfc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003c1e:	78fb      	ldrb	r3, [r7, #3]
 8003c20:	f003 030f 	and.w	r3, r3, #15
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d10a      	bne.n	8003c3e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6818      	ldr	r0, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	691b      	ldr	r3, [r3, #16]
 8003c30:	b2d9      	uxtb	r1, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003c38:	461a      	mov	r2, r3
 8003c3a:	f005 f9df 	bl	8008ffc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3710      	adds	r7, #16
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	460b      	mov	r3, r1
 8003c5a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003c5c:	78fb      	ldrb	r3, [r7, #3]
 8003c5e:	f003 020f 	and.w	r2, r3, #15
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d901      	bls.n	8003c6e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e042      	b.n	8003cf4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003c6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	da0f      	bge.n	8003c96 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c76:	78fb      	ldrb	r3, [r7, #3]
 8003c78:	f003 020f 	and.w	r2, r3, #15
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	00db      	lsls	r3, r3, #3
 8003c80:	4413      	add	r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	3338      	adds	r3, #56	; 0x38
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	4413      	add	r3, r2
 8003c8a:	3304      	adds	r3, #4
 8003c8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2201      	movs	r2, #1
 8003c92:	705a      	strb	r2, [r3, #1]
 8003c94:	e00f      	b.n	8003cb6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c96:	78fb      	ldrb	r3, [r7, #3]
 8003c98:	f003 020f 	and.w	r2, r3, #15
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	00db      	lsls	r3, r3, #3
 8003ca0:	4413      	add	r3, r2
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	4413      	add	r3, r2
 8003cac:	3304      	adds	r3, #4
 8003cae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cbc:	78fb      	ldrb	r3, [r7, #3]
 8003cbe:	f003 030f 	and.w	r3, r3, #15
 8003cc2:	b2da      	uxtb	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d101      	bne.n	8003cd6 <HAL_PCD_EP_ClrStall+0x86>
 8003cd2:	2302      	movs	r3, #2
 8003cd4:	e00e      	b.n	8003cf4 <HAL_PCD_EP_ClrStall+0xa4>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68f9      	ldr	r1, [r7, #12]
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f004 fff7 	bl	8008cd8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	460b      	mov	r3, r1
 8003d06:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003d08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	da0c      	bge.n	8003d2a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d10:	78fb      	ldrb	r3, [r7, #3]
 8003d12:	f003 020f 	and.w	r2, r3, #15
 8003d16:	4613      	mov	r3, r2
 8003d18:	00db      	lsls	r3, r3, #3
 8003d1a:	4413      	add	r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	3338      	adds	r3, #56	; 0x38
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	4413      	add	r3, r2
 8003d24:	3304      	adds	r3, #4
 8003d26:	60fb      	str	r3, [r7, #12]
 8003d28:	e00c      	b.n	8003d44 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d2a:	78fb      	ldrb	r3, [r7, #3]
 8003d2c:	f003 020f 	and.w	r2, r3, #15
 8003d30:	4613      	mov	r3, r2
 8003d32:	00db      	lsls	r3, r3, #3
 8003d34:	4413      	add	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	4413      	add	r3, r2
 8003d40:	3304      	adds	r3, #4
 8003d42:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	68f9      	ldr	r1, [r7, #12]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f004 fe16 	bl	800897c <USB_EPStopXfer>
 8003d50:	4603      	mov	r3, r0
 8003d52:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003d54:	7afb      	ldrb	r3, [r7, #11]
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}

08003d5e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003d5e:	b580      	push	{r7, lr}
 8003d60:	b08a      	sub	sp, #40	; 0x28
 8003d62:	af02      	add	r7, sp, #8
 8003d64:	6078      	str	r0, [r7, #4]
 8003d66:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	4613      	mov	r3, r2
 8003d76:	00db      	lsls	r3, r3, #3
 8003d78:	4413      	add	r3, r2
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	3338      	adds	r3, #56	; 0x38
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	4413      	add	r3, r2
 8003d82:	3304      	adds	r3, #4
 8003d84:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6a1a      	ldr	r2, [r3, #32]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	699b      	ldr	r3, [r3, #24]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d901      	bls.n	8003d96 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e06c      	b.n	8003e70 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	699a      	ldr	r2, [r3, #24]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6a1b      	ldr	r3, [r3, #32]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	69fa      	ldr	r2, [r7, #28]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d902      	bls.n	8003db2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	3303      	adds	r3, #3
 8003db6:	089b      	lsrs	r3, r3, #2
 8003db8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003dba:	e02b      	b.n	8003e14 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	699a      	ldr	r2, [r3, #24]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6a1b      	ldr	r3, [r3, #32]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	69fa      	ldr	r2, [r7, #28]
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d902      	bls.n	8003dd8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	3303      	adds	r3, #3
 8003ddc:	089b      	lsrs	r3, r3, #2
 8003dde:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6919      	ldr	r1, [r3, #16]
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	b2da      	uxtb	r2, r3
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	9300      	str	r3, [sp, #0]
 8003df4:	4603      	mov	r3, r0
 8003df6:	6978      	ldr	r0, [r7, #20]
 8003df8:	f004 fe6a 	bl	8008ad0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	691a      	ldr	r2, [r3, #16]
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	441a      	add	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a1a      	ldr	r2, [r3, #32]
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	441a      	add	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	015a      	lsls	r2, r3, #5
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e20:	699b      	ldr	r3, [r3, #24]
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d809      	bhi.n	8003e3e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6a1a      	ldr	r2, [r3, #32]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d203      	bcs.n	8003e3e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	699b      	ldr	r3, [r3, #24]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d1be      	bne.n	8003dbc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	699a      	ldr	r2, [r3, #24]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6a1b      	ldr	r3, [r3, #32]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d811      	bhi.n	8003e6e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	f003 030f 	and.w	r3, r3, #15
 8003e50:	2201      	movs	r2, #1
 8003e52:	fa02 f303 	lsl.w	r3, r2, r3
 8003e56:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	43db      	mvns	r3, r3
 8003e64:	6939      	ldr	r1, [r7, #16]
 8003e66:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3720      	adds	r7, #32
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b088      	sub	sp, #32
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	333c      	adds	r3, #60	; 0x3c
 8003e90:	3304      	adds	r3, #4
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	015a      	lsls	r2, r3, #5
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d17b      	bne.n	8003fa6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	f003 0308 	and.w	r3, r3, #8
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d015      	beq.n	8003ee4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	4a61      	ldr	r2, [pc, #388]	; (8004040 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	f240 80b9 	bls.w	8004034 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 80b3 	beq.w	8004034 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	015a      	lsls	r2, r3, #5
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eda:	461a      	mov	r2, r3
 8003edc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ee0:	6093      	str	r3, [r2, #8]
 8003ee2:	e0a7      	b.n	8004034 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	f003 0320 	and.w	r3, r3, #32
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d009      	beq.n	8003f02 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	015a      	lsls	r2, r3, #5
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	4413      	add	r3, r2
 8003ef6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003efa:	461a      	mov	r2, r3
 8003efc:	2320      	movs	r3, #32
 8003efe:	6093      	str	r3, [r2, #8]
 8003f00:	e098      	b.n	8004034 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f040 8093 	bne.w	8004034 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	4a4b      	ldr	r2, [pc, #300]	; (8004040 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d90f      	bls.n	8003f36 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d00a      	beq.n	8003f36 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	015a      	lsls	r2, r3, #5
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	4413      	add	r3, r2
 8003f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f32:	6093      	str	r3, [r2, #8]
 8003f34:	e07e      	b.n	8004034 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003f36:	683a      	ldr	r2, [r7, #0]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	00db      	lsls	r3, r3, #3
 8003f3c:	4413      	add	r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	4413      	add	r3, r2
 8003f48:	3304      	adds	r3, #4
 8003f4a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	69da      	ldr	r2, [r3, #28]
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	0159      	lsls	r1, r3, #5
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	440b      	add	r3, r1
 8003f58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f62:	1ad2      	subs	r2, r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d114      	bne.n	8003f98 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	699b      	ldr	r3, [r3, #24]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d109      	bne.n	8003f8a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6818      	ldr	r0, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003f80:	461a      	mov	r2, r3
 8003f82:	2101      	movs	r1, #1
 8003f84:	f005 f83a 	bl	8008ffc <USB_EP0_OutStart>
 8003f88:	e006      	b.n	8003f98 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	691a      	ldr	r2, [r3, #16]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6a1b      	ldr	r3, [r3, #32]
 8003f92:	441a      	add	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f007 fad8 	bl	800b554 <HAL_PCD_DataOutStageCallback>
 8003fa4:	e046      	b.n	8004034 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	4a26      	ldr	r2, [pc, #152]	; (8004044 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d124      	bne.n	8003ff8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d00a      	beq.n	8003fce <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	015a      	lsls	r2, r3, #5
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	4413      	add	r3, r2
 8003fc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fca:	6093      	str	r3, [r2, #8]
 8003fcc:	e032      	b.n	8004034 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	f003 0320 	and.w	r3, r3, #32
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d008      	beq.n	8003fea <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	015a      	lsls	r2, r3, #5
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	4413      	add	r3, r2
 8003fe0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	2320      	movs	r3, #32
 8003fe8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	4619      	mov	r1, r3
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f007 faaf 	bl	800b554 <HAL_PCD_DataOutStageCallback>
 8003ff6:	e01d      	b.n	8004034 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d114      	bne.n	8004028 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003ffe:	6879      	ldr	r1, [r7, #4]
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	4613      	mov	r3, r2
 8004004:	00db      	lsls	r3, r3, #3
 8004006:	4413      	add	r3, r2
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	440b      	add	r3, r1
 800400c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d108      	bne.n	8004028 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6818      	ldr	r0, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004020:	461a      	mov	r2, r3
 8004022:	2100      	movs	r1, #0
 8004024:	f004 ffea 	bl	8008ffc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	b2db      	uxtb	r3, r3
 800402c:	4619      	mov	r1, r3
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f007 fa90 	bl	800b554 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3720      	adds	r7, #32
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	4f54300a 	.word	0x4f54300a
 8004044:	4f54310a 	.word	0x4f54310a

08004048 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b086      	sub	sp, #24
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	333c      	adds	r3, #60	; 0x3c
 8004060:	3304      	adds	r3, #4
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	015a      	lsls	r2, r3, #5
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	4413      	add	r3, r2
 800406e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	4a15      	ldr	r2, [pc, #84]	; (80040d0 <PCD_EP_OutSetupPacket_int+0x88>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d90e      	bls.n	800409c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004084:	2b00      	cmp	r3, #0
 8004086:	d009      	beq.n	800409c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	015a      	lsls	r2, r3, #5
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	4413      	add	r3, r2
 8004090:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004094:	461a      	mov	r2, r3
 8004096:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800409a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f007 fa47 	bl	800b530 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	4a0a      	ldr	r2, [pc, #40]	; (80040d0 <PCD_EP_OutSetupPacket_int+0x88>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d90c      	bls.n	80040c4 <PCD_EP_OutSetupPacket_int+0x7c>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d108      	bne.n	80040c4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6818      	ldr	r0, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80040bc:	461a      	mov	r2, r3
 80040be:	2101      	movs	r1, #1
 80040c0:	f004 ff9c 	bl	8008ffc <USB_EP0_OutStart>
  }

  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3718      	adds	r7, #24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	4f54300a 	.word	0x4f54300a

080040d4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	460b      	mov	r3, r1
 80040de:	70fb      	strb	r3, [r7, #3]
 80040e0:	4613      	mov	r3, r2
 80040e2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ea:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80040ec:	78fb      	ldrb	r3, [r7, #3]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d107      	bne.n	8004102 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80040f2:	883b      	ldrh	r3, [r7, #0]
 80040f4:	0419      	lsls	r1, r3, #16
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68ba      	ldr	r2, [r7, #8]
 80040fc:	430a      	orrs	r2, r1
 80040fe:	629a      	str	r2, [r3, #40]	; 0x28
 8004100:	e028      	b.n	8004154 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004108:	0c1b      	lsrs	r3, r3, #16
 800410a:	68ba      	ldr	r2, [r7, #8]
 800410c:	4413      	add	r3, r2
 800410e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004110:	2300      	movs	r3, #0
 8004112:	73fb      	strb	r3, [r7, #15]
 8004114:	e00d      	b.n	8004132 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	7bfb      	ldrb	r3, [r7, #15]
 800411c:	3340      	adds	r3, #64	; 0x40
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4413      	add	r3, r2
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	0c1b      	lsrs	r3, r3, #16
 8004126:	68ba      	ldr	r2, [r7, #8]
 8004128:	4413      	add	r3, r2
 800412a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800412c:	7bfb      	ldrb	r3, [r7, #15]
 800412e:	3301      	adds	r3, #1
 8004130:	73fb      	strb	r3, [r7, #15]
 8004132:	7bfa      	ldrb	r2, [r7, #15]
 8004134:	78fb      	ldrb	r3, [r7, #3]
 8004136:	3b01      	subs	r3, #1
 8004138:	429a      	cmp	r2, r3
 800413a:	d3ec      	bcc.n	8004116 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800413c:	883b      	ldrh	r3, [r7, #0]
 800413e:	0418      	lsls	r0, r3, #16
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6819      	ldr	r1, [r3, #0]
 8004144:	78fb      	ldrb	r3, [r7, #3]
 8004146:	3b01      	subs	r3, #1
 8004148:	68ba      	ldr	r2, [r7, #8]
 800414a:	4302      	orrs	r2, r0
 800414c:	3340      	adds	r3, #64	; 0x40
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	440b      	add	r3, r1
 8004152:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3714      	adds	r7, #20
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr

08004162 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004162:	b480      	push	{r7}
 8004164:	b083      	sub	sp, #12
 8004166:	af00      	add	r7, sp, #0
 8004168:	6078      	str	r0, [r7, #4]
 800416a:	460b      	mov	r3, r1
 800416c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	887a      	ldrh	r2, [r7, #2]
 8004174:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	370c      	adds	r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004184:	b480      	push	{r7}
 8004186:	b085      	sub	sp, #20
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041b6:	f043 0303 	orr.w	r3, r3, #3
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3714      	adds	r7, #20
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d101      	bne.n	80041e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e0cc      	b.n	800437a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041e0:	4b68      	ldr	r3, [pc, #416]	; (8004384 <HAL_RCC_ClockConfig+0x1b8>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 030f 	and.w	r3, r3, #15
 80041e8:	683a      	ldr	r2, [r7, #0]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d90c      	bls.n	8004208 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ee:	4b65      	ldr	r3, [pc, #404]	; (8004384 <HAL_RCC_ClockConfig+0x1b8>)
 80041f0:	683a      	ldr	r2, [r7, #0]
 80041f2:	b2d2      	uxtb	r2, r2
 80041f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041f6:	4b63      	ldr	r3, [pc, #396]	; (8004384 <HAL_RCC_ClockConfig+0x1b8>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 030f 	and.w	r3, r3, #15
 80041fe:	683a      	ldr	r2, [r7, #0]
 8004200:	429a      	cmp	r2, r3
 8004202:	d001      	beq.n	8004208 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e0b8      	b.n	800437a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0302 	and.w	r3, r3, #2
 8004210:	2b00      	cmp	r3, #0
 8004212:	d020      	beq.n	8004256 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0304 	and.w	r3, r3, #4
 800421c:	2b00      	cmp	r3, #0
 800421e:	d005      	beq.n	800422c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004220:	4b59      	ldr	r3, [pc, #356]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	4a58      	ldr	r2, [pc, #352]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 8004226:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800422a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0308 	and.w	r3, r3, #8
 8004234:	2b00      	cmp	r3, #0
 8004236:	d005      	beq.n	8004244 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004238:	4b53      	ldr	r3, [pc, #332]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	4a52      	ldr	r2, [pc, #328]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 800423e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004242:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004244:	4b50      	ldr	r3, [pc, #320]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	494d      	ldr	r1, [pc, #308]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 8004252:	4313      	orrs	r3, r2
 8004254:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b00      	cmp	r3, #0
 8004260:	d044      	beq.n	80042ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	2b01      	cmp	r3, #1
 8004268:	d107      	bne.n	800427a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800426a:	4b47      	ldr	r3, [pc, #284]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d119      	bne.n	80042aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e07f      	b.n	800437a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	2b02      	cmp	r3, #2
 8004280:	d003      	beq.n	800428a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004286:	2b03      	cmp	r3, #3
 8004288:	d107      	bne.n	800429a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800428a:	4b3f      	ldr	r3, [pc, #252]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d109      	bne.n	80042aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e06f      	b.n	800437a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800429a:	4b3b      	ldr	r3, [pc, #236]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e067      	b.n	800437a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042aa:	4b37      	ldr	r3, [pc, #220]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f023 0203 	bic.w	r2, r3, #3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	4934      	ldr	r1, [pc, #208]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042bc:	f7fd fc62 	bl	8001b84 <HAL_GetTick>
 80042c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042c2:	e00a      	b.n	80042da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042c4:	f7fd fc5e 	bl	8001b84 <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d901      	bls.n	80042da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e04f      	b.n	800437a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042da:	4b2b      	ldr	r3, [pc, #172]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	f003 020c 	and.w	r2, r3, #12
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d1eb      	bne.n	80042c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042ec:	4b25      	ldr	r3, [pc, #148]	; (8004384 <HAL_RCC_ClockConfig+0x1b8>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 030f 	and.w	r3, r3, #15
 80042f4:	683a      	ldr	r2, [r7, #0]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d20c      	bcs.n	8004314 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042fa:	4b22      	ldr	r3, [pc, #136]	; (8004384 <HAL_RCC_ClockConfig+0x1b8>)
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004302:	4b20      	ldr	r3, [pc, #128]	; (8004384 <HAL_RCC_ClockConfig+0x1b8>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 030f 	and.w	r3, r3, #15
 800430a:	683a      	ldr	r2, [r7, #0]
 800430c:	429a      	cmp	r2, r3
 800430e:	d001      	beq.n	8004314 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e032      	b.n	800437a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0304 	and.w	r3, r3, #4
 800431c:	2b00      	cmp	r3, #0
 800431e:	d008      	beq.n	8004332 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004320:	4b19      	ldr	r3, [pc, #100]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	4916      	ldr	r1, [pc, #88]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 800432e:	4313      	orrs	r3, r2
 8004330:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0308 	and.w	r3, r3, #8
 800433a:	2b00      	cmp	r3, #0
 800433c:	d009      	beq.n	8004352 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800433e:	4b12      	ldr	r3, [pc, #72]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	00db      	lsls	r3, r3, #3
 800434c:	490e      	ldr	r1, [pc, #56]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 800434e:	4313      	orrs	r3, r2
 8004350:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004352:	f000 fb7f 	bl	8004a54 <HAL_RCC_GetSysClockFreq>
 8004356:	4602      	mov	r2, r0
 8004358:	4b0b      	ldr	r3, [pc, #44]	; (8004388 <HAL_RCC_ClockConfig+0x1bc>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	091b      	lsrs	r3, r3, #4
 800435e:	f003 030f 	and.w	r3, r3, #15
 8004362:	490a      	ldr	r1, [pc, #40]	; (800438c <HAL_RCC_ClockConfig+0x1c0>)
 8004364:	5ccb      	ldrb	r3, [r1, r3]
 8004366:	fa22 f303 	lsr.w	r3, r2, r3
 800436a:	4a09      	ldr	r2, [pc, #36]	; (8004390 <HAL_RCC_ClockConfig+0x1c4>)
 800436c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800436e:	4b09      	ldr	r3, [pc, #36]	; (8004394 <HAL_RCC_ClockConfig+0x1c8>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4618      	mov	r0, r3
 8004374:	f7fd fbc2 	bl	8001afc <HAL_InitTick>

  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	40023c00 	.word	0x40023c00
 8004388:	40023800 	.word	0x40023800
 800438c:	080104f0 	.word	0x080104f0
 8004390:	20000010 	.word	0x20000010
 8004394:	20000014 	.word	0x20000014

08004398 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004398:	b480      	push	{r7}
 800439a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800439c:	4b03      	ldr	r3, [pc, #12]	; (80043ac <HAL_RCC_GetHCLKFreq+0x14>)
 800439e:	681b      	ldr	r3, [r3, #0]
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	20000010 	.word	0x20000010

080043b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80043b4:	f7ff fff0 	bl	8004398 <HAL_RCC_GetHCLKFreq>
 80043b8:	4602      	mov	r2, r0
 80043ba:	4b05      	ldr	r3, [pc, #20]	; (80043d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	0a9b      	lsrs	r3, r3, #10
 80043c0:	f003 0307 	and.w	r3, r3, #7
 80043c4:	4903      	ldr	r1, [pc, #12]	; (80043d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043c6:	5ccb      	ldrb	r3, [r1, r3]
 80043c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	40023800 	.word	0x40023800
 80043d4:	08010500 	.word	0x08010500

080043d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80043dc:	f7ff ffdc 	bl	8004398 <HAL_RCC_GetHCLKFreq>
 80043e0:	4602      	mov	r2, r0
 80043e2:	4b05      	ldr	r3, [pc, #20]	; (80043f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	0b5b      	lsrs	r3, r3, #13
 80043e8:	f003 0307 	and.w	r3, r3, #7
 80043ec:	4903      	ldr	r1, [pc, #12]	; (80043fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80043ee:	5ccb      	ldrb	r3, [r1, r3]
 80043f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	40023800 	.word	0x40023800
 80043fc:	08010500 	.word	0x08010500

08004400 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b08c      	sub	sp, #48	; 0x30
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004408:	2300      	movs	r3, #0
 800440a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 800440c:	2300      	movs	r3, #0
 800440e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004410:	2300      	movs	r3, #0
 8004412:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004418:	2300      	movs	r3, #0
 800441a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800441c:	2300      	movs	r3, #0
 800441e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004420:	2300      	movs	r3, #0
 8004422:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004424:	2300      	movs	r3, #0
 8004426:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8004428:	2300      	movs	r3, #0
 800442a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	2b00      	cmp	r3, #0
 8004436:	d010      	beq.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004438:	4b6f      	ldr	r3, [pc, #444]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800443a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800443e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004446:	496c      	ldr	r1, [pc, #432]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004448:	4313      	orrs	r3, r2
 800444a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004452:	2b00      	cmp	r3, #0
 8004454:	d101      	bne.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004456:	2301      	movs	r3, #1
 8004458:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b00      	cmp	r3, #0
 8004464:	d010      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004466:	4b64      	ldr	r3, [pc, #400]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004468:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800446c:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004474:	4960      	ldr	r1, [pc, #384]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004476:	4313      	orrs	r3, r2
 8004478:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004480:	2b00      	cmp	r3, #0
 8004482:	d101      	bne.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004484:	2301      	movs	r3, #1
 8004486:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0304 	and.w	r3, r3, #4
 8004490:	2b00      	cmp	r3, #0
 8004492:	d017      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004494:	4b58      	ldr	r3, [pc, #352]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004496:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800449a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a2:	4955      	ldr	r1, [pc, #340]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044b2:	d101      	bne.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80044b4:	2301      	movs	r3, #1
 80044b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d101      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80044c0:	2301      	movs	r3, #1
 80044c2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0308 	and.w	r3, r3, #8
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d017      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80044d0:	4b49      	ldr	r3, [pc, #292]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80044d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80044d6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044de:	4946      	ldr	r1, [pc, #280]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044ee:	d101      	bne.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80044f0:	2301      	movs	r3, #1
 80044f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d101      	bne.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80044fc:	2301      	movs	r3, #1
 80044fe:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0320 	and.w	r3, r3, #32
 8004508:	2b00      	cmp	r3, #0
 800450a:	f000 808a 	beq.w	8004622 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800450e:	2300      	movs	r3, #0
 8004510:	60bb      	str	r3, [r7, #8]
 8004512:	4b39      	ldr	r3, [pc, #228]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004516:	4a38      	ldr	r2, [pc, #224]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004518:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800451c:	6413      	str	r3, [r2, #64]	; 0x40
 800451e:	4b36      	ldr	r3, [pc, #216]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004526:	60bb      	str	r3, [r7, #8]
 8004528:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800452a:	4b34      	ldr	r3, [pc, #208]	; (80045fc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a33      	ldr	r2, [pc, #204]	; (80045fc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004534:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004536:	f7fd fb25 	bl	8001b84 <HAL_GetTick>
 800453a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800453c:	e008      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800453e:	f7fd fb21 	bl	8001b84 <HAL_GetTick>
 8004542:	4602      	mov	r2, r0
 8004544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	2b02      	cmp	r3, #2
 800454a:	d901      	bls.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e278      	b.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004550:	4b2a      	ldr	r3, [pc, #168]	; (80045fc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004558:	2b00      	cmp	r3, #0
 800455a:	d0f0      	beq.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800455c:	4b26      	ldr	r3, [pc, #152]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800455e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004560:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004564:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004566:	6a3b      	ldr	r3, [r7, #32]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d02f      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004570:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004574:	6a3a      	ldr	r2, [r7, #32]
 8004576:	429a      	cmp	r2, r3
 8004578:	d028      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800457a:	4b1f      	ldr	r3, [pc, #124]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800457c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800457e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004582:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004584:	4b1e      	ldr	r3, [pc, #120]	; (8004600 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004586:	2201      	movs	r2, #1
 8004588:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800458a:	4b1d      	ldr	r3, [pc, #116]	; (8004600 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800458c:	2200      	movs	r2, #0
 800458e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004590:	4a19      	ldr	r2, [pc, #100]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004596:	4b18      	ldr	r3, [pc, #96]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800459a:	f003 0301 	and.w	r3, r3, #1
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d114      	bne.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80045a2:	f7fd faef 	bl	8001b84 <HAL_GetTick>
 80045a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045a8:	e00a      	b.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045aa:	f7fd faeb 	bl	8001b84 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d901      	bls.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e240      	b.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045c0:	4b0d      	ldr	r3, [pc, #52]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c4:	f003 0302 	and.w	r3, r3, #2
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d0ee      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045d8:	d114      	bne.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80045da:	4b07      	ldr	r3, [pc, #28]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80045ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045ee:	4902      	ldr	r1, [pc, #8]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	608b      	str	r3, [r1, #8]
 80045f4:	e00c      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80045f6:	bf00      	nop
 80045f8:	40023800 	.word	0x40023800
 80045fc:	40007000 	.word	0x40007000
 8004600:	42470e40 	.word	0x42470e40
 8004604:	4b4a      	ldr	r3, [pc, #296]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	4a49      	ldr	r2, [pc, #292]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800460a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800460e:	6093      	str	r3, [r2, #8]
 8004610:	4b47      	ldr	r3, [pc, #284]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004612:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004618:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800461c:	4944      	ldr	r1, [pc, #272]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800461e:	4313      	orrs	r3, r2
 8004620:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0310 	and.w	r3, r3, #16
 800462a:	2b00      	cmp	r3, #0
 800462c:	d004      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8004634:	4b3f      	ldr	r3, [pc, #252]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004636:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00a      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004644:	4b3a      	ldr	r3, [pc, #232]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004646:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800464a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004652:	4937      	ldr	r1, [pc, #220]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004654:	4313      	orrs	r3, r2
 8004656:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004662:	2b00      	cmp	r3, #0
 8004664:	d00a      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004666:	4b32      	ldr	r3, [pc, #200]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004668:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800466c:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004674:	492e      	ldr	r1, [pc, #184]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004676:	4313      	orrs	r3, r2
 8004678:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004684:	2b00      	cmp	r3, #0
 8004686:	d011      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004688:	4b29      	ldr	r3, [pc, #164]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800468a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800468e:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004696:	4926      	ldr	r1, [pc, #152]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004698:	4313      	orrs	r3, r2
 800469a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046a6:	d101      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80046a8:	2301      	movs	r3, #1
 80046aa:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d00a      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80046b8:	4b1d      	ldr	r3, [pc, #116]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80046ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046be:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046c6:	491a      	ldr	r1, [pc, #104]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d011      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80046da:	4b15      	ldr	r3, [pc, #84]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80046dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046e0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046e8:	4911      	ldr	r1, [pc, #68]	; (8004730 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80046ea:	4313      	orrs	r3, r2
 80046ec:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80046f8:	d101      	bne.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80046fa:	2301      	movs	r3, #1
 80046fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80046fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004700:	2b01      	cmp	r3, #1
 8004702:	d005      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800470c:	f040 80ff 	bne.w	800490e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004710:	4b09      	ldr	r3, [pc, #36]	; (8004738 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004712:	2200      	movs	r2, #0
 8004714:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004716:	f7fd fa35 	bl	8001b84 <HAL_GetTick>
 800471a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800471c:	e00e      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800471e:	f7fd fa31 	bl	8001b84 <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	2b02      	cmp	r3, #2
 800472a:	d907      	bls.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e188      	b.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004730:	40023800 	.word	0x40023800
 8004734:	424711e0 	.word	0x424711e0
 8004738:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800473c:	4b7e      	ldr	r3, [pc, #504]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d1ea      	bne.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 0301 	and.w	r3, r3, #1
 8004750:	2b00      	cmp	r3, #0
 8004752:	d003      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004758:	2b00      	cmp	r3, #0
 800475a:	d009      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004764:	2b00      	cmp	r3, #0
 8004766:	d028      	beq.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800476c:	2b00      	cmp	r3, #0
 800476e:	d124      	bne.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004770:	4b71      	ldr	r3, [pc, #452]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004772:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004776:	0c1b      	lsrs	r3, r3, #16
 8004778:	f003 0303 	and.w	r3, r3, #3
 800477c:	3301      	adds	r3, #1
 800477e:	005b      	lsls	r3, r3, #1
 8004780:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004782:	4b6d      	ldr	r3, [pc, #436]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004784:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004788:	0e1b      	lsrs	r3, r3, #24
 800478a:	f003 030f 	and.w	r3, r3, #15
 800478e:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	685a      	ldr	r2, [r3, #4]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	019b      	lsls	r3, r3, #6
 800479a:	431a      	orrs	r2, r3
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	085b      	lsrs	r3, r3, #1
 80047a0:	3b01      	subs	r3, #1
 80047a2:	041b      	lsls	r3, r3, #16
 80047a4:	431a      	orrs	r2, r3
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	061b      	lsls	r3, r3, #24
 80047aa:	431a      	orrs	r2, r3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	071b      	lsls	r3, r3, #28
 80047b2:	4961      	ldr	r1, [pc, #388]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0304 	and.w	r3, r3, #4
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d004      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047ce:	d00a      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d035      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047e4:	d130      	bne.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80047e6:	4b54      	ldr	r3, [pc, #336]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80047e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047ec:	0c1b      	lsrs	r3, r3, #16
 80047ee:	f003 0303 	and.w	r3, r3, #3
 80047f2:	3301      	adds	r3, #1
 80047f4:	005b      	lsls	r3, r3, #1
 80047f6:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80047f8:	4b4f      	ldr	r3, [pc, #316]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80047fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047fe:	0f1b      	lsrs	r3, r3, #28
 8004800:	f003 0307 	and.w	r3, r3, #7
 8004804:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	019b      	lsls	r3, r3, #6
 8004810:	431a      	orrs	r2, r3
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	085b      	lsrs	r3, r3, #1
 8004816:	3b01      	subs	r3, #1
 8004818:	041b      	lsls	r3, r3, #16
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	691b      	ldr	r3, [r3, #16]
 8004820:	061b      	lsls	r3, r3, #24
 8004822:	431a      	orrs	r2, r3
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	071b      	lsls	r3, r3, #28
 8004828:	4943      	ldr	r1, [pc, #268]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800482a:	4313      	orrs	r3, r2
 800482c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004830:	4b41      	ldr	r3, [pc, #260]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004832:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004836:	f023 021f 	bic.w	r2, r3, #31
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800483e:	3b01      	subs	r3, #1
 8004840:	493d      	ldr	r1, [pc, #244]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004842:	4313      	orrs	r3, r2
 8004844:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004850:	2b00      	cmp	r3, #0
 8004852:	d029      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004858:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800485c:	d124      	bne.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800485e:	4b36      	ldr	r3, [pc, #216]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004860:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004864:	0c1b      	lsrs	r3, r3, #16
 8004866:	f003 0303 	and.w	r3, r3, #3
 800486a:	3301      	adds	r3, #1
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004870:	4b31      	ldr	r3, [pc, #196]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004872:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004876:	0f1b      	lsrs	r3, r3, #28
 8004878:	f003 0307 	and.w	r3, r3, #7
 800487c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	019b      	lsls	r3, r3, #6
 8004888:	431a      	orrs	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	085b      	lsrs	r3, r3, #1
 8004890:	3b01      	subs	r3, #1
 8004892:	041b      	lsls	r3, r3, #16
 8004894:	431a      	orrs	r2, r3
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	061b      	lsls	r3, r3, #24
 800489a:	431a      	orrs	r2, r3
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	071b      	lsls	r3, r3, #28
 80048a0:	4925      	ldr	r1, [pc, #148]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d016      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	019b      	lsls	r3, r3, #6
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	085b      	lsrs	r3, r3, #1
 80048c6:	3b01      	subs	r3, #1
 80048c8:	041b      	lsls	r3, r3, #16
 80048ca:	431a      	orrs	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	061b      	lsls	r3, r3, #24
 80048d2:	431a      	orrs	r2, r3
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	695b      	ldr	r3, [r3, #20]
 80048d8:	071b      	lsls	r3, r3, #28
 80048da:	4917      	ldr	r1, [pc, #92]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80048e2:	4b16      	ldr	r3, [pc, #88]	; (800493c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80048e4:	2201      	movs	r2, #1
 80048e6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80048e8:	f7fd f94c 	bl	8001b84 <HAL_GetTick>
 80048ec:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80048ee:	e008      	b.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80048f0:	f7fd f948 	bl	8001b84 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d901      	bls.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e09f      	b.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004902:	4b0d      	ldr	r3, [pc, #52]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d0f0      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800490e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004910:	2b01      	cmp	r3, #1
 8004912:	f040 8095 	bne.w	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004916:	4b0a      	ldr	r3, [pc, #40]	; (8004940 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8004918:	2200      	movs	r2, #0
 800491a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800491c:	f7fd f932 	bl	8001b84 <HAL_GetTick>
 8004920:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004922:	e00f      	b.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004924:	f7fd f92e 	bl	8001b84 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b02      	cmp	r3, #2
 8004930:	d908      	bls.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e085      	b.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004936:	bf00      	nop
 8004938:	40023800 	.word	0x40023800
 800493c:	42470068 	.word	0x42470068
 8004940:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004944:	4b41      	ldr	r3, [pc, #260]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800494c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004950:	d0e8      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0304 	and.w	r3, r3, #4
 800495a:	2b00      	cmp	r3, #0
 800495c:	d003      	beq.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004962:	2b00      	cmp	r3, #0
 8004964:	d009      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800496e:	2b00      	cmp	r3, #0
 8004970:	d02b      	beq.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004976:	2b00      	cmp	r3, #0
 8004978:	d127      	bne.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800497a:	4b34      	ldr	r3, [pc, #208]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800497c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004980:	0c1b      	lsrs	r3, r3, #16
 8004982:	f003 0303 	and.w	r3, r3, #3
 8004986:	3301      	adds	r3, #1
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	699a      	ldr	r2, [r3, #24]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	69db      	ldr	r3, [r3, #28]
 8004994:	019b      	lsls	r3, r3, #6
 8004996:	431a      	orrs	r2, r3
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	085b      	lsrs	r3, r3, #1
 800499c:	3b01      	subs	r3, #1
 800499e:	041b      	lsls	r3, r3, #16
 80049a0:	431a      	orrs	r2, r3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a6:	061b      	lsls	r3, r3, #24
 80049a8:	4928      	ldr	r1, [pc, #160]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80049b0:	4b26      	ldr	r3, [pc, #152]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80049b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049b6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049be:	3b01      	subs	r3, #1
 80049c0:	021b      	lsls	r3, r3, #8
 80049c2:	4922      	ldr	r1, [pc, #136]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80049c4:	4313      	orrs	r3, r2
 80049c6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d01d      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x612>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049de:	d118      	bne.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80049e0:	4b1a      	ldr	r3, [pc, #104]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80049e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049e6:	0e1b      	lsrs	r3, r3, #24
 80049e8:	f003 030f 	and.w	r3, r3, #15
 80049ec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	699a      	ldr	r2, [r3, #24]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	019b      	lsls	r3, r3, #6
 80049f8:	431a      	orrs	r2, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a1b      	ldr	r3, [r3, #32]
 80049fe:	085b      	lsrs	r3, r3, #1
 8004a00:	3b01      	subs	r3, #1
 8004a02:	041b      	lsls	r3, r3, #16
 8004a04:	431a      	orrs	r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	061b      	lsls	r3, r3, #24
 8004a0a:	4910      	ldr	r1, [pc, #64]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004a12:	4b0f      	ldr	r3, [pc, #60]	; (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8004a14:	2201      	movs	r2, #1
 8004a16:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a18:	f7fd f8b4 	bl	8001b84 <HAL_GetTick>
 8004a1c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004a1e:	e008      	b.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004a20:	f7fd f8b0 	bl	8001b84 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e007      	b.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004a32:	4b06      	ldr	r3, [pc, #24]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a3e:	d1ef      	bne.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3730      	adds	r7, #48	; 0x30
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	40023800 	.word	0x40023800
 8004a50:	42470070 	.word	0x42470070

08004a54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a58:	b0ae      	sub	sp, #184	; 0xb8
 8004a5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8004a62:	2300      	movs	r3, #0
 8004a64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a7a:	4bcb      	ldr	r3, [pc, #812]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	f003 030c 	and.w	r3, r3, #12
 8004a82:	2b0c      	cmp	r3, #12
 8004a84:	f200 8206 	bhi.w	8004e94 <HAL_RCC_GetSysClockFreq+0x440>
 8004a88:	a201      	add	r2, pc, #4	; (adr r2, 8004a90 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a8e:	bf00      	nop
 8004a90:	08004ac5 	.word	0x08004ac5
 8004a94:	08004e95 	.word	0x08004e95
 8004a98:	08004e95 	.word	0x08004e95
 8004a9c:	08004e95 	.word	0x08004e95
 8004aa0:	08004acd 	.word	0x08004acd
 8004aa4:	08004e95 	.word	0x08004e95
 8004aa8:	08004e95 	.word	0x08004e95
 8004aac:	08004e95 	.word	0x08004e95
 8004ab0:	08004ad5 	.word	0x08004ad5
 8004ab4:	08004e95 	.word	0x08004e95
 8004ab8:	08004e95 	.word	0x08004e95
 8004abc:	08004e95 	.word	0x08004e95
 8004ac0:	08004cc5 	.word	0x08004cc5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ac4:	4bb9      	ldr	r3, [pc, #740]	; (8004dac <HAL_RCC_GetSysClockFreq+0x358>)
 8004ac6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004aca:	e1e7      	b.n	8004e9c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004acc:	4bb8      	ldr	r3, [pc, #736]	; (8004db0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004ace:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004ad2:	e1e3      	b.n	8004e9c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ad4:	4bb4      	ldr	r3, [pc, #720]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004adc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ae0:	4bb1      	ldr	r3, [pc, #708]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d071      	beq.n	8004bd0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aec:	4bae      	ldr	r3, [pc, #696]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	099b      	lsrs	r3, r3, #6
 8004af2:	2200      	movs	r2, #0
 8004af4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004af8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004afc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004b00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b04:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004b08:	2300      	movs	r3, #0
 8004b0a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004b0e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004b12:	4622      	mov	r2, r4
 8004b14:	462b      	mov	r3, r5
 8004b16:	f04f 0000 	mov.w	r0, #0
 8004b1a:	f04f 0100 	mov.w	r1, #0
 8004b1e:	0159      	lsls	r1, r3, #5
 8004b20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b24:	0150      	lsls	r0, r2, #5
 8004b26:	4602      	mov	r2, r0
 8004b28:	460b      	mov	r3, r1
 8004b2a:	4621      	mov	r1, r4
 8004b2c:	1a51      	subs	r1, r2, r1
 8004b2e:	6439      	str	r1, [r7, #64]	; 0x40
 8004b30:	4629      	mov	r1, r5
 8004b32:	eb63 0301 	sbc.w	r3, r3, r1
 8004b36:	647b      	str	r3, [r7, #68]	; 0x44
 8004b38:	f04f 0200 	mov.w	r2, #0
 8004b3c:	f04f 0300 	mov.w	r3, #0
 8004b40:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004b44:	4649      	mov	r1, r9
 8004b46:	018b      	lsls	r3, r1, #6
 8004b48:	4641      	mov	r1, r8
 8004b4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b4e:	4641      	mov	r1, r8
 8004b50:	018a      	lsls	r2, r1, #6
 8004b52:	4641      	mov	r1, r8
 8004b54:	1a51      	subs	r1, r2, r1
 8004b56:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b58:	4649      	mov	r1, r9
 8004b5a:	eb63 0301 	sbc.w	r3, r3, r1
 8004b5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b60:	f04f 0200 	mov.w	r2, #0
 8004b64:	f04f 0300 	mov.w	r3, #0
 8004b68:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8004b6c:	4649      	mov	r1, r9
 8004b6e:	00cb      	lsls	r3, r1, #3
 8004b70:	4641      	mov	r1, r8
 8004b72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b76:	4641      	mov	r1, r8
 8004b78:	00ca      	lsls	r2, r1, #3
 8004b7a:	4610      	mov	r0, r2
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	4603      	mov	r3, r0
 8004b80:	4622      	mov	r2, r4
 8004b82:	189b      	adds	r3, r3, r2
 8004b84:	633b      	str	r3, [r7, #48]	; 0x30
 8004b86:	462b      	mov	r3, r5
 8004b88:	460a      	mov	r2, r1
 8004b8a:	eb42 0303 	adc.w	r3, r2, r3
 8004b8e:	637b      	str	r3, [r7, #52]	; 0x34
 8004b90:	f04f 0200 	mov.w	r2, #0
 8004b94:	f04f 0300 	mov.w	r3, #0
 8004b98:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004b9c:	4629      	mov	r1, r5
 8004b9e:	024b      	lsls	r3, r1, #9
 8004ba0:	4621      	mov	r1, r4
 8004ba2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ba6:	4621      	mov	r1, r4
 8004ba8:	024a      	lsls	r2, r1, #9
 8004baa:	4610      	mov	r0, r2
 8004bac:	4619      	mov	r1, r3
 8004bae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004bb8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004bbc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004bc0:	f7fc f882 	bl	8000cc8 <__aeabi_uldivmod>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	4613      	mov	r3, r2
 8004bca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004bce:	e067      	b.n	8004ca0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bd0:	4b75      	ldr	r3, [pc, #468]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	099b      	lsrs	r3, r3, #6
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004bdc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004be0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004be4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004be8:	67bb      	str	r3, [r7, #120]	; 0x78
 8004bea:	2300      	movs	r3, #0
 8004bec:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004bee:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8004bf2:	4622      	mov	r2, r4
 8004bf4:	462b      	mov	r3, r5
 8004bf6:	f04f 0000 	mov.w	r0, #0
 8004bfa:	f04f 0100 	mov.w	r1, #0
 8004bfe:	0159      	lsls	r1, r3, #5
 8004c00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c04:	0150      	lsls	r0, r2, #5
 8004c06:	4602      	mov	r2, r0
 8004c08:	460b      	mov	r3, r1
 8004c0a:	4621      	mov	r1, r4
 8004c0c:	1a51      	subs	r1, r2, r1
 8004c0e:	62b9      	str	r1, [r7, #40]	; 0x28
 8004c10:	4629      	mov	r1, r5
 8004c12:	eb63 0301 	sbc.w	r3, r3, r1
 8004c16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c18:	f04f 0200 	mov.w	r2, #0
 8004c1c:	f04f 0300 	mov.w	r3, #0
 8004c20:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004c24:	4649      	mov	r1, r9
 8004c26:	018b      	lsls	r3, r1, #6
 8004c28:	4641      	mov	r1, r8
 8004c2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c2e:	4641      	mov	r1, r8
 8004c30:	018a      	lsls	r2, r1, #6
 8004c32:	4641      	mov	r1, r8
 8004c34:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c38:	4649      	mov	r1, r9
 8004c3a:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c3e:	f04f 0200 	mov.w	r2, #0
 8004c42:	f04f 0300 	mov.w	r3, #0
 8004c46:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c4a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c4e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c52:	4692      	mov	sl, r2
 8004c54:	469b      	mov	fp, r3
 8004c56:	4623      	mov	r3, r4
 8004c58:	eb1a 0303 	adds.w	r3, sl, r3
 8004c5c:	623b      	str	r3, [r7, #32]
 8004c5e:	462b      	mov	r3, r5
 8004c60:	eb4b 0303 	adc.w	r3, fp, r3
 8004c64:	627b      	str	r3, [r7, #36]	; 0x24
 8004c66:	f04f 0200 	mov.w	r2, #0
 8004c6a:	f04f 0300 	mov.w	r3, #0
 8004c6e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004c72:	4629      	mov	r1, r5
 8004c74:	028b      	lsls	r3, r1, #10
 8004c76:	4621      	mov	r1, r4
 8004c78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c7c:	4621      	mov	r1, r4
 8004c7e:	028a      	lsls	r2, r1, #10
 8004c80:	4610      	mov	r0, r2
 8004c82:	4619      	mov	r1, r3
 8004c84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004c88:	2200      	movs	r2, #0
 8004c8a:	673b      	str	r3, [r7, #112]	; 0x70
 8004c8c:	677a      	str	r2, [r7, #116]	; 0x74
 8004c8e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8004c92:	f7fc f819 	bl	8000cc8 <__aeabi_uldivmod>
 8004c96:	4602      	mov	r2, r0
 8004c98:	460b      	mov	r3, r1
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ca0:	4b41      	ldr	r3, [pc, #260]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	0c1b      	lsrs	r3, r3, #16
 8004ca6:	f003 0303 	and.w	r3, r3, #3
 8004caa:	3301      	adds	r3, #1
 8004cac:	005b      	lsls	r3, r3, #1
 8004cae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8004cb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004cb6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cbe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004cc2:	e0eb      	b.n	8004e9c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004cc4:	4b38      	ldr	r3, [pc, #224]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ccc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cd0:	4b35      	ldr	r3, [pc, #212]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d06b      	beq.n	8004db4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cdc:	4b32      	ldr	r3, [pc, #200]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	099b      	lsrs	r3, r3, #6
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ce6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004ce8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cee:	663b      	str	r3, [r7, #96]	; 0x60
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	667b      	str	r3, [r7, #100]	; 0x64
 8004cf4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004cf8:	4622      	mov	r2, r4
 8004cfa:	462b      	mov	r3, r5
 8004cfc:	f04f 0000 	mov.w	r0, #0
 8004d00:	f04f 0100 	mov.w	r1, #0
 8004d04:	0159      	lsls	r1, r3, #5
 8004d06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d0a:	0150      	lsls	r0, r2, #5
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	460b      	mov	r3, r1
 8004d10:	4621      	mov	r1, r4
 8004d12:	1a51      	subs	r1, r2, r1
 8004d14:	61b9      	str	r1, [r7, #24]
 8004d16:	4629      	mov	r1, r5
 8004d18:	eb63 0301 	sbc.w	r3, r3, r1
 8004d1c:	61fb      	str	r3, [r7, #28]
 8004d1e:	f04f 0200 	mov.w	r2, #0
 8004d22:	f04f 0300 	mov.w	r3, #0
 8004d26:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004d2a:	4659      	mov	r1, fp
 8004d2c:	018b      	lsls	r3, r1, #6
 8004d2e:	4651      	mov	r1, sl
 8004d30:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d34:	4651      	mov	r1, sl
 8004d36:	018a      	lsls	r2, r1, #6
 8004d38:	4651      	mov	r1, sl
 8004d3a:	ebb2 0801 	subs.w	r8, r2, r1
 8004d3e:	4659      	mov	r1, fp
 8004d40:	eb63 0901 	sbc.w	r9, r3, r1
 8004d44:	f04f 0200 	mov.w	r2, #0
 8004d48:	f04f 0300 	mov.w	r3, #0
 8004d4c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d50:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d54:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d58:	4690      	mov	r8, r2
 8004d5a:	4699      	mov	r9, r3
 8004d5c:	4623      	mov	r3, r4
 8004d5e:	eb18 0303 	adds.w	r3, r8, r3
 8004d62:	613b      	str	r3, [r7, #16]
 8004d64:	462b      	mov	r3, r5
 8004d66:	eb49 0303 	adc.w	r3, r9, r3
 8004d6a:	617b      	str	r3, [r7, #20]
 8004d6c:	f04f 0200 	mov.w	r2, #0
 8004d70:	f04f 0300 	mov.w	r3, #0
 8004d74:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004d78:	4629      	mov	r1, r5
 8004d7a:	024b      	lsls	r3, r1, #9
 8004d7c:	4621      	mov	r1, r4
 8004d7e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d82:	4621      	mov	r1, r4
 8004d84:	024a      	lsls	r2, r1, #9
 8004d86:	4610      	mov	r0, r2
 8004d88:	4619      	mov	r1, r3
 8004d8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004d8e:	2200      	movs	r2, #0
 8004d90:	65bb      	str	r3, [r7, #88]	; 0x58
 8004d92:	65fa      	str	r2, [r7, #92]	; 0x5c
 8004d94:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004d98:	f7fb ff96 	bl	8000cc8 <__aeabi_uldivmod>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	460b      	mov	r3, r1
 8004da0:	4613      	mov	r3, r2
 8004da2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004da6:	e065      	b.n	8004e74 <HAL_RCC_GetSysClockFreq+0x420>
 8004da8:	40023800 	.word	0x40023800
 8004dac:	00f42400 	.word	0x00f42400
 8004db0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004db4:	4b3d      	ldr	r3, [pc, #244]	; (8004eac <HAL_RCC_GetSysClockFreq+0x458>)
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	099b      	lsrs	r3, r3, #6
 8004dba:	2200      	movs	r2, #0
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	4611      	mov	r1, r2
 8004dc0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004dc4:	653b      	str	r3, [r7, #80]	; 0x50
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	657b      	str	r3, [r7, #84]	; 0x54
 8004dca:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8004dce:	4642      	mov	r2, r8
 8004dd0:	464b      	mov	r3, r9
 8004dd2:	f04f 0000 	mov.w	r0, #0
 8004dd6:	f04f 0100 	mov.w	r1, #0
 8004dda:	0159      	lsls	r1, r3, #5
 8004ddc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004de0:	0150      	lsls	r0, r2, #5
 8004de2:	4602      	mov	r2, r0
 8004de4:	460b      	mov	r3, r1
 8004de6:	4641      	mov	r1, r8
 8004de8:	1a51      	subs	r1, r2, r1
 8004dea:	60b9      	str	r1, [r7, #8]
 8004dec:	4649      	mov	r1, r9
 8004dee:	eb63 0301 	sbc.w	r3, r3, r1
 8004df2:	60fb      	str	r3, [r7, #12]
 8004df4:	f04f 0200 	mov.w	r2, #0
 8004df8:	f04f 0300 	mov.w	r3, #0
 8004dfc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004e00:	4659      	mov	r1, fp
 8004e02:	018b      	lsls	r3, r1, #6
 8004e04:	4651      	mov	r1, sl
 8004e06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e0a:	4651      	mov	r1, sl
 8004e0c:	018a      	lsls	r2, r1, #6
 8004e0e:	4651      	mov	r1, sl
 8004e10:	1a54      	subs	r4, r2, r1
 8004e12:	4659      	mov	r1, fp
 8004e14:	eb63 0501 	sbc.w	r5, r3, r1
 8004e18:	f04f 0200 	mov.w	r2, #0
 8004e1c:	f04f 0300 	mov.w	r3, #0
 8004e20:	00eb      	lsls	r3, r5, #3
 8004e22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e26:	00e2      	lsls	r2, r4, #3
 8004e28:	4614      	mov	r4, r2
 8004e2a:	461d      	mov	r5, r3
 8004e2c:	4643      	mov	r3, r8
 8004e2e:	18e3      	adds	r3, r4, r3
 8004e30:	603b      	str	r3, [r7, #0]
 8004e32:	464b      	mov	r3, r9
 8004e34:	eb45 0303 	adc.w	r3, r5, r3
 8004e38:	607b      	str	r3, [r7, #4]
 8004e3a:	f04f 0200 	mov.w	r2, #0
 8004e3e:	f04f 0300 	mov.w	r3, #0
 8004e42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e46:	4629      	mov	r1, r5
 8004e48:	028b      	lsls	r3, r1, #10
 8004e4a:	4621      	mov	r1, r4
 8004e4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e50:	4621      	mov	r1, r4
 8004e52:	028a      	lsls	r2, r1, #10
 8004e54:	4610      	mov	r0, r2
 8004e56:	4619      	mov	r1, r3
 8004e58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e60:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004e62:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004e66:	f7fb ff2f 	bl	8000cc8 <__aeabi_uldivmod>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	4613      	mov	r3, r2
 8004e70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004e74:	4b0d      	ldr	r3, [pc, #52]	; (8004eac <HAL_RCC_GetSysClockFreq+0x458>)
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	0f1b      	lsrs	r3, r3, #28
 8004e7a:	f003 0307 	and.w	r3, r3, #7
 8004e7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8004e82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004e86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004e92:	e003      	b.n	8004e9c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e94:	4b06      	ldr	r3, [pc, #24]	; (8004eb0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004e96:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004e9a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e9c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	37b8      	adds	r7, #184	; 0xb8
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004eaa:	bf00      	nop
 8004eac:	40023800 	.word	0x40023800
 8004eb0:	00f42400 	.word	0x00f42400

08004eb4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b086      	sub	sp, #24
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d101      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e28d      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	f000 8083 	beq.w	8004fda <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004ed4:	4b94      	ldr	r3, [pc, #592]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f003 030c 	and.w	r3, r3, #12
 8004edc:	2b04      	cmp	r3, #4
 8004ede:	d019      	beq.n	8004f14 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004ee0:	4b91      	ldr	r3, [pc, #580]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004ee8:	2b08      	cmp	r3, #8
 8004eea:	d106      	bne.n	8004efa <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004eec:	4b8e      	ldr	r3, [pc, #568]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ef4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ef8:	d00c      	beq.n	8004f14 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004efa:	4b8b      	ldr	r3, [pc, #556]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004f02:	2b0c      	cmp	r3, #12
 8004f04:	d112      	bne.n	8004f2c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f06:	4b88      	ldr	r3, [pc, #544]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f12:	d10b      	bne.n	8004f2c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f14:	4b84      	ldr	r3, [pc, #528]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d05b      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x124>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d157      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e25a      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f34:	d106      	bne.n	8004f44 <HAL_RCC_OscConfig+0x90>
 8004f36:	4b7c      	ldr	r3, [pc, #496]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a7b      	ldr	r2, [pc, #492]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004f3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f40:	6013      	str	r3, [r2, #0]
 8004f42:	e01d      	b.n	8004f80 <HAL_RCC_OscConfig+0xcc>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f4c:	d10c      	bne.n	8004f68 <HAL_RCC_OscConfig+0xb4>
 8004f4e:	4b76      	ldr	r3, [pc, #472]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a75      	ldr	r2, [pc, #468]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004f54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f58:	6013      	str	r3, [r2, #0]
 8004f5a:	4b73      	ldr	r3, [pc, #460]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a72      	ldr	r2, [pc, #456]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004f60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f64:	6013      	str	r3, [r2, #0]
 8004f66:	e00b      	b.n	8004f80 <HAL_RCC_OscConfig+0xcc>
 8004f68:	4b6f      	ldr	r3, [pc, #444]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a6e      	ldr	r2, [pc, #440]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004f6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f72:	6013      	str	r3, [r2, #0]
 8004f74:	4b6c      	ldr	r3, [pc, #432]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a6b      	ldr	r2, [pc, #428]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004f7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d013      	beq.n	8004fb0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f88:	f7fc fdfc 	bl	8001b84 <HAL_GetTick>
 8004f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f8e:	e008      	b.n	8004fa2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f90:	f7fc fdf8 	bl	8001b84 <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	2b64      	cmp	r3, #100	; 0x64
 8004f9c:	d901      	bls.n	8004fa2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e21f      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fa2:	4b61      	ldr	r3, [pc, #388]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d0f0      	beq.n	8004f90 <HAL_RCC_OscConfig+0xdc>
 8004fae:	e014      	b.n	8004fda <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fb0:	f7fc fde8 	bl	8001b84 <HAL_GetTick>
 8004fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fb6:	e008      	b.n	8004fca <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fb8:	f7fc fde4 	bl	8001b84 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	2b64      	cmp	r3, #100	; 0x64
 8004fc4:	d901      	bls.n	8004fca <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e20b      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fca:	4b57      	ldr	r3, [pc, #348]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d1f0      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x104>
 8004fd6:	e000      	b.n	8004fda <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0302 	and.w	r3, r3, #2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d06f      	beq.n	80050c6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004fe6:	4b50      	ldr	r3, [pc, #320]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	f003 030c 	and.w	r3, r3, #12
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d017      	beq.n	8005022 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004ff2:	4b4d      	ldr	r3, [pc, #308]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004ffa:	2b08      	cmp	r3, #8
 8004ffc:	d105      	bne.n	800500a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004ffe:	4b4a      	ldr	r3, [pc, #296]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00b      	beq.n	8005022 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800500a:	4b47      	ldr	r3, [pc, #284]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005012:	2b0c      	cmp	r3, #12
 8005014:	d11c      	bne.n	8005050 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005016:	4b44      	ldr	r3, [pc, #272]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d116      	bne.n	8005050 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005022:	4b41      	ldr	r3, [pc, #260]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d005      	beq.n	800503a <HAL_RCC_OscConfig+0x186>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d001      	beq.n	800503a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e1d3      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800503a:	4b3b      	ldr	r3, [pc, #236]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	00db      	lsls	r3, r3, #3
 8005048:	4937      	ldr	r1, [pc, #220]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 800504a:	4313      	orrs	r3, r2
 800504c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800504e:	e03a      	b.n	80050c6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d020      	beq.n	800509a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005058:	4b34      	ldr	r3, [pc, #208]	; (800512c <HAL_RCC_OscConfig+0x278>)
 800505a:	2201      	movs	r2, #1
 800505c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800505e:	f7fc fd91 	bl	8001b84 <HAL_GetTick>
 8005062:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005064:	e008      	b.n	8005078 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005066:	f7fc fd8d 	bl	8001b84 <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	2b02      	cmp	r3, #2
 8005072:	d901      	bls.n	8005078 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005074:	2303      	movs	r3, #3
 8005076:	e1b4      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005078:	4b2b      	ldr	r3, [pc, #172]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0302 	and.w	r3, r3, #2
 8005080:	2b00      	cmp	r3, #0
 8005082:	d0f0      	beq.n	8005066 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005084:	4b28      	ldr	r3, [pc, #160]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	00db      	lsls	r3, r3, #3
 8005092:	4925      	ldr	r1, [pc, #148]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 8005094:	4313      	orrs	r3, r2
 8005096:	600b      	str	r3, [r1, #0]
 8005098:	e015      	b.n	80050c6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800509a:	4b24      	ldr	r3, [pc, #144]	; (800512c <HAL_RCC_OscConfig+0x278>)
 800509c:	2200      	movs	r2, #0
 800509e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a0:	f7fc fd70 	bl	8001b84 <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050a8:	f7fc fd6c 	bl	8001b84 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e193      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050ba:	4b1b      	ldr	r3, [pc, #108]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1f0      	bne.n	80050a8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0308 	and.w	r3, r3, #8
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d036      	beq.n	8005140 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d016      	beq.n	8005108 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050da:	4b15      	ldr	r3, [pc, #84]	; (8005130 <HAL_RCC_OscConfig+0x27c>)
 80050dc:	2201      	movs	r2, #1
 80050de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050e0:	f7fc fd50 	bl	8001b84 <HAL_GetTick>
 80050e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050e6:	e008      	b.n	80050fa <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050e8:	f7fc fd4c 	bl	8001b84 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e173      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050fa:	4b0b      	ldr	r3, [pc, #44]	; (8005128 <HAL_RCC_OscConfig+0x274>)
 80050fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d0f0      	beq.n	80050e8 <HAL_RCC_OscConfig+0x234>
 8005106:	e01b      	b.n	8005140 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005108:	4b09      	ldr	r3, [pc, #36]	; (8005130 <HAL_RCC_OscConfig+0x27c>)
 800510a:	2200      	movs	r2, #0
 800510c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800510e:	f7fc fd39 	bl	8001b84 <HAL_GetTick>
 8005112:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005114:	e00e      	b.n	8005134 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005116:	f7fc fd35 	bl	8001b84 <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	2b02      	cmp	r3, #2
 8005122:	d907      	bls.n	8005134 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005124:	2303      	movs	r3, #3
 8005126:	e15c      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
 8005128:	40023800 	.word	0x40023800
 800512c:	42470000 	.word	0x42470000
 8005130:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005134:	4b8a      	ldr	r3, [pc, #552]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005136:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005138:	f003 0302 	and.w	r3, r3, #2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1ea      	bne.n	8005116 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0304 	and.w	r3, r3, #4
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 8097 	beq.w	800527c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800514e:	2300      	movs	r3, #0
 8005150:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005152:	4b83      	ldr	r3, [pc, #524]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d10f      	bne.n	800517e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800515e:	2300      	movs	r3, #0
 8005160:	60bb      	str	r3, [r7, #8]
 8005162:	4b7f      	ldr	r3, [pc, #508]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005166:	4a7e      	ldr	r2, [pc, #504]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800516c:	6413      	str	r3, [r2, #64]	; 0x40
 800516e:	4b7c      	ldr	r3, [pc, #496]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005176:	60bb      	str	r3, [r7, #8]
 8005178:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800517a:	2301      	movs	r3, #1
 800517c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800517e:	4b79      	ldr	r3, [pc, #484]	; (8005364 <HAL_RCC_OscConfig+0x4b0>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005186:	2b00      	cmp	r3, #0
 8005188:	d118      	bne.n	80051bc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800518a:	4b76      	ldr	r3, [pc, #472]	; (8005364 <HAL_RCC_OscConfig+0x4b0>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a75      	ldr	r2, [pc, #468]	; (8005364 <HAL_RCC_OscConfig+0x4b0>)
 8005190:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005194:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005196:	f7fc fcf5 	bl	8001b84 <HAL_GetTick>
 800519a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800519c:	e008      	b.n	80051b0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800519e:	f7fc fcf1 	bl	8001b84 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d901      	bls.n	80051b0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e118      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b0:	4b6c      	ldr	r3, [pc, #432]	; (8005364 <HAL_RCC_OscConfig+0x4b0>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d0f0      	beq.n	800519e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d106      	bne.n	80051d2 <HAL_RCC_OscConfig+0x31e>
 80051c4:	4b66      	ldr	r3, [pc, #408]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 80051c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051c8:	4a65      	ldr	r2, [pc, #404]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 80051ca:	f043 0301 	orr.w	r3, r3, #1
 80051ce:	6713      	str	r3, [r2, #112]	; 0x70
 80051d0:	e01c      	b.n	800520c <HAL_RCC_OscConfig+0x358>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	2b05      	cmp	r3, #5
 80051d8:	d10c      	bne.n	80051f4 <HAL_RCC_OscConfig+0x340>
 80051da:	4b61      	ldr	r3, [pc, #388]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 80051dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051de:	4a60      	ldr	r2, [pc, #384]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 80051e0:	f043 0304 	orr.w	r3, r3, #4
 80051e4:	6713      	str	r3, [r2, #112]	; 0x70
 80051e6:	4b5e      	ldr	r3, [pc, #376]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 80051e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ea:	4a5d      	ldr	r2, [pc, #372]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 80051ec:	f043 0301 	orr.w	r3, r3, #1
 80051f0:	6713      	str	r3, [r2, #112]	; 0x70
 80051f2:	e00b      	b.n	800520c <HAL_RCC_OscConfig+0x358>
 80051f4:	4b5a      	ldr	r3, [pc, #360]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 80051f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051f8:	4a59      	ldr	r2, [pc, #356]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 80051fa:	f023 0301 	bic.w	r3, r3, #1
 80051fe:	6713      	str	r3, [r2, #112]	; 0x70
 8005200:	4b57      	ldr	r3, [pc, #348]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005202:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005204:	4a56      	ldr	r2, [pc, #344]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005206:	f023 0304 	bic.w	r3, r3, #4
 800520a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d015      	beq.n	8005240 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005214:	f7fc fcb6 	bl	8001b84 <HAL_GetTick>
 8005218:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800521a:	e00a      	b.n	8005232 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800521c:	f7fc fcb2 	bl	8001b84 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	f241 3288 	movw	r2, #5000	; 0x1388
 800522a:	4293      	cmp	r3, r2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e0d7      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005232:	4b4b      	ldr	r3, [pc, #300]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005236:	f003 0302 	and.w	r3, r3, #2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0ee      	beq.n	800521c <HAL_RCC_OscConfig+0x368>
 800523e:	e014      	b.n	800526a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005240:	f7fc fca0 	bl	8001b84 <HAL_GetTick>
 8005244:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005246:	e00a      	b.n	800525e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005248:	f7fc fc9c 	bl	8001b84 <HAL_GetTick>
 800524c:	4602      	mov	r2, r0
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	f241 3288 	movw	r2, #5000	; 0x1388
 8005256:	4293      	cmp	r3, r2
 8005258:	d901      	bls.n	800525e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e0c1      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800525e:	4b40      	ldr	r3, [pc, #256]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005262:	f003 0302 	and.w	r3, r3, #2
 8005266:	2b00      	cmp	r3, #0
 8005268:	d1ee      	bne.n	8005248 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800526a:	7dfb      	ldrb	r3, [r7, #23]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d105      	bne.n	800527c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005270:	4b3b      	ldr	r3, [pc, #236]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005274:	4a3a      	ldr	r2, [pc, #232]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005276:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800527a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 80ad 	beq.w	80053e0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005286:	4b36      	ldr	r3, [pc, #216]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 030c 	and.w	r3, r3, #12
 800528e:	2b08      	cmp	r3, #8
 8005290:	d060      	beq.n	8005354 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	699b      	ldr	r3, [r3, #24]
 8005296:	2b02      	cmp	r3, #2
 8005298:	d145      	bne.n	8005326 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800529a:	4b33      	ldr	r3, [pc, #204]	; (8005368 <HAL_RCC_OscConfig+0x4b4>)
 800529c:	2200      	movs	r2, #0
 800529e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a0:	f7fc fc70 	bl	8001b84 <HAL_GetTick>
 80052a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052a6:	e008      	b.n	80052ba <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052a8:	f7fc fc6c 	bl	8001b84 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d901      	bls.n	80052ba <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	e093      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052ba:	4b29      	ldr	r3, [pc, #164]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1f0      	bne.n	80052a8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	69da      	ldr	r2, [r3, #28]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	431a      	orrs	r2, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d4:	019b      	lsls	r3, r3, #6
 80052d6:	431a      	orrs	r2, r3
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052dc:	085b      	lsrs	r3, r3, #1
 80052de:	3b01      	subs	r3, #1
 80052e0:	041b      	lsls	r3, r3, #16
 80052e2:	431a      	orrs	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e8:	061b      	lsls	r3, r3, #24
 80052ea:	431a      	orrs	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f0:	071b      	lsls	r3, r3, #28
 80052f2:	491b      	ldr	r1, [pc, #108]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052f8:	4b1b      	ldr	r3, [pc, #108]	; (8005368 <HAL_RCC_OscConfig+0x4b4>)
 80052fa:	2201      	movs	r2, #1
 80052fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052fe:	f7fc fc41 	bl	8001b84 <HAL_GetTick>
 8005302:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005304:	e008      	b.n	8005318 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005306:	f7fc fc3d 	bl	8001b84 <HAL_GetTick>
 800530a:	4602      	mov	r2, r0
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	1ad3      	subs	r3, r2, r3
 8005310:	2b02      	cmp	r3, #2
 8005312:	d901      	bls.n	8005318 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005314:	2303      	movs	r3, #3
 8005316:	e064      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005318:	4b11      	ldr	r3, [pc, #68]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005320:	2b00      	cmp	r3, #0
 8005322:	d0f0      	beq.n	8005306 <HAL_RCC_OscConfig+0x452>
 8005324:	e05c      	b.n	80053e0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005326:	4b10      	ldr	r3, [pc, #64]	; (8005368 <HAL_RCC_OscConfig+0x4b4>)
 8005328:	2200      	movs	r2, #0
 800532a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800532c:	f7fc fc2a 	bl	8001b84 <HAL_GetTick>
 8005330:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005332:	e008      	b.n	8005346 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005334:	f7fc fc26 	bl	8001b84 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	2b02      	cmp	r3, #2
 8005340:	d901      	bls.n	8005346 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e04d      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005346:	4b06      	ldr	r3, [pc, #24]	; (8005360 <HAL_RCC_OscConfig+0x4ac>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d1f0      	bne.n	8005334 <HAL_RCC_OscConfig+0x480>
 8005352:	e045      	b.n	80053e0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	699b      	ldr	r3, [r3, #24]
 8005358:	2b01      	cmp	r3, #1
 800535a:	d107      	bne.n	800536c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e040      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
 8005360:	40023800 	.word	0x40023800
 8005364:	40007000 	.word	0x40007000
 8005368:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800536c:	4b1f      	ldr	r3, [pc, #124]	; (80053ec <HAL_RCC_OscConfig+0x538>)
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	2b01      	cmp	r3, #1
 8005378:	d030      	beq.n	80053dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005384:	429a      	cmp	r2, r3
 8005386:	d129      	bne.n	80053dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005392:	429a      	cmp	r2, r3
 8005394:	d122      	bne.n	80053dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800539c:	4013      	ands	r3, r2
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80053a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d119      	bne.n	80053dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b2:	085b      	lsrs	r3, r3, #1
 80053b4:	3b01      	subs	r3, #1
 80053b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d10f      	bne.n	80053dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d107      	bne.n	80053dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053d8:	429a      	cmp	r2, r3
 80053da:	d001      	beq.n	80053e0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e000      	b.n	80053e2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3718      	adds	r7, #24
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	40023800 	.word	0x40023800

080053f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b082      	sub	sp, #8
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d101      	bne.n	8005402 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e07b      	b.n	80054fa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005406:	2b00      	cmp	r3, #0
 8005408:	d108      	bne.n	800541c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005412:	d009      	beq.n	8005428 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	61da      	str	r2, [r3, #28]
 800541a:	e005      	b.n	8005428 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005434:	b2db      	uxtb	r3, r3
 8005436:	2b00      	cmp	r3, #0
 8005438:	d106      	bne.n	8005448 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f7fc f8a8 	bl	8001598 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2202      	movs	r2, #2
 800544c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800545e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005470:	431a      	orrs	r2, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800547a:	431a      	orrs	r2, r3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	691b      	ldr	r3, [r3, #16]
 8005480:	f003 0302 	and.w	r3, r3, #2
 8005484:	431a      	orrs	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	431a      	orrs	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005498:	431a      	orrs	r2, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80054a2:	431a      	orrs	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a1b      	ldr	r3, [r3, #32]
 80054a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054ac:	ea42 0103 	orr.w	r1, r2, r3
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054b4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	430a      	orrs	r2, r1
 80054be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	699b      	ldr	r3, [r3, #24]
 80054c4:	0c1b      	lsrs	r3, r3, #16
 80054c6:	f003 0104 	and.w	r1, r3, #4
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ce:	f003 0210 	and.w	r2, r3, #16
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	69da      	ldr	r2, [r3, #28]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3708      	adds	r7, #8
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}

08005502 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005502:	b580      	push	{r7, lr}
 8005504:	b082      	sub	sp, #8
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d101      	bne.n	8005514 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e01a      	b.n	800554a <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2202      	movs	r2, #2
 8005518:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800552a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f7fc f8af 	bl	8001690 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3708      	adds	r7, #8
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
	...

08005554 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	4613      	mov	r3, r2
 8005560:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005562:	2300      	movs	r3, #0
 8005564:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d110      	bne.n	8005590 <HAL_SPI_Receive_DMA+0x3c>
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005576:	d10b      	bne.n	8005590 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2204      	movs	r2, #4
 800557c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8005580:	88fb      	ldrh	r3, [r7, #6]
 8005582:	68ba      	ldr	r2, [r7, #8]
 8005584:	68b9      	ldr	r1, [r7, #8]
 8005586:	68f8      	ldr	r0, [r7, #12]
 8005588:	f000 f8ac 	bl	80056e4 <HAL_SPI_TransmitReceive_DMA>
 800558c:	4603      	mov	r3, r0
 800558e:	e09f      	b.n	80056d0 <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005596:	2b01      	cmp	r3, #1
 8005598:	d101      	bne.n	800559e <HAL_SPI_Receive_DMA+0x4a>
 800559a:	2302      	movs	r3, #2
 800559c:	e098      	b.n	80056d0 <HAL_SPI_Receive_DMA+0x17c>
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2201      	movs	r2, #1
 80055a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d002      	beq.n	80055b8 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 80055b2:	2302      	movs	r3, #2
 80055b4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80055b6:	e086      	b.n	80056c6 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d002      	beq.n	80055c4 <HAL_SPI_Receive_DMA+0x70>
 80055be:	88fb      	ldrh	r3, [r7, #6]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d102      	bne.n	80055ca <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80055c8:	e07d      	b.n	80056c6 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2204      	movs	r2, #4
 80055ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	68ba      	ldr	r2, [r7, #8]
 80055dc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	88fa      	ldrh	r2, [r7, #6]
 80055e2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	88fa      	ldrh	r2, [r7, #6]
 80055e8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2200      	movs	r2, #0
 80055fa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800560a:	d10f      	bne.n	800562c <HAL_SPI_Receive_DMA+0xd8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800561a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800562a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005630:	4a29      	ldr	r2, [pc, #164]	; (80056d8 <HAL_SPI_Receive_DMA+0x184>)
 8005632:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005638:	4a28      	ldr	r2, [pc, #160]	; (80056dc <HAL_SPI_Receive_DMA+0x188>)
 800563a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005640:	4a27      	ldr	r2, [pc, #156]	; (80056e0 <HAL_SPI_Receive_DMA+0x18c>)
 8005642:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005648:	2200      	movs	r2, #0
 800564a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	330c      	adds	r3, #12
 8005656:	4619      	mov	r1, r3
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800565c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005662:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005664:	f7fc fcdc 	bl	8002020 <HAL_DMA_Start_IT>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00c      	beq.n	8005688 <HAL_SPI_Receive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005672:	f043 0210 	orr.w	r2, r3, #16
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2201      	movs	r2, #1
 8005682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005686:	e01e      	b.n	80056c6 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005692:	2b40      	cmp	r3, #64	; 0x40
 8005694:	d007      	beq.n	80056a6 <HAL_SPI_Receive_DMA+0x152>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056a4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	685a      	ldr	r2, [r3, #4]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f042 0220 	orr.w	r2, r2, #32
 80056b4:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	685a      	ldr	r2, [r3, #4]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f042 0201 	orr.w	r2, r2, #1
 80056c4:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2200      	movs	r2, #0
 80056ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80056ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3718      	adds	r7, #24
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}
 80056d8:	08005a85 	.word	0x08005a85
 80056dc:	0800594d 	.word	0x0800594d
 80056e0:	08005abd 	.word	0x08005abd

080056e4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b086      	sub	sp, #24
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	60b9      	str	r1, [r7, #8]
 80056ee:	607a      	str	r2, [r7, #4]
 80056f0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056f2:	2300      	movs	r3, #0
 80056f4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d101      	bne.n	8005704 <HAL_SPI_TransmitReceive_DMA+0x20>
 8005700:	2302      	movs	r3, #2
 8005702:	e0e3      	b.n	80058cc <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005712:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800571a:	7dbb      	ldrb	r3, [r7, #22]
 800571c:	2b01      	cmp	r3, #1
 800571e:	d00d      	beq.n	800573c <HAL_SPI_TransmitReceive_DMA+0x58>
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005726:	d106      	bne.n	8005736 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d102      	bne.n	8005736 <HAL_SPI_TransmitReceive_DMA+0x52>
 8005730:	7dbb      	ldrb	r3, [r7, #22]
 8005732:	2b04      	cmp	r3, #4
 8005734:	d002      	beq.n	800573c <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8005736:	2302      	movs	r3, #2
 8005738:	75fb      	strb	r3, [r7, #23]
    goto error;
 800573a:	e0c2      	b.n	80058c2 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d005      	beq.n	800574e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d002      	beq.n	800574e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005748:	887b      	ldrh	r3, [r7, #2]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d102      	bne.n	8005754 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005752:	e0b6      	b.n	80058c2 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800575a:	b2db      	uxtb	r3, r3
 800575c:	2b04      	cmp	r3, #4
 800575e:	d003      	beq.n	8005768 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2205      	movs	r2, #5
 8005764:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2200      	movs	r2, #0
 800576c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	68ba      	ldr	r2, [r7, #8]
 8005772:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	887a      	ldrh	r2, [r7, #2]
 8005778:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	887a      	ldrh	r2, [r7, #2]
 800577e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	887a      	ldrh	r2, [r7, #2]
 800578a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	887a      	ldrh	r2, [r7, #2]
 8005790:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2200      	movs	r2, #0
 8005796:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	2b04      	cmp	r3, #4
 80057a8:	d108      	bne.n	80057bc <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057ae:	4a49      	ldr	r2, [pc, #292]	; (80058d4 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80057b0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057b6:	4a48      	ldr	r2, [pc, #288]	; (80058d8 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80057b8:	63da      	str	r2, [r3, #60]	; 0x3c
 80057ba:	e007      	b.n	80057cc <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057c0:	4a46      	ldr	r2, [pc, #280]	; (80058dc <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 80057c2:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057c8:	4a45      	ldr	r2, [pc, #276]	; (80058e0 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 80057ca:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057d0:	4a44      	ldr	r2, [pc, #272]	; (80058e4 <HAL_SPI_TransmitReceive_DMA+0x200>)
 80057d2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057d8:	2200      	movs	r2, #0
 80057da:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	330c      	adds	r3, #12
 80057e6:	4619      	mov	r1, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ec:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057f2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80057f4:	f7fc fc14 	bl	8002020 <HAL_DMA_Start_IT>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d00c      	beq.n	8005818 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005802:	f043 0210 	orr.w	r2, r3, #16
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2201      	movs	r2, #1
 8005812:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005816:	e054      	b.n	80058c2 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f042 0201 	orr.w	r2, r2, #1
 8005826:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800582c:	2200      	movs	r2, #0
 800582e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005834:	2200      	movs	r2, #0
 8005836:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800583c:	2200      	movs	r2, #0
 800583e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005844:	2200      	movs	r2, #0
 8005846:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005850:	4619      	mov	r1, r3
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	330c      	adds	r3, #12
 8005858:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800585e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005860:	f7fc fbde 	bl	8002020 <HAL_DMA_Start_IT>
 8005864:	4603      	mov	r3, r0
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00c      	beq.n	8005884 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800586e:	f043 0210 	orr.w	r2, r3, #16
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2201      	movs	r2, #1
 800587e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005882:	e01e      	b.n	80058c2 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800588e:	2b40      	cmp	r3, #64	; 0x40
 8005890:	d007      	beq.n	80058a2 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058a0:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	685a      	ldr	r2, [r3, #4]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f042 0220 	orr.w	r2, r2, #32
 80058b0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	685a      	ldr	r2, [r3, #4]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f042 0202 	orr.w	r2, r2, #2
 80058c0:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80058ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3718      	adds	r7, #24
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	08005a85 	.word	0x08005a85
 80058d8:	0800594d 	.word	0x0800594d
 80058dc:	08005aa1 	.word	0x08005aa1
 80058e0:	080059f5 	.word	0x080059f5
 80058e4:	08005abd 	.word	0x08005abd

080058e8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b083      	sub	sp, #12
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80058f0:	bf00      	nop
 80058f2:	370c      	adds	r7, #12
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr

080058fc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b083      	sub	sp, #12
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005918:	bf00      	nop
 800591a:	370c      	adds	r7, #12
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800592c:	bf00      	nop
 800592e:	370c      	adds	r7, #12
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005940:	bf00      	nop
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005958:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800595a:	f7fc f913 	bl	8001b84 <HAL_GetTick>
 800595e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800596a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800596e:	d03b      	beq.n	80059e8 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	685a      	ldr	r2, [r3, #4]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f022 0220 	bic.w	r2, r2, #32
 800597e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d10d      	bne.n	80059a4 <SPI_DMAReceiveCplt+0x58>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005990:	d108      	bne.n	80059a4 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	685a      	ldr	r2, [r3, #4]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f022 0203 	bic.w	r2, r2, #3
 80059a0:	605a      	str	r2, [r3, #4]
 80059a2:	e007      	b.n	80059b4 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	685a      	ldr	r2, [r3, #4]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f022 0201 	bic.w	r2, r2, #1
 80059b2:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80059b4:	68ba      	ldr	r2, [r7, #8]
 80059b6:	2164      	movs	r1, #100	; 0x64
 80059b8:	68f8      	ldr	r0, [r7, #12]
 80059ba:	f000 f927 	bl	8005c0c <SPI_EndRxTransaction>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d002      	beq.n	80059ca <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2220      	movs	r2, #32
 80059c8:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d003      	beq.n	80059e8 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f7ff ffa9 	bl	8005938 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80059e6:	e002      	b.n	80059ee <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80059e8:	68f8      	ldr	r0, [r7, #12]
 80059ea:	f7ff ff7d 	bl	80058e8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80059ee:	3710      	adds	r7, #16
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}

080059f4 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a00:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a02:	f7fc f8bf 	bl	8001b84 <HAL_GetTick>
 8005a06:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a16:	d02f      	beq.n	8005a78 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	685a      	ldr	r2, [r3, #4]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f022 0220 	bic.w	r2, r2, #32
 8005a26:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005a28:	68ba      	ldr	r2, [r7, #8]
 8005a2a:	2164      	movs	r1, #100	; 0x64
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f000 f953 	bl	8005cd8 <SPI_EndRxTxTransaction>
 8005a32:	4603      	mov	r3, r0
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d005      	beq.n	8005a44 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a3c:	f043 0220 	orr.w	r2, r3, #32
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	685a      	ldr	r2, [r3, #4]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f022 0203 	bic.w	r2, r2, #3
 8005a52:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2200      	movs	r2, #0
 8005a58:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d003      	beq.n	8005a78 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f7ff ff61 	bl	8005938 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005a76:	e002      	b.n	8005a7e <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f7ff ff3f 	bl	80058fc <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a7e:	3710      	adds	r7, #16
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a90:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f7ff ff3c 	bl	8005910 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a98:	bf00      	nop
 8005a9a:	3710      	adds	r7, #16
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}

08005aa0 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aac:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f7ff ff38 	bl	8005924 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005ab4:	bf00      	nop
 8005ab6:	3710      	adds	r7, #16
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	685a      	ldr	r2, [r3, #4]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f022 0203 	bic.w	r2, r2, #3
 8005ad8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ade:	f043 0210 	orr.w	r2, r3, #16
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f7ff ff22 	bl	8005938 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005af4:	bf00      	nop
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b088      	sub	sp, #32
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	603b      	str	r3, [r7, #0]
 8005b08:	4613      	mov	r3, r2
 8005b0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005b0c:	f7fc f83a 	bl	8001b84 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b14:	1a9b      	subs	r3, r3, r2
 8005b16:	683a      	ldr	r2, [r7, #0]
 8005b18:	4413      	add	r3, r2
 8005b1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005b1c:	f7fc f832 	bl	8001b84 <HAL_GetTick>
 8005b20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005b22:	4b39      	ldr	r3, [pc, #228]	; (8005c08 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	015b      	lsls	r3, r3, #5
 8005b28:	0d1b      	lsrs	r3, r3, #20
 8005b2a:	69fa      	ldr	r2, [r7, #28]
 8005b2c:	fb02 f303 	mul.w	r3, r2, r3
 8005b30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b32:	e054      	b.n	8005bde <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b3a:	d050      	beq.n	8005bde <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b3c:	f7fc f822 	bl	8001b84 <HAL_GetTick>
 8005b40:	4602      	mov	r2, r0
 8005b42:	69bb      	ldr	r3, [r7, #24]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	69fa      	ldr	r2, [r7, #28]
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d902      	bls.n	8005b52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d13d      	bne.n	8005bce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	685a      	ldr	r2, [r3, #4]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005b60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b6a:	d111      	bne.n	8005b90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b74:	d004      	beq.n	8005b80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b7e:	d107      	bne.n	8005b90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b98:	d10f      	bne.n	8005bba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ba8:	601a      	str	r2, [r3, #0]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005bb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e017      	b.n	8005bfe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d101      	bne.n	8005bd8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	3b01      	subs	r3, #1
 8005bdc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	689a      	ldr	r2, [r3, #8]
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	4013      	ands	r3, r2
 8005be8:	68ba      	ldr	r2, [r7, #8]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	bf0c      	ite	eq
 8005bee:	2301      	moveq	r3, #1
 8005bf0:	2300      	movne	r3, #0
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	79fb      	ldrb	r3, [r7, #7]
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d19b      	bne.n	8005b34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3720      	adds	r7, #32
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	20000010 	.word	0x20000010

08005c0c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b086      	sub	sp, #24
 8005c10:	af02      	add	r7, sp, #8
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c20:	d111      	bne.n	8005c46 <SPI_EndRxTransaction+0x3a>
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c2a:	d004      	beq.n	8005c36 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c34:	d107      	bne.n	8005c46 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c44:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c4e:	d12a      	bne.n	8005ca6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c58:	d012      	beq.n	8005c80 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	9300      	str	r3, [sp, #0]
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	2200      	movs	r2, #0
 8005c62:	2180      	movs	r1, #128	; 0x80
 8005c64:	68f8      	ldr	r0, [r7, #12]
 8005c66:	f7ff ff49 	bl	8005afc <SPI_WaitFlagStateUntilTimeout>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d02d      	beq.n	8005ccc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c74:	f043 0220 	orr.w	r2, r3, #32
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005c7c:	2303      	movs	r3, #3
 8005c7e:	e026      	b.n	8005cce <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	2200      	movs	r2, #0
 8005c88:	2101      	movs	r1, #1
 8005c8a:	68f8      	ldr	r0, [r7, #12]
 8005c8c:	f7ff ff36 	bl	8005afc <SPI_WaitFlagStateUntilTimeout>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d01a      	beq.n	8005ccc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c9a:	f043 0220 	orr.w	r2, r3, #32
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e013      	b.n	8005cce <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	2200      	movs	r2, #0
 8005cae:	2101      	movs	r1, #1
 8005cb0:	68f8      	ldr	r0, [r7, #12]
 8005cb2:	f7ff ff23 	bl	8005afc <SPI_WaitFlagStateUntilTimeout>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d007      	beq.n	8005ccc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cc0:	f043 0220 	orr.w	r2, r3, #32
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e000      	b.n	8005cce <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005ccc:	2300      	movs	r3, #0
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3710      	adds	r7, #16
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}
	...

08005cd8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b088      	sub	sp, #32
 8005cdc:	af02      	add	r7, sp, #8
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005ce4:	4b1b      	ldr	r3, [pc, #108]	; (8005d54 <SPI_EndRxTxTransaction+0x7c>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a1b      	ldr	r2, [pc, #108]	; (8005d58 <SPI_EndRxTxTransaction+0x80>)
 8005cea:	fba2 2303 	umull	r2, r3, r2, r3
 8005cee:	0d5b      	lsrs	r3, r3, #21
 8005cf0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005cf4:	fb02 f303 	mul.w	r3, r2, r3
 8005cf8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d02:	d112      	bne.n	8005d2a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	9300      	str	r3, [sp, #0]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	2180      	movs	r1, #128	; 0x80
 8005d0e:	68f8      	ldr	r0, [r7, #12]
 8005d10:	f7ff fef4 	bl	8005afc <SPI_WaitFlagStateUntilTimeout>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d016      	beq.n	8005d48 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d1e:	f043 0220 	orr.w	r2, r3, #32
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e00f      	b.n	8005d4a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d00a      	beq.n	8005d46 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	3b01      	subs	r3, #1
 8005d34:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d40:	2b80      	cmp	r3, #128	; 0x80
 8005d42:	d0f2      	beq.n	8005d2a <SPI_EndRxTxTransaction+0x52>
 8005d44:	e000      	b.n	8005d48 <SPI_EndRxTxTransaction+0x70>
        break;
 8005d46:	bf00      	nop
  }

  return HAL_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3718      	adds	r7, #24
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	20000010 	.word	0x20000010
 8005d58:	165e9f81 	.word	0x165e9f81

08005d5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d101      	bne.n	8005d6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e041      	b.n	8005df2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d106      	bne.n	8005d88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f7fb fca6 	bl	80016d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2202      	movs	r2, #2
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	3304      	adds	r3, #4
 8005d98:	4619      	mov	r1, r3
 8005d9a:	4610      	mov	r0, r2
 8005d9c:	f000 fad8 	bl	8006350 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005df0:	2300      	movs	r3, #0
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3708      	adds	r7, #8
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}

08005dfa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005dfa:	b580      	push	{r7, lr}
 8005dfc:	b082      	sub	sp, #8
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d101      	bne.n	8005e0c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e041      	b.n	8005e90 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d106      	bne.n	8005e26 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f000 f839 	bl	8005e98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2202      	movs	r2, #2
 8005e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	3304      	adds	r3, #4
 8005e36:	4619      	mov	r1, r3
 8005e38:	4610      	mov	r0, r2
 8005e3a:	f000 fa89 	bl	8006350 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2201      	movs	r2, #1
 8005e42:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2201      	movs	r2, #1
 8005e52:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2201      	movs	r2, #1
 8005e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2201      	movs	r2, #1
 8005e72:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2201      	movs	r2, #1
 8005e82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2201      	movs	r2, #1
 8005e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e8e:	2300      	movs	r3, #0
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	3708      	adds	r7, #8
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d109      	bne.n	8005ed0 <HAL_TIM_PWM_Start+0x24>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	bf14      	ite	ne
 8005ec8:	2301      	movne	r3, #1
 8005eca:	2300      	moveq	r3, #0
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	e022      	b.n	8005f16 <HAL_TIM_PWM_Start+0x6a>
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	d109      	bne.n	8005eea <HAL_TIM_PWM_Start+0x3e>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	bf14      	ite	ne
 8005ee2:	2301      	movne	r3, #1
 8005ee4:	2300      	moveq	r3, #0
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	e015      	b.n	8005f16 <HAL_TIM_PWM_Start+0x6a>
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	2b08      	cmp	r3, #8
 8005eee:	d109      	bne.n	8005f04 <HAL_TIM_PWM_Start+0x58>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	bf14      	ite	ne
 8005efc:	2301      	movne	r3, #1
 8005efe:	2300      	moveq	r3, #0
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	e008      	b.n	8005f16 <HAL_TIM_PWM_Start+0x6a>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	bf14      	ite	ne
 8005f10:	2301      	movne	r3, #1
 8005f12:	2300      	moveq	r3, #0
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d001      	beq.n	8005f1e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e07c      	b.n	8006018 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d104      	bne.n	8005f2e <HAL_TIM_PWM_Start+0x82>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2202      	movs	r2, #2
 8005f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f2c:	e013      	b.n	8005f56 <HAL_TIM_PWM_Start+0xaa>
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	2b04      	cmp	r3, #4
 8005f32:	d104      	bne.n	8005f3e <HAL_TIM_PWM_Start+0x92>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2202      	movs	r2, #2
 8005f38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f3c:	e00b      	b.n	8005f56 <HAL_TIM_PWM_Start+0xaa>
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	2b08      	cmp	r3, #8
 8005f42:	d104      	bne.n	8005f4e <HAL_TIM_PWM_Start+0xa2>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2202      	movs	r2, #2
 8005f48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f4c:	e003      	b.n	8005f56 <HAL_TIM_PWM_Start+0xaa>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2202      	movs	r2, #2
 8005f52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	6839      	ldr	r1, [r7, #0]
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f000 fce0 	bl	8006924 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a2d      	ldr	r2, [pc, #180]	; (8006020 <HAL_TIM_PWM_Start+0x174>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d004      	beq.n	8005f78 <HAL_TIM_PWM_Start+0xcc>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a2c      	ldr	r2, [pc, #176]	; (8006024 <HAL_TIM_PWM_Start+0x178>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d101      	bne.n	8005f7c <HAL_TIM_PWM_Start+0xd0>
 8005f78:	2301      	movs	r3, #1
 8005f7a:	e000      	b.n	8005f7e <HAL_TIM_PWM_Start+0xd2>
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d007      	beq.n	8005f92 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f90:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a22      	ldr	r2, [pc, #136]	; (8006020 <HAL_TIM_PWM_Start+0x174>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d022      	beq.n	8005fe2 <HAL_TIM_PWM_Start+0x136>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fa4:	d01d      	beq.n	8005fe2 <HAL_TIM_PWM_Start+0x136>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a1f      	ldr	r2, [pc, #124]	; (8006028 <HAL_TIM_PWM_Start+0x17c>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d018      	beq.n	8005fe2 <HAL_TIM_PWM_Start+0x136>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a1d      	ldr	r2, [pc, #116]	; (800602c <HAL_TIM_PWM_Start+0x180>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d013      	beq.n	8005fe2 <HAL_TIM_PWM_Start+0x136>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a1c      	ldr	r2, [pc, #112]	; (8006030 <HAL_TIM_PWM_Start+0x184>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d00e      	beq.n	8005fe2 <HAL_TIM_PWM_Start+0x136>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a16      	ldr	r2, [pc, #88]	; (8006024 <HAL_TIM_PWM_Start+0x178>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d009      	beq.n	8005fe2 <HAL_TIM_PWM_Start+0x136>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a18      	ldr	r2, [pc, #96]	; (8006034 <HAL_TIM_PWM_Start+0x188>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d004      	beq.n	8005fe2 <HAL_TIM_PWM_Start+0x136>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a16      	ldr	r2, [pc, #88]	; (8006038 <HAL_TIM_PWM_Start+0x18c>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d111      	bne.n	8006006 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	f003 0307 	and.w	r3, r3, #7
 8005fec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2b06      	cmp	r3, #6
 8005ff2:	d010      	beq.n	8006016 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f042 0201 	orr.w	r2, r2, #1
 8006002:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006004:	e007      	b.n	8006016 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f042 0201 	orr.w	r2, r2, #1
 8006014:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	3710      	adds	r7, #16
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}
 8006020:	40010000 	.word	0x40010000
 8006024:	40010400 	.word	0x40010400
 8006028:	40000400 	.word	0x40000400
 800602c:	40000800 	.word	0x40000800
 8006030:	40000c00 	.word	0x40000c00
 8006034:	40014000 	.word	0x40014000
 8006038:	40001800 	.word	0x40001800

0800603c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b086      	sub	sp, #24
 8006040:	af00      	add	r7, sp, #0
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006048:	2300      	movs	r3, #0
 800604a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006052:	2b01      	cmp	r3, #1
 8006054:	d101      	bne.n	800605a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006056:	2302      	movs	r3, #2
 8006058:	e0ae      	b.n	80061b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2201      	movs	r2, #1
 800605e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2b0c      	cmp	r3, #12
 8006066:	f200 809f 	bhi.w	80061a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800606a:	a201      	add	r2, pc, #4	; (adr r2, 8006070 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800606c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006070:	080060a5 	.word	0x080060a5
 8006074:	080061a9 	.word	0x080061a9
 8006078:	080061a9 	.word	0x080061a9
 800607c:	080061a9 	.word	0x080061a9
 8006080:	080060e5 	.word	0x080060e5
 8006084:	080061a9 	.word	0x080061a9
 8006088:	080061a9 	.word	0x080061a9
 800608c:	080061a9 	.word	0x080061a9
 8006090:	08006127 	.word	0x08006127
 8006094:	080061a9 	.word	0x080061a9
 8006098:	080061a9 	.word	0x080061a9
 800609c:	080061a9 	.word	0x080061a9
 80060a0:	08006167 	.word	0x08006167
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68b9      	ldr	r1, [r7, #8]
 80060aa:	4618      	mov	r0, r3
 80060ac:	f000 f9f0 	bl	8006490 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	699a      	ldr	r2, [r3, #24]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f042 0208 	orr.w	r2, r2, #8
 80060be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	699a      	ldr	r2, [r3, #24]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f022 0204 	bic.w	r2, r2, #4
 80060ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	6999      	ldr	r1, [r3, #24]
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	691a      	ldr	r2, [r3, #16]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	430a      	orrs	r2, r1
 80060e0:	619a      	str	r2, [r3, #24]
      break;
 80060e2:	e064      	b.n	80061ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	68b9      	ldr	r1, [r7, #8]
 80060ea:	4618      	mov	r0, r3
 80060ec:	f000 fa40 	bl	8006570 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	699a      	ldr	r2, [r3, #24]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	699a      	ldr	r2, [r3, #24]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800610e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	6999      	ldr	r1, [r3, #24]
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	691b      	ldr	r3, [r3, #16]
 800611a:	021a      	lsls	r2, r3, #8
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	430a      	orrs	r2, r1
 8006122:	619a      	str	r2, [r3, #24]
      break;
 8006124:	e043      	b.n	80061ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	68b9      	ldr	r1, [r7, #8]
 800612c:	4618      	mov	r0, r3
 800612e:	f000 fa95 	bl	800665c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	69da      	ldr	r2, [r3, #28]
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f042 0208 	orr.w	r2, r2, #8
 8006140:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	69da      	ldr	r2, [r3, #28]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f022 0204 	bic.w	r2, r2, #4
 8006150:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	69d9      	ldr	r1, [r3, #28]
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	691a      	ldr	r2, [r3, #16]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	430a      	orrs	r2, r1
 8006162:	61da      	str	r2, [r3, #28]
      break;
 8006164:	e023      	b.n	80061ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68b9      	ldr	r1, [r7, #8]
 800616c:	4618      	mov	r0, r3
 800616e:	f000 fae9 	bl	8006744 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	69da      	ldr	r2, [r3, #28]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006180:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	69da      	ldr	r2, [r3, #28]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006190:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	69d9      	ldr	r1, [r3, #28]
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	691b      	ldr	r3, [r3, #16]
 800619c:	021a      	lsls	r2, r3, #8
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	430a      	orrs	r2, r1
 80061a4:	61da      	str	r2, [r3, #28]
      break;
 80061a6:	e002      	b.n	80061ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	75fb      	strb	r3, [r7, #23]
      break;
 80061ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80061b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3718      	adds	r7, #24
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061ca:	2300      	movs	r3, #0
 80061cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d101      	bne.n	80061dc <HAL_TIM_ConfigClockSource+0x1c>
 80061d8:	2302      	movs	r3, #2
 80061da:	e0b4      	b.n	8006346 <HAL_TIM_ConfigClockSource+0x186>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2202      	movs	r2, #2
 80061e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80061fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006202:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68ba      	ldr	r2, [r7, #8]
 800620a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006214:	d03e      	beq.n	8006294 <HAL_TIM_ConfigClockSource+0xd4>
 8006216:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800621a:	f200 8087 	bhi.w	800632c <HAL_TIM_ConfigClockSource+0x16c>
 800621e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006222:	f000 8086 	beq.w	8006332 <HAL_TIM_ConfigClockSource+0x172>
 8006226:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800622a:	d87f      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x16c>
 800622c:	2b70      	cmp	r3, #112	; 0x70
 800622e:	d01a      	beq.n	8006266 <HAL_TIM_ConfigClockSource+0xa6>
 8006230:	2b70      	cmp	r3, #112	; 0x70
 8006232:	d87b      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x16c>
 8006234:	2b60      	cmp	r3, #96	; 0x60
 8006236:	d050      	beq.n	80062da <HAL_TIM_ConfigClockSource+0x11a>
 8006238:	2b60      	cmp	r3, #96	; 0x60
 800623a:	d877      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x16c>
 800623c:	2b50      	cmp	r3, #80	; 0x50
 800623e:	d03c      	beq.n	80062ba <HAL_TIM_ConfigClockSource+0xfa>
 8006240:	2b50      	cmp	r3, #80	; 0x50
 8006242:	d873      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x16c>
 8006244:	2b40      	cmp	r3, #64	; 0x40
 8006246:	d058      	beq.n	80062fa <HAL_TIM_ConfigClockSource+0x13a>
 8006248:	2b40      	cmp	r3, #64	; 0x40
 800624a:	d86f      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x16c>
 800624c:	2b30      	cmp	r3, #48	; 0x30
 800624e:	d064      	beq.n	800631a <HAL_TIM_ConfigClockSource+0x15a>
 8006250:	2b30      	cmp	r3, #48	; 0x30
 8006252:	d86b      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x16c>
 8006254:	2b20      	cmp	r3, #32
 8006256:	d060      	beq.n	800631a <HAL_TIM_ConfigClockSource+0x15a>
 8006258:	2b20      	cmp	r3, #32
 800625a:	d867      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x16c>
 800625c:	2b00      	cmp	r3, #0
 800625e:	d05c      	beq.n	800631a <HAL_TIM_ConfigClockSource+0x15a>
 8006260:	2b10      	cmp	r3, #16
 8006262:	d05a      	beq.n	800631a <HAL_TIM_ConfigClockSource+0x15a>
 8006264:	e062      	b.n	800632c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6818      	ldr	r0, [r3, #0]
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	6899      	ldr	r1, [r3, #8]
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	685a      	ldr	r2, [r3, #4]
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	f000 fb35 	bl	80068e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006288:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68ba      	ldr	r2, [r7, #8]
 8006290:	609a      	str	r2, [r3, #8]
      break;
 8006292:	e04f      	b.n	8006334 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6818      	ldr	r0, [r3, #0]
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	6899      	ldr	r1, [r3, #8]
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	685a      	ldr	r2, [r3, #4]
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	f000 fb1e 	bl	80068e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689a      	ldr	r2, [r3, #8]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80062b6:	609a      	str	r2, [r3, #8]
      break;
 80062b8:	e03c      	b.n	8006334 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6818      	ldr	r0, [r3, #0]
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	6859      	ldr	r1, [r3, #4]
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	461a      	mov	r2, r3
 80062c8:	f000 fa92 	bl	80067f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2150      	movs	r1, #80	; 0x50
 80062d2:	4618      	mov	r0, r3
 80062d4:	f000 faeb 	bl	80068ae <TIM_ITRx_SetConfig>
      break;
 80062d8:	e02c      	b.n	8006334 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6818      	ldr	r0, [r3, #0]
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	6859      	ldr	r1, [r3, #4]
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	461a      	mov	r2, r3
 80062e8:	f000 fab1 	bl	800684e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2160      	movs	r1, #96	; 0x60
 80062f2:	4618      	mov	r0, r3
 80062f4:	f000 fadb 	bl	80068ae <TIM_ITRx_SetConfig>
      break;
 80062f8:	e01c      	b.n	8006334 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6818      	ldr	r0, [r3, #0]
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	6859      	ldr	r1, [r3, #4]
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	461a      	mov	r2, r3
 8006308:	f000 fa72 	bl	80067f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2140      	movs	r1, #64	; 0x40
 8006312:	4618      	mov	r0, r3
 8006314:	f000 facb 	bl	80068ae <TIM_ITRx_SetConfig>
      break;
 8006318:	e00c      	b.n	8006334 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4619      	mov	r1, r3
 8006324:	4610      	mov	r0, r2
 8006326:	f000 fac2 	bl	80068ae <TIM_ITRx_SetConfig>
      break;
 800632a:	e003      	b.n	8006334 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	73fb      	strb	r3, [r7, #15]
      break;
 8006330:	e000      	b.n	8006334 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006332:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006344:	7bfb      	ldrb	r3, [r7, #15]
}
 8006346:	4618      	mov	r0, r3
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
	...

08006350 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006350:	b480      	push	{r7}
 8006352:	b085      	sub	sp, #20
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	4a40      	ldr	r2, [pc, #256]	; (8006464 <TIM_Base_SetConfig+0x114>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d013      	beq.n	8006390 <TIM_Base_SetConfig+0x40>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800636e:	d00f      	beq.n	8006390 <TIM_Base_SetConfig+0x40>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a3d      	ldr	r2, [pc, #244]	; (8006468 <TIM_Base_SetConfig+0x118>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d00b      	beq.n	8006390 <TIM_Base_SetConfig+0x40>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a3c      	ldr	r2, [pc, #240]	; (800646c <TIM_Base_SetConfig+0x11c>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d007      	beq.n	8006390 <TIM_Base_SetConfig+0x40>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a3b      	ldr	r2, [pc, #236]	; (8006470 <TIM_Base_SetConfig+0x120>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d003      	beq.n	8006390 <TIM_Base_SetConfig+0x40>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a3a      	ldr	r2, [pc, #232]	; (8006474 <TIM_Base_SetConfig+0x124>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d108      	bne.n	80063a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006396:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	68fa      	ldr	r2, [r7, #12]
 800639e:	4313      	orrs	r3, r2
 80063a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4a2f      	ldr	r2, [pc, #188]	; (8006464 <TIM_Base_SetConfig+0x114>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d02b      	beq.n	8006402 <TIM_Base_SetConfig+0xb2>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063b0:	d027      	beq.n	8006402 <TIM_Base_SetConfig+0xb2>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	4a2c      	ldr	r2, [pc, #176]	; (8006468 <TIM_Base_SetConfig+0x118>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d023      	beq.n	8006402 <TIM_Base_SetConfig+0xb2>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a2b      	ldr	r2, [pc, #172]	; (800646c <TIM_Base_SetConfig+0x11c>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d01f      	beq.n	8006402 <TIM_Base_SetConfig+0xb2>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a2a      	ldr	r2, [pc, #168]	; (8006470 <TIM_Base_SetConfig+0x120>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d01b      	beq.n	8006402 <TIM_Base_SetConfig+0xb2>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a29      	ldr	r2, [pc, #164]	; (8006474 <TIM_Base_SetConfig+0x124>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d017      	beq.n	8006402 <TIM_Base_SetConfig+0xb2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a28      	ldr	r2, [pc, #160]	; (8006478 <TIM_Base_SetConfig+0x128>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d013      	beq.n	8006402 <TIM_Base_SetConfig+0xb2>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a27      	ldr	r2, [pc, #156]	; (800647c <TIM_Base_SetConfig+0x12c>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d00f      	beq.n	8006402 <TIM_Base_SetConfig+0xb2>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a26      	ldr	r2, [pc, #152]	; (8006480 <TIM_Base_SetConfig+0x130>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d00b      	beq.n	8006402 <TIM_Base_SetConfig+0xb2>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a25      	ldr	r2, [pc, #148]	; (8006484 <TIM_Base_SetConfig+0x134>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d007      	beq.n	8006402 <TIM_Base_SetConfig+0xb2>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a24      	ldr	r2, [pc, #144]	; (8006488 <TIM_Base_SetConfig+0x138>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d003      	beq.n	8006402 <TIM_Base_SetConfig+0xb2>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4a23      	ldr	r2, [pc, #140]	; (800648c <TIM_Base_SetConfig+0x13c>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d108      	bne.n	8006414 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006408:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	68fa      	ldr	r2, [r7, #12]
 8006410:	4313      	orrs	r3, r2
 8006412:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	695b      	ldr	r3, [r3, #20]
 800641e:	4313      	orrs	r3, r2
 8006420:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68fa      	ldr	r2, [r7, #12]
 8006426:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	689a      	ldr	r2, [r3, #8]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a0a      	ldr	r2, [pc, #40]	; (8006464 <TIM_Base_SetConfig+0x114>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d003      	beq.n	8006448 <TIM_Base_SetConfig+0xf8>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a0c      	ldr	r2, [pc, #48]	; (8006474 <TIM_Base_SetConfig+0x124>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d103      	bne.n	8006450 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	691a      	ldr	r2, [r3, #16]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2201      	movs	r2, #1
 8006454:	615a      	str	r2, [r3, #20]
}
 8006456:	bf00      	nop
 8006458:	3714      	adds	r7, #20
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop
 8006464:	40010000 	.word	0x40010000
 8006468:	40000400 	.word	0x40000400
 800646c:	40000800 	.word	0x40000800
 8006470:	40000c00 	.word	0x40000c00
 8006474:	40010400 	.word	0x40010400
 8006478:	40014000 	.word	0x40014000
 800647c:	40014400 	.word	0x40014400
 8006480:	40014800 	.word	0x40014800
 8006484:	40001800 	.word	0x40001800
 8006488:	40001c00 	.word	0x40001c00
 800648c:	40002000 	.word	0x40002000

08006490 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006490:	b480      	push	{r7}
 8006492:	b087      	sub	sp, #28
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6a1b      	ldr	r3, [r3, #32]
 800649e:	f023 0201 	bic.w	r2, r3, #1
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a1b      	ldr	r3, [r3, #32]
 80064aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	699b      	ldr	r3, [r3, #24]
 80064b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f023 0303 	bic.w	r3, r3, #3
 80064c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	f023 0302 	bic.w	r3, r3, #2
 80064d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	697a      	ldr	r2, [r7, #20]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a20      	ldr	r2, [pc, #128]	; (8006568 <TIM_OC1_SetConfig+0xd8>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d003      	beq.n	80064f4 <TIM_OC1_SetConfig+0x64>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a1f      	ldr	r2, [pc, #124]	; (800656c <TIM_OC1_SetConfig+0xdc>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d10c      	bne.n	800650e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	f023 0308 	bic.w	r3, r3, #8
 80064fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	697a      	ldr	r2, [r7, #20]
 8006502:	4313      	orrs	r3, r2
 8006504:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	f023 0304 	bic.w	r3, r3, #4
 800650c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a15      	ldr	r2, [pc, #84]	; (8006568 <TIM_OC1_SetConfig+0xd8>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d003      	beq.n	800651e <TIM_OC1_SetConfig+0x8e>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a14      	ldr	r2, [pc, #80]	; (800656c <TIM_OC1_SetConfig+0xdc>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d111      	bne.n	8006542 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800652c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	695b      	ldr	r3, [r3, #20]
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	4313      	orrs	r3, r2
 8006536:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	699b      	ldr	r3, [r3, #24]
 800653c:	693a      	ldr	r2, [r7, #16]
 800653e:	4313      	orrs	r3, r2
 8006540:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	693a      	ldr	r2, [r7, #16]
 8006546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	685a      	ldr	r2, [r3, #4]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	697a      	ldr	r2, [r7, #20]
 800655a:	621a      	str	r2, [r3, #32]
}
 800655c:	bf00      	nop
 800655e:	371c      	adds	r7, #28
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr
 8006568:	40010000 	.word	0x40010000
 800656c:	40010400 	.word	0x40010400

08006570 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006570:	b480      	push	{r7}
 8006572:	b087      	sub	sp, #28
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	f023 0210 	bic.w	r2, r3, #16
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a1b      	ldr	r3, [r3, #32]
 800658a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	699b      	ldr	r3, [r3, #24]
 8006596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800659e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	021b      	lsls	r3, r3, #8
 80065ae:	68fa      	ldr	r2, [r7, #12]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	f023 0320 	bic.w	r3, r3, #32
 80065ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	011b      	lsls	r3, r3, #4
 80065c2:	697a      	ldr	r2, [r7, #20]
 80065c4:	4313      	orrs	r3, r2
 80065c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	4a22      	ldr	r2, [pc, #136]	; (8006654 <TIM_OC2_SetConfig+0xe4>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d003      	beq.n	80065d8 <TIM_OC2_SetConfig+0x68>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4a21      	ldr	r2, [pc, #132]	; (8006658 <TIM_OC2_SetConfig+0xe8>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d10d      	bne.n	80065f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	011b      	lsls	r3, r3, #4
 80065e6:	697a      	ldr	r2, [r7, #20]
 80065e8:	4313      	orrs	r3, r2
 80065ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a17      	ldr	r2, [pc, #92]	; (8006654 <TIM_OC2_SetConfig+0xe4>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d003      	beq.n	8006604 <TIM_OC2_SetConfig+0x94>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a16      	ldr	r2, [pc, #88]	; (8006658 <TIM_OC2_SetConfig+0xe8>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d113      	bne.n	800662c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800660a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006612:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	695b      	ldr	r3, [r3, #20]
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	693a      	ldr	r2, [r7, #16]
 800661c:	4313      	orrs	r3, r2
 800661e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	693a      	ldr	r2, [r7, #16]
 8006628:	4313      	orrs	r3, r2
 800662a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	693a      	ldr	r2, [r7, #16]
 8006630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	68fa      	ldr	r2, [r7, #12]
 8006636:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	685a      	ldr	r2, [r3, #4]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	697a      	ldr	r2, [r7, #20]
 8006644:	621a      	str	r2, [r3, #32]
}
 8006646:	bf00      	nop
 8006648:	371c      	adds	r7, #28
 800664a:	46bd      	mov	sp, r7
 800664c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006650:	4770      	bx	lr
 8006652:	bf00      	nop
 8006654:	40010000 	.word	0x40010000
 8006658:	40010400 	.word	0x40010400

0800665c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800665c:	b480      	push	{r7}
 800665e:	b087      	sub	sp, #28
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a1b      	ldr	r3, [r3, #32]
 800666a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a1b      	ldr	r3, [r3, #32]
 8006676:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	69db      	ldr	r3, [r3, #28]
 8006682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800668a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f023 0303 	bic.w	r3, r3, #3
 8006692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	4313      	orrs	r3, r2
 800669c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	021b      	lsls	r3, r3, #8
 80066ac:	697a      	ldr	r2, [r7, #20]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a21      	ldr	r2, [pc, #132]	; (800673c <TIM_OC3_SetConfig+0xe0>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d003      	beq.n	80066c2 <TIM_OC3_SetConfig+0x66>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a20      	ldr	r2, [pc, #128]	; (8006740 <TIM_OC3_SetConfig+0xe4>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d10d      	bne.n	80066de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	021b      	lsls	r3, r3, #8
 80066d0:	697a      	ldr	r2, [r7, #20]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4a16      	ldr	r2, [pc, #88]	; (800673c <TIM_OC3_SetConfig+0xe0>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d003      	beq.n	80066ee <TIM_OC3_SetConfig+0x92>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a15      	ldr	r2, [pc, #84]	; (8006740 <TIM_OC3_SetConfig+0xe4>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d113      	bne.n	8006716 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	695b      	ldr	r3, [r3, #20]
 8006702:	011b      	lsls	r3, r3, #4
 8006704:	693a      	ldr	r2, [r7, #16]
 8006706:	4313      	orrs	r3, r2
 8006708:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	011b      	lsls	r3, r3, #4
 8006710:	693a      	ldr	r2, [r7, #16]
 8006712:	4313      	orrs	r3, r2
 8006714:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	693a      	ldr	r2, [r7, #16]
 800671a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	68fa      	ldr	r2, [r7, #12]
 8006720:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	685a      	ldr	r2, [r3, #4]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	697a      	ldr	r2, [r7, #20]
 800672e:	621a      	str	r2, [r3, #32]
}
 8006730:	bf00      	nop
 8006732:	371c      	adds	r7, #28
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr
 800673c:	40010000 	.word	0x40010000
 8006740:	40010400 	.word	0x40010400

08006744 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006744:	b480      	push	{r7}
 8006746:	b087      	sub	sp, #28
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a1b      	ldr	r3, [r3, #32]
 800675e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	69db      	ldr	r3, [r3, #28]
 800676a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800677a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	021b      	lsls	r3, r3, #8
 8006782:	68fa      	ldr	r2, [r7, #12]
 8006784:	4313      	orrs	r3, r2
 8006786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800678e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	031b      	lsls	r3, r3, #12
 8006796:	693a      	ldr	r2, [r7, #16]
 8006798:	4313      	orrs	r3, r2
 800679a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4a12      	ldr	r2, [pc, #72]	; (80067e8 <TIM_OC4_SetConfig+0xa4>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d003      	beq.n	80067ac <TIM_OC4_SetConfig+0x68>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4a11      	ldr	r2, [pc, #68]	; (80067ec <TIM_OC4_SetConfig+0xa8>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d109      	bne.n	80067c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	695b      	ldr	r3, [r3, #20]
 80067b8:	019b      	lsls	r3, r3, #6
 80067ba:	697a      	ldr	r2, [r7, #20]
 80067bc:	4313      	orrs	r3, r2
 80067be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	697a      	ldr	r2, [r7, #20]
 80067c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	68fa      	ldr	r2, [r7, #12]
 80067ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	685a      	ldr	r2, [r3, #4]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	693a      	ldr	r2, [r7, #16]
 80067d8:	621a      	str	r2, [r3, #32]
}
 80067da:	bf00      	nop
 80067dc:	371c      	adds	r7, #28
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	40010000 	.word	0x40010000
 80067ec:	40010400 	.word	0x40010400

080067f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b087      	sub	sp, #28
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6a1b      	ldr	r3, [r3, #32]
 8006800:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	f023 0201 	bic.w	r2, r3, #1
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800681a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	011b      	lsls	r3, r3, #4
 8006820:	693a      	ldr	r2, [r7, #16]
 8006822:	4313      	orrs	r3, r2
 8006824:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	f023 030a 	bic.w	r3, r3, #10
 800682c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800682e:	697a      	ldr	r2, [r7, #20]
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	4313      	orrs	r3, r2
 8006834:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	693a      	ldr	r2, [r7, #16]
 800683a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	697a      	ldr	r2, [r7, #20]
 8006840:	621a      	str	r2, [r3, #32]
}
 8006842:	bf00      	nop
 8006844:	371c      	adds	r7, #28
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr

0800684e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800684e:	b480      	push	{r7}
 8006850:	b087      	sub	sp, #28
 8006852:	af00      	add	r7, sp, #0
 8006854:	60f8      	str	r0, [r7, #12]
 8006856:	60b9      	str	r1, [r7, #8]
 8006858:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6a1b      	ldr	r3, [r3, #32]
 800685e:	f023 0210 	bic.w	r2, r3, #16
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	699b      	ldr	r3, [r3, #24]
 800686a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6a1b      	ldr	r3, [r3, #32]
 8006870:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006878:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	031b      	lsls	r3, r3, #12
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	4313      	orrs	r3, r2
 8006882:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800688a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	011b      	lsls	r3, r3, #4
 8006890:	693a      	ldr	r2, [r7, #16]
 8006892:	4313      	orrs	r3, r2
 8006894:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	697a      	ldr	r2, [r7, #20]
 800689a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	621a      	str	r2, [r3, #32]
}
 80068a2:	bf00      	nop
 80068a4:	371c      	adds	r7, #28
 80068a6:	46bd      	mov	sp, r7
 80068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ac:	4770      	bx	lr

080068ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80068ae:	b480      	push	{r7}
 80068b0:	b085      	sub	sp, #20
 80068b2:	af00      	add	r7, sp, #0
 80068b4:	6078      	str	r0, [r7, #4]
 80068b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068c6:	683a      	ldr	r2, [r7, #0]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	f043 0307 	orr.w	r3, r3, #7
 80068d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	68fa      	ldr	r2, [r7, #12]
 80068d6:	609a      	str	r2, [r3, #8]
}
 80068d8:	bf00      	nop
 80068da:	3714      	adds	r7, #20
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr

080068e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b087      	sub	sp, #28
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	60b9      	str	r1, [r7, #8]
 80068ee:	607a      	str	r2, [r7, #4]
 80068f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	021a      	lsls	r2, r3, #8
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	431a      	orrs	r2, r3
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	4313      	orrs	r3, r2
 800690c:	697a      	ldr	r2, [r7, #20]
 800690e:	4313      	orrs	r3, r2
 8006910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	697a      	ldr	r2, [r7, #20]
 8006916:	609a      	str	r2, [r3, #8]
}
 8006918:	bf00      	nop
 800691a:	371c      	adds	r7, #28
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006924:	b480      	push	{r7}
 8006926:	b087      	sub	sp, #28
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	f003 031f 	and.w	r3, r3, #31
 8006936:	2201      	movs	r2, #1
 8006938:	fa02 f303 	lsl.w	r3, r2, r3
 800693c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6a1a      	ldr	r2, [r3, #32]
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	43db      	mvns	r3, r3
 8006946:	401a      	ands	r2, r3
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6a1a      	ldr	r2, [r3, #32]
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	f003 031f 	and.w	r3, r3, #31
 8006956:	6879      	ldr	r1, [r7, #4]
 8006958:	fa01 f303 	lsl.w	r3, r1, r3
 800695c:	431a      	orrs	r2, r3
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	621a      	str	r2, [r3, #32]
}
 8006962:	bf00      	nop
 8006964:	371c      	adds	r7, #28
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
	...

08006970 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006970:	b480      	push	{r7}
 8006972:	b085      	sub	sp, #20
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006980:	2b01      	cmp	r3, #1
 8006982:	d101      	bne.n	8006988 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006984:	2302      	movs	r3, #2
 8006986:	e05a      	b.n	8006a3e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2202      	movs	r2, #2
 8006994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68fa      	ldr	r2, [r7, #12]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a21      	ldr	r2, [pc, #132]	; (8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d022      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069d4:	d01d      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a1d      	ldr	r2, [pc, #116]	; (8006a50 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d018      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a1b      	ldr	r2, [pc, #108]	; (8006a54 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d013      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a1a      	ldr	r2, [pc, #104]	; (8006a58 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d00e      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a18      	ldr	r2, [pc, #96]	; (8006a5c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d009      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a17      	ldr	r2, [pc, #92]	; (8006a60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d004      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a15      	ldr	r2, [pc, #84]	; (8006a64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d10c      	bne.n	8006a2c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	68ba      	ldr	r2, [r7, #8]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	68ba      	ldr	r2, [r7, #8]
 8006a2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a3c:	2300      	movs	r3, #0
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3714      	adds	r7, #20
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	40010000 	.word	0x40010000
 8006a50:	40000400 	.word	0x40000400
 8006a54:	40000800 	.word	0x40000800
 8006a58:	40000c00 	.word	0x40000c00
 8006a5c:	40010400 	.word	0x40010400
 8006a60:	40014000 	.word	0x40014000
 8006a64:	40001800 	.word	0x40001800

08006a68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b082      	sub	sp, #8
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d101      	bne.n	8006a7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	e03f      	b.n	8006afa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d106      	bne.n	8006a94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f7fa fe78 	bl	8001784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2224      	movs	r2, #36	; 0x24
 8006a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68da      	ldr	r2, [r3, #12]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006aaa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 fc7b 	bl	80073a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	691a      	ldr	r2, [r3, #16]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ac0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	695a      	ldr	r2, [r3, #20]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ad0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	68da      	ldr	r2, [r3, #12]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ae0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2220      	movs	r2, #32
 8006aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2220      	movs	r2, #32
 8006af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006af8:	2300      	movs	r3, #0
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3708      	adds	r7, #8
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
	...

08006b04 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b0ba      	sub	sp, #232	; 0xe8
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	68db      	ldr	r3, [r3, #12]
 8006b1c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	695b      	ldr	r3, [r3, #20]
 8006b26:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006b30:	2300      	movs	r3, #0
 8006b32:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006b36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b3a:	f003 030f 	and.w	r3, r3, #15
 8006b3e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006b42:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d10f      	bne.n	8006b6a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b4e:	f003 0320 	and.w	r3, r3, #32
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d009      	beq.n	8006b6a <HAL_UART_IRQHandler+0x66>
 8006b56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b5a:	f003 0320 	and.w	r3, r3, #32
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d003      	beq.n	8006b6a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 fb65 	bl	8007232 <UART_Receive_IT>
      return;
 8006b68:	e256      	b.n	8007018 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006b6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f000 80de 	beq.w	8006d30 <HAL_UART_IRQHandler+0x22c>
 8006b74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b78:	f003 0301 	and.w	r3, r3, #1
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d106      	bne.n	8006b8e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006b80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b84:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	f000 80d1 	beq.w	8006d30 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006b8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d00b      	beq.n	8006bb2 <HAL_UART_IRQHandler+0xae>
 8006b9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d005      	beq.n	8006bb2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006baa:	f043 0201 	orr.w	r2, r3, #1
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bb6:	f003 0304 	and.w	r3, r3, #4
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d00b      	beq.n	8006bd6 <HAL_UART_IRQHandler+0xd2>
 8006bbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006bc2:	f003 0301 	and.w	r3, r3, #1
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d005      	beq.n	8006bd6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bce:	f043 0202 	orr.w	r2, r3, #2
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bda:	f003 0302 	and.w	r3, r3, #2
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d00b      	beq.n	8006bfa <HAL_UART_IRQHandler+0xf6>
 8006be2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006be6:	f003 0301 	and.w	r3, r3, #1
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d005      	beq.n	8006bfa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf2:	f043 0204 	orr.w	r2, r3, #4
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bfe:	f003 0308 	and.w	r3, r3, #8
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d011      	beq.n	8006c2a <HAL_UART_IRQHandler+0x126>
 8006c06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c0a:	f003 0320 	and.w	r3, r3, #32
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d105      	bne.n	8006c1e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006c12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c16:	f003 0301 	and.w	r3, r3, #1
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d005      	beq.n	8006c2a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c22:	f043 0208 	orr.w	r2, r3, #8
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	f000 81ed 	beq.w	800700e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006c34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c38:	f003 0320 	and.w	r3, r3, #32
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d008      	beq.n	8006c52 <HAL_UART_IRQHandler+0x14e>
 8006c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c44:	f003 0320 	and.w	r3, r3, #32
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d002      	beq.n	8006c52 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 faf0 	bl	8007232 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	695b      	ldr	r3, [r3, #20]
 8006c58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c5c:	2b40      	cmp	r3, #64	; 0x40
 8006c5e:	bf0c      	ite	eq
 8006c60:	2301      	moveq	r3, #1
 8006c62:	2300      	movne	r3, #0
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6e:	f003 0308 	and.w	r3, r3, #8
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d103      	bne.n	8006c7e <HAL_UART_IRQHandler+0x17a>
 8006c76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d04f      	beq.n	8006d1e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f000 f9f8 	bl	8007074 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	695b      	ldr	r3, [r3, #20]
 8006c8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c8e:	2b40      	cmp	r3, #64	; 0x40
 8006c90:	d141      	bne.n	8006d16 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	3314      	adds	r3, #20
 8006c98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006ca0:	e853 3f00 	ldrex	r3, [r3]
 8006ca4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006ca8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006cac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cb0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	3314      	adds	r3, #20
 8006cba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006cbe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006cc2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006cca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006cce:	e841 2300 	strex	r3, r2, [r1]
 8006cd2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006cd6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d1d9      	bne.n	8006c92 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d013      	beq.n	8006d0e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cea:	4a7d      	ldr	r2, [pc, #500]	; (8006ee0 <HAL_UART_IRQHandler+0x3dc>)
 8006cec:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f7fb fa5c 	bl	80021b0 <HAL_DMA_Abort_IT>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d016      	beq.n	8006d2c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d04:	687a      	ldr	r2, [r7, #4]
 8006d06:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006d08:	4610      	mov	r0, r2
 8006d0a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d0c:	e00e      	b.n	8006d2c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f000 f99a 	bl	8007048 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d14:	e00a      	b.n	8006d2c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f000 f996 	bl	8007048 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d1c:	e006      	b.n	8006d2c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 f992 	bl	8007048 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006d2a:	e170      	b.n	800700e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d2c:	bf00      	nop
    return;
 8006d2e:	e16e      	b.n	800700e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	f040 814a 	bne.w	8006fce <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d3e:	f003 0310 	and.w	r3, r3, #16
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f000 8143 	beq.w	8006fce <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d4c:	f003 0310 	and.w	r3, r3, #16
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	f000 813c 	beq.w	8006fce <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d56:	2300      	movs	r3, #0
 8006d58:	60bb      	str	r3, [r7, #8]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	60bb      	str	r3, [r7, #8]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	60bb      	str	r3, [r7, #8]
 8006d6a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	695b      	ldr	r3, [r3, #20]
 8006d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d76:	2b40      	cmp	r3, #64	; 0x40
 8006d78:	f040 80b4 	bne.w	8006ee4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006d88:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	f000 8140 	beq.w	8007012 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006d96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	f080 8139 	bcs.w	8007012 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006da6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dac:	69db      	ldr	r3, [r3, #28]
 8006dae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006db2:	f000 8088 	beq.w	8006ec6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	330c      	adds	r3, #12
 8006dbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006dc4:	e853 3f00 	ldrex	r3, [r3]
 8006dc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006dcc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006dd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006dd4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	330c      	adds	r3, #12
 8006dde:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006de2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006de6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dea:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006dee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006df2:	e841 2300 	strex	r3, r2, [r1]
 8006df6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006dfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1d9      	bne.n	8006db6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	3314      	adds	r3, #20
 8006e08:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e0c:	e853 3f00 	ldrex	r3, [r3]
 8006e10:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006e12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006e14:	f023 0301 	bic.w	r3, r3, #1
 8006e18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	3314      	adds	r3, #20
 8006e22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006e26:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006e2a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006e2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006e32:	e841 2300 	strex	r3, r2, [r1]
 8006e36:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006e38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d1e1      	bne.n	8006e02 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	3314      	adds	r3, #20
 8006e44:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006e48:	e853 3f00 	ldrex	r3, [r3]
 8006e4c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006e4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006e50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	3314      	adds	r3, #20
 8006e5e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006e62:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006e64:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e66:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006e68:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006e6a:	e841 2300 	strex	r3, r2, [r1]
 8006e6e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006e70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d1e3      	bne.n	8006e3e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2220      	movs	r2, #32
 8006e7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	330c      	adds	r3, #12
 8006e8a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e8e:	e853 3f00 	ldrex	r3, [r3]
 8006e92:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006e94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006e96:	f023 0310 	bic.w	r3, r3, #16
 8006e9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	330c      	adds	r3, #12
 8006ea4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006ea8:	65ba      	str	r2, [r7, #88]	; 0x58
 8006eaa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006eae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006eb0:	e841 2300 	strex	r3, r2, [r1]
 8006eb4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006eb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1e3      	bne.n	8006e84 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7fb f905 	bl	80020d0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	1ad3      	subs	r3, r2, r3
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 f8c0 	bl	800705c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006edc:	e099      	b.n	8007012 <HAL_UART_IRQHandler+0x50e>
 8006ede:	bf00      	nop
 8006ee0:	0800713b 	.word	0x0800713b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	1ad3      	subs	r3, r2, r3
 8006ef0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	f000 808b 	beq.w	8007016 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006f00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	f000 8086 	beq.w	8007016 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	330c      	adds	r3, #12
 8006f10:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f14:	e853 3f00 	ldrex	r3, [r3]
 8006f18:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006f1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f1c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f20:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	330c      	adds	r3, #12
 8006f2a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006f2e:	647a      	str	r2, [r7, #68]	; 0x44
 8006f30:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f32:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006f34:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f36:	e841 2300 	strex	r3, r2, [r1]
 8006f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006f3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1e3      	bne.n	8006f0a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	3314      	adds	r3, #20
 8006f48:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4c:	e853 3f00 	ldrex	r3, [r3]
 8006f50:	623b      	str	r3, [r7, #32]
   return(result);
 8006f52:	6a3b      	ldr	r3, [r7, #32]
 8006f54:	f023 0301 	bic.w	r3, r3, #1
 8006f58:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	3314      	adds	r3, #20
 8006f62:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006f66:	633a      	str	r2, [r7, #48]	; 0x30
 8006f68:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f6a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006f6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f6e:	e841 2300 	strex	r3, r2, [r1]
 8006f72:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d1e3      	bne.n	8006f42 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2220      	movs	r2, #32
 8006f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	330c      	adds	r3, #12
 8006f8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	e853 3f00 	ldrex	r3, [r3]
 8006f96:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f023 0310 	bic.w	r3, r3, #16
 8006f9e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	330c      	adds	r3, #12
 8006fa8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006fac:	61fa      	str	r2, [r7, #28]
 8006fae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb0:	69b9      	ldr	r1, [r7, #24]
 8006fb2:	69fa      	ldr	r2, [r7, #28]
 8006fb4:	e841 2300 	strex	r3, r2, [r1]
 8006fb8:	617b      	str	r3, [r7, #20]
   return(result);
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d1e3      	bne.n	8006f88 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006fc0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006fc4:	4619      	mov	r1, r3
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 f848 	bl	800705c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006fcc:	e023      	b.n	8007016 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d009      	beq.n	8006fee <HAL_UART_IRQHandler+0x4ea>
 8006fda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d003      	beq.n	8006fee <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 f8bb 	bl	8007162 <UART_Transmit_IT>
    return;
 8006fec:	e014      	b.n	8007018 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006fee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00e      	beq.n	8007018 <HAL_UART_IRQHandler+0x514>
 8006ffa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007002:	2b00      	cmp	r3, #0
 8007004:	d008      	beq.n	8007018 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 f8fb 	bl	8007202 <UART_EndTransmit_IT>
    return;
 800700c:	e004      	b.n	8007018 <HAL_UART_IRQHandler+0x514>
    return;
 800700e:	bf00      	nop
 8007010:	e002      	b.n	8007018 <HAL_UART_IRQHandler+0x514>
      return;
 8007012:	bf00      	nop
 8007014:	e000      	b.n	8007018 <HAL_UART_IRQHandler+0x514>
      return;
 8007016:	bf00      	nop
  }
}
 8007018:	37e8      	adds	r7, #232	; 0xe8
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop

08007020 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007028:	bf00      	nop
 800702a:	370c      	adds	r7, #12
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800703c:	bf00      	nop
 800703e:	370c      	adds	r7, #12
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr

08007048 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007050:	bf00      	nop
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	460b      	mov	r3, r1
 8007066:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007068:	bf00      	nop
 800706a:	370c      	adds	r7, #12
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr

08007074 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007074:	b480      	push	{r7}
 8007076:	b095      	sub	sp, #84	; 0x54
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	330c      	adds	r3, #12
 8007082:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007084:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007086:	e853 3f00 	ldrex	r3, [r3]
 800708a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800708c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800708e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007092:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	330c      	adds	r3, #12
 800709a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800709c:	643a      	str	r2, [r7, #64]	; 0x40
 800709e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80070a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80070a4:	e841 2300 	strex	r3, r2, [r1]
 80070a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80070aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d1e5      	bne.n	800707c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	3314      	adds	r3, #20
 80070b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b8:	6a3b      	ldr	r3, [r7, #32]
 80070ba:	e853 3f00 	ldrex	r3, [r3]
 80070be:	61fb      	str	r3, [r7, #28]
   return(result);
 80070c0:	69fb      	ldr	r3, [r7, #28]
 80070c2:	f023 0301 	bic.w	r3, r3, #1
 80070c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	3314      	adds	r3, #20
 80070ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80070d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80070d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80070d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070d8:	e841 2300 	strex	r3, r2, [r1]
 80070dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80070de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d1e5      	bne.n	80070b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d119      	bne.n	8007120 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	330c      	adds	r3, #12
 80070f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	e853 3f00 	ldrex	r3, [r3]
 80070fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	f023 0310 	bic.w	r3, r3, #16
 8007102:	647b      	str	r3, [r7, #68]	; 0x44
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	330c      	adds	r3, #12
 800710a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800710c:	61ba      	str	r2, [r7, #24]
 800710e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007110:	6979      	ldr	r1, [r7, #20]
 8007112:	69ba      	ldr	r2, [r7, #24]
 8007114:	e841 2300 	strex	r3, r2, [r1]
 8007118:	613b      	str	r3, [r7, #16]
   return(result);
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1e5      	bne.n	80070ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2220      	movs	r2, #32
 8007124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800712e:	bf00      	nop
 8007130:	3754      	adds	r7, #84	; 0x54
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr

0800713a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800713a:	b580      	push	{r7, lr}
 800713c:	b084      	sub	sp, #16
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007146:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2200      	movs	r2, #0
 800714c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2200      	movs	r2, #0
 8007152:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	f7ff ff77 	bl	8007048 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800715a:	bf00      	nop
 800715c:	3710      	adds	r7, #16
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}

08007162 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007162:	b480      	push	{r7}
 8007164:	b085      	sub	sp, #20
 8007166:	af00      	add	r7, sp, #0
 8007168:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007170:	b2db      	uxtb	r3, r3
 8007172:	2b21      	cmp	r3, #33	; 0x21
 8007174:	d13e      	bne.n	80071f4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800717e:	d114      	bne.n	80071aa <UART_Transmit_IT+0x48>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d110      	bne.n	80071aa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6a1b      	ldr	r3, [r3, #32]
 800718c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	881b      	ldrh	r3, [r3, #0]
 8007192:	461a      	mov	r2, r3
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800719c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a1b      	ldr	r3, [r3, #32]
 80071a2:	1c9a      	adds	r2, r3, #2
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	621a      	str	r2, [r3, #32]
 80071a8:	e008      	b.n	80071bc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a1b      	ldr	r3, [r3, #32]
 80071ae:	1c59      	adds	r1, r3, #1
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	6211      	str	r1, [r2, #32]
 80071b4:	781a      	ldrb	r2, [r3, #0]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	3b01      	subs	r3, #1
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	4619      	mov	r1, r3
 80071ca:	84d1      	strh	r1, [r2, #38]	; 0x26
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d10f      	bne.n	80071f0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68da      	ldr	r2, [r3, #12]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80071de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68da      	ldr	r2, [r3, #12]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80071f0:	2300      	movs	r3, #0
 80071f2:	e000      	b.n	80071f6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80071f4:	2302      	movs	r3, #2
  }
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3714      	adds	r7, #20
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr

08007202 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007202:	b580      	push	{r7, lr}
 8007204:	b082      	sub	sp, #8
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	68da      	ldr	r2, [r3, #12]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007218:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2220      	movs	r2, #32
 800721e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f7ff fefc 	bl	8007020 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007228:	2300      	movs	r3, #0
}
 800722a:	4618      	mov	r0, r3
 800722c:	3708      	adds	r7, #8
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}

08007232 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007232:	b580      	push	{r7, lr}
 8007234:	b08c      	sub	sp, #48	; 0x30
 8007236:	af00      	add	r7, sp, #0
 8007238:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007240:	b2db      	uxtb	r3, r3
 8007242:	2b22      	cmp	r3, #34	; 0x22
 8007244:	f040 80ab 	bne.w	800739e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007250:	d117      	bne.n	8007282 <UART_Receive_IT+0x50>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	691b      	ldr	r3, [r3, #16]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d113      	bne.n	8007282 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800725a:	2300      	movs	r3, #0
 800725c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007262:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	b29b      	uxth	r3, r3
 800726c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007270:	b29a      	uxth	r2, r3
 8007272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007274:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800727a:	1c9a      	adds	r2, r3, #2
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	629a      	str	r2, [r3, #40]	; 0x28
 8007280:	e026      	b.n	80072d0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007286:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007288:	2300      	movs	r3, #0
 800728a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007294:	d007      	beq.n	80072a6 <UART_Receive_IT+0x74>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d10a      	bne.n	80072b4 <UART_Receive_IT+0x82>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	691b      	ldr	r3, [r3, #16]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d106      	bne.n	80072b4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	b2da      	uxtb	r2, r3
 80072ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072b0:	701a      	strb	r2, [r3, #0]
 80072b2:	e008      	b.n	80072c6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072c0:	b2da      	uxtb	r2, r3
 80072c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ca:	1c5a      	adds	r2, r3, #1
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	3b01      	subs	r3, #1
 80072d8:	b29b      	uxth	r3, r3
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	4619      	mov	r1, r3
 80072de:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d15a      	bne.n	800739a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	68da      	ldr	r2, [r3, #12]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f022 0220 	bic.w	r2, r2, #32
 80072f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68da      	ldr	r2, [r3, #12]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007302:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	695a      	ldr	r2, [r3, #20]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f022 0201 	bic.w	r2, r2, #1
 8007312:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2220      	movs	r2, #32
 8007318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007320:	2b01      	cmp	r3, #1
 8007322:	d135      	bne.n	8007390 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	330c      	adds	r3, #12
 8007330:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	e853 3f00 	ldrex	r3, [r3]
 8007338:	613b      	str	r3, [r7, #16]
   return(result);
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	f023 0310 	bic.w	r3, r3, #16
 8007340:	627b      	str	r3, [r7, #36]	; 0x24
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	330c      	adds	r3, #12
 8007348:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800734a:	623a      	str	r2, [r7, #32]
 800734c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800734e:	69f9      	ldr	r1, [r7, #28]
 8007350:	6a3a      	ldr	r2, [r7, #32]
 8007352:	e841 2300 	strex	r3, r2, [r1]
 8007356:	61bb      	str	r3, [r7, #24]
   return(result);
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1e5      	bne.n	800732a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f003 0310 	and.w	r3, r3, #16
 8007368:	2b10      	cmp	r3, #16
 800736a:	d10a      	bne.n	8007382 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800736c:	2300      	movs	r3, #0
 800736e:	60fb      	str	r3, [r7, #12]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	60fb      	str	r3, [r7, #12]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	60fb      	str	r3, [r7, #12]
 8007380:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007386:	4619      	mov	r1, r3
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f7ff fe67 	bl	800705c <HAL_UARTEx_RxEventCallback>
 800738e:	e002      	b.n	8007396 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f7ff fe4f 	bl	8007034 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007396:	2300      	movs	r3, #0
 8007398:	e002      	b.n	80073a0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800739a:	2300      	movs	r3, #0
 800739c:	e000      	b.n	80073a0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800739e:	2302      	movs	r3, #2
  }
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3730      	adds	r7, #48	; 0x30
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80073ac:	b0c0      	sub	sp, #256	; 0x100
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	691b      	ldr	r3, [r3, #16]
 80073bc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80073c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073c4:	68d9      	ldr	r1, [r3, #12]
 80073c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	ea40 0301 	orr.w	r3, r0, r1
 80073d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80073d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073d6:	689a      	ldr	r2, [r3, #8]
 80073d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	431a      	orrs	r2, r3
 80073e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073e4:	695b      	ldr	r3, [r3, #20]
 80073e6:	431a      	orrs	r2, r3
 80073e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073ec:	69db      	ldr	r3, [r3, #28]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80073f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007400:	f021 010c 	bic.w	r1, r1, #12
 8007404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800740e:	430b      	orrs	r3, r1
 8007410:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	695b      	ldr	r3, [r3, #20]
 800741a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800741e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007422:	6999      	ldr	r1, [r3, #24]
 8007424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	ea40 0301 	orr.w	r3, r0, r1
 800742e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	4b8f      	ldr	r3, [pc, #572]	; (8007674 <UART_SetConfig+0x2cc>)
 8007438:	429a      	cmp	r2, r3
 800743a:	d005      	beq.n	8007448 <UART_SetConfig+0xa0>
 800743c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	4b8d      	ldr	r3, [pc, #564]	; (8007678 <UART_SetConfig+0x2d0>)
 8007444:	429a      	cmp	r2, r3
 8007446:	d104      	bne.n	8007452 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007448:	f7fc ffc6 	bl	80043d8 <HAL_RCC_GetPCLK2Freq>
 800744c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007450:	e003      	b.n	800745a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007452:	f7fc ffad 	bl	80043b0 <HAL_RCC_GetPCLK1Freq>
 8007456:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800745a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800745e:	69db      	ldr	r3, [r3, #28]
 8007460:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007464:	f040 810c 	bne.w	8007680 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007468:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800746c:	2200      	movs	r2, #0
 800746e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007472:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007476:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800747a:	4622      	mov	r2, r4
 800747c:	462b      	mov	r3, r5
 800747e:	1891      	adds	r1, r2, r2
 8007480:	65b9      	str	r1, [r7, #88]	; 0x58
 8007482:	415b      	adcs	r3, r3
 8007484:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007486:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800748a:	4621      	mov	r1, r4
 800748c:	eb12 0801 	adds.w	r8, r2, r1
 8007490:	4629      	mov	r1, r5
 8007492:	eb43 0901 	adc.w	r9, r3, r1
 8007496:	f04f 0200 	mov.w	r2, #0
 800749a:	f04f 0300 	mov.w	r3, #0
 800749e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80074a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80074a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80074aa:	4690      	mov	r8, r2
 80074ac:	4699      	mov	r9, r3
 80074ae:	4623      	mov	r3, r4
 80074b0:	eb18 0303 	adds.w	r3, r8, r3
 80074b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80074b8:	462b      	mov	r3, r5
 80074ba:	eb49 0303 	adc.w	r3, r9, r3
 80074be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80074c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80074ce:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80074d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80074d6:	460b      	mov	r3, r1
 80074d8:	18db      	adds	r3, r3, r3
 80074da:	653b      	str	r3, [r7, #80]	; 0x50
 80074dc:	4613      	mov	r3, r2
 80074de:	eb42 0303 	adc.w	r3, r2, r3
 80074e2:	657b      	str	r3, [r7, #84]	; 0x54
 80074e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80074e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80074ec:	f7f9 fbec 	bl	8000cc8 <__aeabi_uldivmod>
 80074f0:	4602      	mov	r2, r0
 80074f2:	460b      	mov	r3, r1
 80074f4:	4b61      	ldr	r3, [pc, #388]	; (800767c <UART_SetConfig+0x2d4>)
 80074f6:	fba3 2302 	umull	r2, r3, r3, r2
 80074fa:	095b      	lsrs	r3, r3, #5
 80074fc:	011c      	lsls	r4, r3, #4
 80074fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007502:	2200      	movs	r2, #0
 8007504:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007508:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800750c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007510:	4642      	mov	r2, r8
 8007512:	464b      	mov	r3, r9
 8007514:	1891      	adds	r1, r2, r2
 8007516:	64b9      	str	r1, [r7, #72]	; 0x48
 8007518:	415b      	adcs	r3, r3
 800751a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800751c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007520:	4641      	mov	r1, r8
 8007522:	eb12 0a01 	adds.w	sl, r2, r1
 8007526:	4649      	mov	r1, r9
 8007528:	eb43 0b01 	adc.w	fp, r3, r1
 800752c:	f04f 0200 	mov.w	r2, #0
 8007530:	f04f 0300 	mov.w	r3, #0
 8007534:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007538:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800753c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007540:	4692      	mov	sl, r2
 8007542:	469b      	mov	fp, r3
 8007544:	4643      	mov	r3, r8
 8007546:	eb1a 0303 	adds.w	r3, sl, r3
 800754a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800754e:	464b      	mov	r3, r9
 8007550:	eb4b 0303 	adc.w	r3, fp, r3
 8007554:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	2200      	movs	r2, #0
 8007560:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007564:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007568:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800756c:	460b      	mov	r3, r1
 800756e:	18db      	adds	r3, r3, r3
 8007570:	643b      	str	r3, [r7, #64]	; 0x40
 8007572:	4613      	mov	r3, r2
 8007574:	eb42 0303 	adc.w	r3, r2, r3
 8007578:	647b      	str	r3, [r7, #68]	; 0x44
 800757a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800757e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007582:	f7f9 fba1 	bl	8000cc8 <__aeabi_uldivmod>
 8007586:	4602      	mov	r2, r0
 8007588:	460b      	mov	r3, r1
 800758a:	4611      	mov	r1, r2
 800758c:	4b3b      	ldr	r3, [pc, #236]	; (800767c <UART_SetConfig+0x2d4>)
 800758e:	fba3 2301 	umull	r2, r3, r3, r1
 8007592:	095b      	lsrs	r3, r3, #5
 8007594:	2264      	movs	r2, #100	; 0x64
 8007596:	fb02 f303 	mul.w	r3, r2, r3
 800759a:	1acb      	subs	r3, r1, r3
 800759c:	00db      	lsls	r3, r3, #3
 800759e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80075a2:	4b36      	ldr	r3, [pc, #216]	; (800767c <UART_SetConfig+0x2d4>)
 80075a4:	fba3 2302 	umull	r2, r3, r3, r2
 80075a8:	095b      	lsrs	r3, r3, #5
 80075aa:	005b      	lsls	r3, r3, #1
 80075ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80075b0:	441c      	add	r4, r3
 80075b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075b6:	2200      	movs	r2, #0
 80075b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80075bc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80075c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80075c4:	4642      	mov	r2, r8
 80075c6:	464b      	mov	r3, r9
 80075c8:	1891      	adds	r1, r2, r2
 80075ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80075cc:	415b      	adcs	r3, r3
 80075ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80075d4:	4641      	mov	r1, r8
 80075d6:	1851      	adds	r1, r2, r1
 80075d8:	6339      	str	r1, [r7, #48]	; 0x30
 80075da:	4649      	mov	r1, r9
 80075dc:	414b      	adcs	r3, r1
 80075de:	637b      	str	r3, [r7, #52]	; 0x34
 80075e0:	f04f 0200 	mov.w	r2, #0
 80075e4:	f04f 0300 	mov.w	r3, #0
 80075e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80075ec:	4659      	mov	r1, fp
 80075ee:	00cb      	lsls	r3, r1, #3
 80075f0:	4651      	mov	r1, sl
 80075f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075f6:	4651      	mov	r1, sl
 80075f8:	00ca      	lsls	r2, r1, #3
 80075fa:	4610      	mov	r0, r2
 80075fc:	4619      	mov	r1, r3
 80075fe:	4603      	mov	r3, r0
 8007600:	4642      	mov	r2, r8
 8007602:	189b      	adds	r3, r3, r2
 8007604:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007608:	464b      	mov	r3, r9
 800760a:	460a      	mov	r2, r1
 800760c:	eb42 0303 	adc.w	r3, r2, r3
 8007610:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007620:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007624:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007628:	460b      	mov	r3, r1
 800762a:	18db      	adds	r3, r3, r3
 800762c:	62bb      	str	r3, [r7, #40]	; 0x28
 800762e:	4613      	mov	r3, r2
 8007630:	eb42 0303 	adc.w	r3, r2, r3
 8007634:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007636:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800763a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800763e:	f7f9 fb43 	bl	8000cc8 <__aeabi_uldivmod>
 8007642:	4602      	mov	r2, r0
 8007644:	460b      	mov	r3, r1
 8007646:	4b0d      	ldr	r3, [pc, #52]	; (800767c <UART_SetConfig+0x2d4>)
 8007648:	fba3 1302 	umull	r1, r3, r3, r2
 800764c:	095b      	lsrs	r3, r3, #5
 800764e:	2164      	movs	r1, #100	; 0x64
 8007650:	fb01 f303 	mul.w	r3, r1, r3
 8007654:	1ad3      	subs	r3, r2, r3
 8007656:	00db      	lsls	r3, r3, #3
 8007658:	3332      	adds	r3, #50	; 0x32
 800765a:	4a08      	ldr	r2, [pc, #32]	; (800767c <UART_SetConfig+0x2d4>)
 800765c:	fba2 2303 	umull	r2, r3, r2, r3
 8007660:	095b      	lsrs	r3, r3, #5
 8007662:	f003 0207 	and.w	r2, r3, #7
 8007666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4422      	add	r2, r4
 800766e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007670:	e105      	b.n	800787e <UART_SetConfig+0x4d6>
 8007672:	bf00      	nop
 8007674:	40011000 	.word	0x40011000
 8007678:	40011400 	.word	0x40011400
 800767c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007680:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007684:	2200      	movs	r2, #0
 8007686:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800768a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800768e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007692:	4642      	mov	r2, r8
 8007694:	464b      	mov	r3, r9
 8007696:	1891      	adds	r1, r2, r2
 8007698:	6239      	str	r1, [r7, #32]
 800769a:	415b      	adcs	r3, r3
 800769c:	627b      	str	r3, [r7, #36]	; 0x24
 800769e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80076a2:	4641      	mov	r1, r8
 80076a4:	1854      	adds	r4, r2, r1
 80076a6:	4649      	mov	r1, r9
 80076a8:	eb43 0501 	adc.w	r5, r3, r1
 80076ac:	f04f 0200 	mov.w	r2, #0
 80076b0:	f04f 0300 	mov.w	r3, #0
 80076b4:	00eb      	lsls	r3, r5, #3
 80076b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80076ba:	00e2      	lsls	r2, r4, #3
 80076bc:	4614      	mov	r4, r2
 80076be:	461d      	mov	r5, r3
 80076c0:	4643      	mov	r3, r8
 80076c2:	18e3      	adds	r3, r4, r3
 80076c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80076c8:	464b      	mov	r3, r9
 80076ca:	eb45 0303 	adc.w	r3, r5, r3
 80076ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80076d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80076de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80076e2:	f04f 0200 	mov.w	r2, #0
 80076e6:	f04f 0300 	mov.w	r3, #0
 80076ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80076ee:	4629      	mov	r1, r5
 80076f0:	008b      	lsls	r3, r1, #2
 80076f2:	4621      	mov	r1, r4
 80076f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076f8:	4621      	mov	r1, r4
 80076fa:	008a      	lsls	r2, r1, #2
 80076fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007700:	f7f9 fae2 	bl	8000cc8 <__aeabi_uldivmod>
 8007704:	4602      	mov	r2, r0
 8007706:	460b      	mov	r3, r1
 8007708:	4b60      	ldr	r3, [pc, #384]	; (800788c <UART_SetConfig+0x4e4>)
 800770a:	fba3 2302 	umull	r2, r3, r3, r2
 800770e:	095b      	lsrs	r3, r3, #5
 8007710:	011c      	lsls	r4, r3, #4
 8007712:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007716:	2200      	movs	r2, #0
 8007718:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800771c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007720:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007724:	4642      	mov	r2, r8
 8007726:	464b      	mov	r3, r9
 8007728:	1891      	adds	r1, r2, r2
 800772a:	61b9      	str	r1, [r7, #24]
 800772c:	415b      	adcs	r3, r3
 800772e:	61fb      	str	r3, [r7, #28]
 8007730:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007734:	4641      	mov	r1, r8
 8007736:	1851      	adds	r1, r2, r1
 8007738:	6139      	str	r1, [r7, #16]
 800773a:	4649      	mov	r1, r9
 800773c:	414b      	adcs	r3, r1
 800773e:	617b      	str	r3, [r7, #20]
 8007740:	f04f 0200 	mov.w	r2, #0
 8007744:	f04f 0300 	mov.w	r3, #0
 8007748:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800774c:	4659      	mov	r1, fp
 800774e:	00cb      	lsls	r3, r1, #3
 8007750:	4651      	mov	r1, sl
 8007752:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007756:	4651      	mov	r1, sl
 8007758:	00ca      	lsls	r2, r1, #3
 800775a:	4610      	mov	r0, r2
 800775c:	4619      	mov	r1, r3
 800775e:	4603      	mov	r3, r0
 8007760:	4642      	mov	r2, r8
 8007762:	189b      	adds	r3, r3, r2
 8007764:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007768:	464b      	mov	r3, r9
 800776a:	460a      	mov	r2, r1
 800776c:	eb42 0303 	adc.w	r3, r2, r3
 8007770:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	67bb      	str	r3, [r7, #120]	; 0x78
 800777e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007780:	f04f 0200 	mov.w	r2, #0
 8007784:	f04f 0300 	mov.w	r3, #0
 8007788:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800778c:	4649      	mov	r1, r9
 800778e:	008b      	lsls	r3, r1, #2
 8007790:	4641      	mov	r1, r8
 8007792:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007796:	4641      	mov	r1, r8
 8007798:	008a      	lsls	r2, r1, #2
 800779a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800779e:	f7f9 fa93 	bl	8000cc8 <__aeabi_uldivmod>
 80077a2:	4602      	mov	r2, r0
 80077a4:	460b      	mov	r3, r1
 80077a6:	4b39      	ldr	r3, [pc, #228]	; (800788c <UART_SetConfig+0x4e4>)
 80077a8:	fba3 1302 	umull	r1, r3, r3, r2
 80077ac:	095b      	lsrs	r3, r3, #5
 80077ae:	2164      	movs	r1, #100	; 0x64
 80077b0:	fb01 f303 	mul.w	r3, r1, r3
 80077b4:	1ad3      	subs	r3, r2, r3
 80077b6:	011b      	lsls	r3, r3, #4
 80077b8:	3332      	adds	r3, #50	; 0x32
 80077ba:	4a34      	ldr	r2, [pc, #208]	; (800788c <UART_SetConfig+0x4e4>)
 80077bc:	fba2 2303 	umull	r2, r3, r2, r3
 80077c0:	095b      	lsrs	r3, r3, #5
 80077c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80077c6:	441c      	add	r4, r3
 80077c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80077cc:	2200      	movs	r2, #0
 80077ce:	673b      	str	r3, [r7, #112]	; 0x70
 80077d0:	677a      	str	r2, [r7, #116]	; 0x74
 80077d2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80077d6:	4642      	mov	r2, r8
 80077d8:	464b      	mov	r3, r9
 80077da:	1891      	adds	r1, r2, r2
 80077dc:	60b9      	str	r1, [r7, #8]
 80077de:	415b      	adcs	r3, r3
 80077e0:	60fb      	str	r3, [r7, #12]
 80077e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80077e6:	4641      	mov	r1, r8
 80077e8:	1851      	adds	r1, r2, r1
 80077ea:	6039      	str	r1, [r7, #0]
 80077ec:	4649      	mov	r1, r9
 80077ee:	414b      	adcs	r3, r1
 80077f0:	607b      	str	r3, [r7, #4]
 80077f2:	f04f 0200 	mov.w	r2, #0
 80077f6:	f04f 0300 	mov.w	r3, #0
 80077fa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80077fe:	4659      	mov	r1, fp
 8007800:	00cb      	lsls	r3, r1, #3
 8007802:	4651      	mov	r1, sl
 8007804:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007808:	4651      	mov	r1, sl
 800780a:	00ca      	lsls	r2, r1, #3
 800780c:	4610      	mov	r0, r2
 800780e:	4619      	mov	r1, r3
 8007810:	4603      	mov	r3, r0
 8007812:	4642      	mov	r2, r8
 8007814:	189b      	adds	r3, r3, r2
 8007816:	66bb      	str	r3, [r7, #104]	; 0x68
 8007818:	464b      	mov	r3, r9
 800781a:	460a      	mov	r2, r1
 800781c:	eb42 0303 	adc.w	r3, r2, r3
 8007820:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	663b      	str	r3, [r7, #96]	; 0x60
 800782c:	667a      	str	r2, [r7, #100]	; 0x64
 800782e:	f04f 0200 	mov.w	r2, #0
 8007832:	f04f 0300 	mov.w	r3, #0
 8007836:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800783a:	4649      	mov	r1, r9
 800783c:	008b      	lsls	r3, r1, #2
 800783e:	4641      	mov	r1, r8
 8007840:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007844:	4641      	mov	r1, r8
 8007846:	008a      	lsls	r2, r1, #2
 8007848:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800784c:	f7f9 fa3c 	bl	8000cc8 <__aeabi_uldivmod>
 8007850:	4602      	mov	r2, r0
 8007852:	460b      	mov	r3, r1
 8007854:	4b0d      	ldr	r3, [pc, #52]	; (800788c <UART_SetConfig+0x4e4>)
 8007856:	fba3 1302 	umull	r1, r3, r3, r2
 800785a:	095b      	lsrs	r3, r3, #5
 800785c:	2164      	movs	r1, #100	; 0x64
 800785e:	fb01 f303 	mul.w	r3, r1, r3
 8007862:	1ad3      	subs	r3, r2, r3
 8007864:	011b      	lsls	r3, r3, #4
 8007866:	3332      	adds	r3, #50	; 0x32
 8007868:	4a08      	ldr	r2, [pc, #32]	; (800788c <UART_SetConfig+0x4e4>)
 800786a:	fba2 2303 	umull	r2, r3, r2, r3
 800786e:	095b      	lsrs	r3, r3, #5
 8007870:	f003 020f 	and.w	r2, r3, #15
 8007874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4422      	add	r2, r4
 800787c:	609a      	str	r2, [r3, #8]
}
 800787e:	bf00      	nop
 8007880:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007884:	46bd      	mov	sp, r7
 8007886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800788a:	bf00      	nop
 800788c:	51eb851f 	.word	0x51eb851f

08007890 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007890:	b084      	sub	sp, #16
 8007892:	b580      	push	{r7, lr}
 8007894:	b084      	sub	sp, #16
 8007896:	af00      	add	r7, sp, #0
 8007898:	6078      	str	r0, [r7, #4]
 800789a:	f107 001c 	add.w	r0, r7, #28
 800789e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80078a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d122      	bne.n	80078ee <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80078bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078c0:	687a      	ldr	r2, [r7, #4]
 80078c2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80078d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d105      	bne.n	80078e2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	68db      	ldr	r3, [r3, #12]
 80078da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f001 fbe8 	bl	80090b8 <USB_CoreReset>
 80078e8:	4603      	mov	r3, r0
 80078ea:	73fb      	strb	r3, [r7, #15]
 80078ec:	e01a      	b.n	8007924 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	68db      	ldr	r3, [r3, #12]
 80078f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f001 fbdc 	bl	80090b8 <USB_CoreReset>
 8007900:	4603      	mov	r3, r0
 8007902:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007904:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007906:	2b00      	cmp	r3, #0
 8007908:	d106      	bne.n	8007918 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800790e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	639a      	str	r2, [r3, #56]	; 0x38
 8007916:	e005      	b.n	8007924 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800791c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007926:	2b01      	cmp	r3, #1
 8007928:	d10b      	bne.n	8007942 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	f043 0206 	orr.w	r2, r3, #6
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	f043 0220 	orr.w	r2, r3, #32
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007942:	7bfb      	ldrb	r3, [r7, #15]
}
 8007944:	4618      	mov	r0, r3
 8007946:	3710      	adds	r7, #16
 8007948:	46bd      	mov	sp, r7
 800794a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800794e:	b004      	add	sp, #16
 8007950:	4770      	bx	lr
	...

08007954 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007954:	b480      	push	{r7}
 8007956:	b087      	sub	sp, #28
 8007958:	af00      	add	r7, sp, #0
 800795a:	60f8      	str	r0, [r7, #12]
 800795c:	60b9      	str	r1, [r7, #8]
 800795e:	4613      	mov	r3, r2
 8007960:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007962:	79fb      	ldrb	r3, [r7, #7]
 8007964:	2b02      	cmp	r3, #2
 8007966:	d165      	bne.n	8007a34 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	4a41      	ldr	r2, [pc, #260]	; (8007a70 <USB_SetTurnaroundTime+0x11c>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d906      	bls.n	800797e <USB_SetTurnaroundTime+0x2a>
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	4a40      	ldr	r2, [pc, #256]	; (8007a74 <USB_SetTurnaroundTime+0x120>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d202      	bcs.n	800797e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007978:	230f      	movs	r3, #15
 800797a:	617b      	str	r3, [r7, #20]
 800797c:	e062      	b.n	8007a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	4a3c      	ldr	r2, [pc, #240]	; (8007a74 <USB_SetTurnaroundTime+0x120>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d306      	bcc.n	8007994 <USB_SetTurnaroundTime+0x40>
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	4a3b      	ldr	r2, [pc, #236]	; (8007a78 <USB_SetTurnaroundTime+0x124>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d202      	bcs.n	8007994 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800798e:	230e      	movs	r3, #14
 8007990:	617b      	str	r3, [r7, #20]
 8007992:	e057      	b.n	8007a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	4a38      	ldr	r2, [pc, #224]	; (8007a78 <USB_SetTurnaroundTime+0x124>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d306      	bcc.n	80079aa <USB_SetTurnaroundTime+0x56>
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	4a37      	ldr	r2, [pc, #220]	; (8007a7c <USB_SetTurnaroundTime+0x128>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d202      	bcs.n	80079aa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80079a4:	230d      	movs	r3, #13
 80079a6:	617b      	str	r3, [r7, #20]
 80079a8:	e04c      	b.n	8007a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	4a33      	ldr	r2, [pc, #204]	; (8007a7c <USB_SetTurnaroundTime+0x128>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d306      	bcc.n	80079c0 <USB_SetTurnaroundTime+0x6c>
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	4a32      	ldr	r2, [pc, #200]	; (8007a80 <USB_SetTurnaroundTime+0x12c>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d802      	bhi.n	80079c0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80079ba:	230c      	movs	r3, #12
 80079bc:	617b      	str	r3, [r7, #20]
 80079be:	e041      	b.n	8007a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	4a2f      	ldr	r2, [pc, #188]	; (8007a80 <USB_SetTurnaroundTime+0x12c>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d906      	bls.n	80079d6 <USB_SetTurnaroundTime+0x82>
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	4a2e      	ldr	r2, [pc, #184]	; (8007a84 <USB_SetTurnaroundTime+0x130>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d802      	bhi.n	80079d6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80079d0:	230b      	movs	r3, #11
 80079d2:	617b      	str	r3, [r7, #20]
 80079d4:	e036      	b.n	8007a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	4a2a      	ldr	r2, [pc, #168]	; (8007a84 <USB_SetTurnaroundTime+0x130>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d906      	bls.n	80079ec <USB_SetTurnaroundTime+0x98>
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	4a29      	ldr	r2, [pc, #164]	; (8007a88 <USB_SetTurnaroundTime+0x134>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d802      	bhi.n	80079ec <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80079e6:	230a      	movs	r3, #10
 80079e8:	617b      	str	r3, [r7, #20]
 80079ea:	e02b      	b.n	8007a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	4a26      	ldr	r2, [pc, #152]	; (8007a88 <USB_SetTurnaroundTime+0x134>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d906      	bls.n	8007a02 <USB_SetTurnaroundTime+0xae>
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	4a25      	ldr	r2, [pc, #148]	; (8007a8c <USB_SetTurnaroundTime+0x138>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d202      	bcs.n	8007a02 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80079fc:	2309      	movs	r3, #9
 80079fe:	617b      	str	r3, [r7, #20]
 8007a00:	e020      	b.n	8007a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	4a21      	ldr	r2, [pc, #132]	; (8007a8c <USB_SetTurnaroundTime+0x138>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d306      	bcc.n	8007a18 <USB_SetTurnaroundTime+0xc4>
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	4a20      	ldr	r2, [pc, #128]	; (8007a90 <USB_SetTurnaroundTime+0x13c>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d802      	bhi.n	8007a18 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007a12:	2308      	movs	r3, #8
 8007a14:	617b      	str	r3, [r7, #20]
 8007a16:	e015      	b.n	8007a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	4a1d      	ldr	r2, [pc, #116]	; (8007a90 <USB_SetTurnaroundTime+0x13c>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d906      	bls.n	8007a2e <USB_SetTurnaroundTime+0xda>
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	4a1c      	ldr	r2, [pc, #112]	; (8007a94 <USB_SetTurnaroundTime+0x140>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d202      	bcs.n	8007a2e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007a28:	2307      	movs	r3, #7
 8007a2a:	617b      	str	r3, [r7, #20]
 8007a2c:	e00a      	b.n	8007a44 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007a2e:	2306      	movs	r3, #6
 8007a30:	617b      	str	r3, [r7, #20]
 8007a32:	e007      	b.n	8007a44 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007a34:	79fb      	ldrb	r3, [r7, #7]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d102      	bne.n	8007a40 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007a3a:	2309      	movs	r3, #9
 8007a3c:	617b      	str	r3, [r7, #20]
 8007a3e:	e001      	b.n	8007a44 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007a40:	2309      	movs	r3, #9
 8007a42:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	68db      	ldr	r3, [r3, #12]
 8007a48:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	68da      	ldr	r2, [r3, #12]
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	029b      	lsls	r3, r3, #10
 8007a58:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007a5c:	431a      	orrs	r2, r3
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007a62:	2300      	movs	r3, #0
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	371c      	adds	r7, #28
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr
 8007a70:	00d8acbf 	.word	0x00d8acbf
 8007a74:	00e4e1c0 	.word	0x00e4e1c0
 8007a78:	00f42400 	.word	0x00f42400
 8007a7c:	01067380 	.word	0x01067380
 8007a80:	011a499f 	.word	0x011a499f
 8007a84:	01312cff 	.word	0x01312cff
 8007a88:	014ca43f 	.word	0x014ca43f
 8007a8c:	016e3600 	.word	0x016e3600
 8007a90:	01a6ab1f 	.word	0x01a6ab1f
 8007a94:	01e84800 	.word	0x01e84800

08007a98 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b083      	sub	sp, #12
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	f043 0201 	orr.w	r2, r3, #1
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007aac:	2300      	movs	r3, #0
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	370c      	adds	r7, #12
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr

08007aba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007aba:	b480      	push	{r7}
 8007abc:	b083      	sub	sp, #12
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	f023 0201 	bic.w	r2, r3, #1
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	370c      	adds	r7, #12
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr

08007adc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b084      	sub	sp, #16
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	68db      	ldr	r3, [r3, #12]
 8007af0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007af8:	78fb      	ldrb	r3, [r7, #3]
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d115      	bne.n	8007b2a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	68db      	ldr	r3, [r3, #12]
 8007b02:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007b0a:	2001      	movs	r0, #1
 8007b0c:	f7fa f846 	bl	8001b9c <HAL_Delay>
      ms++;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	3301      	adds	r3, #1
 8007b14:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f001 fa3f 	bl	8008f9a <USB_GetMode>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d01e      	beq.n	8007b60 <USB_SetCurrentMode+0x84>
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2b31      	cmp	r3, #49	; 0x31
 8007b26:	d9f0      	bls.n	8007b0a <USB_SetCurrentMode+0x2e>
 8007b28:	e01a      	b.n	8007b60 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007b2a:	78fb      	ldrb	r3, [r7, #3]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d115      	bne.n	8007b5c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	68db      	ldr	r3, [r3, #12]
 8007b34:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007b3c:	2001      	movs	r0, #1
 8007b3e:	f7fa f82d 	bl	8001b9c <HAL_Delay>
      ms++;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	3301      	adds	r3, #1
 8007b46:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f001 fa26 	bl	8008f9a <USB_GetMode>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d005      	beq.n	8007b60 <USB_SetCurrentMode+0x84>
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2b31      	cmp	r3, #49	; 0x31
 8007b58:	d9f0      	bls.n	8007b3c <USB_SetCurrentMode+0x60>
 8007b5a:	e001      	b.n	8007b60 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	e005      	b.n	8007b6c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2b32      	cmp	r3, #50	; 0x32
 8007b64:	d101      	bne.n	8007b6a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
 8007b68:	e000      	b.n	8007b6c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007b6a:	2300      	movs	r3, #0
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3710      	adds	r7, #16
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007b74:	b084      	sub	sp, #16
 8007b76:	b580      	push	{r7, lr}
 8007b78:	b086      	sub	sp, #24
 8007b7a:	af00      	add	r7, sp, #0
 8007b7c:	6078      	str	r0, [r7, #4]
 8007b7e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007b82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007b86:	2300      	movs	r3, #0
 8007b88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007b8e:	2300      	movs	r3, #0
 8007b90:	613b      	str	r3, [r7, #16]
 8007b92:	e009      	b.n	8007ba8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	3340      	adds	r3, #64	; 0x40
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	4413      	add	r3, r2
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	613b      	str	r3, [r7, #16]
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	2b0e      	cmp	r3, #14
 8007bac:	d9f2      	bls.n	8007b94 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007bae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d11c      	bne.n	8007bee <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	68fa      	ldr	r2, [r7, #12]
 8007bbe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007bc2:	f043 0302 	orr.w	r3, r3, #2
 8007bc6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bcc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	601a      	str	r2, [r3, #0]
 8007bec:	e005      	b.n	8007bfa <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bf2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007c00:	461a      	mov	r2, r3
 8007c02:	2300      	movs	r3, #0
 8007c04:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c0c:	4619      	mov	r1, r3
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c14:	461a      	mov	r2, r3
 8007c16:	680b      	ldr	r3, [r1, #0]
 8007c18:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d10c      	bne.n	8007c3a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d104      	bne.n	8007c30 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007c26:	2100      	movs	r1, #0
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f000 f965 	bl	8007ef8 <USB_SetDevSpeed>
 8007c2e:	e008      	b.n	8007c42 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007c30:	2101      	movs	r1, #1
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 f960 	bl	8007ef8 <USB_SetDevSpeed>
 8007c38:	e003      	b.n	8007c42 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007c3a:	2103      	movs	r1, #3
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f000 f95b 	bl	8007ef8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007c42:	2110      	movs	r1, #16
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f000 f8f3 	bl	8007e30 <USB_FlushTxFifo>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d001      	beq.n	8007c54 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f000 f91f 	bl	8007e98 <USB_FlushRxFifo>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d001      	beq.n	8007c64 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c76:	461a      	mov	r2, r3
 8007c78:	2300      	movs	r3, #0
 8007c7a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c82:	461a      	mov	r2, r3
 8007c84:	2300      	movs	r3, #0
 8007c86:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007c88:	2300      	movs	r3, #0
 8007c8a:	613b      	str	r3, [r7, #16]
 8007c8c:	e043      	b.n	8007d16 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	015a      	lsls	r2, r3, #5
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	4413      	add	r3, r2
 8007c96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ca0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ca4:	d118      	bne.n	8007cd8 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d10a      	bne.n	8007cc2 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	015a      	lsls	r2, r3, #5
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	4413      	add	r3, r2
 8007cb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cb8:	461a      	mov	r2, r3
 8007cba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007cbe:	6013      	str	r3, [r2, #0]
 8007cc0:	e013      	b.n	8007cea <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	015a      	lsls	r2, r3, #5
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	4413      	add	r3, r2
 8007cca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cce:	461a      	mov	r2, r3
 8007cd0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007cd4:	6013      	str	r3, [r2, #0]
 8007cd6:	e008      	b.n	8007cea <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	015a      	lsls	r2, r3, #5
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	4413      	add	r3, r2
 8007ce0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ce4:	461a      	mov	r2, r3
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	015a      	lsls	r2, r3, #5
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	4413      	add	r3, r2
 8007cf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	015a      	lsls	r2, r3, #5
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	4413      	add	r3, r2
 8007d04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d08:	461a      	mov	r2, r3
 8007d0a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007d0e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	3301      	adds	r3, #1
 8007d14:	613b      	str	r3, [r7, #16]
 8007d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d18:	693a      	ldr	r2, [r7, #16]
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d3b7      	bcc.n	8007c8e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d1e:	2300      	movs	r3, #0
 8007d20:	613b      	str	r3, [r7, #16]
 8007d22:	e043      	b.n	8007dac <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	015a      	lsls	r2, r3, #5
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	4413      	add	r3, r2
 8007d2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d36:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d3a:	d118      	bne.n	8007d6e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d10a      	bne.n	8007d58 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	015a      	lsls	r2, r3, #5
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	4413      	add	r3, r2
 8007d4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d4e:	461a      	mov	r2, r3
 8007d50:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007d54:	6013      	str	r3, [r2, #0]
 8007d56:	e013      	b.n	8007d80 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007d58:	693b      	ldr	r3, [r7, #16]
 8007d5a:	015a      	lsls	r2, r3, #5
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	4413      	add	r3, r2
 8007d60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d64:	461a      	mov	r2, r3
 8007d66:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007d6a:	6013      	str	r3, [r2, #0]
 8007d6c:	e008      	b.n	8007d80 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	015a      	lsls	r2, r3, #5
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	4413      	add	r3, r2
 8007d76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	015a      	lsls	r2, r3, #5
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	4413      	add	r3, r2
 8007d88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d8c:	461a      	mov	r2, r3
 8007d8e:	2300      	movs	r3, #0
 8007d90:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	015a      	lsls	r2, r3, #5
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	4413      	add	r3, r2
 8007d9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d9e:	461a      	mov	r2, r3
 8007da0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007da4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	3301      	adds	r3, #1
 8007daa:	613b      	str	r3, [r7, #16]
 8007dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dae:	693a      	ldr	r2, [r7, #16]
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d3b7      	bcc.n	8007d24 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dba:	691b      	ldr	r3, [r3, #16]
 8007dbc:	68fa      	ldr	r2, [r7, #12]
 8007dbe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007dc2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007dc6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007dd4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d105      	bne.n	8007de8 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	699b      	ldr	r3, [r3, #24]
 8007de0:	f043 0210 	orr.w	r2, r3, #16
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	699a      	ldr	r2, [r3, #24]
 8007dec:	4b0f      	ldr	r3, [pc, #60]	; (8007e2c <USB_DevInit+0x2b8>)
 8007dee:	4313      	orrs	r3, r2
 8007df0:	687a      	ldr	r2, [r7, #4]
 8007df2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007df4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d005      	beq.n	8007e06 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	699b      	ldr	r3, [r3, #24]
 8007dfe:	f043 0208 	orr.w	r2, r3, #8
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007e06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d107      	bne.n	8007e1c <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	699b      	ldr	r3, [r3, #24]
 8007e10:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e14:	f043 0304 	orr.w	r3, r3, #4
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007e1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3718      	adds	r7, #24
 8007e22:	46bd      	mov	sp, r7
 8007e24:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e28:	b004      	add	sp, #16
 8007e2a:	4770      	bx	lr
 8007e2c:	803c3800 	.word	0x803c3800

08007e30 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b085      	sub	sp, #20
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
 8007e38:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	3301      	adds	r3, #1
 8007e42:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	4a13      	ldr	r2, [pc, #76]	; (8007e94 <USB_FlushTxFifo+0x64>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d901      	bls.n	8007e50 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007e4c:	2303      	movs	r3, #3
 8007e4e:	e01b      	b.n	8007e88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	691b      	ldr	r3, [r3, #16]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	daf2      	bge.n	8007e3e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	019b      	lsls	r3, r3, #6
 8007e60:	f043 0220 	orr.w	r2, r3, #32
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	3301      	adds	r3, #1
 8007e6c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	4a08      	ldr	r2, [pc, #32]	; (8007e94 <USB_FlushTxFifo+0x64>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d901      	bls.n	8007e7a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007e76:	2303      	movs	r3, #3
 8007e78:	e006      	b.n	8007e88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	691b      	ldr	r3, [r3, #16]
 8007e7e:	f003 0320 	and.w	r3, r3, #32
 8007e82:	2b20      	cmp	r3, #32
 8007e84:	d0f0      	beq.n	8007e68 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007e86:	2300      	movs	r3, #0
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3714      	adds	r7, #20
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr
 8007e94:	00030d40 	.word	0x00030d40

08007e98 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b085      	sub	sp, #20
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	3301      	adds	r3, #1
 8007ea8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	4a11      	ldr	r2, [pc, #68]	; (8007ef4 <USB_FlushRxFifo+0x5c>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d901      	bls.n	8007eb6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007eb2:	2303      	movs	r3, #3
 8007eb4:	e018      	b.n	8007ee8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	691b      	ldr	r3, [r3, #16]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	daf2      	bge.n	8007ea4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2210      	movs	r2, #16
 8007ec6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	4a08      	ldr	r2, [pc, #32]	; (8007ef4 <USB_FlushRxFifo+0x5c>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d901      	bls.n	8007eda <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007ed6:	2303      	movs	r3, #3
 8007ed8:	e006      	b.n	8007ee8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	691b      	ldr	r3, [r3, #16]
 8007ede:	f003 0310 	and.w	r3, r3, #16
 8007ee2:	2b10      	cmp	r3, #16
 8007ee4:	d0f0      	beq.n	8007ec8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007ee6:	2300      	movs	r3, #0
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3714      	adds	r7, #20
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr
 8007ef4:	00030d40 	.word	0x00030d40

08007ef8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b085      	sub	sp, #20
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	460b      	mov	r3, r1
 8007f02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	78fb      	ldrb	r3, [r7, #3]
 8007f12:	68f9      	ldr	r1, [r7, #12]
 8007f14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007f1c:	2300      	movs	r3, #0
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3714      	adds	r7, #20
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr

08007f2a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007f2a:	b480      	push	{r7}
 8007f2c:	b087      	sub	sp, #28
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f3c:	689b      	ldr	r3, [r3, #8]
 8007f3e:	f003 0306 	and.w	r3, r3, #6
 8007f42:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d102      	bne.n	8007f50 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	75fb      	strb	r3, [r7, #23]
 8007f4e:	e00a      	b.n	8007f66 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2b02      	cmp	r3, #2
 8007f54:	d002      	beq.n	8007f5c <USB_GetDevSpeed+0x32>
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2b06      	cmp	r3, #6
 8007f5a:	d102      	bne.n	8007f62 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007f5c:	2302      	movs	r3, #2
 8007f5e:	75fb      	strb	r3, [r7, #23]
 8007f60:	e001      	b.n	8007f66 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007f62:	230f      	movs	r3, #15
 8007f64:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007f66:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	371c      	adds	r7, #28
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b085      	sub	sp, #20
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	785b      	ldrb	r3, [r3, #1]
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d13a      	bne.n	8008006 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f96:	69da      	ldr	r2, [r3, #28]
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	781b      	ldrb	r3, [r3, #0]
 8007f9c:	f003 030f 	and.w	r3, r3, #15
 8007fa0:	2101      	movs	r1, #1
 8007fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	68f9      	ldr	r1, [r7, #12]
 8007faa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	015a      	lsls	r2, r3, #5
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	4413      	add	r3, r2
 8007fba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d155      	bne.n	8008074 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	015a      	lsls	r2, r3, #5
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	4413      	add	r3, r2
 8007fd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fd4:	681a      	ldr	r2, [r3, #0]
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	791b      	ldrb	r3, [r3, #4]
 8007fe2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007fe4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	059b      	lsls	r3, r3, #22
 8007fea:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007fec:	4313      	orrs	r3, r2
 8007fee:	68ba      	ldr	r2, [r7, #8]
 8007ff0:	0151      	lsls	r1, r2, #5
 8007ff2:	68fa      	ldr	r2, [r7, #12]
 8007ff4:	440a      	add	r2, r1
 8007ff6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ffa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ffe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008002:	6013      	str	r3, [r2, #0]
 8008004:	e036      	b.n	8008074 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800800c:	69da      	ldr	r2, [r3, #28]
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	f003 030f 	and.w	r3, r3, #15
 8008016:	2101      	movs	r1, #1
 8008018:	fa01 f303 	lsl.w	r3, r1, r3
 800801c:	041b      	lsls	r3, r3, #16
 800801e:	68f9      	ldr	r1, [r7, #12]
 8008020:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008024:	4313      	orrs	r3, r2
 8008026:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	015a      	lsls	r2, r3, #5
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	4413      	add	r3, r2
 8008030:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800803a:	2b00      	cmp	r3, #0
 800803c:	d11a      	bne.n	8008074 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	015a      	lsls	r2, r3, #5
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	4413      	add	r3, r2
 8008046:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	68db      	ldr	r3, [r3, #12]
 8008050:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	791b      	ldrb	r3, [r3, #4]
 8008058:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800805a:	430b      	orrs	r3, r1
 800805c:	4313      	orrs	r3, r2
 800805e:	68ba      	ldr	r2, [r7, #8]
 8008060:	0151      	lsls	r1, r2, #5
 8008062:	68fa      	ldr	r2, [r7, #12]
 8008064:	440a      	add	r2, r1
 8008066:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800806a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800806e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008072:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008074:	2300      	movs	r3, #0
}
 8008076:	4618      	mov	r0, r3
 8008078:	3714      	adds	r7, #20
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr
	...

08008084 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008084:	b480      	push	{r7}
 8008086:	b085      	sub	sp, #20
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	781b      	ldrb	r3, [r3, #0]
 8008096:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	785b      	ldrb	r3, [r3, #1]
 800809c:	2b01      	cmp	r3, #1
 800809e:	d161      	bne.n	8008164 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	015a      	lsls	r2, r3, #5
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	4413      	add	r3, r2
 80080a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80080b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80080b6:	d11f      	bne.n	80080f8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	015a      	lsls	r2, r3, #5
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	4413      	add	r3, r2
 80080c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	68ba      	ldr	r2, [r7, #8]
 80080c8:	0151      	lsls	r1, r2, #5
 80080ca:	68fa      	ldr	r2, [r7, #12]
 80080cc:	440a      	add	r2, r1
 80080ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080d2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80080d6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	015a      	lsls	r2, r3, #5
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	4413      	add	r3, r2
 80080e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	68ba      	ldr	r2, [r7, #8]
 80080e8:	0151      	lsls	r1, r2, #5
 80080ea:	68fa      	ldr	r2, [r7, #12]
 80080ec:	440a      	add	r2, r1
 80080ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080f2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80080f6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	f003 030f 	and.w	r3, r3, #15
 8008108:	2101      	movs	r1, #1
 800810a:	fa01 f303 	lsl.w	r3, r1, r3
 800810e:	b29b      	uxth	r3, r3
 8008110:	43db      	mvns	r3, r3
 8008112:	68f9      	ldr	r1, [r7, #12]
 8008114:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008118:	4013      	ands	r3, r2
 800811a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008122:	69da      	ldr	r2, [r3, #28]
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	781b      	ldrb	r3, [r3, #0]
 8008128:	f003 030f 	and.w	r3, r3, #15
 800812c:	2101      	movs	r1, #1
 800812e:	fa01 f303 	lsl.w	r3, r1, r3
 8008132:	b29b      	uxth	r3, r3
 8008134:	43db      	mvns	r3, r3
 8008136:	68f9      	ldr	r1, [r7, #12]
 8008138:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800813c:	4013      	ands	r3, r2
 800813e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	015a      	lsls	r2, r3, #5
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	4413      	add	r3, r2
 8008148:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	0159      	lsls	r1, r3, #5
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	440b      	add	r3, r1
 8008156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800815a:	4619      	mov	r1, r3
 800815c:	4b35      	ldr	r3, [pc, #212]	; (8008234 <USB_DeactivateEndpoint+0x1b0>)
 800815e:	4013      	ands	r3, r2
 8008160:	600b      	str	r3, [r1, #0]
 8008162:	e060      	b.n	8008226 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	015a      	lsls	r2, r3, #5
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	4413      	add	r3, r2
 800816c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008176:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800817a:	d11f      	bne.n	80081bc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	015a      	lsls	r2, r3, #5
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	4413      	add	r3, r2
 8008184:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	68ba      	ldr	r2, [r7, #8]
 800818c:	0151      	lsls	r1, r2, #5
 800818e:	68fa      	ldr	r2, [r7, #12]
 8008190:	440a      	add	r2, r1
 8008192:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008196:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800819a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	015a      	lsls	r2, r3, #5
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	4413      	add	r3, r2
 80081a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	68ba      	ldr	r2, [r7, #8]
 80081ac:	0151      	lsls	r1, r2, #5
 80081ae:	68fa      	ldr	r2, [r7, #12]
 80081b0:	440a      	add	r2, r1
 80081b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80081b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80081ba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	f003 030f 	and.w	r3, r3, #15
 80081cc:	2101      	movs	r1, #1
 80081ce:	fa01 f303 	lsl.w	r3, r1, r3
 80081d2:	041b      	lsls	r3, r3, #16
 80081d4:	43db      	mvns	r3, r3
 80081d6:	68f9      	ldr	r1, [r7, #12]
 80081d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80081dc:	4013      	ands	r3, r2
 80081de:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081e6:	69da      	ldr	r2, [r3, #28]
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	781b      	ldrb	r3, [r3, #0]
 80081ec:	f003 030f 	and.w	r3, r3, #15
 80081f0:	2101      	movs	r1, #1
 80081f2:	fa01 f303 	lsl.w	r3, r1, r3
 80081f6:	041b      	lsls	r3, r3, #16
 80081f8:	43db      	mvns	r3, r3
 80081fa:	68f9      	ldr	r1, [r7, #12]
 80081fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008200:	4013      	ands	r3, r2
 8008202:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	015a      	lsls	r2, r3, #5
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	4413      	add	r3, r2
 800820c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008210:	681a      	ldr	r2, [r3, #0]
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	0159      	lsls	r1, r3, #5
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	440b      	add	r3, r1
 800821a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800821e:	4619      	mov	r1, r3
 8008220:	4b05      	ldr	r3, [pc, #20]	; (8008238 <USB_DeactivateEndpoint+0x1b4>)
 8008222:	4013      	ands	r3, r2
 8008224:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008226:	2300      	movs	r3, #0
}
 8008228:	4618      	mov	r0, r3
 800822a:	3714      	adds	r7, #20
 800822c:	46bd      	mov	sp, r7
 800822e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008232:	4770      	bx	lr
 8008234:	ec337800 	.word	0xec337800
 8008238:	eff37800 	.word	0xeff37800

0800823c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b08a      	sub	sp, #40	; 0x28
 8008240:	af02      	add	r7, sp, #8
 8008242:	60f8      	str	r0, [r7, #12]
 8008244:	60b9      	str	r1, [r7, #8]
 8008246:	4613      	mov	r3, r2
 8008248:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	785b      	ldrb	r3, [r3, #1]
 8008258:	2b01      	cmp	r3, #1
 800825a:	f040 815c 	bne.w	8008516 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	699b      	ldr	r3, [r3, #24]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d132      	bne.n	80082cc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	015a      	lsls	r2, r3, #5
 800826a:	69fb      	ldr	r3, [r7, #28]
 800826c:	4413      	add	r3, r2
 800826e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008272:	691b      	ldr	r3, [r3, #16]
 8008274:	69ba      	ldr	r2, [r7, #24]
 8008276:	0151      	lsls	r1, r2, #5
 8008278:	69fa      	ldr	r2, [r7, #28]
 800827a:	440a      	add	r2, r1
 800827c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008280:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008284:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008288:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800828a:	69bb      	ldr	r3, [r7, #24]
 800828c:	015a      	lsls	r2, r3, #5
 800828e:	69fb      	ldr	r3, [r7, #28]
 8008290:	4413      	add	r3, r2
 8008292:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008296:	691b      	ldr	r3, [r3, #16]
 8008298:	69ba      	ldr	r2, [r7, #24]
 800829a:	0151      	lsls	r1, r2, #5
 800829c:	69fa      	ldr	r2, [r7, #28]
 800829e:	440a      	add	r2, r1
 80082a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80082a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80082aa:	69bb      	ldr	r3, [r7, #24]
 80082ac:	015a      	lsls	r2, r3, #5
 80082ae:	69fb      	ldr	r3, [r7, #28]
 80082b0:	4413      	add	r3, r2
 80082b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082b6:	691b      	ldr	r3, [r3, #16]
 80082b8:	69ba      	ldr	r2, [r7, #24]
 80082ba:	0151      	lsls	r1, r2, #5
 80082bc:	69fa      	ldr	r2, [r7, #28]
 80082be:	440a      	add	r2, r1
 80082c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082c4:	0cdb      	lsrs	r3, r3, #19
 80082c6:	04db      	lsls	r3, r3, #19
 80082c8:	6113      	str	r3, [r2, #16]
 80082ca:	e074      	b.n	80083b6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80082cc:	69bb      	ldr	r3, [r7, #24]
 80082ce:	015a      	lsls	r2, r3, #5
 80082d0:	69fb      	ldr	r3, [r7, #28]
 80082d2:	4413      	add	r3, r2
 80082d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082d8:	691b      	ldr	r3, [r3, #16]
 80082da:	69ba      	ldr	r2, [r7, #24]
 80082dc:	0151      	lsls	r1, r2, #5
 80082de:	69fa      	ldr	r2, [r7, #28]
 80082e0:	440a      	add	r2, r1
 80082e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082e6:	0cdb      	lsrs	r3, r3, #19
 80082e8:	04db      	lsls	r3, r3, #19
 80082ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80082ec:	69bb      	ldr	r3, [r7, #24]
 80082ee:	015a      	lsls	r2, r3, #5
 80082f0:	69fb      	ldr	r3, [r7, #28]
 80082f2:	4413      	add	r3, r2
 80082f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082f8:	691b      	ldr	r3, [r3, #16]
 80082fa:	69ba      	ldr	r2, [r7, #24]
 80082fc:	0151      	lsls	r1, r2, #5
 80082fe:	69fa      	ldr	r2, [r7, #28]
 8008300:	440a      	add	r2, r1
 8008302:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008306:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800830a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800830e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008310:	69bb      	ldr	r3, [r7, #24]
 8008312:	015a      	lsls	r2, r3, #5
 8008314:	69fb      	ldr	r3, [r7, #28]
 8008316:	4413      	add	r3, r2
 8008318:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800831c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	6999      	ldr	r1, [r3, #24]
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	68db      	ldr	r3, [r3, #12]
 8008326:	440b      	add	r3, r1
 8008328:	1e59      	subs	r1, r3, #1
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	68db      	ldr	r3, [r3, #12]
 800832e:	fbb1 f3f3 	udiv	r3, r1, r3
 8008332:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008334:	4b9d      	ldr	r3, [pc, #628]	; (80085ac <USB_EPStartXfer+0x370>)
 8008336:	400b      	ands	r3, r1
 8008338:	69b9      	ldr	r1, [r7, #24]
 800833a:	0148      	lsls	r0, r1, #5
 800833c:	69f9      	ldr	r1, [r7, #28]
 800833e:	4401      	add	r1, r0
 8008340:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008344:	4313      	orrs	r3, r2
 8008346:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008348:	69bb      	ldr	r3, [r7, #24]
 800834a:	015a      	lsls	r2, r3, #5
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	4413      	add	r3, r2
 8008350:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008354:	691a      	ldr	r2, [r3, #16]
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	699b      	ldr	r3, [r3, #24]
 800835a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800835e:	69b9      	ldr	r1, [r7, #24]
 8008360:	0148      	lsls	r0, r1, #5
 8008362:	69f9      	ldr	r1, [r7, #28]
 8008364:	4401      	add	r1, r0
 8008366:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800836a:	4313      	orrs	r3, r2
 800836c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	791b      	ldrb	r3, [r3, #4]
 8008372:	2b01      	cmp	r3, #1
 8008374:	d11f      	bne.n	80083b6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008376:	69bb      	ldr	r3, [r7, #24]
 8008378:	015a      	lsls	r2, r3, #5
 800837a:	69fb      	ldr	r3, [r7, #28]
 800837c:	4413      	add	r3, r2
 800837e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008382:	691b      	ldr	r3, [r3, #16]
 8008384:	69ba      	ldr	r2, [r7, #24]
 8008386:	0151      	lsls	r1, r2, #5
 8008388:	69fa      	ldr	r2, [r7, #28]
 800838a:	440a      	add	r2, r1
 800838c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008390:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008394:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008396:	69bb      	ldr	r3, [r7, #24]
 8008398:	015a      	lsls	r2, r3, #5
 800839a:	69fb      	ldr	r3, [r7, #28]
 800839c:	4413      	add	r3, r2
 800839e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083a2:	691b      	ldr	r3, [r3, #16]
 80083a4:	69ba      	ldr	r2, [r7, #24]
 80083a6:	0151      	lsls	r1, r2, #5
 80083a8:	69fa      	ldr	r2, [r7, #28]
 80083aa:	440a      	add	r2, r1
 80083ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80083b4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80083b6:	79fb      	ldrb	r3, [r7, #7]
 80083b8:	2b01      	cmp	r3, #1
 80083ba:	d14b      	bne.n	8008454 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	695b      	ldr	r3, [r3, #20]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d009      	beq.n	80083d8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80083c4:	69bb      	ldr	r3, [r7, #24]
 80083c6:	015a      	lsls	r2, r3, #5
 80083c8:	69fb      	ldr	r3, [r7, #28]
 80083ca:	4413      	add	r3, r2
 80083cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083d0:	461a      	mov	r2, r3
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	695b      	ldr	r3, [r3, #20]
 80083d6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	791b      	ldrb	r3, [r3, #4]
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d128      	bne.n	8008432 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083e6:	689b      	ldr	r3, [r3, #8]
 80083e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d110      	bne.n	8008412 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80083f0:	69bb      	ldr	r3, [r7, #24]
 80083f2:	015a      	lsls	r2, r3, #5
 80083f4:	69fb      	ldr	r3, [r7, #28]
 80083f6:	4413      	add	r3, r2
 80083f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	69ba      	ldr	r2, [r7, #24]
 8008400:	0151      	lsls	r1, r2, #5
 8008402:	69fa      	ldr	r2, [r7, #28]
 8008404:	440a      	add	r2, r1
 8008406:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800840a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800840e:	6013      	str	r3, [r2, #0]
 8008410:	e00f      	b.n	8008432 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008412:	69bb      	ldr	r3, [r7, #24]
 8008414:	015a      	lsls	r2, r3, #5
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	4413      	add	r3, r2
 800841a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	69ba      	ldr	r2, [r7, #24]
 8008422:	0151      	lsls	r1, r2, #5
 8008424:	69fa      	ldr	r2, [r7, #28]
 8008426:	440a      	add	r2, r1
 8008428:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800842c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008430:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008432:	69bb      	ldr	r3, [r7, #24]
 8008434:	015a      	lsls	r2, r3, #5
 8008436:	69fb      	ldr	r3, [r7, #28]
 8008438:	4413      	add	r3, r2
 800843a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	69ba      	ldr	r2, [r7, #24]
 8008442:	0151      	lsls	r1, r2, #5
 8008444:	69fa      	ldr	r2, [r7, #28]
 8008446:	440a      	add	r2, r1
 8008448:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800844c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008450:	6013      	str	r3, [r2, #0]
 8008452:	e133      	b.n	80086bc <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008454:	69bb      	ldr	r3, [r7, #24]
 8008456:	015a      	lsls	r2, r3, #5
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	4413      	add	r3, r2
 800845c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	69ba      	ldr	r2, [r7, #24]
 8008464:	0151      	lsls	r1, r2, #5
 8008466:	69fa      	ldr	r2, [r7, #28]
 8008468:	440a      	add	r2, r1
 800846a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800846e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008472:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	791b      	ldrb	r3, [r3, #4]
 8008478:	2b01      	cmp	r3, #1
 800847a:	d015      	beq.n	80084a8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	699b      	ldr	r3, [r3, #24]
 8008480:	2b00      	cmp	r3, #0
 8008482:	f000 811b 	beq.w	80086bc <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008486:	69fb      	ldr	r3, [r7, #28]
 8008488:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800848c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	781b      	ldrb	r3, [r3, #0]
 8008492:	f003 030f 	and.w	r3, r3, #15
 8008496:	2101      	movs	r1, #1
 8008498:	fa01 f303 	lsl.w	r3, r1, r3
 800849c:	69f9      	ldr	r1, [r7, #28]
 800849e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80084a2:	4313      	orrs	r3, r2
 80084a4:	634b      	str	r3, [r1, #52]	; 0x34
 80084a6:	e109      	b.n	80086bc <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80084a8:	69fb      	ldr	r3, [r7, #28]
 80084aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d110      	bne.n	80084da <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80084b8:	69bb      	ldr	r3, [r7, #24]
 80084ba:	015a      	lsls	r2, r3, #5
 80084bc:	69fb      	ldr	r3, [r7, #28]
 80084be:	4413      	add	r3, r2
 80084c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	69ba      	ldr	r2, [r7, #24]
 80084c8:	0151      	lsls	r1, r2, #5
 80084ca:	69fa      	ldr	r2, [r7, #28]
 80084cc:	440a      	add	r2, r1
 80084ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80084d6:	6013      	str	r3, [r2, #0]
 80084d8:	e00f      	b.n	80084fa <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80084da:	69bb      	ldr	r3, [r7, #24]
 80084dc:	015a      	lsls	r2, r3, #5
 80084de:	69fb      	ldr	r3, [r7, #28]
 80084e0:	4413      	add	r3, r2
 80084e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	69ba      	ldr	r2, [r7, #24]
 80084ea:	0151      	lsls	r1, r2, #5
 80084ec:	69fa      	ldr	r2, [r7, #28]
 80084ee:	440a      	add	r2, r1
 80084f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084f8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	6919      	ldr	r1, [r3, #16]
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	781a      	ldrb	r2, [r3, #0]
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	699b      	ldr	r3, [r3, #24]
 8008506:	b298      	uxth	r0, r3
 8008508:	79fb      	ldrb	r3, [r7, #7]
 800850a:	9300      	str	r3, [sp, #0]
 800850c:	4603      	mov	r3, r0
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f000 fade 	bl	8008ad0 <USB_WritePacket>
 8008514:	e0d2      	b.n	80086bc <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008516:	69bb      	ldr	r3, [r7, #24]
 8008518:	015a      	lsls	r2, r3, #5
 800851a:	69fb      	ldr	r3, [r7, #28]
 800851c:	4413      	add	r3, r2
 800851e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008522:	691b      	ldr	r3, [r3, #16]
 8008524:	69ba      	ldr	r2, [r7, #24]
 8008526:	0151      	lsls	r1, r2, #5
 8008528:	69fa      	ldr	r2, [r7, #28]
 800852a:	440a      	add	r2, r1
 800852c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008530:	0cdb      	lsrs	r3, r3, #19
 8008532:	04db      	lsls	r3, r3, #19
 8008534:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008536:	69bb      	ldr	r3, [r7, #24]
 8008538:	015a      	lsls	r2, r3, #5
 800853a:	69fb      	ldr	r3, [r7, #28]
 800853c:	4413      	add	r3, r2
 800853e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008542:	691b      	ldr	r3, [r3, #16]
 8008544:	69ba      	ldr	r2, [r7, #24]
 8008546:	0151      	lsls	r1, r2, #5
 8008548:	69fa      	ldr	r2, [r7, #28]
 800854a:	440a      	add	r2, r1
 800854c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008550:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008554:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008558:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	699b      	ldr	r3, [r3, #24]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d126      	bne.n	80085b0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008562:	69bb      	ldr	r3, [r7, #24]
 8008564:	015a      	lsls	r2, r3, #5
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	4413      	add	r3, r2
 800856a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800856e:	691a      	ldr	r2, [r3, #16]
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008578:	69b9      	ldr	r1, [r7, #24]
 800857a:	0148      	lsls	r0, r1, #5
 800857c:	69f9      	ldr	r1, [r7, #28]
 800857e:	4401      	add	r1, r0
 8008580:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008584:	4313      	orrs	r3, r2
 8008586:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	015a      	lsls	r2, r3, #5
 800858c:	69fb      	ldr	r3, [r7, #28]
 800858e:	4413      	add	r3, r2
 8008590:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008594:	691b      	ldr	r3, [r3, #16]
 8008596:	69ba      	ldr	r2, [r7, #24]
 8008598:	0151      	lsls	r1, r2, #5
 800859a:	69fa      	ldr	r2, [r7, #28]
 800859c:	440a      	add	r2, r1
 800859e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80085a6:	6113      	str	r3, [r2, #16]
 80085a8:	e03a      	b.n	8008620 <USB_EPStartXfer+0x3e4>
 80085aa:	bf00      	nop
 80085ac:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	699a      	ldr	r2, [r3, #24]
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	68db      	ldr	r3, [r3, #12]
 80085b8:	4413      	add	r3, r2
 80085ba:	1e5a      	subs	r2, r3, #1
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	68db      	ldr	r3, [r3, #12]
 80085c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80085c4:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	68db      	ldr	r3, [r3, #12]
 80085ca:	8afa      	ldrh	r2, [r7, #22]
 80085cc:	fb03 f202 	mul.w	r2, r3, r2
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80085d4:	69bb      	ldr	r3, [r7, #24]
 80085d6:	015a      	lsls	r2, r3, #5
 80085d8:	69fb      	ldr	r3, [r7, #28]
 80085da:	4413      	add	r3, r2
 80085dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085e0:	691a      	ldr	r2, [r3, #16]
 80085e2:	8afb      	ldrh	r3, [r7, #22]
 80085e4:	04d9      	lsls	r1, r3, #19
 80085e6:	4b38      	ldr	r3, [pc, #224]	; (80086c8 <USB_EPStartXfer+0x48c>)
 80085e8:	400b      	ands	r3, r1
 80085ea:	69b9      	ldr	r1, [r7, #24]
 80085ec:	0148      	lsls	r0, r1, #5
 80085ee:	69f9      	ldr	r1, [r7, #28]
 80085f0:	4401      	add	r1, r0
 80085f2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80085f6:	4313      	orrs	r3, r2
 80085f8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80085fa:	69bb      	ldr	r3, [r7, #24]
 80085fc:	015a      	lsls	r2, r3, #5
 80085fe:	69fb      	ldr	r3, [r7, #28]
 8008600:	4413      	add	r3, r2
 8008602:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008606:	691a      	ldr	r2, [r3, #16]
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	69db      	ldr	r3, [r3, #28]
 800860c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008610:	69b9      	ldr	r1, [r7, #24]
 8008612:	0148      	lsls	r0, r1, #5
 8008614:	69f9      	ldr	r1, [r7, #28]
 8008616:	4401      	add	r1, r0
 8008618:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800861c:	4313      	orrs	r3, r2
 800861e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008620:	79fb      	ldrb	r3, [r7, #7]
 8008622:	2b01      	cmp	r3, #1
 8008624:	d10d      	bne.n	8008642 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	691b      	ldr	r3, [r3, #16]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d009      	beq.n	8008642 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	6919      	ldr	r1, [r3, #16]
 8008632:	69bb      	ldr	r3, [r7, #24]
 8008634:	015a      	lsls	r2, r3, #5
 8008636:	69fb      	ldr	r3, [r7, #28]
 8008638:	4413      	add	r3, r2
 800863a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800863e:	460a      	mov	r2, r1
 8008640:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	791b      	ldrb	r3, [r3, #4]
 8008646:	2b01      	cmp	r3, #1
 8008648:	d128      	bne.n	800869c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800864a:	69fb      	ldr	r3, [r7, #28]
 800864c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008650:	689b      	ldr	r3, [r3, #8]
 8008652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008656:	2b00      	cmp	r3, #0
 8008658:	d110      	bne.n	800867c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800865a:	69bb      	ldr	r3, [r7, #24]
 800865c:	015a      	lsls	r2, r3, #5
 800865e:	69fb      	ldr	r3, [r7, #28]
 8008660:	4413      	add	r3, r2
 8008662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	69ba      	ldr	r2, [r7, #24]
 800866a:	0151      	lsls	r1, r2, #5
 800866c:	69fa      	ldr	r2, [r7, #28]
 800866e:	440a      	add	r2, r1
 8008670:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008674:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008678:	6013      	str	r3, [r2, #0]
 800867a:	e00f      	b.n	800869c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800867c:	69bb      	ldr	r3, [r7, #24]
 800867e:	015a      	lsls	r2, r3, #5
 8008680:	69fb      	ldr	r3, [r7, #28]
 8008682:	4413      	add	r3, r2
 8008684:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	69ba      	ldr	r2, [r7, #24]
 800868c:	0151      	lsls	r1, r2, #5
 800868e:	69fa      	ldr	r2, [r7, #28]
 8008690:	440a      	add	r2, r1
 8008692:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008696:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800869a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800869c:	69bb      	ldr	r3, [r7, #24]
 800869e:	015a      	lsls	r2, r3, #5
 80086a0:	69fb      	ldr	r3, [r7, #28]
 80086a2:	4413      	add	r3, r2
 80086a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	69ba      	ldr	r2, [r7, #24]
 80086ac:	0151      	lsls	r1, r2, #5
 80086ae:	69fa      	ldr	r2, [r7, #28]
 80086b0:	440a      	add	r2, r1
 80086b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80086ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80086bc:	2300      	movs	r3, #0
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3720      	adds	r7, #32
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	bf00      	nop
 80086c8:	1ff80000 	.word	0x1ff80000

080086cc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b087      	sub	sp, #28
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	60b9      	str	r1, [r7, #8]
 80086d6:	4613      	mov	r3, r2
 80086d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	781b      	ldrb	r3, [r3, #0]
 80086e2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	785b      	ldrb	r3, [r3, #1]
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	f040 80ce 	bne.w	800888a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	699b      	ldr	r3, [r3, #24]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d132      	bne.n	800875c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	015a      	lsls	r2, r3, #5
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	4413      	add	r3, r2
 80086fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008702:	691b      	ldr	r3, [r3, #16]
 8008704:	693a      	ldr	r2, [r7, #16]
 8008706:	0151      	lsls	r1, r2, #5
 8008708:	697a      	ldr	r2, [r7, #20]
 800870a:	440a      	add	r2, r1
 800870c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008710:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008714:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008718:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	015a      	lsls	r2, r3, #5
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	4413      	add	r3, r2
 8008722:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008726:	691b      	ldr	r3, [r3, #16]
 8008728:	693a      	ldr	r2, [r7, #16]
 800872a:	0151      	lsls	r1, r2, #5
 800872c:	697a      	ldr	r2, [r7, #20]
 800872e:	440a      	add	r2, r1
 8008730:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008734:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008738:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	015a      	lsls	r2, r3, #5
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	4413      	add	r3, r2
 8008742:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008746:	691b      	ldr	r3, [r3, #16]
 8008748:	693a      	ldr	r2, [r7, #16]
 800874a:	0151      	lsls	r1, r2, #5
 800874c:	697a      	ldr	r2, [r7, #20]
 800874e:	440a      	add	r2, r1
 8008750:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008754:	0cdb      	lsrs	r3, r3, #19
 8008756:	04db      	lsls	r3, r3, #19
 8008758:	6113      	str	r3, [r2, #16]
 800875a:	e04e      	b.n	80087fa <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	015a      	lsls	r2, r3, #5
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	4413      	add	r3, r2
 8008764:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008768:	691b      	ldr	r3, [r3, #16]
 800876a:	693a      	ldr	r2, [r7, #16]
 800876c:	0151      	lsls	r1, r2, #5
 800876e:	697a      	ldr	r2, [r7, #20]
 8008770:	440a      	add	r2, r1
 8008772:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008776:	0cdb      	lsrs	r3, r3, #19
 8008778:	04db      	lsls	r3, r3, #19
 800877a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	015a      	lsls	r2, r3, #5
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	4413      	add	r3, r2
 8008784:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008788:	691b      	ldr	r3, [r3, #16]
 800878a:	693a      	ldr	r2, [r7, #16]
 800878c:	0151      	lsls	r1, r2, #5
 800878e:	697a      	ldr	r2, [r7, #20]
 8008790:	440a      	add	r2, r1
 8008792:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008796:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800879a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800879e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	699a      	ldr	r2, [r3, #24]
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	68db      	ldr	r3, [r3, #12]
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d903      	bls.n	80087b4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	68da      	ldr	r2, [r3, #12]
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	015a      	lsls	r2, r3, #5
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	4413      	add	r3, r2
 80087bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087c0:	691b      	ldr	r3, [r3, #16]
 80087c2:	693a      	ldr	r2, [r7, #16]
 80087c4:	0151      	lsls	r1, r2, #5
 80087c6:	697a      	ldr	r2, [r7, #20]
 80087c8:	440a      	add	r2, r1
 80087ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80087d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	015a      	lsls	r2, r3, #5
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	4413      	add	r3, r2
 80087dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087e0:	691a      	ldr	r2, [r3, #16]
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	699b      	ldr	r3, [r3, #24]
 80087e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087ea:	6939      	ldr	r1, [r7, #16]
 80087ec:	0148      	lsls	r0, r1, #5
 80087ee:	6979      	ldr	r1, [r7, #20]
 80087f0:	4401      	add	r1, r0
 80087f2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80087f6:	4313      	orrs	r3, r2
 80087f8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80087fa:	79fb      	ldrb	r3, [r7, #7]
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	d11e      	bne.n	800883e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	695b      	ldr	r3, [r3, #20]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d009      	beq.n	800881c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	015a      	lsls	r2, r3, #5
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	4413      	add	r3, r2
 8008810:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008814:	461a      	mov	r2, r3
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	695b      	ldr	r3, [r3, #20]
 800881a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	015a      	lsls	r2, r3, #5
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	4413      	add	r3, r2
 8008824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	693a      	ldr	r2, [r7, #16]
 800882c:	0151      	lsls	r1, r2, #5
 800882e:	697a      	ldr	r2, [r7, #20]
 8008830:	440a      	add	r2, r1
 8008832:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008836:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800883a:	6013      	str	r3, [r2, #0]
 800883c:	e097      	b.n	800896e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	015a      	lsls	r2, r3, #5
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	4413      	add	r3, r2
 8008846:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	693a      	ldr	r2, [r7, #16]
 800884e:	0151      	lsls	r1, r2, #5
 8008850:	697a      	ldr	r2, [r7, #20]
 8008852:	440a      	add	r2, r1
 8008854:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008858:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800885c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	699b      	ldr	r3, [r3, #24]
 8008862:	2b00      	cmp	r3, #0
 8008864:	f000 8083 	beq.w	800896e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800886e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	781b      	ldrb	r3, [r3, #0]
 8008874:	f003 030f 	and.w	r3, r3, #15
 8008878:	2101      	movs	r1, #1
 800887a:	fa01 f303 	lsl.w	r3, r1, r3
 800887e:	6979      	ldr	r1, [r7, #20]
 8008880:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008884:	4313      	orrs	r3, r2
 8008886:	634b      	str	r3, [r1, #52]	; 0x34
 8008888:	e071      	b.n	800896e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	015a      	lsls	r2, r3, #5
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	4413      	add	r3, r2
 8008892:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008896:	691b      	ldr	r3, [r3, #16]
 8008898:	693a      	ldr	r2, [r7, #16]
 800889a:	0151      	lsls	r1, r2, #5
 800889c:	697a      	ldr	r2, [r7, #20]
 800889e:	440a      	add	r2, r1
 80088a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088a4:	0cdb      	lsrs	r3, r3, #19
 80088a6:	04db      	lsls	r3, r3, #19
 80088a8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80088aa:	693b      	ldr	r3, [r7, #16]
 80088ac:	015a      	lsls	r2, r3, #5
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	4413      	add	r3, r2
 80088b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088b6:	691b      	ldr	r3, [r3, #16]
 80088b8:	693a      	ldr	r2, [r7, #16]
 80088ba:	0151      	lsls	r1, r2, #5
 80088bc:	697a      	ldr	r2, [r7, #20]
 80088be:	440a      	add	r2, r1
 80088c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088c4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80088c8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80088cc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	699b      	ldr	r3, [r3, #24]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d003      	beq.n	80088de <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	68da      	ldr	r2, [r3, #12]
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	68da      	ldr	r2, [r3, #12]
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	015a      	lsls	r2, r3, #5
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	4413      	add	r3, r2
 80088ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088f2:	691b      	ldr	r3, [r3, #16]
 80088f4:	693a      	ldr	r2, [r7, #16]
 80088f6:	0151      	lsls	r1, r2, #5
 80088f8:	697a      	ldr	r2, [r7, #20]
 80088fa:	440a      	add	r2, r1
 80088fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008900:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008904:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	015a      	lsls	r2, r3, #5
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	4413      	add	r3, r2
 800890e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008912:	691a      	ldr	r2, [r3, #16]
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	69db      	ldr	r3, [r3, #28]
 8008918:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800891c:	6939      	ldr	r1, [r7, #16]
 800891e:	0148      	lsls	r0, r1, #5
 8008920:	6979      	ldr	r1, [r7, #20]
 8008922:	4401      	add	r1, r0
 8008924:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008928:	4313      	orrs	r3, r2
 800892a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800892c:	79fb      	ldrb	r3, [r7, #7]
 800892e:	2b01      	cmp	r3, #1
 8008930:	d10d      	bne.n	800894e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	691b      	ldr	r3, [r3, #16]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d009      	beq.n	800894e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	6919      	ldr	r1, [r3, #16]
 800893e:	693b      	ldr	r3, [r7, #16]
 8008940:	015a      	lsls	r2, r3, #5
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	4413      	add	r3, r2
 8008946:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800894a:	460a      	mov	r2, r1
 800894c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800894e:	693b      	ldr	r3, [r7, #16]
 8008950:	015a      	lsls	r2, r3, #5
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	4413      	add	r3, r2
 8008956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	693a      	ldr	r2, [r7, #16]
 800895e:	0151      	lsls	r1, r2, #5
 8008960:	697a      	ldr	r2, [r7, #20]
 8008962:	440a      	add	r2, r1
 8008964:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008968:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800896c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800896e:	2300      	movs	r3, #0
}
 8008970:	4618      	mov	r0, r3
 8008972:	371c      	adds	r7, #28
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr

0800897c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800897c:	b480      	push	{r7}
 800897e:	b087      	sub	sp, #28
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008986:	2300      	movs	r3, #0
 8008988:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800898a:	2300      	movs	r3, #0
 800898c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	785b      	ldrb	r3, [r3, #1]
 8008996:	2b01      	cmp	r3, #1
 8008998:	d14a      	bne.n	8008a30 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	781b      	ldrb	r3, [r3, #0]
 800899e:	015a      	lsls	r2, r3, #5
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	4413      	add	r3, r2
 80089a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80089ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80089b2:	f040 8086 	bne.w	8008ac2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	015a      	lsls	r2, r3, #5
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	4413      	add	r3, r2
 80089c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	683a      	ldr	r2, [r7, #0]
 80089c8:	7812      	ldrb	r2, [r2, #0]
 80089ca:	0151      	lsls	r1, r2, #5
 80089cc:	693a      	ldr	r2, [r7, #16]
 80089ce:	440a      	add	r2, r1
 80089d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089d4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80089d8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	015a      	lsls	r2, r3, #5
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	4413      	add	r3, r2
 80089e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	683a      	ldr	r2, [r7, #0]
 80089ec:	7812      	ldrb	r2, [r2, #0]
 80089ee:	0151      	lsls	r1, r2, #5
 80089f0:	693a      	ldr	r2, [r7, #16]
 80089f2:	440a      	add	r2, r1
 80089f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80089fc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	3301      	adds	r3, #1
 8008a02:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f242 7210 	movw	r2, #10000	; 0x2710
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d902      	bls.n	8008a14 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	75fb      	strb	r3, [r7, #23]
          break;
 8008a12:	e056      	b.n	8008ac2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	781b      	ldrb	r3, [r3, #0]
 8008a18:	015a      	lsls	r2, r3, #5
 8008a1a:	693b      	ldr	r3, [r7, #16]
 8008a1c:	4413      	add	r3, r2
 8008a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a2c:	d0e7      	beq.n	80089fe <USB_EPStopXfer+0x82>
 8008a2e:	e048      	b.n	8008ac2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	015a      	lsls	r2, r3, #5
 8008a36:	693b      	ldr	r3, [r7, #16]
 8008a38:	4413      	add	r3, r2
 8008a3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a44:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a48:	d13b      	bne.n	8008ac2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	781b      	ldrb	r3, [r3, #0]
 8008a4e:	015a      	lsls	r2, r3, #5
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	4413      	add	r3, r2
 8008a54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	683a      	ldr	r2, [r7, #0]
 8008a5c:	7812      	ldrb	r2, [r2, #0]
 8008a5e:	0151      	lsls	r1, r2, #5
 8008a60:	693a      	ldr	r2, [r7, #16]
 8008a62:	440a      	add	r2, r1
 8008a64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a68:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008a6c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	781b      	ldrb	r3, [r3, #0]
 8008a72:	015a      	lsls	r2, r3, #5
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	4413      	add	r3, r2
 8008a78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	683a      	ldr	r2, [r7, #0]
 8008a80:	7812      	ldrb	r2, [r2, #0]
 8008a82:	0151      	lsls	r1, r2, #5
 8008a84:	693a      	ldr	r2, [r7, #16]
 8008a86:	440a      	add	r2, r1
 8008a88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a8c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a90:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	3301      	adds	r3, #1
 8008a96:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	f242 7210 	movw	r2, #10000	; 0x2710
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d902      	bls.n	8008aa8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	75fb      	strb	r3, [r7, #23]
          break;
 8008aa6:	e00c      	b.n	8008ac2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	781b      	ldrb	r3, [r3, #0]
 8008aac:	015a      	lsls	r2, r3, #5
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	4413      	add	r3, r2
 8008ab2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008abc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ac0:	d0e7      	beq.n	8008a92 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	371c      	adds	r7, #28
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	4770      	bx	lr

08008ad0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b089      	sub	sp, #36	; 0x24
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	4611      	mov	r1, r2
 8008adc:	461a      	mov	r2, r3
 8008ade:	460b      	mov	r3, r1
 8008ae0:	71fb      	strb	r3, [r7, #7]
 8008ae2:	4613      	mov	r3, r2
 8008ae4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008aee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d123      	bne.n	8008b3e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008af6:	88bb      	ldrh	r3, [r7, #4]
 8008af8:	3303      	adds	r3, #3
 8008afa:	089b      	lsrs	r3, r3, #2
 8008afc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008afe:	2300      	movs	r3, #0
 8008b00:	61bb      	str	r3, [r7, #24]
 8008b02:	e018      	b.n	8008b36 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008b04:	79fb      	ldrb	r3, [r7, #7]
 8008b06:	031a      	lsls	r2, r3, #12
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	4413      	add	r3, r2
 8008b0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b10:	461a      	mov	r2, r3
 8008b12:	69fb      	ldr	r3, [r7, #28]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008b18:	69fb      	ldr	r3, [r7, #28]
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	3301      	adds	r3, #1
 8008b22:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b24:	69fb      	ldr	r3, [r7, #28]
 8008b26:	3301      	adds	r3, #1
 8008b28:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b2a:	69fb      	ldr	r3, [r7, #28]
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	3301      	adds	r3, #1
 8008b34:	61bb      	str	r3, [r7, #24]
 8008b36:	69ba      	ldr	r2, [r7, #24]
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d3e2      	bcc.n	8008b04 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008b3e:	2300      	movs	r3, #0
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3724      	adds	r7, #36	; 0x24
 8008b44:	46bd      	mov	sp, r7
 8008b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4a:	4770      	bx	lr

08008b4c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b08b      	sub	sp, #44	; 0x2c
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	60f8      	str	r0, [r7, #12]
 8008b54:	60b9      	str	r1, [r7, #8]
 8008b56:	4613      	mov	r3, r2
 8008b58:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008b62:	88fb      	ldrh	r3, [r7, #6]
 8008b64:	089b      	lsrs	r3, r3, #2
 8008b66:	b29b      	uxth	r3, r3
 8008b68:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008b6a:	88fb      	ldrh	r3, [r7, #6]
 8008b6c:	f003 0303 	and.w	r3, r3, #3
 8008b70:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008b72:	2300      	movs	r3, #0
 8008b74:	623b      	str	r3, [r7, #32]
 8008b76:	e014      	b.n	8008ba2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008b78:	69bb      	ldr	r3, [r7, #24]
 8008b7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b7e:	681a      	ldr	r2, [r3, #0]
 8008b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b82:	601a      	str	r2, [r3, #0]
    pDest++;
 8008b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b86:	3301      	adds	r3, #1
 8008b88:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b8c:	3301      	adds	r3, #1
 8008b8e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b92:	3301      	adds	r3, #1
 8008b94:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b98:	3301      	adds	r3, #1
 8008b9a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008b9c:	6a3b      	ldr	r3, [r7, #32]
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	623b      	str	r3, [r7, #32]
 8008ba2:	6a3a      	ldr	r2, [r7, #32]
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	d3e6      	bcc.n	8008b78 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008baa:	8bfb      	ldrh	r3, [r7, #30]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d01e      	beq.n	8008bee <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008bb4:	69bb      	ldr	r3, [r7, #24]
 8008bb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008bba:	461a      	mov	r2, r3
 8008bbc:	f107 0310 	add.w	r3, r7, #16
 8008bc0:	6812      	ldr	r2, [r2, #0]
 8008bc2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008bc4:	693a      	ldr	r2, [r7, #16]
 8008bc6:	6a3b      	ldr	r3, [r7, #32]
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	00db      	lsls	r3, r3, #3
 8008bcc:	fa22 f303 	lsr.w	r3, r2, r3
 8008bd0:	b2da      	uxtb	r2, r3
 8008bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd4:	701a      	strb	r2, [r3, #0]
      i++;
 8008bd6:	6a3b      	ldr	r3, [r7, #32]
 8008bd8:	3301      	adds	r3, #1
 8008bda:	623b      	str	r3, [r7, #32]
      pDest++;
 8008bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bde:	3301      	adds	r3, #1
 8008be0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008be2:	8bfb      	ldrh	r3, [r7, #30]
 8008be4:	3b01      	subs	r3, #1
 8008be6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008be8:	8bfb      	ldrh	r3, [r7, #30]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d1ea      	bne.n	8008bc4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	372c      	adds	r7, #44	; 0x2c
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfa:	4770      	bx	lr

08008bfc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b085      	sub	sp, #20
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
 8008c04:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	781b      	ldrb	r3, [r3, #0]
 8008c0e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	785b      	ldrb	r3, [r3, #1]
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	d12c      	bne.n	8008c72 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	015a      	lsls	r2, r3, #5
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	4413      	add	r3, r2
 8008c20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	db12      	blt.n	8008c50 <USB_EPSetStall+0x54>
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d00f      	beq.n	8008c50 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	015a      	lsls	r2, r3, #5
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	4413      	add	r3, r2
 8008c38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68ba      	ldr	r2, [r7, #8]
 8008c40:	0151      	lsls	r1, r2, #5
 8008c42:	68fa      	ldr	r2, [r7, #12]
 8008c44:	440a      	add	r2, r1
 8008c46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c4a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008c4e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	015a      	lsls	r2, r3, #5
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	4413      	add	r3, r2
 8008c58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	68ba      	ldr	r2, [r7, #8]
 8008c60:	0151      	lsls	r1, r2, #5
 8008c62:	68fa      	ldr	r2, [r7, #12]
 8008c64:	440a      	add	r2, r1
 8008c66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c6a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008c6e:	6013      	str	r3, [r2, #0]
 8008c70:	e02b      	b.n	8008cca <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	015a      	lsls	r2, r3, #5
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	4413      	add	r3, r2
 8008c7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	db12      	blt.n	8008caa <USB_EPSetStall+0xae>
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d00f      	beq.n	8008caa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	015a      	lsls	r2, r3, #5
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	4413      	add	r3, r2
 8008c92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	68ba      	ldr	r2, [r7, #8]
 8008c9a:	0151      	lsls	r1, r2, #5
 8008c9c:	68fa      	ldr	r2, [r7, #12]
 8008c9e:	440a      	add	r2, r1
 8008ca0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ca4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008ca8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	015a      	lsls	r2, r3, #5
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	4413      	add	r3, r2
 8008cb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	68ba      	ldr	r2, [r7, #8]
 8008cba:	0151      	lsls	r1, r2, #5
 8008cbc:	68fa      	ldr	r2, [r7, #12]
 8008cbe:	440a      	add	r2, r1
 8008cc0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cc4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008cc8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008cca:	2300      	movs	r3, #0
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3714      	adds	r7, #20
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd6:	4770      	bx	lr

08008cd8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b085      	sub	sp, #20
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
 8008ce0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	785b      	ldrb	r3, [r3, #1]
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d128      	bne.n	8008d46 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	015a      	lsls	r2, r3, #5
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	4413      	add	r3, r2
 8008cfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	0151      	lsls	r1, r2, #5
 8008d06:	68fa      	ldr	r2, [r7, #12]
 8008d08:	440a      	add	r2, r1
 8008d0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d0e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008d12:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	791b      	ldrb	r3, [r3, #4]
 8008d18:	2b03      	cmp	r3, #3
 8008d1a:	d003      	beq.n	8008d24 <USB_EPClearStall+0x4c>
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	791b      	ldrb	r3, [r3, #4]
 8008d20:	2b02      	cmp	r3, #2
 8008d22:	d138      	bne.n	8008d96 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	015a      	lsls	r2, r3, #5
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	4413      	add	r3, r2
 8008d2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	68ba      	ldr	r2, [r7, #8]
 8008d34:	0151      	lsls	r1, r2, #5
 8008d36:	68fa      	ldr	r2, [r7, #12]
 8008d38:	440a      	add	r2, r1
 8008d3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d42:	6013      	str	r3, [r2, #0]
 8008d44:	e027      	b.n	8008d96 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	015a      	lsls	r2, r3, #5
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	68ba      	ldr	r2, [r7, #8]
 8008d56:	0151      	lsls	r1, r2, #5
 8008d58:	68fa      	ldr	r2, [r7, #12]
 8008d5a:	440a      	add	r2, r1
 8008d5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d60:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008d64:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	791b      	ldrb	r3, [r3, #4]
 8008d6a:	2b03      	cmp	r3, #3
 8008d6c:	d003      	beq.n	8008d76 <USB_EPClearStall+0x9e>
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	791b      	ldrb	r3, [r3, #4]
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	d10f      	bne.n	8008d96 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	015a      	lsls	r2, r3, #5
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	4413      	add	r3, r2
 8008d7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	68ba      	ldr	r2, [r7, #8]
 8008d86:	0151      	lsls	r1, r2, #5
 8008d88:	68fa      	ldr	r2, [r7, #12]
 8008d8a:	440a      	add	r2, r1
 8008d8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d94:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008d96:	2300      	movs	r3, #0
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3714      	adds	r7, #20
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da2:	4770      	bx	lr

08008da4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	460b      	mov	r3, r1
 8008dae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	68fa      	ldr	r2, [r7, #12]
 8008dbe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008dc2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008dc6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	78fb      	ldrb	r3, [r7, #3]
 8008dd2:	011b      	lsls	r3, r3, #4
 8008dd4:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008dd8:	68f9      	ldr	r1, [r7, #12]
 8008dda:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008dde:	4313      	orrs	r3, r2
 8008de0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008de2:	2300      	movs	r3, #0
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	3714      	adds	r7, #20
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr

08008df0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b085      	sub	sp, #20
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	68fa      	ldr	r2, [r7, #12]
 8008e06:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008e0a:	f023 0303 	bic.w	r3, r3, #3
 8008e0e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e16:	685b      	ldr	r3, [r3, #4]
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e1e:	f023 0302 	bic.w	r3, r3, #2
 8008e22:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e24:	2300      	movs	r3, #0
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3714      	adds	r7, #20
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr

08008e32 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008e32:	b480      	push	{r7}
 8008e34:	b085      	sub	sp, #20
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	68fa      	ldr	r2, [r7, #12]
 8008e48:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008e4c:	f023 0303 	bic.w	r3, r3, #3
 8008e50:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e60:	f043 0302 	orr.w	r3, r3, #2
 8008e64:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e66:	2300      	movs	r3, #0
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3714      	adds	r7, #20
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b085      	sub	sp, #20
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	695b      	ldr	r3, [r3, #20]
 8008e80:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	699b      	ldr	r3, [r3, #24]
 8008e86:	68fa      	ldr	r2, [r7, #12]
 8008e88:	4013      	ands	r3, r2
 8008e8a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3714      	adds	r7, #20
 8008e92:	46bd      	mov	sp, r7
 8008e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e98:	4770      	bx	lr

08008e9a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e9a:	b480      	push	{r7}
 8008e9c:	b085      	sub	sp, #20
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008eac:	699b      	ldr	r3, [r3, #24]
 8008eae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008eb6:	69db      	ldr	r3, [r3, #28]
 8008eb8:	68ba      	ldr	r2, [r7, #8]
 8008eba:	4013      	ands	r3, r2
 8008ebc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	0c1b      	lsrs	r3, r3, #16
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3714      	adds	r7, #20
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ecc:	4770      	bx	lr

08008ece <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ece:	b480      	push	{r7}
 8008ed0:	b085      	sub	sp, #20
 8008ed2:	af00      	add	r7, sp, #0
 8008ed4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ee0:	699b      	ldr	r3, [r3, #24]
 8008ee2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008eea:	69db      	ldr	r3, [r3, #28]
 8008eec:	68ba      	ldr	r2, [r7, #8]
 8008eee:	4013      	ands	r3, r2
 8008ef0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	b29b      	uxth	r3, r3
}
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	3714      	adds	r7, #20
 8008efa:	46bd      	mov	sp, r7
 8008efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f00:	4770      	bx	lr

08008f02 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f02:	b480      	push	{r7}
 8008f04:	b085      	sub	sp, #20
 8008f06:	af00      	add	r7, sp, #0
 8008f08:	6078      	str	r0, [r7, #4]
 8008f0a:	460b      	mov	r3, r1
 8008f0c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008f12:	78fb      	ldrb	r3, [r7, #3]
 8008f14:	015a      	lsls	r2, r3, #5
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	4413      	add	r3, r2
 8008f1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f1e:	689b      	ldr	r3, [r3, #8]
 8008f20:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f28:	695b      	ldr	r3, [r3, #20]
 8008f2a:	68ba      	ldr	r2, [r7, #8]
 8008f2c:	4013      	ands	r3, r2
 8008f2e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f30:	68bb      	ldr	r3, [r7, #8]
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	3714      	adds	r7, #20
 8008f36:	46bd      	mov	sp, r7
 8008f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3c:	4770      	bx	lr

08008f3e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f3e:	b480      	push	{r7}
 8008f40:	b087      	sub	sp, #28
 8008f42:	af00      	add	r7, sp, #0
 8008f44:	6078      	str	r0, [r7, #4]
 8008f46:	460b      	mov	r3, r1
 8008f48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f54:	691b      	ldr	r3, [r3, #16]
 8008f56:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f60:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008f62:	78fb      	ldrb	r3, [r7, #3]
 8008f64:	f003 030f 	and.w	r3, r3, #15
 8008f68:	68fa      	ldr	r2, [r7, #12]
 8008f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8008f6e:	01db      	lsls	r3, r3, #7
 8008f70:	b2db      	uxtb	r3, r3
 8008f72:	693a      	ldr	r2, [r7, #16]
 8008f74:	4313      	orrs	r3, r2
 8008f76:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008f78:	78fb      	ldrb	r3, [r7, #3]
 8008f7a:	015a      	lsls	r2, r3, #5
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	4413      	add	r3, r2
 8008f80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	693a      	ldr	r2, [r7, #16]
 8008f88:	4013      	ands	r3, r2
 8008f8a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f8c:	68bb      	ldr	r3, [r7, #8]
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	371c      	adds	r7, #28
 8008f92:	46bd      	mov	sp, r7
 8008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f98:	4770      	bx	lr

08008f9a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008f9a:	b480      	push	{r7}
 8008f9c:	b083      	sub	sp, #12
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	f003 0301 	and.w	r3, r3, #1
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	370c      	adds	r7, #12
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr

08008fb6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008fb6:	b480      	push	{r7}
 8008fb8:	b085      	sub	sp, #20
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	68fa      	ldr	r2, [r7, #12]
 8008fcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fd0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008fd4:	f023 0307 	bic.w	r3, r3, #7
 8008fd8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	68fa      	ldr	r2, [r7, #12]
 8008fe4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008fe8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008fee:	2300      	movs	r3, #0
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3714      	adds	r7, #20
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr

08008ffc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b087      	sub	sp, #28
 8009000:	af00      	add	r7, sp, #0
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	460b      	mov	r3, r1
 8009006:	607a      	str	r2, [r7, #4]
 8009008:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	333c      	adds	r3, #60	; 0x3c
 8009012:	3304      	adds	r3, #4
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009018:	693b      	ldr	r3, [r7, #16]
 800901a:	4a26      	ldr	r2, [pc, #152]	; (80090b4 <USB_EP0_OutStart+0xb8>)
 800901c:	4293      	cmp	r3, r2
 800901e:	d90a      	bls.n	8009036 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800902c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009030:	d101      	bne.n	8009036 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009032:	2300      	movs	r3, #0
 8009034:	e037      	b.n	80090a6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800903c:	461a      	mov	r2, r3
 800903e:	2300      	movs	r3, #0
 8009040:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009048:	691b      	ldr	r3, [r3, #16]
 800904a:	697a      	ldr	r2, [r7, #20]
 800904c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009050:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009054:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800905c:	691b      	ldr	r3, [r3, #16]
 800905e:	697a      	ldr	r2, [r7, #20]
 8009060:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009064:	f043 0318 	orr.w	r3, r3, #24
 8009068:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009070:	691b      	ldr	r3, [r3, #16]
 8009072:	697a      	ldr	r2, [r7, #20]
 8009074:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009078:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800907c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800907e:	7afb      	ldrb	r3, [r7, #11]
 8009080:	2b01      	cmp	r3, #1
 8009082:	d10f      	bne.n	80090a4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800908a:	461a      	mov	r2, r3
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	697a      	ldr	r2, [r7, #20]
 800909a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800909e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80090a2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80090a4:	2300      	movs	r3, #0
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	371c      	adds	r7, #28
 80090aa:	46bd      	mov	sp, r7
 80090ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b0:	4770      	bx	lr
 80090b2:	bf00      	nop
 80090b4:	4f54300a 	.word	0x4f54300a

080090b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b085      	sub	sp, #20
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80090c0:	2300      	movs	r3, #0
 80090c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	3301      	adds	r3, #1
 80090c8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	4a13      	ldr	r2, [pc, #76]	; (800911c <USB_CoreReset+0x64>)
 80090ce:	4293      	cmp	r3, r2
 80090d0:	d901      	bls.n	80090d6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80090d2:	2303      	movs	r3, #3
 80090d4:	e01b      	b.n	800910e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	691b      	ldr	r3, [r3, #16]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	daf2      	bge.n	80090c4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80090de:	2300      	movs	r3, #0
 80090e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	691b      	ldr	r3, [r3, #16]
 80090e6:	f043 0201 	orr.w	r2, r3, #1
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	3301      	adds	r3, #1
 80090f2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	4a09      	ldr	r2, [pc, #36]	; (800911c <USB_CoreReset+0x64>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d901      	bls.n	8009100 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80090fc:	2303      	movs	r3, #3
 80090fe:	e006      	b.n	800910e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	691b      	ldr	r3, [r3, #16]
 8009104:	f003 0301 	and.w	r3, r3, #1
 8009108:	2b01      	cmp	r3, #1
 800910a:	d0f0      	beq.n	80090ee <USB_CoreReset+0x36>

  return HAL_OK;
 800910c:	2300      	movs	r3, #0
}
 800910e:	4618      	mov	r0, r3
 8009110:	3714      	adds	r7, #20
 8009112:	46bd      	mov	sp, r7
 8009114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009118:	4770      	bx	lr
 800911a:	bf00      	nop
 800911c:	00030d40 	.word	0x00030d40

08009120 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b084      	sub	sp, #16
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	460b      	mov	r3, r1
 800912a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800912c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009130:	f002 fcc8 	bl	800bac4 <USBD_static_malloc>
 8009134:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d109      	bne.n	8009150 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	32b0      	adds	r2, #176	; 0xb0
 8009146:	2100      	movs	r1, #0
 8009148:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800914c:	2302      	movs	r3, #2
 800914e:	e0d4      	b.n	80092fa <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009150:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8009154:	2100      	movs	r1, #0
 8009156:	68f8      	ldr	r0, [r7, #12]
 8009158:	f002 fd22 	bl	800bba0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	32b0      	adds	r2, #176	; 0xb0
 8009166:	68f9      	ldr	r1, [r7, #12]
 8009168:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	32b0      	adds	r2, #176	; 0xb0
 8009176:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	7c1b      	ldrb	r3, [r3, #16]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d138      	bne.n	80091fa <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009188:	4b5e      	ldr	r3, [pc, #376]	; (8009304 <USBD_CDC_Init+0x1e4>)
 800918a:	7819      	ldrb	r1, [r3, #0]
 800918c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009190:	2202      	movs	r2, #2
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f002 fb25 	bl	800b7e2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009198:	4b5a      	ldr	r3, [pc, #360]	; (8009304 <USBD_CDC_Init+0x1e4>)
 800919a:	781b      	ldrb	r3, [r3, #0]
 800919c:	f003 020f 	and.w	r2, r3, #15
 80091a0:	6879      	ldr	r1, [r7, #4]
 80091a2:	4613      	mov	r3, r2
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	4413      	add	r3, r2
 80091a8:	009b      	lsls	r3, r3, #2
 80091aa:	440b      	add	r3, r1
 80091ac:	3324      	adds	r3, #36	; 0x24
 80091ae:	2201      	movs	r2, #1
 80091b0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80091b2:	4b55      	ldr	r3, [pc, #340]	; (8009308 <USBD_CDC_Init+0x1e8>)
 80091b4:	7819      	ldrb	r1, [r3, #0]
 80091b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80091ba:	2202      	movs	r2, #2
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f002 fb10 	bl	800b7e2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80091c2:	4b51      	ldr	r3, [pc, #324]	; (8009308 <USBD_CDC_Init+0x1e8>)
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	f003 020f 	and.w	r2, r3, #15
 80091ca:	6879      	ldr	r1, [r7, #4]
 80091cc:	4613      	mov	r3, r2
 80091ce:	009b      	lsls	r3, r3, #2
 80091d0:	4413      	add	r3, r2
 80091d2:	009b      	lsls	r3, r3, #2
 80091d4:	440b      	add	r3, r1
 80091d6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80091da:	2201      	movs	r2, #1
 80091dc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80091de:	4b4b      	ldr	r3, [pc, #300]	; (800930c <USBD_CDC_Init+0x1ec>)
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	f003 020f 	and.w	r2, r3, #15
 80091e6:	6879      	ldr	r1, [r7, #4]
 80091e8:	4613      	mov	r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	4413      	add	r3, r2
 80091ee:	009b      	lsls	r3, r3, #2
 80091f0:	440b      	add	r3, r1
 80091f2:	3326      	adds	r3, #38	; 0x26
 80091f4:	2210      	movs	r2, #16
 80091f6:	801a      	strh	r2, [r3, #0]
 80091f8:	e035      	b.n	8009266 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80091fa:	4b42      	ldr	r3, [pc, #264]	; (8009304 <USBD_CDC_Init+0x1e4>)
 80091fc:	7819      	ldrb	r1, [r3, #0]
 80091fe:	2340      	movs	r3, #64	; 0x40
 8009200:	2202      	movs	r2, #2
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f002 faed 	bl	800b7e2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009208:	4b3e      	ldr	r3, [pc, #248]	; (8009304 <USBD_CDC_Init+0x1e4>)
 800920a:	781b      	ldrb	r3, [r3, #0]
 800920c:	f003 020f 	and.w	r2, r3, #15
 8009210:	6879      	ldr	r1, [r7, #4]
 8009212:	4613      	mov	r3, r2
 8009214:	009b      	lsls	r3, r3, #2
 8009216:	4413      	add	r3, r2
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	440b      	add	r3, r1
 800921c:	3324      	adds	r3, #36	; 0x24
 800921e:	2201      	movs	r2, #1
 8009220:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009222:	4b39      	ldr	r3, [pc, #228]	; (8009308 <USBD_CDC_Init+0x1e8>)
 8009224:	7819      	ldrb	r1, [r3, #0]
 8009226:	2340      	movs	r3, #64	; 0x40
 8009228:	2202      	movs	r2, #2
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	f002 fad9 	bl	800b7e2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009230:	4b35      	ldr	r3, [pc, #212]	; (8009308 <USBD_CDC_Init+0x1e8>)
 8009232:	781b      	ldrb	r3, [r3, #0]
 8009234:	f003 020f 	and.w	r2, r3, #15
 8009238:	6879      	ldr	r1, [r7, #4]
 800923a:	4613      	mov	r3, r2
 800923c:	009b      	lsls	r3, r3, #2
 800923e:	4413      	add	r3, r2
 8009240:	009b      	lsls	r3, r3, #2
 8009242:	440b      	add	r3, r1
 8009244:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009248:	2201      	movs	r2, #1
 800924a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800924c:	4b2f      	ldr	r3, [pc, #188]	; (800930c <USBD_CDC_Init+0x1ec>)
 800924e:	781b      	ldrb	r3, [r3, #0]
 8009250:	f003 020f 	and.w	r2, r3, #15
 8009254:	6879      	ldr	r1, [r7, #4]
 8009256:	4613      	mov	r3, r2
 8009258:	009b      	lsls	r3, r3, #2
 800925a:	4413      	add	r3, r2
 800925c:	009b      	lsls	r3, r3, #2
 800925e:	440b      	add	r3, r1
 8009260:	3326      	adds	r3, #38	; 0x26
 8009262:	2210      	movs	r2, #16
 8009264:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009266:	4b29      	ldr	r3, [pc, #164]	; (800930c <USBD_CDC_Init+0x1ec>)
 8009268:	7819      	ldrb	r1, [r3, #0]
 800926a:	2308      	movs	r3, #8
 800926c:	2203      	movs	r2, #3
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f002 fab7 	bl	800b7e2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009274:	4b25      	ldr	r3, [pc, #148]	; (800930c <USBD_CDC_Init+0x1ec>)
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	f003 020f 	and.w	r2, r3, #15
 800927c:	6879      	ldr	r1, [r7, #4]
 800927e:	4613      	mov	r3, r2
 8009280:	009b      	lsls	r3, r3, #2
 8009282:	4413      	add	r3, r2
 8009284:	009b      	lsls	r3, r3, #2
 8009286:	440b      	add	r3, r1
 8009288:	3324      	adds	r3, #36	; 0x24
 800928a:	2201      	movs	r2, #1
 800928c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	2200      	movs	r2, #0
 8009292:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	33b0      	adds	r3, #176	; 0xb0
 80092a0:	009b      	lsls	r3, r3, #2
 80092a2:	4413      	add	r3, r2
 80092a4:	685b      	ldr	r3, [r3, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	2200      	movs	r2, #0
 80092ae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	2200      	movs	r2, #0
 80092b6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d101      	bne.n	80092c8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80092c4:	2302      	movs	r3, #2
 80092c6:	e018      	b.n	80092fa <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	7c1b      	ldrb	r3, [r3, #16]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d10a      	bne.n	80092e6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80092d0:	4b0d      	ldr	r3, [pc, #52]	; (8009308 <USBD_CDC_Init+0x1e8>)
 80092d2:	7819      	ldrb	r1, [r3, #0]
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80092da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f002 fb6e 	bl	800b9c0 <USBD_LL_PrepareReceive>
 80092e4:	e008      	b.n	80092f8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80092e6:	4b08      	ldr	r3, [pc, #32]	; (8009308 <USBD_CDC_Init+0x1e8>)
 80092e8:	7819      	ldrb	r1, [r3, #0]
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80092f0:	2340      	movs	r3, #64	; 0x40
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f002 fb64 	bl	800b9c0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80092f8:	2300      	movs	r3, #0
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3710      	adds	r7, #16
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop
 8009304:	200000a3 	.word	0x200000a3
 8009308:	200000a4 	.word	0x200000a4
 800930c:	200000a5 	.word	0x200000a5

08009310 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b082      	sub	sp, #8
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	460b      	mov	r3, r1
 800931a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800931c:	4b3a      	ldr	r3, [pc, #232]	; (8009408 <USBD_CDC_DeInit+0xf8>)
 800931e:	781b      	ldrb	r3, [r3, #0]
 8009320:	4619      	mov	r1, r3
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f002 fa83 	bl	800b82e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009328:	4b37      	ldr	r3, [pc, #220]	; (8009408 <USBD_CDC_DeInit+0xf8>)
 800932a:	781b      	ldrb	r3, [r3, #0]
 800932c:	f003 020f 	and.w	r2, r3, #15
 8009330:	6879      	ldr	r1, [r7, #4]
 8009332:	4613      	mov	r3, r2
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	4413      	add	r3, r2
 8009338:	009b      	lsls	r3, r3, #2
 800933a:	440b      	add	r3, r1
 800933c:	3324      	adds	r3, #36	; 0x24
 800933e:	2200      	movs	r2, #0
 8009340:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009342:	4b32      	ldr	r3, [pc, #200]	; (800940c <USBD_CDC_DeInit+0xfc>)
 8009344:	781b      	ldrb	r3, [r3, #0]
 8009346:	4619      	mov	r1, r3
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f002 fa70 	bl	800b82e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800934e:	4b2f      	ldr	r3, [pc, #188]	; (800940c <USBD_CDC_DeInit+0xfc>)
 8009350:	781b      	ldrb	r3, [r3, #0]
 8009352:	f003 020f 	and.w	r2, r3, #15
 8009356:	6879      	ldr	r1, [r7, #4]
 8009358:	4613      	mov	r3, r2
 800935a:	009b      	lsls	r3, r3, #2
 800935c:	4413      	add	r3, r2
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	440b      	add	r3, r1
 8009362:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009366:	2200      	movs	r2, #0
 8009368:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800936a:	4b29      	ldr	r3, [pc, #164]	; (8009410 <USBD_CDC_DeInit+0x100>)
 800936c:	781b      	ldrb	r3, [r3, #0]
 800936e:	4619      	mov	r1, r3
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f002 fa5c 	bl	800b82e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009376:	4b26      	ldr	r3, [pc, #152]	; (8009410 <USBD_CDC_DeInit+0x100>)
 8009378:	781b      	ldrb	r3, [r3, #0]
 800937a:	f003 020f 	and.w	r2, r3, #15
 800937e:	6879      	ldr	r1, [r7, #4]
 8009380:	4613      	mov	r3, r2
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	4413      	add	r3, r2
 8009386:	009b      	lsls	r3, r3, #2
 8009388:	440b      	add	r3, r1
 800938a:	3324      	adds	r3, #36	; 0x24
 800938c:	2200      	movs	r2, #0
 800938e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009390:	4b1f      	ldr	r3, [pc, #124]	; (8009410 <USBD_CDC_DeInit+0x100>)
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	f003 020f 	and.w	r2, r3, #15
 8009398:	6879      	ldr	r1, [r7, #4]
 800939a:	4613      	mov	r3, r2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	4413      	add	r3, r2
 80093a0:	009b      	lsls	r3, r3, #2
 80093a2:	440b      	add	r3, r1
 80093a4:	3326      	adds	r3, #38	; 0x26
 80093a6:	2200      	movs	r2, #0
 80093a8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	32b0      	adds	r2, #176	; 0xb0
 80093b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d01f      	beq.n	80093fc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80093c2:	687a      	ldr	r2, [r7, #4]
 80093c4:	33b0      	adds	r3, #176	; 0xb0
 80093c6:	009b      	lsls	r3, r3, #2
 80093c8:	4413      	add	r3, r2
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	32b0      	adds	r2, #176	; 0xb0
 80093da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093de:	4618      	mov	r0, r3
 80093e0:	f002 fb7e 	bl	800bae0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	32b0      	adds	r2, #176	; 0xb0
 80093ee:	2100      	movs	r1, #0
 80093f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2200      	movs	r2, #0
 80093f8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80093fc:	2300      	movs	r3, #0
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3708      	adds	r7, #8
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}
 8009406:	bf00      	nop
 8009408:	200000a3 	.word	0x200000a3
 800940c:	200000a4 	.word	0x200000a4
 8009410:	200000a5 	.word	0x200000a5

08009414 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b086      	sub	sp, #24
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	32b0      	adds	r2, #176	; 0xb0
 8009428:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800942c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800942e:	2300      	movs	r3, #0
 8009430:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009432:	2300      	movs	r3, #0
 8009434:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009436:	2300      	movs	r3, #0
 8009438:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d101      	bne.n	8009444 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009440:	2303      	movs	r3, #3
 8009442:	e0bf      	b.n	80095c4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800944c:	2b00      	cmp	r3, #0
 800944e:	d050      	beq.n	80094f2 <USBD_CDC_Setup+0xde>
 8009450:	2b20      	cmp	r3, #32
 8009452:	f040 80af 	bne.w	80095b4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	88db      	ldrh	r3, [r3, #6]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d03a      	beq.n	80094d4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	781b      	ldrb	r3, [r3, #0]
 8009462:	b25b      	sxtb	r3, r3
 8009464:	2b00      	cmp	r3, #0
 8009466:	da1b      	bge.n	80094a0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800946e:	687a      	ldr	r2, [r7, #4]
 8009470:	33b0      	adds	r3, #176	; 0xb0
 8009472:	009b      	lsls	r3, r3, #2
 8009474:	4413      	add	r3, r2
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	689b      	ldr	r3, [r3, #8]
 800947a:	683a      	ldr	r2, [r7, #0]
 800947c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800947e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009480:	683a      	ldr	r2, [r7, #0]
 8009482:	88d2      	ldrh	r2, [r2, #6]
 8009484:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	88db      	ldrh	r3, [r3, #6]
 800948a:	2b07      	cmp	r3, #7
 800948c:	bf28      	it	cs
 800948e:	2307      	movcs	r3, #7
 8009490:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	89fa      	ldrh	r2, [r7, #14]
 8009496:	4619      	mov	r1, r3
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f001 fd6d 	bl	800af78 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800949e:	e090      	b.n	80095c2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	785a      	ldrb	r2, [r3, #1]
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	88db      	ldrh	r3, [r3, #6]
 80094ae:	2b3f      	cmp	r3, #63	; 0x3f
 80094b0:	d803      	bhi.n	80094ba <USBD_CDC_Setup+0xa6>
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	88db      	ldrh	r3, [r3, #6]
 80094b6:	b2da      	uxtb	r2, r3
 80094b8:	e000      	b.n	80094bc <USBD_CDC_Setup+0xa8>
 80094ba:	2240      	movs	r2, #64	; 0x40
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80094c2:	6939      	ldr	r1, [r7, #16]
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80094ca:	461a      	mov	r2, r3
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f001 fd7f 	bl	800afd0 <USBD_CtlPrepareRx>
      break;
 80094d2:	e076      	b.n	80095c2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80094da:	687a      	ldr	r2, [r7, #4]
 80094dc:	33b0      	adds	r3, #176	; 0xb0
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	4413      	add	r3, r2
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	689b      	ldr	r3, [r3, #8]
 80094e6:	683a      	ldr	r2, [r7, #0]
 80094e8:	7850      	ldrb	r0, [r2, #1]
 80094ea:	2200      	movs	r2, #0
 80094ec:	6839      	ldr	r1, [r7, #0]
 80094ee:	4798      	blx	r3
      break;
 80094f0:	e067      	b.n	80095c2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	785b      	ldrb	r3, [r3, #1]
 80094f6:	2b0b      	cmp	r3, #11
 80094f8:	d851      	bhi.n	800959e <USBD_CDC_Setup+0x18a>
 80094fa:	a201      	add	r2, pc, #4	; (adr r2, 8009500 <USBD_CDC_Setup+0xec>)
 80094fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009500:	08009531 	.word	0x08009531
 8009504:	080095ad 	.word	0x080095ad
 8009508:	0800959f 	.word	0x0800959f
 800950c:	0800959f 	.word	0x0800959f
 8009510:	0800959f 	.word	0x0800959f
 8009514:	0800959f 	.word	0x0800959f
 8009518:	0800959f 	.word	0x0800959f
 800951c:	0800959f 	.word	0x0800959f
 8009520:	0800959f 	.word	0x0800959f
 8009524:	0800959f 	.word	0x0800959f
 8009528:	0800955b 	.word	0x0800955b
 800952c:	08009585 	.word	0x08009585
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009536:	b2db      	uxtb	r3, r3
 8009538:	2b03      	cmp	r3, #3
 800953a:	d107      	bne.n	800954c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800953c:	f107 030a 	add.w	r3, r7, #10
 8009540:	2202      	movs	r2, #2
 8009542:	4619      	mov	r1, r3
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f001 fd17 	bl	800af78 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800954a:	e032      	b.n	80095b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800954c:	6839      	ldr	r1, [r7, #0]
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f001 fca1 	bl	800ae96 <USBD_CtlError>
            ret = USBD_FAIL;
 8009554:	2303      	movs	r3, #3
 8009556:	75fb      	strb	r3, [r7, #23]
          break;
 8009558:	e02b      	b.n	80095b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009560:	b2db      	uxtb	r3, r3
 8009562:	2b03      	cmp	r3, #3
 8009564:	d107      	bne.n	8009576 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009566:	f107 030d 	add.w	r3, r7, #13
 800956a:	2201      	movs	r2, #1
 800956c:	4619      	mov	r1, r3
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f001 fd02 	bl	800af78 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009574:	e01d      	b.n	80095b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009576:	6839      	ldr	r1, [r7, #0]
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f001 fc8c 	bl	800ae96 <USBD_CtlError>
            ret = USBD_FAIL;
 800957e:	2303      	movs	r3, #3
 8009580:	75fb      	strb	r3, [r7, #23]
          break;
 8009582:	e016      	b.n	80095b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800958a:	b2db      	uxtb	r3, r3
 800958c:	2b03      	cmp	r3, #3
 800958e:	d00f      	beq.n	80095b0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009590:	6839      	ldr	r1, [r7, #0]
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f001 fc7f 	bl	800ae96 <USBD_CtlError>
            ret = USBD_FAIL;
 8009598:	2303      	movs	r3, #3
 800959a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800959c:	e008      	b.n	80095b0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800959e:	6839      	ldr	r1, [r7, #0]
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f001 fc78 	bl	800ae96 <USBD_CtlError>
          ret = USBD_FAIL;
 80095a6:	2303      	movs	r3, #3
 80095a8:	75fb      	strb	r3, [r7, #23]
          break;
 80095aa:	e002      	b.n	80095b2 <USBD_CDC_Setup+0x19e>
          break;
 80095ac:	bf00      	nop
 80095ae:	e008      	b.n	80095c2 <USBD_CDC_Setup+0x1ae>
          break;
 80095b0:	bf00      	nop
      }
      break;
 80095b2:	e006      	b.n	80095c2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80095b4:	6839      	ldr	r1, [r7, #0]
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f001 fc6d 	bl	800ae96 <USBD_CtlError>
      ret = USBD_FAIL;
 80095bc:	2303      	movs	r3, #3
 80095be:	75fb      	strb	r3, [r7, #23]
      break;
 80095c0:	bf00      	nop
  }

  return (uint8_t)ret;
 80095c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	3718      	adds	r7, #24
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}

080095cc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b084      	sub	sp, #16
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
 80095d4:	460b      	mov	r3, r1
 80095d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80095de:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	32b0      	adds	r2, #176	; 0xb0
 80095ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d101      	bne.n	80095f6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80095f2:	2303      	movs	r3, #3
 80095f4:	e065      	b.n	80096c2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	32b0      	adds	r2, #176	; 0xb0
 8009600:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009604:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009606:	78fb      	ldrb	r3, [r7, #3]
 8009608:	f003 020f 	and.w	r2, r3, #15
 800960c:	6879      	ldr	r1, [r7, #4]
 800960e:	4613      	mov	r3, r2
 8009610:	009b      	lsls	r3, r3, #2
 8009612:	4413      	add	r3, r2
 8009614:	009b      	lsls	r3, r3, #2
 8009616:	440b      	add	r3, r1
 8009618:	3318      	adds	r3, #24
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d02f      	beq.n	8009680 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009620:	78fb      	ldrb	r3, [r7, #3]
 8009622:	f003 020f 	and.w	r2, r3, #15
 8009626:	6879      	ldr	r1, [r7, #4]
 8009628:	4613      	mov	r3, r2
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	4413      	add	r3, r2
 800962e:	009b      	lsls	r3, r3, #2
 8009630:	440b      	add	r3, r1
 8009632:	3318      	adds	r3, #24
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	78fb      	ldrb	r3, [r7, #3]
 8009638:	f003 010f 	and.w	r1, r3, #15
 800963c:	68f8      	ldr	r0, [r7, #12]
 800963e:	460b      	mov	r3, r1
 8009640:	00db      	lsls	r3, r3, #3
 8009642:	440b      	add	r3, r1
 8009644:	009b      	lsls	r3, r3, #2
 8009646:	4403      	add	r3, r0
 8009648:	3348      	adds	r3, #72	; 0x48
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	fbb2 f1f3 	udiv	r1, r2, r3
 8009650:	fb01 f303 	mul.w	r3, r1, r3
 8009654:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009656:	2b00      	cmp	r3, #0
 8009658:	d112      	bne.n	8009680 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800965a:	78fb      	ldrb	r3, [r7, #3]
 800965c:	f003 020f 	and.w	r2, r3, #15
 8009660:	6879      	ldr	r1, [r7, #4]
 8009662:	4613      	mov	r3, r2
 8009664:	009b      	lsls	r3, r3, #2
 8009666:	4413      	add	r3, r2
 8009668:	009b      	lsls	r3, r3, #2
 800966a:	440b      	add	r3, r1
 800966c:	3318      	adds	r3, #24
 800966e:	2200      	movs	r2, #0
 8009670:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009672:	78f9      	ldrb	r1, [r7, #3]
 8009674:	2300      	movs	r3, #0
 8009676:	2200      	movs	r2, #0
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f002 f980 	bl	800b97e <USBD_LL_Transmit>
 800967e:	e01f      	b.n	80096c0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	2200      	movs	r2, #0
 8009684:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	33b0      	adds	r3, #176	; 0xb0
 8009692:	009b      	lsls	r3, r3, #2
 8009694:	4413      	add	r3, r2
 8009696:	685b      	ldr	r3, [r3, #4]
 8009698:	691b      	ldr	r3, [r3, #16]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d010      	beq.n	80096c0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	33b0      	adds	r3, #176	; 0xb0
 80096a8:	009b      	lsls	r3, r3, #2
 80096aa:	4413      	add	r3, r2
 80096ac:	685b      	ldr	r3, [r3, #4]
 80096ae:	691b      	ldr	r3, [r3, #16]
 80096b0:	68ba      	ldr	r2, [r7, #8]
 80096b2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80096b6:	68ba      	ldr	r2, [r7, #8]
 80096b8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80096bc:	78fa      	ldrb	r2, [r7, #3]
 80096be:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80096c0:	2300      	movs	r3, #0
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3710      	adds	r7, #16
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}

080096ca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80096ca:	b580      	push	{r7, lr}
 80096cc:	b084      	sub	sp, #16
 80096ce:	af00      	add	r7, sp, #0
 80096d0:	6078      	str	r0, [r7, #4]
 80096d2:	460b      	mov	r3, r1
 80096d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	32b0      	adds	r2, #176	; 0xb0
 80096e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096e4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	32b0      	adds	r2, #176	; 0xb0
 80096f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d101      	bne.n	80096fc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80096f8:	2303      	movs	r3, #3
 80096fa:	e01a      	b.n	8009732 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80096fc:	78fb      	ldrb	r3, [r7, #3]
 80096fe:	4619      	mov	r1, r3
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f002 f97e 	bl	800ba02 <USBD_LL_GetRxDataSize>
 8009706:	4602      	mov	r2, r0
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009714:	687a      	ldr	r2, [r7, #4]
 8009716:	33b0      	adds	r3, #176	; 0xb0
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	4413      	add	r3, r2
 800971c:	685b      	ldr	r3, [r3, #4]
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	68fa      	ldr	r2, [r7, #12]
 8009722:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009726:	68fa      	ldr	r2, [r7, #12]
 8009728:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800972c:	4611      	mov	r1, r2
 800972e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009730:	2300      	movs	r3, #0
}
 8009732:	4618      	mov	r0, r3
 8009734:	3710      	adds	r7, #16
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}

0800973a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800973a:	b580      	push	{r7, lr}
 800973c:	b084      	sub	sp, #16
 800973e:	af00      	add	r7, sp, #0
 8009740:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	32b0      	adds	r2, #176	; 0xb0
 800974c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009750:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d101      	bne.n	800975c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009758:	2303      	movs	r3, #3
 800975a:	e025      	b.n	80097a8 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009762:	687a      	ldr	r2, [r7, #4]
 8009764:	33b0      	adds	r3, #176	; 0xb0
 8009766:	009b      	lsls	r3, r3, #2
 8009768:	4413      	add	r3, r2
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d01a      	beq.n	80097a6 <USBD_CDC_EP0_RxReady+0x6c>
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009776:	2bff      	cmp	r3, #255	; 0xff
 8009778:	d015      	beq.n	80097a6 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009780:	687a      	ldr	r2, [r7, #4]
 8009782:	33b0      	adds	r3, #176	; 0xb0
 8009784:	009b      	lsls	r3, r3, #2
 8009786:	4413      	add	r3, r2
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	689b      	ldr	r3, [r3, #8]
 800978c:	68fa      	ldr	r2, [r7, #12]
 800978e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8009792:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009794:	68fa      	ldr	r2, [r7, #12]
 8009796:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800979a:	b292      	uxth	r2, r2
 800979c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	22ff      	movs	r2, #255	; 0xff
 80097a2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80097a6:	2300      	movs	r3, #0
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3710      	adds	r7, #16
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}

080097b0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b086      	sub	sp, #24
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80097b8:	2182      	movs	r1, #130	; 0x82
 80097ba:	4818      	ldr	r0, [pc, #96]	; (800981c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80097bc:	f000 fd09 	bl	800a1d2 <USBD_GetEpDesc>
 80097c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80097c2:	2101      	movs	r1, #1
 80097c4:	4815      	ldr	r0, [pc, #84]	; (800981c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80097c6:	f000 fd04 	bl	800a1d2 <USBD_GetEpDesc>
 80097ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80097cc:	2181      	movs	r1, #129	; 0x81
 80097ce:	4813      	ldr	r0, [pc, #76]	; (800981c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80097d0:	f000 fcff 	bl	800a1d2 <USBD_GetEpDesc>
 80097d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d002      	beq.n	80097e2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	2210      	movs	r2, #16
 80097e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80097e2:	693b      	ldr	r3, [r7, #16]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d006      	beq.n	80097f6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80097e8:	693b      	ldr	r3, [r7, #16]
 80097ea:	2200      	movs	r2, #0
 80097ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80097f0:	711a      	strb	r2, [r3, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d006      	beq.n	800980a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	2200      	movs	r2, #0
 8009800:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009804:	711a      	strb	r2, [r3, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2243      	movs	r2, #67	; 0x43
 800980e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009810:	4b02      	ldr	r3, [pc, #8]	; (800981c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009812:	4618      	mov	r0, r3
 8009814:	3718      	adds	r7, #24
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
 800981a:	bf00      	nop
 800981c:	20000060 	.word	0x20000060

08009820 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b086      	sub	sp, #24
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009828:	2182      	movs	r1, #130	; 0x82
 800982a:	4818      	ldr	r0, [pc, #96]	; (800988c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800982c:	f000 fcd1 	bl	800a1d2 <USBD_GetEpDesc>
 8009830:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009832:	2101      	movs	r1, #1
 8009834:	4815      	ldr	r0, [pc, #84]	; (800988c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009836:	f000 fccc 	bl	800a1d2 <USBD_GetEpDesc>
 800983a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800983c:	2181      	movs	r1, #129	; 0x81
 800983e:	4813      	ldr	r0, [pc, #76]	; (800988c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009840:	f000 fcc7 	bl	800a1d2 <USBD_GetEpDesc>
 8009844:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d002      	beq.n	8009852 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	2210      	movs	r2, #16
 8009850:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d006      	beq.n	8009866 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	2200      	movs	r2, #0
 800985c:	711a      	strb	r2, [r3, #4]
 800985e:	2200      	movs	r2, #0
 8009860:	f042 0202 	orr.w	r2, r2, #2
 8009864:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d006      	beq.n	800987a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	2200      	movs	r2, #0
 8009870:	711a      	strb	r2, [r3, #4]
 8009872:	2200      	movs	r2, #0
 8009874:	f042 0202 	orr.w	r2, r2, #2
 8009878:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2243      	movs	r2, #67	; 0x43
 800987e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009880:	4b02      	ldr	r3, [pc, #8]	; (800988c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009882:	4618      	mov	r0, r3
 8009884:	3718      	adds	r7, #24
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}
 800988a:	bf00      	nop
 800988c:	20000060 	.word	0x20000060

08009890 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b086      	sub	sp, #24
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009898:	2182      	movs	r1, #130	; 0x82
 800989a:	4818      	ldr	r0, [pc, #96]	; (80098fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800989c:	f000 fc99 	bl	800a1d2 <USBD_GetEpDesc>
 80098a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80098a2:	2101      	movs	r1, #1
 80098a4:	4815      	ldr	r0, [pc, #84]	; (80098fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80098a6:	f000 fc94 	bl	800a1d2 <USBD_GetEpDesc>
 80098aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80098ac:	2181      	movs	r1, #129	; 0x81
 80098ae:	4813      	ldr	r0, [pc, #76]	; (80098fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80098b0:	f000 fc8f 	bl	800a1d2 <USBD_GetEpDesc>
 80098b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d002      	beq.n	80098c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	2210      	movs	r2, #16
 80098c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80098c2:	693b      	ldr	r3, [r7, #16]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d006      	beq.n	80098d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	2200      	movs	r2, #0
 80098cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80098d0:	711a      	strb	r2, [r3, #4]
 80098d2:	2200      	movs	r2, #0
 80098d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d006      	beq.n	80098ea <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2200      	movs	r2, #0
 80098e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80098e4:	711a      	strb	r2, [r3, #4]
 80098e6:	2200      	movs	r2, #0
 80098e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2243      	movs	r2, #67	; 0x43
 80098ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80098f0:	4b02      	ldr	r3, [pc, #8]	; (80098fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3718      	adds	r7, #24
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}
 80098fa:	bf00      	nop
 80098fc:	20000060 	.word	0x20000060

08009900 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009900:	b480      	push	{r7}
 8009902:	b083      	sub	sp, #12
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	220a      	movs	r2, #10
 800990c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800990e:	4b03      	ldr	r3, [pc, #12]	; (800991c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009910:	4618      	mov	r0, r3
 8009912:	370c      	adds	r7, #12
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr
 800991c:	2000001c 	.word	0x2000001c

08009920 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009920:	b480      	push	{r7}
 8009922:	b083      	sub	sp, #12
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d101      	bne.n	8009934 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009930:	2303      	movs	r3, #3
 8009932:	e009      	b.n	8009948 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800993a:	687a      	ldr	r2, [r7, #4]
 800993c:	33b0      	adds	r3, #176	; 0xb0
 800993e:	009b      	lsls	r3, r3, #2
 8009940:	4413      	add	r3, r2
 8009942:	683a      	ldr	r2, [r7, #0]
 8009944:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009946:	2300      	movs	r3, #0
}
 8009948:	4618      	mov	r0, r3
 800994a:	370c      	adds	r7, #12
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr

08009954 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009954:	b480      	push	{r7}
 8009956:	b087      	sub	sp, #28
 8009958:	af00      	add	r7, sp, #0
 800995a:	60f8      	str	r0, [r7, #12]
 800995c:	60b9      	str	r1, [r7, #8]
 800995e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	32b0      	adds	r2, #176	; 0xb0
 800996a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800996e:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d101      	bne.n	800997a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009976:	2303      	movs	r3, #3
 8009978:	e008      	b.n	800998c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	68ba      	ldr	r2, [r7, #8]
 800997e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800998a:	2300      	movs	r3, #0
}
 800998c:	4618      	mov	r0, r3
 800998e:	371c      	adds	r7, #28
 8009990:	46bd      	mov	sp, r7
 8009992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009996:	4770      	bx	lr

08009998 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009998:	b480      	push	{r7}
 800999a:	b085      	sub	sp, #20
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
 80099a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	32b0      	adds	r2, #176	; 0xb0
 80099ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099b0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d101      	bne.n	80099bc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80099b8:	2303      	movs	r3, #3
 80099ba:	e004      	b.n	80099c6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	683a      	ldr	r2, [r7, #0]
 80099c0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80099c4:	2300      	movs	r3, #0
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3714      	adds	r7, #20
 80099ca:	46bd      	mov	sp, r7
 80099cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d0:	4770      	bx	lr
	...

080099d4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b084      	sub	sp, #16
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	32b0      	adds	r2, #176	; 0xb0
 80099e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099ea:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	32b0      	adds	r2, #176	; 0xb0
 80099f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d101      	bne.n	8009a02 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80099fe:	2303      	movs	r3, #3
 8009a00:	e018      	b.n	8009a34 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	7c1b      	ldrb	r3, [r3, #16]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d10a      	bne.n	8009a20 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009a0a:	4b0c      	ldr	r3, [pc, #48]	; (8009a3c <USBD_CDC_ReceivePacket+0x68>)
 8009a0c:	7819      	ldrb	r1, [r3, #0]
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009a14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f001 ffd1 	bl	800b9c0 <USBD_LL_PrepareReceive>
 8009a1e:	e008      	b.n	8009a32 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009a20:	4b06      	ldr	r3, [pc, #24]	; (8009a3c <USBD_CDC_ReceivePacket+0x68>)
 8009a22:	7819      	ldrb	r1, [r3, #0]
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009a2a:	2340      	movs	r3, #64	; 0x40
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f001 ffc7 	bl	800b9c0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009a32:	2300      	movs	r3, #0
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3710      	adds	r7, #16
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}
 8009a3c:	200000a4 	.word	0x200000a4

08009a40 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b086      	sub	sp, #24
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	60f8      	str	r0, [r7, #12]
 8009a48:	60b9      	str	r1, [r7, #8]
 8009a4a:	4613      	mov	r3, r2
 8009a4c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d101      	bne.n	8009a58 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009a54:	2303      	movs	r3, #3
 8009a56:	e01f      	b.n	8009a98 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	2200      	movs	r2, #0
 8009a64:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d003      	beq.n	8009a7e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	68ba      	ldr	r2, [r7, #8]
 8009a7a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	2201      	movs	r2, #1
 8009a82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	79fa      	ldrb	r2, [r7, #7]
 8009a8a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009a8c:	68f8      	ldr	r0, [r7, #12]
 8009a8e:	f001 fe41 	bl	800b714 <USBD_LL_Init>
 8009a92:	4603      	mov	r3, r0
 8009a94:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009a96:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3718      	adds	r7, #24
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
 8009aa8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d101      	bne.n	8009ab8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009ab4:	2303      	movs	r3, #3
 8009ab6:	e025      	b.n	8009b04 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	683a      	ldr	r2, [r7, #0]
 8009abc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	32ae      	adds	r2, #174	; 0xae
 8009aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d00f      	beq.n	8009af4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	32ae      	adds	r2, #174	; 0xae
 8009ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ae4:	f107 020e 	add.w	r2, r7, #14
 8009ae8:	4610      	mov	r0, r2
 8009aea:	4798      	blx	r3
 8009aec:	4602      	mov	r2, r0
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009afa:	1c5a      	adds	r2, r3, #1
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8009b02:	2300      	movs	r3, #0
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3710      	adds	r7, #16
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	bd80      	pop	{r7, pc}

08009b0c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b082      	sub	sp, #8
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f001 fe49 	bl	800b7ac <USBD_LL_Start>
 8009b1a:	4603      	mov	r3, r0
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3708      	adds	r7, #8
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}

08009b24 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b083      	sub	sp, #12
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009b2c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	370c      	adds	r7, #12
 8009b32:	46bd      	mov	sp, r7
 8009b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b38:	4770      	bx	lr

08009b3a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009b3a:	b580      	push	{r7, lr}
 8009b3c:	b084      	sub	sp, #16
 8009b3e:	af00      	add	r7, sp, #0
 8009b40:	6078      	str	r0, [r7, #4]
 8009b42:	460b      	mov	r3, r1
 8009b44:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b46:	2300      	movs	r3, #0
 8009b48:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d009      	beq.n	8009b68 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	78fa      	ldrb	r2, [r7, #3]
 8009b5e:	4611      	mov	r1, r2
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	4798      	blx	r3
 8009b64:	4603      	mov	r3, r0
 8009b66:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3710      	adds	r7, #16
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}

08009b72 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009b72:	b580      	push	{r7, lr}
 8009b74:	b084      	sub	sp, #16
 8009b76:	af00      	add	r7, sp, #0
 8009b78:	6078      	str	r0, [r7, #4]
 8009b7a:	460b      	mov	r3, r1
 8009b7c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b7e:	2300      	movs	r3, #0
 8009b80:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b88:	685b      	ldr	r3, [r3, #4]
 8009b8a:	78fa      	ldrb	r2, [r7, #3]
 8009b8c:	4611      	mov	r1, r2
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	4798      	blx	r3
 8009b92:	4603      	mov	r3, r0
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d001      	beq.n	8009b9c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009b98:	2303      	movs	r3, #3
 8009b9a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3710      	adds	r7, #16
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bd80      	pop	{r7, pc}

08009ba6 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009ba6:	b580      	push	{r7, lr}
 8009ba8:	b084      	sub	sp, #16
 8009baa:	af00      	add	r7, sp, #0
 8009bac:	6078      	str	r0, [r7, #4]
 8009bae:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009bb6:	6839      	ldr	r1, [r7, #0]
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f001 f932 	bl	800ae22 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009bcc:	461a      	mov	r2, r3
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009bda:	f003 031f 	and.w	r3, r3, #31
 8009bde:	2b02      	cmp	r3, #2
 8009be0:	d01a      	beq.n	8009c18 <USBD_LL_SetupStage+0x72>
 8009be2:	2b02      	cmp	r3, #2
 8009be4:	d822      	bhi.n	8009c2c <USBD_LL_SetupStage+0x86>
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d002      	beq.n	8009bf0 <USBD_LL_SetupStage+0x4a>
 8009bea:	2b01      	cmp	r3, #1
 8009bec:	d00a      	beq.n	8009c04 <USBD_LL_SetupStage+0x5e>
 8009bee:	e01d      	b.n	8009c2c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009bf6:	4619      	mov	r1, r3
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f000 fb5f 	bl	800a2bc <USBD_StdDevReq>
 8009bfe:	4603      	mov	r3, r0
 8009c00:	73fb      	strb	r3, [r7, #15]
      break;
 8009c02:	e020      	b.n	8009c46 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c0a:	4619      	mov	r1, r3
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f000 fbc7 	bl	800a3a0 <USBD_StdItfReq>
 8009c12:	4603      	mov	r3, r0
 8009c14:	73fb      	strb	r3, [r7, #15]
      break;
 8009c16:	e016      	b.n	8009c46 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c1e:	4619      	mov	r1, r3
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f000 fc29 	bl	800a478 <USBD_StdEPReq>
 8009c26:	4603      	mov	r3, r0
 8009c28:	73fb      	strb	r3, [r7, #15]
      break;
 8009c2a:	e00c      	b.n	8009c46 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009c32:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009c36:	b2db      	uxtb	r3, r3
 8009c38:	4619      	mov	r1, r3
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f001 fe16 	bl	800b86c <USBD_LL_StallEP>
 8009c40:	4603      	mov	r3, r0
 8009c42:	73fb      	strb	r3, [r7, #15]
      break;
 8009c44:	bf00      	nop
  }

  return ret;
 8009c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3710      	adds	r7, #16
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}

08009c50 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b086      	sub	sp, #24
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60f8      	str	r0, [r7, #12]
 8009c58:	460b      	mov	r3, r1
 8009c5a:	607a      	str	r2, [r7, #4]
 8009c5c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009c5e:	2300      	movs	r3, #0
 8009c60:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009c62:	7afb      	ldrb	r3, [r7, #11]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d16e      	bne.n	8009d46 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009c6e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009c76:	2b03      	cmp	r3, #3
 8009c78:	f040 8098 	bne.w	8009dac <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009c7c:	693b      	ldr	r3, [r7, #16]
 8009c7e:	689a      	ldr	r2, [r3, #8]
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	68db      	ldr	r3, [r3, #12]
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d913      	bls.n	8009cb0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	689a      	ldr	r2, [r3, #8]
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	68db      	ldr	r3, [r3, #12]
 8009c90:	1ad2      	subs	r2, r2, r3
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009c96:	693b      	ldr	r3, [r7, #16]
 8009c98:	68da      	ldr	r2, [r3, #12]
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	bf28      	it	cs
 8009ca2:	4613      	movcs	r3, r2
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	6879      	ldr	r1, [r7, #4]
 8009ca8:	68f8      	ldr	r0, [r7, #12]
 8009caa:	f001 f9ae 	bl	800b00a <USBD_CtlContinueRx>
 8009cae:	e07d      	b.n	8009dac <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009cb6:	f003 031f 	and.w	r3, r3, #31
 8009cba:	2b02      	cmp	r3, #2
 8009cbc:	d014      	beq.n	8009ce8 <USBD_LL_DataOutStage+0x98>
 8009cbe:	2b02      	cmp	r3, #2
 8009cc0:	d81d      	bhi.n	8009cfe <USBD_LL_DataOutStage+0xae>
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d002      	beq.n	8009ccc <USBD_LL_DataOutStage+0x7c>
 8009cc6:	2b01      	cmp	r3, #1
 8009cc8:	d003      	beq.n	8009cd2 <USBD_LL_DataOutStage+0x82>
 8009cca:	e018      	b.n	8009cfe <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	75bb      	strb	r3, [r7, #22]
            break;
 8009cd0:	e018      	b.n	8009d04 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	4619      	mov	r1, r3
 8009cdc:	68f8      	ldr	r0, [r7, #12]
 8009cde:	f000 fa5e 	bl	800a19e <USBD_CoreFindIF>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	75bb      	strb	r3, [r7, #22]
            break;
 8009ce6:	e00d      	b.n	8009d04 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009cee:	b2db      	uxtb	r3, r3
 8009cf0:	4619      	mov	r1, r3
 8009cf2:	68f8      	ldr	r0, [r7, #12]
 8009cf4:	f000 fa60 	bl	800a1b8 <USBD_CoreFindEP>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	75bb      	strb	r3, [r7, #22]
            break;
 8009cfc:	e002      	b.n	8009d04 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	75bb      	strb	r3, [r7, #22]
            break;
 8009d02:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009d04:	7dbb      	ldrb	r3, [r7, #22]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d119      	bne.n	8009d3e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	2b03      	cmp	r3, #3
 8009d14:	d113      	bne.n	8009d3e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009d16:	7dba      	ldrb	r2, [r7, #22]
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	32ae      	adds	r2, #174	; 0xae
 8009d1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d20:	691b      	ldr	r3, [r3, #16]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d00b      	beq.n	8009d3e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009d26:	7dba      	ldrb	r2, [r7, #22]
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009d2e:	7dba      	ldrb	r2, [r7, #22]
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	32ae      	adds	r2, #174	; 0xae
 8009d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d38:	691b      	ldr	r3, [r3, #16]
 8009d3a:	68f8      	ldr	r0, [r7, #12]
 8009d3c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009d3e:	68f8      	ldr	r0, [r7, #12]
 8009d40:	f001 f974 	bl	800b02c <USBD_CtlSendStatus>
 8009d44:	e032      	b.n	8009dac <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009d46:	7afb      	ldrb	r3, [r7, #11]
 8009d48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d4c:	b2db      	uxtb	r3, r3
 8009d4e:	4619      	mov	r1, r3
 8009d50:	68f8      	ldr	r0, [r7, #12]
 8009d52:	f000 fa31 	bl	800a1b8 <USBD_CoreFindEP>
 8009d56:	4603      	mov	r3, r0
 8009d58:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009d5a:	7dbb      	ldrb	r3, [r7, #22]
 8009d5c:	2bff      	cmp	r3, #255	; 0xff
 8009d5e:	d025      	beq.n	8009dac <USBD_LL_DataOutStage+0x15c>
 8009d60:	7dbb      	ldrb	r3, [r7, #22]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d122      	bne.n	8009dac <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d6c:	b2db      	uxtb	r3, r3
 8009d6e:	2b03      	cmp	r3, #3
 8009d70:	d117      	bne.n	8009da2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009d72:	7dba      	ldrb	r2, [r7, #22]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	32ae      	adds	r2, #174	; 0xae
 8009d78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d7c:	699b      	ldr	r3, [r3, #24]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d00f      	beq.n	8009da2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009d82:	7dba      	ldrb	r2, [r7, #22]
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009d8a:	7dba      	ldrb	r2, [r7, #22]
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	32ae      	adds	r2, #174	; 0xae
 8009d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d94:	699b      	ldr	r3, [r3, #24]
 8009d96:	7afa      	ldrb	r2, [r7, #11]
 8009d98:	4611      	mov	r1, r2
 8009d9a:	68f8      	ldr	r0, [r7, #12]
 8009d9c:	4798      	blx	r3
 8009d9e:	4603      	mov	r3, r0
 8009da0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009da2:	7dfb      	ldrb	r3, [r7, #23]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d001      	beq.n	8009dac <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009da8:	7dfb      	ldrb	r3, [r7, #23]
 8009daa:	e000      	b.n	8009dae <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009dac:	2300      	movs	r3, #0
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3718      	adds	r7, #24
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}

08009db6 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009db6:	b580      	push	{r7, lr}
 8009db8:	b086      	sub	sp, #24
 8009dba:	af00      	add	r7, sp, #0
 8009dbc:	60f8      	str	r0, [r7, #12]
 8009dbe:	460b      	mov	r3, r1
 8009dc0:	607a      	str	r2, [r7, #4]
 8009dc2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009dc4:	7afb      	ldrb	r3, [r7, #11]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d16f      	bne.n	8009eaa <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	3314      	adds	r3, #20
 8009dce:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009dd6:	2b02      	cmp	r3, #2
 8009dd8:	d15a      	bne.n	8009e90 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	689a      	ldr	r2, [r3, #8]
 8009dde:	693b      	ldr	r3, [r7, #16]
 8009de0:	68db      	ldr	r3, [r3, #12]
 8009de2:	429a      	cmp	r2, r3
 8009de4:	d914      	bls.n	8009e10 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	689a      	ldr	r2, [r3, #8]
 8009dea:	693b      	ldr	r3, [r7, #16]
 8009dec:	68db      	ldr	r3, [r3, #12]
 8009dee:	1ad2      	subs	r2, r2, r3
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009df4:	693b      	ldr	r3, [r7, #16]
 8009df6:	689b      	ldr	r3, [r3, #8]
 8009df8:	461a      	mov	r2, r3
 8009dfa:	6879      	ldr	r1, [r7, #4]
 8009dfc:	68f8      	ldr	r0, [r7, #12]
 8009dfe:	f001 f8d6 	bl	800afae <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e02:	2300      	movs	r3, #0
 8009e04:	2200      	movs	r2, #0
 8009e06:	2100      	movs	r1, #0
 8009e08:	68f8      	ldr	r0, [r7, #12]
 8009e0a:	f001 fdd9 	bl	800b9c0 <USBD_LL_PrepareReceive>
 8009e0e:	e03f      	b.n	8009e90 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	68da      	ldr	r2, [r3, #12]
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	689b      	ldr	r3, [r3, #8]
 8009e18:	429a      	cmp	r2, r3
 8009e1a:	d11c      	bne.n	8009e56 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009e1c:	693b      	ldr	r3, [r7, #16]
 8009e1e:	685a      	ldr	r2, [r3, #4]
 8009e20:	693b      	ldr	r3, [r7, #16]
 8009e22:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009e24:	429a      	cmp	r2, r3
 8009e26:	d316      	bcc.n	8009e56 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	685a      	ldr	r2, [r3, #4]
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d20f      	bcs.n	8009e56 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009e36:	2200      	movs	r2, #0
 8009e38:	2100      	movs	r1, #0
 8009e3a:	68f8      	ldr	r0, [r7, #12]
 8009e3c:	f001 f8b7 	bl	800afae <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	2200      	movs	r2, #0
 8009e44:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e48:	2300      	movs	r3, #0
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	2100      	movs	r1, #0
 8009e4e:	68f8      	ldr	r0, [r7, #12]
 8009e50:	f001 fdb6 	bl	800b9c0 <USBD_LL_PrepareReceive>
 8009e54:	e01c      	b.n	8009e90 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	2b03      	cmp	r3, #3
 8009e60:	d10f      	bne.n	8009e82 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e68:	68db      	ldr	r3, [r3, #12]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d009      	beq.n	8009e82 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	2200      	movs	r2, #0
 8009e72:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e7c:	68db      	ldr	r3, [r3, #12]
 8009e7e:	68f8      	ldr	r0, [r7, #12]
 8009e80:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009e82:	2180      	movs	r1, #128	; 0x80
 8009e84:	68f8      	ldr	r0, [r7, #12]
 8009e86:	f001 fcf1 	bl	800b86c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009e8a:	68f8      	ldr	r0, [r7, #12]
 8009e8c:	f001 f8e1 	bl	800b052 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d03a      	beq.n	8009f10 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009e9a:	68f8      	ldr	r0, [r7, #12]
 8009e9c:	f7ff fe42 	bl	8009b24 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009ea8:	e032      	b.n	8009f10 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009eaa:	7afb      	ldrb	r3, [r7, #11]
 8009eac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009eb0:	b2db      	uxtb	r3, r3
 8009eb2:	4619      	mov	r1, r3
 8009eb4:	68f8      	ldr	r0, [r7, #12]
 8009eb6:	f000 f97f 	bl	800a1b8 <USBD_CoreFindEP>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009ebe:	7dfb      	ldrb	r3, [r7, #23]
 8009ec0:	2bff      	cmp	r3, #255	; 0xff
 8009ec2:	d025      	beq.n	8009f10 <USBD_LL_DataInStage+0x15a>
 8009ec4:	7dfb      	ldrb	r3, [r7, #23]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d122      	bne.n	8009f10 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	2b03      	cmp	r3, #3
 8009ed4:	d11c      	bne.n	8009f10 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009ed6:	7dfa      	ldrb	r2, [r7, #23]
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	32ae      	adds	r2, #174	; 0xae
 8009edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ee0:	695b      	ldr	r3, [r3, #20]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d014      	beq.n	8009f10 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009ee6:	7dfa      	ldrb	r2, [r7, #23]
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009eee:	7dfa      	ldrb	r2, [r7, #23]
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	32ae      	adds	r2, #174	; 0xae
 8009ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ef8:	695b      	ldr	r3, [r3, #20]
 8009efa:	7afa      	ldrb	r2, [r7, #11]
 8009efc:	4611      	mov	r1, r2
 8009efe:	68f8      	ldr	r0, [r7, #12]
 8009f00:	4798      	blx	r3
 8009f02:	4603      	mov	r3, r0
 8009f04:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009f06:	7dbb      	ldrb	r3, [r7, #22]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d001      	beq.n	8009f10 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009f0c:	7dbb      	ldrb	r3, [r7, #22]
 8009f0e:	e000      	b.n	8009f12 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009f10:	2300      	movs	r3, #0
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3718      	adds	r7, #24
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}

08009f1a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009f1a:	b580      	push	{r7, lr}
 8009f1c:	b084      	sub	sp, #16
 8009f1e:	af00      	add	r7, sp, #0
 8009f20:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f22:	2300      	movs	r3, #0
 8009f24:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2201      	movs	r2, #1
 8009f2a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2200      	movs	r2, #0
 8009f32:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2200      	movs	r2, #0
 8009f48:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d014      	beq.n	8009f80 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f5c:	685b      	ldr	r3, [r3, #4]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d00e      	beq.n	8009f80 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	687a      	ldr	r2, [r7, #4]
 8009f6c:	6852      	ldr	r2, [r2, #4]
 8009f6e:	b2d2      	uxtb	r2, r2
 8009f70:	4611      	mov	r1, r2
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	4798      	blx	r3
 8009f76:	4603      	mov	r3, r0
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d001      	beq.n	8009f80 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009f7c:	2303      	movs	r3, #3
 8009f7e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009f80:	2340      	movs	r3, #64	; 0x40
 8009f82:	2200      	movs	r2, #0
 8009f84:	2100      	movs	r1, #0
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f001 fc2b 	bl	800b7e2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2201      	movs	r2, #1
 8009f90:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2240      	movs	r2, #64	; 0x40
 8009f98:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009f9c:	2340      	movs	r3, #64	; 0x40
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	2180      	movs	r1, #128	; 0x80
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f001 fc1d 	bl	800b7e2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2201      	movs	r2, #1
 8009fac:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2240      	movs	r2, #64	; 0x40
 8009fb2:	621a      	str	r2, [r3, #32]

  return ret;
 8009fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3710      	adds	r7, #16
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}

08009fbe <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009fbe:	b480      	push	{r7}
 8009fc0:	b083      	sub	sp, #12
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	6078      	str	r0, [r7, #4]
 8009fc6:	460b      	mov	r3, r1
 8009fc8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	78fa      	ldrb	r2, [r7, #3]
 8009fce:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009fd0:	2300      	movs	r3, #0
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	370c      	adds	r7, #12
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fdc:	4770      	bx	lr

08009fde <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009fde:	b480      	push	{r7}
 8009fe0:	b083      	sub	sp, #12
 8009fe2:	af00      	add	r7, sp, #0
 8009fe4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fec:	b2da      	uxtb	r2, r3
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2204      	movs	r2, #4
 8009ff8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009ffc:	2300      	movs	r3, #0
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	370c      	adds	r7, #12
 800a002:	46bd      	mov	sp, r7
 800a004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a008:	4770      	bx	lr

0800a00a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a00a:	b480      	push	{r7}
 800a00c:	b083      	sub	sp, #12
 800a00e:	af00      	add	r7, sp, #0
 800a010:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a018:	b2db      	uxtb	r3, r3
 800a01a:	2b04      	cmp	r3, #4
 800a01c:	d106      	bne.n	800a02c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a024:	b2da      	uxtb	r2, r3
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a02c:	2300      	movs	r3, #0
}
 800a02e:	4618      	mov	r0, r3
 800a030:	370c      	adds	r7, #12
 800a032:	46bd      	mov	sp, r7
 800a034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a038:	4770      	bx	lr

0800a03a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a03a:	b580      	push	{r7, lr}
 800a03c:	b082      	sub	sp, #8
 800a03e:	af00      	add	r7, sp, #0
 800a040:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a048:	b2db      	uxtb	r3, r3
 800a04a:	2b03      	cmp	r3, #3
 800a04c:	d110      	bne.n	800a070 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a054:	2b00      	cmp	r3, #0
 800a056:	d00b      	beq.n	800a070 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a05e:	69db      	ldr	r3, [r3, #28]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d005      	beq.n	800a070 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a06a:	69db      	ldr	r3, [r3, #28]
 800a06c:	6878      	ldr	r0, [r7, #4]
 800a06e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a070:	2300      	movs	r3, #0
}
 800a072:	4618      	mov	r0, r3
 800a074:	3708      	adds	r7, #8
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}

0800a07a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a07a:	b580      	push	{r7, lr}
 800a07c:	b082      	sub	sp, #8
 800a07e:	af00      	add	r7, sp, #0
 800a080:	6078      	str	r0, [r7, #4]
 800a082:	460b      	mov	r3, r1
 800a084:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	32ae      	adds	r2, #174	; 0xae
 800a090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d101      	bne.n	800a09c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a098:	2303      	movs	r3, #3
 800a09a:	e01c      	b.n	800a0d6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	2b03      	cmp	r3, #3
 800a0a6:	d115      	bne.n	800a0d4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	32ae      	adds	r2, #174	; 0xae
 800a0b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0b6:	6a1b      	ldr	r3, [r3, #32]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d00b      	beq.n	800a0d4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	32ae      	adds	r2, #174	; 0xae
 800a0c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0ca:	6a1b      	ldr	r3, [r3, #32]
 800a0cc:	78fa      	ldrb	r2, [r7, #3]
 800a0ce:	4611      	mov	r1, r2
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a0d4:	2300      	movs	r3, #0
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3708      	adds	r7, #8
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}

0800a0de <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a0de:	b580      	push	{r7, lr}
 800a0e0:	b082      	sub	sp, #8
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	6078      	str	r0, [r7, #4]
 800a0e6:	460b      	mov	r3, r1
 800a0e8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	32ae      	adds	r2, #174	; 0xae
 800a0f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d101      	bne.n	800a100 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a0fc:	2303      	movs	r3, #3
 800a0fe:	e01c      	b.n	800a13a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a106:	b2db      	uxtb	r3, r3
 800a108:	2b03      	cmp	r3, #3
 800a10a:	d115      	bne.n	800a138 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	32ae      	adds	r2, #174	; 0xae
 800a116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a11a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d00b      	beq.n	800a138 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	32ae      	adds	r2, #174	; 0xae
 800a12a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a12e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a130:	78fa      	ldrb	r2, [r7, #3]
 800a132:	4611      	mov	r1, r2
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a138:	2300      	movs	r3, #0
}
 800a13a:	4618      	mov	r0, r3
 800a13c:	3708      	adds	r7, #8
 800a13e:	46bd      	mov	sp, r7
 800a140:	bd80      	pop	{r7, pc}

0800a142 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a142:	b480      	push	{r7}
 800a144:	b083      	sub	sp, #12
 800a146:	af00      	add	r7, sp, #0
 800a148:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a14a:	2300      	movs	r3, #0
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	370c      	adds	r7, #12
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr

0800a158 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b084      	sub	sp, #16
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a160:	2300      	movs	r3, #0
 800a162:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2201      	movs	r2, #1
 800a168:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a172:	2b00      	cmp	r3, #0
 800a174:	d00e      	beq.n	800a194 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a17c:	685b      	ldr	r3, [r3, #4]
 800a17e:	687a      	ldr	r2, [r7, #4]
 800a180:	6852      	ldr	r2, [r2, #4]
 800a182:	b2d2      	uxtb	r2, r2
 800a184:	4611      	mov	r1, r2
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	4798      	blx	r3
 800a18a:	4603      	mov	r3, r0
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d001      	beq.n	800a194 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a190:	2303      	movs	r3, #3
 800a192:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a194:	7bfb      	ldrb	r3, [r7, #15]
}
 800a196:	4618      	mov	r0, r3
 800a198:	3710      	adds	r7, #16
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}

0800a19e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a19e:	b480      	push	{r7}
 800a1a0:	b083      	sub	sp, #12
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	6078      	str	r0, [r7, #4]
 800a1a6:	460b      	mov	r3, r1
 800a1a8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a1aa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	370c      	adds	r7, #12
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b6:	4770      	bx	lr

0800a1b8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b083      	sub	sp, #12
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	460b      	mov	r3, r1
 800a1c2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a1c4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	370c      	adds	r7, #12
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d0:	4770      	bx	lr

0800a1d2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a1d2:	b580      	push	{r7, lr}
 800a1d4:	b086      	sub	sp, #24
 800a1d6:	af00      	add	r7, sp, #0
 800a1d8:	6078      	str	r0, [r7, #4]
 800a1da:	460b      	mov	r3, r1
 800a1dc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	885b      	ldrh	r3, [r3, #2]
 800a1ee:	b29a      	uxth	r2, r3
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	781b      	ldrb	r3, [r3, #0]
 800a1f4:	b29b      	uxth	r3, r3
 800a1f6:	429a      	cmp	r2, r3
 800a1f8:	d920      	bls.n	800a23c <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	781b      	ldrb	r3, [r3, #0]
 800a1fe:	b29b      	uxth	r3, r3
 800a200:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a202:	e013      	b.n	800a22c <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a204:	f107 030a 	add.w	r3, r7, #10
 800a208:	4619      	mov	r1, r3
 800a20a:	6978      	ldr	r0, [r7, #20]
 800a20c:	f000 f81b 	bl	800a246 <USBD_GetNextDesc>
 800a210:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	785b      	ldrb	r3, [r3, #1]
 800a216:	2b05      	cmp	r3, #5
 800a218:	d108      	bne.n	800a22c <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	789b      	ldrb	r3, [r3, #2]
 800a222:	78fa      	ldrb	r2, [r7, #3]
 800a224:	429a      	cmp	r2, r3
 800a226:	d008      	beq.n	800a23a <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a228:	2300      	movs	r3, #0
 800a22a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	885b      	ldrh	r3, [r3, #2]
 800a230:	b29a      	uxth	r2, r3
 800a232:	897b      	ldrh	r3, [r7, #10]
 800a234:	429a      	cmp	r2, r3
 800a236:	d8e5      	bhi.n	800a204 <USBD_GetEpDesc+0x32>
 800a238:	e000      	b.n	800a23c <USBD_GetEpDesc+0x6a>
          break;
 800a23a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a23c:	693b      	ldr	r3, [r7, #16]
}
 800a23e:	4618      	mov	r0, r3
 800a240:	3718      	adds	r7, #24
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}

0800a246 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a246:	b480      	push	{r7}
 800a248:	b085      	sub	sp, #20
 800a24a:	af00      	add	r7, sp, #0
 800a24c:	6078      	str	r0, [r7, #4]
 800a24e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	881a      	ldrh	r2, [r3, #0]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	781b      	ldrb	r3, [r3, #0]
 800a25c:	b29b      	uxth	r3, r3
 800a25e:	4413      	add	r3, r2
 800a260:	b29a      	uxth	r2, r3
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	461a      	mov	r2, r3
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	4413      	add	r3, r2
 800a270:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a272:	68fb      	ldr	r3, [r7, #12]
}
 800a274:	4618      	mov	r0, r3
 800a276:	3714      	adds	r7, #20
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr

0800a280 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a280:	b480      	push	{r7}
 800a282:	b087      	sub	sp, #28
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	781b      	ldrb	r3, [r3, #0]
 800a290:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	3301      	adds	r3, #1
 800a296:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a298:	697b      	ldr	r3, [r7, #20]
 800a29a:	781b      	ldrb	r3, [r3, #0]
 800a29c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a29e:	8a3b      	ldrh	r3, [r7, #16]
 800a2a0:	021b      	lsls	r3, r3, #8
 800a2a2:	b21a      	sxth	r2, r3
 800a2a4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	b21b      	sxth	r3, r3
 800a2ac:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a2ae:	89fb      	ldrh	r3, [r7, #14]
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	371c      	adds	r7, #28
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr

0800a2bc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b084      	sub	sp, #16
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
 800a2c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	781b      	ldrb	r3, [r3, #0]
 800a2ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a2d2:	2b40      	cmp	r3, #64	; 0x40
 800a2d4:	d005      	beq.n	800a2e2 <USBD_StdDevReq+0x26>
 800a2d6:	2b40      	cmp	r3, #64	; 0x40
 800a2d8:	d857      	bhi.n	800a38a <USBD_StdDevReq+0xce>
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d00f      	beq.n	800a2fe <USBD_StdDevReq+0x42>
 800a2de:	2b20      	cmp	r3, #32
 800a2e0:	d153      	bne.n	800a38a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	32ae      	adds	r2, #174	; 0xae
 800a2ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2f0:	689b      	ldr	r3, [r3, #8]
 800a2f2:	6839      	ldr	r1, [r7, #0]
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	4798      	blx	r3
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	73fb      	strb	r3, [r7, #15]
      break;
 800a2fc:	e04a      	b.n	800a394 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	785b      	ldrb	r3, [r3, #1]
 800a302:	2b09      	cmp	r3, #9
 800a304:	d83b      	bhi.n	800a37e <USBD_StdDevReq+0xc2>
 800a306:	a201      	add	r2, pc, #4	; (adr r2, 800a30c <USBD_StdDevReq+0x50>)
 800a308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a30c:	0800a361 	.word	0x0800a361
 800a310:	0800a375 	.word	0x0800a375
 800a314:	0800a37f 	.word	0x0800a37f
 800a318:	0800a36b 	.word	0x0800a36b
 800a31c:	0800a37f 	.word	0x0800a37f
 800a320:	0800a33f 	.word	0x0800a33f
 800a324:	0800a335 	.word	0x0800a335
 800a328:	0800a37f 	.word	0x0800a37f
 800a32c:	0800a357 	.word	0x0800a357
 800a330:	0800a349 	.word	0x0800a349
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a334:	6839      	ldr	r1, [r7, #0]
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f000 fa3c 	bl	800a7b4 <USBD_GetDescriptor>
          break;
 800a33c:	e024      	b.n	800a388 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a33e:	6839      	ldr	r1, [r7, #0]
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f000 fbcb 	bl	800aadc <USBD_SetAddress>
          break;
 800a346:	e01f      	b.n	800a388 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a348:	6839      	ldr	r1, [r7, #0]
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	f000 fc0a 	bl	800ab64 <USBD_SetConfig>
 800a350:	4603      	mov	r3, r0
 800a352:	73fb      	strb	r3, [r7, #15]
          break;
 800a354:	e018      	b.n	800a388 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a356:	6839      	ldr	r1, [r7, #0]
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f000 fcad 	bl	800acb8 <USBD_GetConfig>
          break;
 800a35e:	e013      	b.n	800a388 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a360:	6839      	ldr	r1, [r7, #0]
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f000 fcde 	bl	800ad24 <USBD_GetStatus>
          break;
 800a368:	e00e      	b.n	800a388 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a36a:	6839      	ldr	r1, [r7, #0]
 800a36c:	6878      	ldr	r0, [r7, #4]
 800a36e:	f000 fd0d 	bl	800ad8c <USBD_SetFeature>
          break;
 800a372:	e009      	b.n	800a388 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a374:	6839      	ldr	r1, [r7, #0]
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f000 fd31 	bl	800adde <USBD_ClrFeature>
          break;
 800a37c:	e004      	b.n	800a388 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a37e:	6839      	ldr	r1, [r7, #0]
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f000 fd88 	bl	800ae96 <USBD_CtlError>
          break;
 800a386:	bf00      	nop
      }
      break;
 800a388:	e004      	b.n	800a394 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a38a:	6839      	ldr	r1, [r7, #0]
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f000 fd82 	bl	800ae96 <USBD_CtlError>
      break;
 800a392:	bf00      	nop
  }

  return ret;
 800a394:	7bfb      	ldrb	r3, [r7, #15]
}
 800a396:	4618      	mov	r0, r3
 800a398:	3710      	adds	r7, #16
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop

0800a3a0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b084      	sub	sp, #16
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	781b      	ldrb	r3, [r3, #0]
 800a3b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a3b6:	2b40      	cmp	r3, #64	; 0x40
 800a3b8:	d005      	beq.n	800a3c6 <USBD_StdItfReq+0x26>
 800a3ba:	2b40      	cmp	r3, #64	; 0x40
 800a3bc:	d852      	bhi.n	800a464 <USBD_StdItfReq+0xc4>
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d001      	beq.n	800a3c6 <USBD_StdItfReq+0x26>
 800a3c2:	2b20      	cmp	r3, #32
 800a3c4:	d14e      	bne.n	800a464 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3cc:	b2db      	uxtb	r3, r3
 800a3ce:	3b01      	subs	r3, #1
 800a3d0:	2b02      	cmp	r3, #2
 800a3d2:	d840      	bhi.n	800a456 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	889b      	ldrh	r3, [r3, #4]
 800a3d8:	b2db      	uxtb	r3, r3
 800a3da:	2b01      	cmp	r3, #1
 800a3dc:	d836      	bhi.n	800a44c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	889b      	ldrh	r3, [r3, #4]
 800a3e2:	b2db      	uxtb	r3, r3
 800a3e4:	4619      	mov	r1, r3
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f7ff fed9 	bl	800a19e <USBD_CoreFindIF>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a3f0:	7bbb      	ldrb	r3, [r7, #14]
 800a3f2:	2bff      	cmp	r3, #255	; 0xff
 800a3f4:	d01d      	beq.n	800a432 <USBD_StdItfReq+0x92>
 800a3f6:	7bbb      	ldrb	r3, [r7, #14]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d11a      	bne.n	800a432 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a3fc:	7bba      	ldrb	r2, [r7, #14]
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	32ae      	adds	r2, #174	; 0xae
 800a402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a406:	689b      	ldr	r3, [r3, #8]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d00f      	beq.n	800a42c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a40c:	7bba      	ldrb	r2, [r7, #14]
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a414:	7bba      	ldrb	r2, [r7, #14]
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	32ae      	adds	r2, #174	; 0xae
 800a41a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a41e:	689b      	ldr	r3, [r3, #8]
 800a420:	6839      	ldr	r1, [r7, #0]
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	4798      	blx	r3
 800a426:	4603      	mov	r3, r0
 800a428:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a42a:	e004      	b.n	800a436 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a42c:	2303      	movs	r3, #3
 800a42e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a430:	e001      	b.n	800a436 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a432:	2303      	movs	r3, #3
 800a434:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	88db      	ldrh	r3, [r3, #6]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d110      	bne.n	800a460 <USBD_StdItfReq+0xc0>
 800a43e:	7bfb      	ldrb	r3, [r7, #15]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d10d      	bne.n	800a460 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f000 fdf1 	bl	800b02c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a44a:	e009      	b.n	800a460 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a44c:	6839      	ldr	r1, [r7, #0]
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	f000 fd21 	bl	800ae96 <USBD_CtlError>
          break;
 800a454:	e004      	b.n	800a460 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a456:	6839      	ldr	r1, [r7, #0]
 800a458:	6878      	ldr	r0, [r7, #4]
 800a45a:	f000 fd1c 	bl	800ae96 <USBD_CtlError>
          break;
 800a45e:	e000      	b.n	800a462 <USBD_StdItfReq+0xc2>
          break;
 800a460:	bf00      	nop
      }
      break;
 800a462:	e004      	b.n	800a46e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a464:	6839      	ldr	r1, [r7, #0]
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f000 fd15 	bl	800ae96 <USBD_CtlError>
      break;
 800a46c:	bf00      	nop
  }

  return ret;
 800a46e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a470:	4618      	mov	r0, r3
 800a472:	3710      	adds	r7, #16
 800a474:	46bd      	mov	sp, r7
 800a476:	bd80      	pop	{r7, pc}

0800a478 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b084      	sub	sp, #16
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a482:	2300      	movs	r3, #0
 800a484:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	889b      	ldrh	r3, [r3, #4]
 800a48a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	781b      	ldrb	r3, [r3, #0]
 800a490:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a494:	2b40      	cmp	r3, #64	; 0x40
 800a496:	d007      	beq.n	800a4a8 <USBD_StdEPReq+0x30>
 800a498:	2b40      	cmp	r3, #64	; 0x40
 800a49a:	f200 817f 	bhi.w	800a79c <USBD_StdEPReq+0x324>
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d02a      	beq.n	800a4f8 <USBD_StdEPReq+0x80>
 800a4a2:	2b20      	cmp	r3, #32
 800a4a4:	f040 817a 	bne.w	800a79c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a4a8:	7bbb      	ldrb	r3, [r7, #14]
 800a4aa:	4619      	mov	r1, r3
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	f7ff fe83 	bl	800a1b8 <USBD_CoreFindEP>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a4b6:	7b7b      	ldrb	r3, [r7, #13]
 800a4b8:	2bff      	cmp	r3, #255	; 0xff
 800a4ba:	f000 8174 	beq.w	800a7a6 <USBD_StdEPReq+0x32e>
 800a4be:	7b7b      	ldrb	r3, [r7, #13]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	f040 8170 	bne.w	800a7a6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a4c6:	7b7a      	ldrb	r2, [r7, #13]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a4ce:	7b7a      	ldrb	r2, [r7, #13]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	32ae      	adds	r2, #174	; 0xae
 800a4d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4d8:	689b      	ldr	r3, [r3, #8]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	f000 8163 	beq.w	800a7a6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a4e0:	7b7a      	ldrb	r2, [r7, #13]
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	32ae      	adds	r2, #174	; 0xae
 800a4e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4ea:	689b      	ldr	r3, [r3, #8]
 800a4ec:	6839      	ldr	r1, [r7, #0]
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	4798      	blx	r3
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a4f6:	e156      	b.n	800a7a6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	785b      	ldrb	r3, [r3, #1]
 800a4fc:	2b03      	cmp	r3, #3
 800a4fe:	d008      	beq.n	800a512 <USBD_StdEPReq+0x9a>
 800a500:	2b03      	cmp	r3, #3
 800a502:	f300 8145 	bgt.w	800a790 <USBD_StdEPReq+0x318>
 800a506:	2b00      	cmp	r3, #0
 800a508:	f000 809b 	beq.w	800a642 <USBD_StdEPReq+0x1ca>
 800a50c:	2b01      	cmp	r3, #1
 800a50e:	d03c      	beq.n	800a58a <USBD_StdEPReq+0x112>
 800a510:	e13e      	b.n	800a790 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a518:	b2db      	uxtb	r3, r3
 800a51a:	2b02      	cmp	r3, #2
 800a51c:	d002      	beq.n	800a524 <USBD_StdEPReq+0xac>
 800a51e:	2b03      	cmp	r3, #3
 800a520:	d016      	beq.n	800a550 <USBD_StdEPReq+0xd8>
 800a522:	e02c      	b.n	800a57e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a524:	7bbb      	ldrb	r3, [r7, #14]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d00d      	beq.n	800a546 <USBD_StdEPReq+0xce>
 800a52a:	7bbb      	ldrb	r3, [r7, #14]
 800a52c:	2b80      	cmp	r3, #128	; 0x80
 800a52e:	d00a      	beq.n	800a546 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a530:	7bbb      	ldrb	r3, [r7, #14]
 800a532:	4619      	mov	r1, r3
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f001 f999 	bl	800b86c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a53a:	2180      	movs	r1, #128	; 0x80
 800a53c:	6878      	ldr	r0, [r7, #4]
 800a53e:	f001 f995 	bl	800b86c <USBD_LL_StallEP>
 800a542:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a544:	e020      	b.n	800a588 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a546:	6839      	ldr	r1, [r7, #0]
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f000 fca4 	bl	800ae96 <USBD_CtlError>
              break;
 800a54e:	e01b      	b.n	800a588 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	885b      	ldrh	r3, [r3, #2]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d10e      	bne.n	800a576 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a558:	7bbb      	ldrb	r3, [r7, #14]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d00b      	beq.n	800a576 <USBD_StdEPReq+0xfe>
 800a55e:	7bbb      	ldrb	r3, [r7, #14]
 800a560:	2b80      	cmp	r3, #128	; 0x80
 800a562:	d008      	beq.n	800a576 <USBD_StdEPReq+0xfe>
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	88db      	ldrh	r3, [r3, #6]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d104      	bne.n	800a576 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a56c:	7bbb      	ldrb	r3, [r7, #14]
 800a56e:	4619      	mov	r1, r3
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f001 f97b 	bl	800b86c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	f000 fd58 	bl	800b02c <USBD_CtlSendStatus>

              break;
 800a57c:	e004      	b.n	800a588 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a57e:	6839      	ldr	r1, [r7, #0]
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f000 fc88 	bl	800ae96 <USBD_CtlError>
              break;
 800a586:	bf00      	nop
          }
          break;
 800a588:	e107      	b.n	800a79a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a590:	b2db      	uxtb	r3, r3
 800a592:	2b02      	cmp	r3, #2
 800a594:	d002      	beq.n	800a59c <USBD_StdEPReq+0x124>
 800a596:	2b03      	cmp	r3, #3
 800a598:	d016      	beq.n	800a5c8 <USBD_StdEPReq+0x150>
 800a59a:	e04b      	b.n	800a634 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a59c:	7bbb      	ldrb	r3, [r7, #14]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d00d      	beq.n	800a5be <USBD_StdEPReq+0x146>
 800a5a2:	7bbb      	ldrb	r3, [r7, #14]
 800a5a4:	2b80      	cmp	r3, #128	; 0x80
 800a5a6:	d00a      	beq.n	800a5be <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a5a8:	7bbb      	ldrb	r3, [r7, #14]
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f001 f95d 	bl	800b86c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a5b2:	2180      	movs	r1, #128	; 0x80
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f001 f959 	bl	800b86c <USBD_LL_StallEP>
 800a5ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a5bc:	e040      	b.n	800a640 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a5be:	6839      	ldr	r1, [r7, #0]
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f000 fc68 	bl	800ae96 <USBD_CtlError>
              break;
 800a5c6:	e03b      	b.n	800a640 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	885b      	ldrh	r3, [r3, #2]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d136      	bne.n	800a63e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a5d0:	7bbb      	ldrb	r3, [r7, #14]
 800a5d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d004      	beq.n	800a5e4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a5da:	7bbb      	ldrb	r3, [r7, #14]
 800a5dc:	4619      	mov	r1, r3
 800a5de:	6878      	ldr	r0, [r7, #4]
 800a5e0:	f001 f963 	bl	800b8aa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f000 fd21 	bl	800b02c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a5ea:	7bbb      	ldrb	r3, [r7, #14]
 800a5ec:	4619      	mov	r1, r3
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f7ff fde2 	bl	800a1b8 <USBD_CoreFindEP>
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a5f8:	7b7b      	ldrb	r3, [r7, #13]
 800a5fa:	2bff      	cmp	r3, #255	; 0xff
 800a5fc:	d01f      	beq.n	800a63e <USBD_StdEPReq+0x1c6>
 800a5fe:	7b7b      	ldrb	r3, [r7, #13]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d11c      	bne.n	800a63e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a604:	7b7a      	ldrb	r2, [r7, #13]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a60c:	7b7a      	ldrb	r2, [r7, #13]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	32ae      	adds	r2, #174	; 0xae
 800a612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a616:	689b      	ldr	r3, [r3, #8]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d010      	beq.n	800a63e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a61c:	7b7a      	ldrb	r2, [r7, #13]
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	32ae      	adds	r2, #174	; 0xae
 800a622:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a626:	689b      	ldr	r3, [r3, #8]
 800a628:	6839      	ldr	r1, [r7, #0]
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	4798      	blx	r3
 800a62e:	4603      	mov	r3, r0
 800a630:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a632:	e004      	b.n	800a63e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a634:	6839      	ldr	r1, [r7, #0]
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f000 fc2d 	bl	800ae96 <USBD_CtlError>
              break;
 800a63c:	e000      	b.n	800a640 <USBD_StdEPReq+0x1c8>
              break;
 800a63e:	bf00      	nop
          }
          break;
 800a640:	e0ab      	b.n	800a79a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a648:	b2db      	uxtb	r3, r3
 800a64a:	2b02      	cmp	r3, #2
 800a64c:	d002      	beq.n	800a654 <USBD_StdEPReq+0x1dc>
 800a64e:	2b03      	cmp	r3, #3
 800a650:	d032      	beq.n	800a6b8 <USBD_StdEPReq+0x240>
 800a652:	e097      	b.n	800a784 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a654:	7bbb      	ldrb	r3, [r7, #14]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d007      	beq.n	800a66a <USBD_StdEPReq+0x1f2>
 800a65a:	7bbb      	ldrb	r3, [r7, #14]
 800a65c:	2b80      	cmp	r3, #128	; 0x80
 800a65e:	d004      	beq.n	800a66a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a660:	6839      	ldr	r1, [r7, #0]
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	f000 fc17 	bl	800ae96 <USBD_CtlError>
                break;
 800a668:	e091      	b.n	800a78e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a66a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	da0b      	bge.n	800a68a <USBD_StdEPReq+0x212>
 800a672:	7bbb      	ldrb	r3, [r7, #14]
 800a674:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a678:	4613      	mov	r3, r2
 800a67a:	009b      	lsls	r3, r3, #2
 800a67c:	4413      	add	r3, r2
 800a67e:	009b      	lsls	r3, r3, #2
 800a680:	3310      	adds	r3, #16
 800a682:	687a      	ldr	r2, [r7, #4]
 800a684:	4413      	add	r3, r2
 800a686:	3304      	adds	r3, #4
 800a688:	e00b      	b.n	800a6a2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a68a:	7bbb      	ldrb	r3, [r7, #14]
 800a68c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a690:	4613      	mov	r3, r2
 800a692:	009b      	lsls	r3, r3, #2
 800a694:	4413      	add	r3, r2
 800a696:	009b      	lsls	r3, r3, #2
 800a698:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a69c:	687a      	ldr	r2, [r7, #4]
 800a69e:	4413      	add	r3, r2
 800a6a0:	3304      	adds	r3, #4
 800a6a2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	2202      	movs	r2, #2
 800a6ae:	4619      	mov	r1, r3
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f000 fc61 	bl	800af78 <USBD_CtlSendData>
              break;
 800a6b6:	e06a      	b.n	800a78e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a6b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	da11      	bge.n	800a6e4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a6c0:	7bbb      	ldrb	r3, [r7, #14]
 800a6c2:	f003 020f 	and.w	r2, r3, #15
 800a6c6:	6879      	ldr	r1, [r7, #4]
 800a6c8:	4613      	mov	r3, r2
 800a6ca:	009b      	lsls	r3, r3, #2
 800a6cc:	4413      	add	r3, r2
 800a6ce:	009b      	lsls	r3, r3, #2
 800a6d0:	440b      	add	r3, r1
 800a6d2:	3324      	adds	r3, #36	; 0x24
 800a6d4:	881b      	ldrh	r3, [r3, #0]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d117      	bne.n	800a70a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a6da:	6839      	ldr	r1, [r7, #0]
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f000 fbda 	bl	800ae96 <USBD_CtlError>
                  break;
 800a6e2:	e054      	b.n	800a78e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a6e4:	7bbb      	ldrb	r3, [r7, #14]
 800a6e6:	f003 020f 	and.w	r2, r3, #15
 800a6ea:	6879      	ldr	r1, [r7, #4]
 800a6ec:	4613      	mov	r3, r2
 800a6ee:	009b      	lsls	r3, r3, #2
 800a6f0:	4413      	add	r3, r2
 800a6f2:	009b      	lsls	r3, r3, #2
 800a6f4:	440b      	add	r3, r1
 800a6f6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a6fa:	881b      	ldrh	r3, [r3, #0]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d104      	bne.n	800a70a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a700:	6839      	ldr	r1, [r7, #0]
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f000 fbc7 	bl	800ae96 <USBD_CtlError>
                  break;
 800a708:	e041      	b.n	800a78e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a70a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	da0b      	bge.n	800a72a <USBD_StdEPReq+0x2b2>
 800a712:	7bbb      	ldrb	r3, [r7, #14]
 800a714:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a718:	4613      	mov	r3, r2
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	4413      	add	r3, r2
 800a71e:	009b      	lsls	r3, r3, #2
 800a720:	3310      	adds	r3, #16
 800a722:	687a      	ldr	r2, [r7, #4]
 800a724:	4413      	add	r3, r2
 800a726:	3304      	adds	r3, #4
 800a728:	e00b      	b.n	800a742 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a72a:	7bbb      	ldrb	r3, [r7, #14]
 800a72c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a730:	4613      	mov	r3, r2
 800a732:	009b      	lsls	r3, r3, #2
 800a734:	4413      	add	r3, r2
 800a736:	009b      	lsls	r3, r3, #2
 800a738:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a73c:	687a      	ldr	r2, [r7, #4]
 800a73e:	4413      	add	r3, r2
 800a740:	3304      	adds	r3, #4
 800a742:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a744:	7bbb      	ldrb	r3, [r7, #14]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d002      	beq.n	800a750 <USBD_StdEPReq+0x2d8>
 800a74a:	7bbb      	ldrb	r3, [r7, #14]
 800a74c:	2b80      	cmp	r3, #128	; 0x80
 800a74e:	d103      	bne.n	800a758 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a750:	68bb      	ldr	r3, [r7, #8]
 800a752:	2200      	movs	r2, #0
 800a754:	601a      	str	r2, [r3, #0]
 800a756:	e00e      	b.n	800a776 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a758:	7bbb      	ldrb	r3, [r7, #14]
 800a75a:	4619      	mov	r1, r3
 800a75c:	6878      	ldr	r0, [r7, #4]
 800a75e:	f001 f8c3 	bl	800b8e8 <USBD_LL_IsStallEP>
 800a762:	4603      	mov	r3, r0
 800a764:	2b00      	cmp	r3, #0
 800a766:	d003      	beq.n	800a770 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	2201      	movs	r2, #1
 800a76c:	601a      	str	r2, [r3, #0]
 800a76e:	e002      	b.n	800a776 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	2200      	movs	r2, #0
 800a774:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	2202      	movs	r2, #2
 800a77a:	4619      	mov	r1, r3
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f000 fbfb 	bl	800af78 <USBD_CtlSendData>
              break;
 800a782:	e004      	b.n	800a78e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a784:	6839      	ldr	r1, [r7, #0]
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f000 fb85 	bl	800ae96 <USBD_CtlError>
              break;
 800a78c:	bf00      	nop
          }
          break;
 800a78e:	e004      	b.n	800a79a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a790:	6839      	ldr	r1, [r7, #0]
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	f000 fb7f 	bl	800ae96 <USBD_CtlError>
          break;
 800a798:	bf00      	nop
      }
      break;
 800a79a:	e005      	b.n	800a7a8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a79c:	6839      	ldr	r1, [r7, #0]
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f000 fb79 	bl	800ae96 <USBD_CtlError>
      break;
 800a7a4:	e000      	b.n	800a7a8 <USBD_StdEPReq+0x330>
      break;
 800a7a6:	bf00      	nop
  }

  return ret;
 800a7a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3710      	adds	r7, #16
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}
	...

0800a7b4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b084      	sub	sp, #16
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
 800a7bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	885b      	ldrh	r3, [r3, #2]
 800a7ce:	0a1b      	lsrs	r3, r3, #8
 800a7d0:	b29b      	uxth	r3, r3
 800a7d2:	3b01      	subs	r3, #1
 800a7d4:	2b0e      	cmp	r3, #14
 800a7d6:	f200 8152 	bhi.w	800aa7e <USBD_GetDescriptor+0x2ca>
 800a7da:	a201      	add	r2, pc, #4	; (adr r2, 800a7e0 <USBD_GetDescriptor+0x2c>)
 800a7dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7e0:	0800a851 	.word	0x0800a851
 800a7e4:	0800a869 	.word	0x0800a869
 800a7e8:	0800a8a9 	.word	0x0800a8a9
 800a7ec:	0800aa7f 	.word	0x0800aa7f
 800a7f0:	0800aa7f 	.word	0x0800aa7f
 800a7f4:	0800aa1f 	.word	0x0800aa1f
 800a7f8:	0800aa4b 	.word	0x0800aa4b
 800a7fc:	0800aa7f 	.word	0x0800aa7f
 800a800:	0800aa7f 	.word	0x0800aa7f
 800a804:	0800aa7f 	.word	0x0800aa7f
 800a808:	0800aa7f 	.word	0x0800aa7f
 800a80c:	0800aa7f 	.word	0x0800aa7f
 800a810:	0800aa7f 	.word	0x0800aa7f
 800a814:	0800aa7f 	.word	0x0800aa7f
 800a818:	0800a81d 	.word	0x0800a81d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a822:	69db      	ldr	r3, [r3, #28]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d00b      	beq.n	800a840 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a82e:	69db      	ldr	r3, [r3, #28]
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	7c12      	ldrb	r2, [r2, #16]
 800a834:	f107 0108 	add.w	r1, r7, #8
 800a838:	4610      	mov	r0, r2
 800a83a:	4798      	blx	r3
 800a83c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a83e:	e126      	b.n	800aa8e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a840:	6839      	ldr	r1, [r7, #0]
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f000 fb27 	bl	800ae96 <USBD_CtlError>
        err++;
 800a848:	7afb      	ldrb	r3, [r7, #11]
 800a84a:	3301      	adds	r3, #1
 800a84c:	72fb      	strb	r3, [r7, #11]
      break;
 800a84e:	e11e      	b.n	800aa8e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	687a      	ldr	r2, [r7, #4]
 800a85a:	7c12      	ldrb	r2, [r2, #16]
 800a85c:	f107 0108 	add.w	r1, r7, #8
 800a860:	4610      	mov	r0, r2
 800a862:	4798      	blx	r3
 800a864:	60f8      	str	r0, [r7, #12]
      break;
 800a866:	e112      	b.n	800aa8e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	7c1b      	ldrb	r3, [r3, #16]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d10d      	bne.n	800a88c <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a878:	f107 0208 	add.w	r2, r7, #8
 800a87c:	4610      	mov	r0, r2
 800a87e:	4798      	blx	r3
 800a880:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	3301      	adds	r3, #1
 800a886:	2202      	movs	r2, #2
 800a888:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a88a:	e100      	b.n	800aa8e <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a894:	f107 0208 	add.w	r2, r7, #8
 800a898:	4610      	mov	r0, r2
 800a89a:	4798      	blx	r3
 800a89c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	3301      	adds	r3, #1
 800a8a2:	2202      	movs	r2, #2
 800a8a4:	701a      	strb	r2, [r3, #0]
      break;
 800a8a6:	e0f2      	b.n	800aa8e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	885b      	ldrh	r3, [r3, #2]
 800a8ac:	b2db      	uxtb	r3, r3
 800a8ae:	2b05      	cmp	r3, #5
 800a8b0:	f200 80ac 	bhi.w	800aa0c <USBD_GetDescriptor+0x258>
 800a8b4:	a201      	add	r2, pc, #4	; (adr r2, 800a8bc <USBD_GetDescriptor+0x108>)
 800a8b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ba:	bf00      	nop
 800a8bc:	0800a8d5 	.word	0x0800a8d5
 800a8c0:	0800a909 	.word	0x0800a909
 800a8c4:	0800a93d 	.word	0x0800a93d
 800a8c8:	0800a971 	.word	0x0800a971
 800a8cc:	0800a9a5 	.word	0x0800a9a5
 800a8d0:	0800a9d9 	.word	0x0800a9d9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d00b      	beq.n	800a8f8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8e6:	685b      	ldr	r3, [r3, #4]
 800a8e8:	687a      	ldr	r2, [r7, #4]
 800a8ea:	7c12      	ldrb	r2, [r2, #16]
 800a8ec:	f107 0108 	add.w	r1, r7, #8
 800a8f0:	4610      	mov	r0, r2
 800a8f2:	4798      	blx	r3
 800a8f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a8f6:	e091      	b.n	800aa1c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a8f8:	6839      	ldr	r1, [r7, #0]
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f000 facb 	bl	800ae96 <USBD_CtlError>
            err++;
 800a900:	7afb      	ldrb	r3, [r7, #11]
 800a902:	3301      	adds	r3, #1
 800a904:	72fb      	strb	r3, [r7, #11]
          break;
 800a906:	e089      	b.n	800aa1c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a90e:	689b      	ldr	r3, [r3, #8]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d00b      	beq.n	800a92c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a91a:	689b      	ldr	r3, [r3, #8]
 800a91c:	687a      	ldr	r2, [r7, #4]
 800a91e:	7c12      	ldrb	r2, [r2, #16]
 800a920:	f107 0108 	add.w	r1, r7, #8
 800a924:	4610      	mov	r0, r2
 800a926:	4798      	blx	r3
 800a928:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a92a:	e077      	b.n	800aa1c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a92c:	6839      	ldr	r1, [r7, #0]
 800a92e:	6878      	ldr	r0, [r7, #4]
 800a930:	f000 fab1 	bl	800ae96 <USBD_CtlError>
            err++;
 800a934:	7afb      	ldrb	r3, [r7, #11]
 800a936:	3301      	adds	r3, #1
 800a938:	72fb      	strb	r3, [r7, #11]
          break;
 800a93a:	e06f      	b.n	800aa1c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a942:	68db      	ldr	r3, [r3, #12]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d00b      	beq.n	800a960 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a94e:	68db      	ldr	r3, [r3, #12]
 800a950:	687a      	ldr	r2, [r7, #4]
 800a952:	7c12      	ldrb	r2, [r2, #16]
 800a954:	f107 0108 	add.w	r1, r7, #8
 800a958:	4610      	mov	r0, r2
 800a95a:	4798      	blx	r3
 800a95c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a95e:	e05d      	b.n	800aa1c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a960:	6839      	ldr	r1, [r7, #0]
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f000 fa97 	bl	800ae96 <USBD_CtlError>
            err++;
 800a968:	7afb      	ldrb	r3, [r7, #11]
 800a96a:	3301      	adds	r3, #1
 800a96c:	72fb      	strb	r3, [r7, #11]
          break;
 800a96e:	e055      	b.n	800aa1c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a976:	691b      	ldr	r3, [r3, #16]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d00b      	beq.n	800a994 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a982:	691b      	ldr	r3, [r3, #16]
 800a984:	687a      	ldr	r2, [r7, #4]
 800a986:	7c12      	ldrb	r2, [r2, #16]
 800a988:	f107 0108 	add.w	r1, r7, #8
 800a98c:	4610      	mov	r0, r2
 800a98e:	4798      	blx	r3
 800a990:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a992:	e043      	b.n	800aa1c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a994:	6839      	ldr	r1, [r7, #0]
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	f000 fa7d 	bl	800ae96 <USBD_CtlError>
            err++;
 800a99c:	7afb      	ldrb	r3, [r7, #11]
 800a99e:	3301      	adds	r3, #1
 800a9a0:	72fb      	strb	r3, [r7, #11]
          break;
 800a9a2:	e03b      	b.n	800aa1c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9aa:	695b      	ldr	r3, [r3, #20]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d00b      	beq.n	800a9c8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9b6:	695b      	ldr	r3, [r3, #20]
 800a9b8:	687a      	ldr	r2, [r7, #4]
 800a9ba:	7c12      	ldrb	r2, [r2, #16]
 800a9bc:	f107 0108 	add.w	r1, r7, #8
 800a9c0:	4610      	mov	r0, r2
 800a9c2:	4798      	blx	r3
 800a9c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a9c6:	e029      	b.n	800aa1c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a9c8:	6839      	ldr	r1, [r7, #0]
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f000 fa63 	bl	800ae96 <USBD_CtlError>
            err++;
 800a9d0:	7afb      	ldrb	r3, [r7, #11]
 800a9d2:	3301      	adds	r3, #1
 800a9d4:	72fb      	strb	r3, [r7, #11]
          break;
 800a9d6:	e021      	b.n	800aa1c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9de:	699b      	ldr	r3, [r3, #24]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d00b      	beq.n	800a9fc <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9ea:	699b      	ldr	r3, [r3, #24]
 800a9ec:	687a      	ldr	r2, [r7, #4]
 800a9ee:	7c12      	ldrb	r2, [r2, #16]
 800a9f0:	f107 0108 	add.w	r1, r7, #8
 800a9f4:	4610      	mov	r0, r2
 800a9f6:	4798      	blx	r3
 800a9f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a9fa:	e00f      	b.n	800aa1c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a9fc:	6839      	ldr	r1, [r7, #0]
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f000 fa49 	bl	800ae96 <USBD_CtlError>
            err++;
 800aa04:	7afb      	ldrb	r3, [r7, #11]
 800aa06:	3301      	adds	r3, #1
 800aa08:	72fb      	strb	r3, [r7, #11]
          break;
 800aa0a:	e007      	b.n	800aa1c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800aa0c:	6839      	ldr	r1, [r7, #0]
 800aa0e:	6878      	ldr	r0, [r7, #4]
 800aa10:	f000 fa41 	bl	800ae96 <USBD_CtlError>
          err++;
 800aa14:	7afb      	ldrb	r3, [r7, #11]
 800aa16:	3301      	adds	r3, #1
 800aa18:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800aa1a:	bf00      	nop
      }
      break;
 800aa1c:	e037      	b.n	800aa8e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	7c1b      	ldrb	r3, [r3, #16]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d109      	bne.n	800aa3a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa2e:	f107 0208 	add.w	r2, r7, #8
 800aa32:	4610      	mov	r0, r2
 800aa34:	4798      	blx	r3
 800aa36:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aa38:	e029      	b.n	800aa8e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800aa3a:	6839      	ldr	r1, [r7, #0]
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f000 fa2a 	bl	800ae96 <USBD_CtlError>
        err++;
 800aa42:	7afb      	ldrb	r3, [r7, #11]
 800aa44:	3301      	adds	r3, #1
 800aa46:	72fb      	strb	r3, [r7, #11]
      break;
 800aa48:	e021      	b.n	800aa8e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	7c1b      	ldrb	r3, [r3, #16]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d10d      	bne.n	800aa6e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa5a:	f107 0208 	add.w	r2, r7, #8
 800aa5e:	4610      	mov	r0, r2
 800aa60:	4798      	blx	r3
 800aa62:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	3301      	adds	r3, #1
 800aa68:	2207      	movs	r2, #7
 800aa6a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aa6c:	e00f      	b.n	800aa8e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800aa6e:	6839      	ldr	r1, [r7, #0]
 800aa70:	6878      	ldr	r0, [r7, #4]
 800aa72:	f000 fa10 	bl	800ae96 <USBD_CtlError>
        err++;
 800aa76:	7afb      	ldrb	r3, [r7, #11]
 800aa78:	3301      	adds	r3, #1
 800aa7a:	72fb      	strb	r3, [r7, #11]
      break;
 800aa7c:	e007      	b.n	800aa8e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800aa7e:	6839      	ldr	r1, [r7, #0]
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f000 fa08 	bl	800ae96 <USBD_CtlError>
      err++;
 800aa86:	7afb      	ldrb	r3, [r7, #11]
 800aa88:	3301      	adds	r3, #1
 800aa8a:	72fb      	strb	r3, [r7, #11]
      break;
 800aa8c:	bf00      	nop
  }

  if (err != 0U)
 800aa8e:	7afb      	ldrb	r3, [r7, #11]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d11e      	bne.n	800aad2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	88db      	ldrh	r3, [r3, #6]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d016      	beq.n	800aaca <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800aa9c:	893b      	ldrh	r3, [r7, #8]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d00e      	beq.n	800aac0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	88da      	ldrh	r2, [r3, #6]
 800aaa6:	893b      	ldrh	r3, [r7, #8]
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	bf28      	it	cs
 800aaac:	4613      	movcs	r3, r2
 800aaae:	b29b      	uxth	r3, r3
 800aab0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800aab2:	893b      	ldrh	r3, [r7, #8]
 800aab4:	461a      	mov	r2, r3
 800aab6:	68f9      	ldr	r1, [r7, #12]
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f000 fa5d 	bl	800af78 <USBD_CtlSendData>
 800aabe:	e009      	b.n	800aad4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800aac0:	6839      	ldr	r1, [r7, #0]
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f000 f9e7 	bl	800ae96 <USBD_CtlError>
 800aac8:	e004      	b.n	800aad4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f000 faae 	bl	800b02c <USBD_CtlSendStatus>
 800aad0:	e000      	b.n	800aad4 <USBD_GetDescriptor+0x320>
    return;
 800aad2:	bf00      	nop
  }
}
 800aad4:	3710      	adds	r7, #16
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}
 800aada:	bf00      	nop

0800aadc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b084      	sub	sp, #16
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	889b      	ldrh	r3, [r3, #4]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d131      	bne.n	800ab52 <USBD_SetAddress+0x76>
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	88db      	ldrh	r3, [r3, #6]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d12d      	bne.n	800ab52 <USBD_SetAddress+0x76>
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	885b      	ldrh	r3, [r3, #2]
 800aafa:	2b7f      	cmp	r3, #127	; 0x7f
 800aafc:	d829      	bhi.n	800ab52 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	885b      	ldrh	r3, [r3, #2]
 800ab02:	b2db      	uxtb	r3, r3
 800ab04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab08:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab10:	b2db      	uxtb	r3, r3
 800ab12:	2b03      	cmp	r3, #3
 800ab14:	d104      	bne.n	800ab20 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ab16:	6839      	ldr	r1, [r7, #0]
 800ab18:	6878      	ldr	r0, [r7, #4]
 800ab1a:	f000 f9bc 	bl	800ae96 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab1e:	e01d      	b.n	800ab5c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	7bfa      	ldrb	r2, [r7, #15]
 800ab24:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ab28:	7bfb      	ldrb	r3, [r7, #15]
 800ab2a:	4619      	mov	r1, r3
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f000 ff07 	bl	800b940 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f000 fa7a 	bl	800b02c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ab38:	7bfb      	ldrb	r3, [r7, #15]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d004      	beq.n	800ab48 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	2202      	movs	r2, #2
 800ab42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab46:	e009      	b.n	800ab5c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab50:	e004      	b.n	800ab5c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ab52:	6839      	ldr	r1, [r7, #0]
 800ab54:	6878      	ldr	r0, [r7, #4]
 800ab56:	f000 f99e 	bl	800ae96 <USBD_CtlError>
  }
}
 800ab5a:	bf00      	nop
 800ab5c:	bf00      	nop
 800ab5e:	3710      	adds	r7, #16
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b084      	sub	sp, #16
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
 800ab6c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	885b      	ldrh	r3, [r3, #2]
 800ab76:	b2da      	uxtb	r2, r3
 800ab78:	4b4e      	ldr	r3, [pc, #312]	; (800acb4 <USBD_SetConfig+0x150>)
 800ab7a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ab7c:	4b4d      	ldr	r3, [pc, #308]	; (800acb4 <USBD_SetConfig+0x150>)
 800ab7e:	781b      	ldrb	r3, [r3, #0]
 800ab80:	2b01      	cmp	r3, #1
 800ab82:	d905      	bls.n	800ab90 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ab84:	6839      	ldr	r1, [r7, #0]
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	f000 f985 	bl	800ae96 <USBD_CtlError>
    return USBD_FAIL;
 800ab8c:	2303      	movs	r3, #3
 800ab8e:	e08c      	b.n	800acaa <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab96:	b2db      	uxtb	r3, r3
 800ab98:	2b02      	cmp	r3, #2
 800ab9a:	d002      	beq.n	800aba2 <USBD_SetConfig+0x3e>
 800ab9c:	2b03      	cmp	r3, #3
 800ab9e:	d029      	beq.n	800abf4 <USBD_SetConfig+0x90>
 800aba0:	e075      	b.n	800ac8e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800aba2:	4b44      	ldr	r3, [pc, #272]	; (800acb4 <USBD_SetConfig+0x150>)
 800aba4:	781b      	ldrb	r3, [r3, #0]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d020      	beq.n	800abec <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800abaa:	4b42      	ldr	r3, [pc, #264]	; (800acb4 <USBD_SetConfig+0x150>)
 800abac:	781b      	ldrb	r3, [r3, #0]
 800abae:	461a      	mov	r2, r3
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800abb4:	4b3f      	ldr	r3, [pc, #252]	; (800acb4 <USBD_SetConfig+0x150>)
 800abb6:	781b      	ldrb	r3, [r3, #0]
 800abb8:	4619      	mov	r1, r3
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f7fe ffbd 	bl	8009b3a <USBD_SetClassConfig>
 800abc0:	4603      	mov	r3, r0
 800abc2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800abc4:	7bfb      	ldrb	r3, [r7, #15]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d008      	beq.n	800abdc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800abca:	6839      	ldr	r1, [r7, #0]
 800abcc:	6878      	ldr	r0, [r7, #4]
 800abce:	f000 f962 	bl	800ae96 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2202      	movs	r2, #2
 800abd6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800abda:	e065      	b.n	800aca8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800abdc:	6878      	ldr	r0, [r7, #4]
 800abde:	f000 fa25 	bl	800b02c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2203      	movs	r2, #3
 800abe6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800abea:	e05d      	b.n	800aca8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f000 fa1d 	bl	800b02c <USBD_CtlSendStatus>
      break;
 800abf2:	e059      	b.n	800aca8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800abf4:	4b2f      	ldr	r3, [pc, #188]	; (800acb4 <USBD_SetConfig+0x150>)
 800abf6:	781b      	ldrb	r3, [r3, #0]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d112      	bne.n	800ac22 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2202      	movs	r2, #2
 800ac00:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800ac04:	4b2b      	ldr	r3, [pc, #172]	; (800acb4 <USBD_SetConfig+0x150>)
 800ac06:	781b      	ldrb	r3, [r3, #0]
 800ac08:	461a      	mov	r2, r3
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ac0e:	4b29      	ldr	r3, [pc, #164]	; (800acb4 <USBD_SetConfig+0x150>)
 800ac10:	781b      	ldrb	r3, [r3, #0]
 800ac12:	4619      	mov	r1, r3
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f7fe ffac 	bl	8009b72 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f000 fa06 	bl	800b02c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ac20:	e042      	b.n	800aca8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ac22:	4b24      	ldr	r3, [pc, #144]	; (800acb4 <USBD_SetConfig+0x150>)
 800ac24:	781b      	ldrb	r3, [r3, #0]
 800ac26:	461a      	mov	r2, r3
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	685b      	ldr	r3, [r3, #4]
 800ac2c:	429a      	cmp	r2, r3
 800ac2e:	d02a      	beq.n	800ac86 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	685b      	ldr	r3, [r3, #4]
 800ac34:	b2db      	uxtb	r3, r3
 800ac36:	4619      	mov	r1, r3
 800ac38:	6878      	ldr	r0, [r7, #4]
 800ac3a:	f7fe ff9a 	bl	8009b72 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ac3e:	4b1d      	ldr	r3, [pc, #116]	; (800acb4 <USBD_SetConfig+0x150>)
 800ac40:	781b      	ldrb	r3, [r3, #0]
 800ac42:	461a      	mov	r2, r3
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ac48:	4b1a      	ldr	r3, [pc, #104]	; (800acb4 <USBD_SetConfig+0x150>)
 800ac4a:	781b      	ldrb	r3, [r3, #0]
 800ac4c:	4619      	mov	r1, r3
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f7fe ff73 	bl	8009b3a <USBD_SetClassConfig>
 800ac54:	4603      	mov	r3, r0
 800ac56:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ac58:	7bfb      	ldrb	r3, [r7, #15]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d00f      	beq.n	800ac7e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800ac5e:	6839      	ldr	r1, [r7, #0]
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f000 f918 	bl	800ae96 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	685b      	ldr	r3, [r3, #4]
 800ac6a:	b2db      	uxtb	r3, r3
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f7fe ff7f 	bl	8009b72 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2202      	movs	r2, #2
 800ac78:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800ac7c:	e014      	b.n	800aca8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f000 f9d4 	bl	800b02c <USBD_CtlSendStatus>
      break;
 800ac84:	e010      	b.n	800aca8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f000 f9d0 	bl	800b02c <USBD_CtlSendStatus>
      break;
 800ac8c:	e00c      	b.n	800aca8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ac8e:	6839      	ldr	r1, [r7, #0]
 800ac90:	6878      	ldr	r0, [r7, #4]
 800ac92:	f000 f900 	bl	800ae96 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ac96:	4b07      	ldr	r3, [pc, #28]	; (800acb4 <USBD_SetConfig+0x150>)
 800ac98:	781b      	ldrb	r3, [r3, #0]
 800ac9a:	4619      	mov	r1, r3
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f7fe ff68 	bl	8009b72 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800aca2:	2303      	movs	r3, #3
 800aca4:	73fb      	strb	r3, [r7, #15]
      break;
 800aca6:	bf00      	nop
  }

  return ret;
 800aca8:	7bfb      	ldrb	r3, [r7, #15]
}
 800acaa:	4618      	mov	r0, r3
 800acac:	3710      	adds	r7, #16
 800acae:	46bd      	mov	sp, r7
 800acb0:	bd80      	pop	{r7, pc}
 800acb2:	bf00      	nop
 800acb4:	20000478 	.word	0x20000478

0800acb8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b082      	sub	sp, #8
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
 800acc0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	88db      	ldrh	r3, [r3, #6]
 800acc6:	2b01      	cmp	r3, #1
 800acc8:	d004      	beq.n	800acd4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800acca:	6839      	ldr	r1, [r7, #0]
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f000 f8e2 	bl	800ae96 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800acd2:	e023      	b.n	800ad1c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800acda:	b2db      	uxtb	r3, r3
 800acdc:	2b02      	cmp	r3, #2
 800acde:	dc02      	bgt.n	800ace6 <USBD_GetConfig+0x2e>
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	dc03      	bgt.n	800acec <USBD_GetConfig+0x34>
 800ace4:	e015      	b.n	800ad12 <USBD_GetConfig+0x5a>
 800ace6:	2b03      	cmp	r3, #3
 800ace8:	d00b      	beq.n	800ad02 <USBD_GetConfig+0x4a>
 800acea:	e012      	b.n	800ad12 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2200      	movs	r2, #0
 800acf0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	3308      	adds	r3, #8
 800acf6:	2201      	movs	r2, #1
 800acf8:	4619      	mov	r1, r3
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f000 f93c 	bl	800af78 <USBD_CtlSendData>
        break;
 800ad00:	e00c      	b.n	800ad1c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	3304      	adds	r3, #4
 800ad06:	2201      	movs	r2, #1
 800ad08:	4619      	mov	r1, r3
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 f934 	bl	800af78 <USBD_CtlSendData>
        break;
 800ad10:	e004      	b.n	800ad1c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ad12:	6839      	ldr	r1, [r7, #0]
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	f000 f8be 	bl	800ae96 <USBD_CtlError>
        break;
 800ad1a:	bf00      	nop
}
 800ad1c:	bf00      	nop
 800ad1e:	3708      	adds	r7, #8
 800ad20:	46bd      	mov	sp, r7
 800ad22:	bd80      	pop	{r7, pc}

0800ad24 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b082      	sub	sp, #8
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
 800ad2c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad34:	b2db      	uxtb	r3, r3
 800ad36:	3b01      	subs	r3, #1
 800ad38:	2b02      	cmp	r3, #2
 800ad3a:	d81e      	bhi.n	800ad7a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	88db      	ldrh	r3, [r3, #6]
 800ad40:	2b02      	cmp	r3, #2
 800ad42:	d004      	beq.n	800ad4e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ad44:	6839      	ldr	r1, [r7, #0]
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f000 f8a5 	bl	800ae96 <USBD_CtlError>
        break;
 800ad4c:	e01a      	b.n	800ad84 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2201      	movs	r2, #1
 800ad52:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d005      	beq.n	800ad6a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	68db      	ldr	r3, [r3, #12]
 800ad62:	f043 0202 	orr.w	r2, r3, #2
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	330c      	adds	r3, #12
 800ad6e:	2202      	movs	r2, #2
 800ad70:	4619      	mov	r1, r3
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f000 f900 	bl	800af78 <USBD_CtlSendData>
      break;
 800ad78:	e004      	b.n	800ad84 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ad7a:	6839      	ldr	r1, [r7, #0]
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f000 f88a 	bl	800ae96 <USBD_CtlError>
      break;
 800ad82:	bf00      	nop
  }
}
 800ad84:	bf00      	nop
 800ad86:	3708      	adds	r7, #8
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}

0800ad8c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b082      	sub	sp, #8
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
 800ad94:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	885b      	ldrh	r3, [r3, #2]
 800ad9a:	2b01      	cmp	r3, #1
 800ad9c:	d107      	bne.n	800adae <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2201      	movs	r2, #1
 800ada2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	f000 f940 	bl	800b02c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800adac:	e013      	b.n	800add6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	885b      	ldrh	r3, [r3, #2]
 800adb2:	2b02      	cmp	r3, #2
 800adb4:	d10b      	bne.n	800adce <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	889b      	ldrh	r3, [r3, #4]
 800adba:	0a1b      	lsrs	r3, r3, #8
 800adbc:	b29b      	uxth	r3, r3
 800adbe:	b2da      	uxtb	r2, r3
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f000 f930 	bl	800b02c <USBD_CtlSendStatus>
}
 800adcc:	e003      	b.n	800add6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800adce:	6839      	ldr	r1, [r7, #0]
 800add0:	6878      	ldr	r0, [r7, #4]
 800add2:	f000 f860 	bl	800ae96 <USBD_CtlError>
}
 800add6:	bf00      	nop
 800add8:	3708      	adds	r7, #8
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}

0800adde <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adde:	b580      	push	{r7, lr}
 800ade0:	b082      	sub	sp, #8
 800ade2:	af00      	add	r7, sp, #0
 800ade4:	6078      	str	r0, [r7, #4]
 800ade6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800adee:	b2db      	uxtb	r3, r3
 800adf0:	3b01      	subs	r3, #1
 800adf2:	2b02      	cmp	r3, #2
 800adf4:	d80b      	bhi.n	800ae0e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	885b      	ldrh	r3, [r3, #2]
 800adfa:	2b01      	cmp	r3, #1
 800adfc:	d10c      	bne.n	800ae18 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2200      	movs	r2, #0
 800ae02:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f000 f910 	bl	800b02c <USBD_CtlSendStatus>
      }
      break;
 800ae0c:	e004      	b.n	800ae18 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ae0e:	6839      	ldr	r1, [r7, #0]
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f000 f840 	bl	800ae96 <USBD_CtlError>
      break;
 800ae16:	e000      	b.n	800ae1a <USBD_ClrFeature+0x3c>
      break;
 800ae18:	bf00      	nop
  }
}
 800ae1a:	bf00      	nop
 800ae1c:	3708      	adds	r7, #8
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bd80      	pop	{r7, pc}

0800ae22 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ae22:	b580      	push	{r7, lr}
 800ae24:	b084      	sub	sp, #16
 800ae26:	af00      	add	r7, sp, #0
 800ae28:	6078      	str	r0, [r7, #4]
 800ae2a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	781a      	ldrb	r2, [r3, #0]
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	3301      	adds	r3, #1
 800ae3c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	781a      	ldrb	r2, [r3, #0]
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	3301      	adds	r3, #1
 800ae4a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ae4c:	68f8      	ldr	r0, [r7, #12]
 800ae4e:	f7ff fa17 	bl	800a280 <SWAPBYTE>
 800ae52:	4603      	mov	r3, r0
 800ae54:	461a      	mov	r2, r3
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	3301      	adds	r3, #1
 800ae5e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	3301      	adds	r3, #1
 800ae64:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ae66:	68f8      	ldr	r0, [r7, #12]
 800ae68:	f7ff fa0a 	bl	800a280 <SWAPBYTE>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	461a      	mov	r2, r3
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	3301      	adds	r3, #1
 800ae78:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	3301      	adds	r3, #1
 800ae7e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ae80:	68f8      	ldr	r0, [r7, #12]
 800ae82:	f7ff f9fd 	bl	800a280 <SWAPBYTE>
 800ae86:	4603      	mov	r3, r0
 800ae88:	461a      	mov	r2, r3
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	80da      	strh	r2, [r3, #6]
}
 800ae8e:	bf00      	nop
 800ae90:	3710      	adds	r7, #16
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}

0800ae96 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae96:	b580      	push	{r7, lr}
 800ae98:	b082      	sub	sp, #8
 800ae9a:	af00      	add	r7, sp, #0
 800ae9c:	6078      	str	r0, [r7, #4]
 800ae9e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800aea0:	2180      	movs	r1, #128	; 0x80
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f000 fce2 	bl	800b86c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800aea8:	2100      	movs	r1, #0
 800aeaa:	6878      	ldr	r0, [r7, #4]
 800aeac:	f000 fcde 	bl	800b86c <USBD_LL_StallEP>
}
 800aeb0:	bf00      	nop
 800aeb2:	3708      	adds	r7, #8
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	bd80      	pop	{r7, pc}

0800aeb8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b086      	sub	sp, #24
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	60f8      	str	r0, [r7, #12]
 800aec0:	60b9      	str	r1, [r7, #8]
 800aec2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800aec4:	2300      	movs	r3, #0
 800aec6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d036      	beq.n	800af3c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800aed2:	6938      	ldr	r0, [r7, #16]
 800aed4:	f000 f836 	bl	800af44 <USBD_GetLen>
 800aed8:	4603      	mov	r3, r0
 800aeda:	3301      	adds	r3, #1
 800aedc:	b29b      	uxth	r3, r3
 800aede:	005b      	lsls	r3, r3, #1
 800aee0:	b29a      	uxth	r2, r3
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800aee6:	7dfb      	ldrb	r3, [r7, #23]
 800aee8:	68ba      	ldr	r2, [r7, #8]
 800aeea:	4413      	add	r3, r2
 800aeec:	687a      	ldr	r2, [r7, #4]
 800aeee:	7812      	ldrb	r2, [r2, #0]
 800aef0:	701a      	strb	r2, [r3, #0]
  idx++;
 800aef2:	7dfb      	ldrb	r3, [r7, #23]
 800aef4:	3301      	adds	r3, #1
 800aef6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800aef8:	7dfb      	ldrb	r3, [r7, #23]
 800aefa:	68ba      	ldr	r2, [r7, #8]
 800aefc:	4413      	add	r3, r2
 800aefe:	2203      	movs	r2, #3
 800af00:	701a      	strb	r2, [r3, #0]
  idx++;
 800af02:	7dfb      	ldrb	r3, [r7, #23]
 800af04:	3301      	adds	r3, #1
 800af06:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800af08:	e013      	b.n	800af32 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800af0a:	7dfb      	ldrb	r3, [r7, #23]
 800af0c:	68ba      	ldr	r2, [r7, #8]
 800af0e:	4413      	add	r3, r2
 800af10:	693a      	ldr	r2, [r7, #16]
 800af12:	7812      	ldrb	r2, [r2, #0]
 800af14:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800af16:	693b      	ldr	r3, [r7, #16]
 800af18:	3301      	adds	r3, #1
 800af1a:	613b      	str	r3, [r7, #16]
    idx++;
 800af1c:	7dfb      	ldrb	r3, [r7, #23]
 800af1e:	3301      	adds	r3, #1
 800af20:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800af22:	7dfb      	ldrb	r3, [r7, #23]
 800af24:	68ba      	ldr	r2, [r7, #8]
 800af26:	4413      	add	r3, r2
 800af28:	2200      	movs	r2, #0
 800af2a:	701a      	strb	r2, [r3, #0]
    idx++;
 800af2c:	7dfb      	ldrb	r3, [r7, #23]
 800af2e:	3301      	adds	r3, #1
 800af30:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d1e7      	bne.n	800af0a <USBD_GetString+0x52>
 800af3a:	e000      	b.n	800af3e <USBD_GetString+0x86>
    return;
 800af3c:	bf00      	nop
  }
}
 800af3e:	3718      	adds	r7, #24
 800af40:	46bd      	mov	sp, r7
 800af42:	bd80      	pop	{r7, pc}

0800af44 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800af44:	b480      	push	{r7}
 800af46:	b085      	sub	sp, #20
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800af4c:	2300      	movs	r3, #0
 800af4e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800af54:	e005      	b.n	800af62 <USBD_GetLen+0x1e>
  {
    len++;
 800af56:	7bfb      	ldrb	r3, [r7, #15]
 800af58:	3301      	adds	r3, #1
 800af5a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	3301      	adds	r3, #1
 800af60:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	781b      	ldrb	r3, [r3, #0]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d1f5      	bne.n	800af56 <USBD_GetLen+0x12>
  }

  return len;
 800af6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800af6c:	4618      	mov	r0, r3
 800af6e:	3714      	adds	r7, #20
 800af70:	46bd      	mov	sp, r7
 800af72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af76:	4770      	bx	lr

0800af78 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b084      	sub	sp, #16
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	60f8      	str	r0, [r7, #12]
 800af80:	60b9      	str	r1, [r7, #8]
 800af82:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	2202      	movs	r2, #2
 800af88:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	687a      	ldr	r2, [r7, #4]
 800af90:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	687a      	ldr	r2, [r7, #4]
 800af96:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	68ba      	ldr	r2, [r7, #8]
 800af9c:	2100      	movs	r1, #0
 800af9e:	68f8      	ldr	r0, [r7, #12]
 800afa0:	f000 fced 	bl	800b97e <USBD_LL_Transmit>

  return USBD_OK;
 800afa4:	2300      	movs	r3, #0
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3710      	adds	r7, #16
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}

0800afae <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800afae:	b580      	push	{r7, lr}
 800afb0:	b084      	sub	sp, #16
 800afb2:	af00      	add	r7, sp, #0
 800afb4:	60f8      	str	r0, [r7, #12]
 800afb6:	60b9      	str	r1, [r7, #8]
 800afb8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	68ba      	ldr	r2, [r7, #8]
 800afbe:	2100      	movs	r1, #0
 800afc0:	68f8      	ldr	r0, [r7, #12]
 800afc2:	f000 fcdc 	bl	800b97e <USBD_LL_Transmit>

  return USBD_OK;
 800afc6:	2300      	movs	r3, #0
}
 800afc8:	4618      	mov	r0, r3
 800afca:	3710      	adds	r7, #16
 800afcc:	46bd      	mov	sp, r7
 800afce:	bd80      	pop	{r7, pc}

0800afd0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b084      	sub	sp, #16
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	60f8      	str	r0, [r7, #12]
 800afd8:	60b9      	str	r1, [r7, #8]
 800afda:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	2203      	movs	r2, #3
 800afe0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	687a      	ldr	r2, [r7, #4]
 800afe8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	687a      	ldr	r2, [r7, #4]
 800aff0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	68ba      	ldr	r2, [r7, #8]
 800aff8:	2100      	movs	r1, #0
 800affa:	68f8      	ldr	r0, [r7, #12]
 800affc:	f000 fce0 	bl	800b9c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b000:	2300      	movs	r3, #0
}
 800b002:	4618      	mov	r0, r3
 800b004:	3710      	adds	r7, #16
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}

0800b00a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b00a:	b580      	push	{r7, lr}
 800b00c:	b084      	sub	sp, #16
 800b00e:	af00      	add	r7, sp, #0
 800b010:	60f8      	str	r0, [r7, #12]
 800b012:	60b9      	str	r1, [r7, #8]
 800b014:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	68ba      	ldr	r2, [r7, #8]
 800b01a:	2100      	movs	r1, #0
 800b01c:	68f8      	ldr	r0, [r7, #12]
 800b01e:	f000 fccf 	bl	800b9c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b022:	2300      	movs	r3, #0
}
 800b024:	4618      	mov	r0, r3
 800b026:	3710      	adds	r7, #16
 800b028:	46bd      	mov	sp, r7
 800b02a:	bd80      	pop	{r7, pc}

0800b02c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b082      	sub	sp, #8
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2204      	movs	r2, #4
 800b038:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b03c:	2300      	movs	r3, #0
 800b03e:	2200      	movs	r2, #0
 800b040:	2100      	movs	r1, #0
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	f000 fc9b 	bl	800b97e <USBD_LL_Transmit>

  return USBD_OK;
 800b048:	2300      	movs	r3, #0
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	3708      	adds	r7, #8
 800b04e:	46bd      	mov	sp, r7
 800b050:	bd80      	pop	{r7, pc}

0800b052 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b052:	b580      	push	{r7, lr}
 800b054:	b082      	sub	sp, #8
 800b056:	af00      	add	r7, sp, #0
 800b058:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	2205      	movs	r2, #5
 800b05e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b062:	2300      	movs	r3, #0
 800b064:	2200      	movs	r2, #0
 800b066:	2100      	movs	r1, #0
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f000 fca9 	bl	800b9c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b06e:	2300      	movs	r3, #0
}
 800b070:	4618      	mov	r0, r3
 800b072:	3708      	adds	r7, #8
 800b074:	46bd      	mov	sp, r7
 800b076:	bd80      	pop	{r7, pc}

0800b078 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b07c:	2200      	movs	r2, #0
 800b07e:	4912      	ldr	r1, [pc, #72]	; (800b0c8 <MX_USB_DEVICE_Init+0x50>)
 800b080:	4812      	ldr	r0, [pc, #72]	; (800b0cc <MX_USB_DEVICE_Init+0x54>)
 800b082:	f7fe fcdd 	bl	8009a40 <USBD_Init>
 800b086:	4603      	mov	r3, r0
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d001      	beq.n	800b090 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b08c:	f7f6 fa56 	bl	800153c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b090:	490f      	ldr	r1, [pc, #60]	; (800b0d0 <MX_USB_DEVICE_Init+0x58>)
 800b092:	480e      	ldr	r0, [pc, #56]	; (800b0cc <MX_USB_DEVICE_Init+0x54>)
 800b094:	f7fe fd04 	bl	8009aa0 <USBD_RegisterClass>
 800b098:	4603      	mov	r3, r0
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d001      	beq.n	800b0a2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b09e:	f7f6 fa4d 	bl	800153c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b0a2:	490c      	ldr	r1, [pc, #48]	; (800b0d4 <MX_USB_DEVICE_Init+0x5c>)
 800b0a4:	4809      	ldr	r0, [pc, #36]	; (800b0cc <MX_USB_DEVICE_Init+0x54>)
 800b0a6:	f7fe fc3b 	bl	8009920 <USBD_CDC_RegisterInterface>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d001      	beq.n	800b0b4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b0b0:	f7f6 fa44 	bl	800153c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b0b4:	4805      	ldr	r0, [pc, #20]	; (800b0cc <MX_USB_DEVICE_Init+0x54>)
 800b0b6:	f7fe fd29 	bl	8009b0c <USBD_Start>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d001      	beq.n	800b0c4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b0c0:	f7f6 fa3c 	bl	800153c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b0c4:	bf00      	nop
 800b0c6:	bd80      	pop	{r7, pc}
 800b0c8:	200000bc 	.word	0x200000bc
 800b0cc:	2000047c 	.word	0x2000047c
 800b0d0:	20000028 	.word	0x20000028
 800b0d4:	200000a8 	.word	0x200000a8

0800b0d8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b0dc:	2200      	movs	r2, #0
 800b0de:	4905      	ldr	r1, [pc, #20]	; (800b0f4 <CDC_Init_FS+0x1c>)
 800b0e0:	4805      	ldr	r0, [pc, #20]	; (800b0f8 <CDC_Init_FS+0x20>)
 800b0e2:	f7fe fc37 	bl	8009954 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b0e6:	4905      	ldr	r1, [pc, #20]	; (800b0fc <CDC_Init_FS+0x24>)
 800b0e8:	4803      	ldr	r0, [pc, #12]	; (800b0f8 <CDC_Init_FS+0x20>)
 800b0ea:	f7fe fc55 	bl	8009998 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b0ee:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	bd80      	pop	{r7, pc}
 800b0f4:	20000f58 	.word	0x20000f58
 800b0f8:	2000047c 	.word	0x2000047c
 800b0fc:	20000758 	.word	0x20000758

0800b100 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b100:	b480      	push	{r7}
 800b102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b104:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b106:	4618      	mov	r0, r3
 800b108:	46bd      	mov	sp, r7
 800b10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10e:	4770      	bx	lr

0800b110 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b110:	b480      	push	{r7}
 800b112:	b083      	sub	sp, #12
 800b114:	af00      	add	r7, sp, #0
 800b116:	4603      	mov	r3, r0
 800b118:	6039      	str	r1, [r7, #0]
 800b11a:	71fb      	strb	r3, [r7, #7]
 800b11c:	4613      	mov	r3, r2
 800b11e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b120:	79fb      	ldrb	r3, [r7, #7]
 800b122:	2b23      	cmp	r3, #35	; 0x23
 800b124:	d84a      	bhi.n	800b1bc <CDC_Control_FS+0xac>
 800b126:	a201      	add	r2, pc, #4	; (adr r2, 800b12c <CDC_Control_FS+0x1c>)
 800b128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b12c:	0800b1bd 	.word	0x0800b1bd
 800b130:	0800b1bd 	.word	0x0800b1bd
 800b134:	0800b1bd 	.word	0x0800b1bd
 800b138:	0800b1bd 	.word	0x0800b1bd
 800b13c:	0800b1bd 	.word	0x0800b1bd
 800b140:	0800b1bd 	.word	0x0800b1bd
 800b144:	0800b1bd 	.word	0x0800b1bd
 800b148:	0800b1bd 	.word	0x0800b1bd
 800b14c:	0800b1bd 	.word	0x0800b1bd
 800b150:	0800b1bd 	.word	0x0800b1bd
 800b154:	0800b1bd 	.word	0x0800b1bd
 800b158:	0800b1bd 	.word	0x0800b1bd
 800b15c:	0800b1bd 	.word	0x0800b1bd
 800b160:	0800b1bd 	.word	0x0800b1bd
 800b164:	0800b1bd 	.word	0x0800b1bd
 800b168:	0800b1bd 	.word	0x0800b1bd
 800b16c:	0800b1bd 	.word	0x0800b1bd
 800b170:	0800b1bd 	.word	0x0800b1bd
 800b174:	0800b1bd 	.word	0x0800b1bd
 800b178:	0800b1bd 	.word	0x0800b1bd
 800b17c:	0800b1bd 	.word	0x0800b1bd
 800b180:	0800b1bd 	.word	0x0800b1bd
 800b184:	0800b1bd 	.word	0x0800b1bd
 800b188:	0800b1bd 	.word	0x0800b1bd
 800b18c:	0800b1bd 	.word	0x0800b1bd
 800b190:	0800b1bd 	.word	0x0800b1bd
 800b194:	0800b1bd 	.word	0x0800b1bd
 800b198:	0800b1bd 	.word	0x0800b1bd
 800b19c:	0800b1bd 	.word	0x0800b1bd
 800b1a0:	0800b1bd 	.word	0x0800b1bd
 800b1a4:	0800b1bd 	.word	0x0800b1bd
 800b1a8:	0800b1bd 	.word	0x0800b1bd
 800b1ac:	0800b1bd 	.word	0x0800b1bd
 800b1b0:	0800b1bd 	.word	0x0800b1bd
 800b1b4:	0800b1bd 	.word	0x0800b1bd
 800b1b8:	0800b1bd 	.word	0x0800b1bd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b1bc:	bf00      	nop
  }

  return (USBD_OK);
 800b1be:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	370c      	adds	r7, #12
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr

0800b1cc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b082      	sub	sp, #8
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
 800b1d4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b1d6:	6879      	ldr	r1, [r7, #4]
 800b1d8:	4805      	ldr	r0, [pc, #20]	; (800b1f0 <CDC_Receive_FS+0x24>)
 800b1da:	f7fe fbdd 	bl	8009998 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b1de:	4804      	ldr	r0, [pc, #16]	; (800b1f0 <CDC_Receive_FS+0x24>)
 800b1e0:	f7fe fbf8 	bl	80099d4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b1e4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	3708      	adds	r7, #8
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}
 800b1ee:	bf00      	nop
 800b1f0:	2000047c 	.word	0x2000047c

0800b1f4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b1f4:	b480      	push	{r7}
 800b1f6:	b087      	sub	sp, #28
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	60f8      	str	r0, [r7, #12]
 800b1fc:	60b9      	str	r1, [r7, #8]
 800b1fe:	4613      	mov	r3, r2
 800b200:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b202:	2300      	movs	r3, #0
 800b204:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b206:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b20a:	4618      	mov	r0, r3
 800b20c:	371c      	adds	r7, #28
 800b20e:	46bd      	mov	sp, r7
 800b210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b214:	4770      	bx	lr
	...

0800b218 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b218:	b480      	push	{r7}
 800b21a:	b083      	sub	sp, #12
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	4603      	mov	r3, r0
 800b220:	6039      	str	r1, [r7, #0]
 800b222:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	2212      	movs	r2, #18
 800b228:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b22a:	4b03      	ldr	r3, [pc, #12]	; (800b238 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b22c:	4618      	mov	r0, r3
 800b22e:	370c      	adds	r7, #12
 800b230:	46bd      	mov	sp, r7
 800b232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b236:	4770      	bx	lr
 800b238:	200000dc 	.word	0x200000dc

0800b23c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b23c:	b480      	push	{r7}
 800b23e:	b083      	sub	sp, #12
 800b240:	af00      	add	r7, sp, #0
 800b242:	4603      	mov	r3, r0
 800b244:	6039      	str	r1, [r7, #0]
 800b246:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	2204      	movs	r2, #4
 800b24c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b24e:	4b03      	ldr	r3, [pc, #12]	; (800b25c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b250:	4618      	mov	r0, r3
 800b252:	370c      	adds	r7, #12
 800b254:	46bd      	mov	sp, r7
 800b256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25a:	4770      	bx	lr
 800b25c:	200000fc 	.word	0x200000fc

0800b260 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b082      	sub	sp, #8
 800b264:	af00      	add	r7, sp, #0
 800b266:	4603      	mov	r3, r0
 800b268:	6039      	str	r1, [r7, #0]
 800b26a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b26c:	79fb      	ldrb	r3, [r7, #7]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d105      	bne.n	800b27e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b272:	683a      	ldr	r2, [r7, #0]
 800b274:	4907      	ldr	r1, [pc, #28]	; (800b294 <USBD_FS_ProductStrDescriptor+0x34>)
 800b276:	4808      	ldr	r0, [pc, #32]	; (800b298 <USBD_FS_ProductStrDescriptor+0x38>)
 800b278:	f7ff fe1e 	bl	800aeb8 <USBD_GetString>
 800b27c:	e004      	b.n	800b288 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b27e:	683a      	ldr	r2, [r7, #0]
 800b280:	4904      	ldr	r1, [pc, #16]	; (800b294 <USBD_FS_ProductStrDescriptor+0x34>)
 800b282:	4805      	ldr	r0, [pc, #20]	; (800b298 <USBD_FS_ProductStrDescriptor+0x38>)
 800b284:	f7ff fe18 	bl	800aeb8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b288:	4b02      	ldr	r3, [pc, #8]	; (800b294 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3708      	adds	r7, #8
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}
 800b292:	bf00      	nop
 800b294:	20001758 	.word	0x20001758
 800b298:	080104a8 	.word	0x080104a8

0800b29c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b082      	sub	sp, #8
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	4603      	mov	r3, r0
 800b2a4:	6039      	str	r1, [r7, #0]
 800b2a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b2a8:	683a      	ldr	r2, [r7, #0]
 800b2aa:	4904      	ldr	r1, [pc, #16]	; (800b2bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b2ac:	4804      	ldr	r0, [pc, #16]	; (800b2c0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b2ae:	f7ff fe03 	bl	800aeb8 <USBD_GetString>
  return USBD_StrDesc;
 800b2b2:	4b02      	ldr	r3, [pc, #8]	; (800b2bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	3708      	adds	r7, #8
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}
 800b2bc:	20001758 	.word	0x20001758
 800b2c0:	080104c0 	.word	0x080104c0

0800b2c4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b082      	sub	sp, #8
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	4603      	mov	r3, r0
 800b2cc:	6039      	str	r1, [r7, #0]
 800b2ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	221a      	movs	r2, #26
 800b2d4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b2d6:	f000 f855 	bl	800b384 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b2da:	4b02      	ldr	r3, [pc, #8]	; (800b2e4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3708      	adds	r7, #8
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}
 800b2e4:	20000100 	.word	0x20000100

0800b2e8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b082      	sub	sp, #8
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	4603      	mov	r3, r0
 800b2f0:	6039      	str	r1, [r7, #0]
 800b2f2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b2f4:	79fb      	ldrb	r3, [r7, #7]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d105      	bne.n	800b306 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b2fa:	683a      	ldr	r2, [r7, #0]
 800b2fc:	4907      	ldr	r1, [pc, #28]	; (800b31c <USBD_FS_ConfigStrDescriptor+0x34>)
 800b2fe:	4808      	ldr	r0, [pc, #32]	; (800b320 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b300:	f7ff fdda 	bl	800aeb8 <USBD_GetString>
 800b304:	e004      	b.n	800b310 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b306:	683a      	ldr	r2, [r7, #0]
 800b308:	4904      	ldr	r1, [pc, #16]	; (800b31c <USBD_FS_ConfigStrDescriptor+0x34>)
 800b30a:	4805      	ldr	r0, [pc, #20]	; (800b320 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b30c:	f7ff fdd4 	bl	800aeb8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b310:	4b02      	ldr	r3, [pc, #8]	; (800b31c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b312:	4618      	mov	r0, r3
 800b314:	3708      	adds	r7, #8
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}
 800b31a:	bf00      	nop
 800b31c:	20001758 	.word	0x20001758
 800b320:	080104d4 	.word	0x080104d4

0800b324 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b324:	b580      	push	{r7, lr}
 800b326:	b082      	sub	sp, #8
 800b328:	af00      	add	r7, sp, #0
 800b32a:	4603      	mov	r3, r0
 800b32c:	6039      	str	r1, [r7, #0]
 800b32e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b330:	79fb      	ldrb	r3, [r7, #7]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d105      	bne.n	800b342 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b336:	683a      	ldr	r2, [r7, #0]
 800b338:	4907      	ldr	r1, [pc, #28]	; (800b358 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b33a:	4808      	ldr	r0, [pc, #32]	; (800b35c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b33c:	f7ff fdbc 	bl	800aeb8 <USBD_GetString>
 800b340:	e004      	b.n	800b34c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b342:	683a      	ldr	r2, [r7, #0]
 800b344:	4904      	ldr	r1, [pc, #16]	; (800b358 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b346:	4805      	ldr	r0, [pc, #20]	; (800b35c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b348:	f7ff fdb6 	bl	800aeb8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b34c:	4b02      	ldr	r3, [pc, #8]	; (800b358 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b34e:	4618      	mov	r0, r3
 800b350:	3708      	adds	r7, #8
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
 800b356:	bf00      	nop
 800b358:	20001758 	.word	0x20001758
 800b35c:	080104e0 	.word	0x080104e0

0800b360 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b360:	b480      	push	{r7}
 800b362:	b083      	sub	sp, #12
 800b364:	af00      	add	r7, sp, #0
 800b366:	4603      	mov	r3, r0
 800b368:	6039      	str	r1, [r7, #0]
 800b36a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	220c      	movs	r2, #12
 800b370:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800b372:	4b03      	ldr	r3, [pc, #12]	; (800b380 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800b374:	4618      	mov	r0, r3
 800b376:	370c      	adds	r7, #12
 800b378:	46bd      	mov	sp, r7
 800b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37e:	4770      	bx	lr
 800b380:	200000f0 	.word	0x200000f0

0800b384 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b084      	sub	sp, #16
 800b388:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b38a:	4b0f      	ldr	r3, [pc, #60]	; (800b3c8 <Get_SerialNum+0x44>)
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b390:	4b0e      	ldr	r3, [pc, #56]	; (800b3cc <Get_SerialNum+0x48>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b396:	4b0e      	ldr	r3, [pc, #56]	; (800b3d0 <Get_SerialNum+0x4c>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b39c:	68fa      	ldr	r2, [r7, #12]
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	4413      	add	r3, r2
 800b3a2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d009      	beq.n	800b3be <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b3aa:	2208      	movs	r2, #8
 800b3ac:	4909      	ldr	r1, [pc, #36]	; (800b3d4 <Get_SerialNum+0x50>)
 800b3ae:	68f8      	ldr	r0, [r7, #12]
 800b3b0:	f000 f814 	bl	800b3dc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b3b4:	2204      	movs	r2, #4
 800b3b6:	4908      	ldr	r1, [pc, #32]	; (800b3d8 <Get_SerialNum+0x54>)
 800b3b8:	68b8      	ldr	r0, [r7, #8]
 800b3ba:	f000 f80f 	bl	800b3dc <IntToUnicode>
  }
}
 800b3be:	bf00      	nop
 800b3c0:	3710      	adds	r7, #16
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	bd80      	pop	{r7, pc}
 800b3c6:	bf00      	nop
 800b3c8:	1fff7a10 	.word	0x1fff7a10
 800b3cc:	1fff7a14 	.word	0x1fff7a14
 800b3d0:	1fff7a18 	.word	0x1fff7a18
 800b3d4:	20000102 	.word	0x20000102
 800b3d8:	20000112 	.word	0x20000112

0800b3dc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b3dc:	b480      	push	{r7}
 800b3de:	b087      	sub	sp, #28
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	60f8      	str	r0, [r7, #12]
 800b3e4:	60b9      	str	r1, [r7, #8]
 800b3e6:	4613      	mov	r3, r2
 800b3e8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	75fb      	strb	r3, [r7, #23]
 800b3f2:	e027      	b.n	800b444 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	0f1b      	lsrs	r3, r3, #28
 800b3f8:	2b09      	cmp	r3, #9
 800b3fa:	d80b      	bhi.n	800b414 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	0f1b      	lsrs	r3, r3, #28
 800b400:	b2da      	uxtb	r2, r3
 800b402:	7dfb      	ldrb	r3, [r7, #23]
 800b404:	005b      	lsls	r3, r3, #1
 800b406:	4619      	mov	r1, r3
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	440b      	add	r3, r1
 800b40c:	3230      	adds	r2, #48	; 0x30
 800b40e:	b2d2      	uxtb	r2, r2
 800b410:	701a      	strb	r2, [r3, #0]
 800b412:	e00a      	b.n	800b42a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	0f1b      	lsrs	r3, r3, #28
 800b418:	b2da      	uxtb	r2, r3
 800b41a:	7dfb      	ldrb	r3, [r7, #23]
 800b41c:	005b      	lsls	r3, r3, #1
 800b41e:	4619      	mov	r1, r3
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	440b      	add	r3, r1
 800b424:	3237      	adds	r2, #55	; 0x37
 800b426:	b2d2      	uxtb	r2, r2
 800b428:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	011b      	lsls	r3, r3, #4
 800b42e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b430:	7dfb      	ldrb	r3, [r7, #23]
 800b432:	005b      	lsls	r3, r3, #1
 800b434:	3301      	adds	r3, #1
 800b436:	68ba      	ldr	r2, [r7, #8]
 800b438:	4413      	add	r3, r2
 800b43a:	2200      	movs	r2, #0
 800b43c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b43e:	7dfb      	ldrb	r3, [r7, #23]
 800b440:	3301      	adds	r3, #1
 800b442:	75fb      	strb	r3, [r7, #23]
 800b444:	7dfa      	ldrb	r2, [r7, #23]
 800b446:	79fb      	ldrb	r3, [r7, #7]
 800b448:	429a      	cmp	r2, r3
 800b44a:	d3d3      	bcc.n	800b3f4 <IntToUnicode+0x18>
  }
}
 800b44c:	bf00      	nop
 800b44e:	bf00      	nop
 800b450:	371c      	adds	r7, #28
 800b452:	46bd      	mov	sp, r7
 800b454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b458:	4770      	bx	lr
	...

0800b45c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b0a0      	sub	sp, #128	; 0x80
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b464:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800b468:	2200      	movs	r2, #0
 800b46a:	601a      	str	r2, [r3, #0]
 800b46c:	605a      	str	r2, [r3, #4]
 800b46e:	609a      	str	r2, [r3, #8]
 800b470:	60da      	str	r2, [r3, #12]
 800b472:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b474:	f107 0310 	add.w	r3, r7, #16
 800b478:	225c      	movs	r2, #92	; 0x5c
 800b47a:	2100      	movs	r1, #0
 800b47c:	4618      	mov	r0, r3
 800b47e:	f000 fb8f 	bl	800bba0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b48a:	d149      	bne.n	800b520 <HAL_PCD_MspInit+0xc4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800b48c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b490:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800b492:	2300      	movs	r3, #0
 800b494:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b496:	f107 0310 	add.w	r3, r7, #16
 800b49a:	4618      	mov	r0, r3
 800b49c:	f7f8 ffb0 	bl	8004400 <HAL_RCCEx_PeriphCLKConfig>
 800b4a0:	4603      	mov	r3, r0
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d001      	beq.n	800b4aa <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 800b4a6:	f7f6 f849 	bl	800153c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	60fb      	str	r3, [r7, #12]
 800b4ae:	4b1e      	ldr	r3, [pc, #120]	; (800b528 <HAL_PCD_MspInit+0xcc>)
 800b4b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4b2:	4a1d      	ldr	r2, [pc, #116]	; (800b528 <HAL_PCD_MspInit+0xcc>)
 800b4b4:	f043 0301 	orr.w	r3, r3, #1
 800b4b8:	6313      	str	r3, [r2, #48]	; 0x30
 800b4ba:	4b1b      	ldr	r3, [pc, #108]	; (800b528 <HAL_PCD_MspInit+0xcc>)
 800b4bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4be:	f003 0301 	and.w	r3, r3, #1
 800b4c2:	60fb      	str	r3, [r7, #12]
 800b4c4:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b4c6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b4ca:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b4cc:	2302      	movs	r3, #2
 800b4ce:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b4d4:	2303      	movs	r3, #3
 800b4d6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b4d8:	230a      	movs	r3, #10
 800b4da:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b4dc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800b4e0:	4619      	mov	r1, r3
 800b4e2:	4812      	ldr	r0, [pc, #72]	; (800b52c <HAL_PCD_MspInit+0xd0>)
 800b4e4:	f7f7 f8f0 	bl	80026c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b4e8:	4b0f      	ldr	r3, [pc, #60]	; (800b528 <HAL_PCD_MspInit+0xcc>)
 800b4ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4ec:	4a0e      	ldr	r2, [pc, #56]	; (800b528 <HAL_PCD_MspInit+0xcc>)
 800b4ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4f2:	6353      	str	r3, [r2, #52]	; 0x34
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	60bb      	str	r3, [r7, #8]
 800b4f8:	4b0b      	ldr	r3, [pc, #44]	; (800b528 <HAL_PCD_MspInit+0xcc>)
 800b4fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b4fc:	4a0a      	ldr	r2, [pc, #40]	; (800b528 <HAL_PCD_MspInit+0xcc>)
 800b4fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b502:	6453      	str	r3, [r2, #68]	; 0x44
 800b504:	4b08      	ldr	r3, [pc, #32]	; (800b528 <HAL_PCD_MspInit+0xcc>)
 800b506:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b508:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b50c:	60bb      	str	r3, [r7, #8]
 800b50e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b510:	2200      	movs	r2, #0
 800b512:	2100      	movs	r1, #0
 800b514:	2043      	movs	r0, #67	; 0x43
 800b516:	f7f6 fc40 	bl	8001d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b51a:	2043      	movs	r0, #67	; 0x43
 800b51c:	f7f6 fc59 	bl	8001dd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b520:	bf00      	nop
 800b522:	3780      	adds	r7, #128	; 0x80
 800b524:	46bd      	mov	sp, r7
 800b526:	bd80      	pop	{r7, pc}
 800b528:	40023800 	.word	0x40023800
 800b52c:	40020000 	.word	0x40020000

0800b530 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b082      	sub	sp, #8
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800b544:	4619      	mov	r1, r3
 800b546:	4610      	mov	r0, r2
 800b548:	f7fe fb2d 	bl	8009ba6 <USBD_LL_SetupStage>
}
 800b54c:	bf00      	nop
 800b54e:	3708      	adds	r7, #8
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}

0800b554 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b082      	sub	sp, #8
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
 800b55c:	460b      	mov	r3, r1
 800b55e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800b566:	78fa      	ldrb	r2, [r7, #3]
 800b568:	6879      	ldr	r1, [r7, #4]
 800b56a:	4613      	mov	r3, r2
 800b56c:	00db      	lsls	r3, r3, #3
 800b56e:	4413      	add	r3, r2
 800b570:	009b      	lsls	r3, r3, #2
 800b572:	440b      	add	r3, r1
 800b574:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800b578:	681a      	ldr	r2, [r3, #0]
 800b57a:	78fb      	ldrb	r3, [r7, #3]
 800b57c:	4619      	mov	r1, r3
 800b57e:	f7fe fb67 	bl	8009c50 <USBD_LL_DataOutStage>
}
 800b582:	bf00      	nop
 800b584:	3708      	adds	r7, #8
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}

0800b58a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b58a:	b580      	push	{r7, lr}
 800b58c:	b082      	sub	sp, #8
 800b58e:	af00      	add	r7, sp, #0
 800b590:	6078      	str	r0, [r7, #4]
 800b592:	460b      	mov	r3, r1
 800b594:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800b59c:	78fa      	ldrb	r2, [r7, #3]
 800b59e:	6879      	ldr	r1, [r7, #4]
 800b5a0:	4613      	mov	r3, r2
 800b5a2:	00db      	lsls	r3, r3, #3
 800b5a4:	4413      	add	r3, r2
 800b5a6:	009b      	lsls	r3, r3, #2
 800b5a8:	440b      	add	r3, r1
 800b5aa:	334c      	adds	r3, #76	; 0x4c
 800b5ac:	681a      	ldr	r2, [r3, #0]
 800b5ae:	78fb      	ldrb	r3, [r7, #3]
 800b5b0:	4619      	mov	r1, r3
 800b5b2:	f7fe fc00 	bl	8009db6 <USBD_LL_DataInStage>
}
 800b5b6:	bf00      	nop
 800b5b8:	3708      	adds	r7, #8
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bd80      	pop	{r7, pc}

0800b5be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b5be:	b580      	push	{r7, lr}
 800b5c0:	b082      	sub	sp, #8
 800b5c2:	af00      	add	r7, sp, #0
 800b5c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	f7fe fd34 	bl	800a03a <USBD_LL_SOF>
}
 800b5d2:	bf00      	nop
 800b5d4:	3708      	adds	r7, #8
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bd80      	pop	{r7, pc}

0800b5da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b5da:	b580      	push	{r7, lr}
 800b5dc:	b084      	sub	sp, #16
 800b5de:	af00      	add	r7, sp, #0
 800b5e0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	68db      	ldr	r3, [r3, #12]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d102      	bne.n	800b5f4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	73fb      	strb	r3, [r7, #15]
 800b5f2:	e008      	b.n	800b606 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	68db      	ldr	r3, [r3, #12]
 800b5f8:	2b02      	cmp	r3, #2
 800b5fa:	d102      	bne.n	800b602 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b5fc:	2301      	movs	r3, #1
 800b5fe:	73fb      	strb	r3, [r7, #15]
 800b600:	e001      	b.n	800b606 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b602:	f7f5 ff9b 	bl	800153c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b60c:	7bfa      	ldrb	r2, [r7, #15]
 800b60e:	4611      	mov	r1, r2
 800b610:	4618      	mov	r0, r3
 800b612:	f7fe fcd4 	bl	8009fbe <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b61c:	4618      	mov	r0, r3
 800b61e:	f7fe fc7c 	bl	8009f1a <USBD_LL_Reset>
}
 800b622:	bf00      	nop
 800b624:	3710      	adds	r7, #16
 800b626:	46bd      	mov	sp, r7
 800b628:	bd80      	pop	{r7, pc}
	...

0800b62c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b082      	sub	sp, #8
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b63a:	4618      	mov	r0, r3
 800b63c:	f7fe fccf 	bl	8009fde <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	687a      	ldr	r2, [r7, #4]
 800b64c:	6812      	ldr	r2, [r2, #0]
 800b64e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b652:	f043 0301 	orr.w	r3, r3, #1
 800b656:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	6a1b      	ldr	r3, [r3, #32]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d005      	beq.n	800b66c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b660:	4b04      	ldr	r3, [pc, #16]	; (800b674 <HAL_PCD_SuspendCallback+0x48>)
 800b662:	691b      	ldr	r3, [r3, #16]
 800b664:	4a03      	ldr	r2, [pc, #12]	; (800b674 <HAL_PCD_SuspendCallback+0x48>)
 800b666:	f043 0306 	orr.w	r3, r3, #6
 800b66a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b66c:	bf00      	nop
 800b66e:	3708      	adds	r7, #8
 800b670:	46bd      	mov	sp, r7
 800b672:	bd80      	pop	{r7, pc}
 800b674:	e000ed00 	.word	0xe000ed00

0800b678 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b082      	sub	sp, #8
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b686:	4618      	mov	r0, r3
 800b688:	f7fe fcbf 	bl	800a00a <USBD_LL_Resume>
}
 800b68c:	bf00      	nop
 800b68e:	3708      	adds	r7, #8
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}

0800b694 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b082      	sub	sp, #8
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	460b      	mov	r3, r1
 800b69e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b6a6:	78fa      	ldrb	r2, [r7, #3]
 800b6a8:	4611      	mov	r1, r2
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	f7fe fd17 	bl	800a0de <USBD_LL_IsoOUTIncomplete>
}
 800b6b0:	bf00      	nop
 800b6b2:	3708      	adds	r7, #8
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	bd80      	pop	{r7, pc}

0800b6b8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b082      	sub	sp, #8
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b6ca:	78fa      	ldrb	r2, [r7, #3]
 800b6cc:	4611      	mov	r1, r2
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	f7fe fcd3 	bl	800a07a <USBD_LL_IsoINIncomplete>
}
 800b6d4:	bf00      	nop
 800b6d6:	3708      	adds	r7, #8
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b082      	sub	sp, #8
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	f7fe fd29 	bl	800a142 <USBD_LL_DevConnected>
}
 800b6f0:	bf00      	nop
 800b6f2:	3708      	adds	r7, #8
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}

0800b6f8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b082      	sub	sp, #8
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b706:	4618      	mov	r0, r3
 800b708:	f7fe fd26 	bl	800a158 <USBD_LL_DevDisconnected>
}
 800b70c:	bf00      	nop
 800b70e:	3708      	adds	r7, #8
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}

0800b714 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b082      	sub	sp, #8
 800b718:	af00      	add	r7, sp, #0
 800b71a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	781b      	ldrb	r3, [r3, #0]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d13c      	bne.n	800b79e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b724:	4a20      	ldr	r2, [pc, #128]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	4a1e      	ldr	r2, [pc, #120]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b730:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b734:	4b1c      	ldr	r3, [pc, #112]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b736:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b73a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800b73c:	4b1a      	ldr	r3, [pc, #104]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b73e:	2206      	movs	r2, #6
 800b740:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b742:	4b19      	ldr	r3, [pc, #100]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b744:	2202      	movs	r2, #2
 800b746:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b748:	4b17      	ldr	r3, [pc, #92]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b74a:	2200      	movs	r2, #0
 800b74c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b74e:	4b16      	ldr	r3, [pc, #88]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b750:	2202      	movs	r2, #2
 800b752:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b754:	4b14      	ldr	r3, [pc, #80]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b756:	2200      	movs	r2, #0
 800b758:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b75a:	4b13      	ldr	r3, [pc, #76]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b75c:	2200      	movs	r2, #0
 800b75e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b760:	4b11      	ldr	r3, [pc, #68]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b762:	2200      	movs	r2, #0
 800b764:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b766:	4b10      	ldr	r3, [pc, #64]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b768:	2200      	movs	r2, #0
 800b76a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b76c:	4b0e      	ldr	r3, [pc, #56]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b76e:	2200      	movs	r2, #0
 800b770:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b772:	480d      	ldr	r0, [pc, #52]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b774:	f7f7 fa61 	bl	8002c3a <HAL_PCD_Init>
 800b778:	4603      	mov	r3, r0
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d001      	beq.n	800b782 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b77e:	f7f5 fedd 	bl	800153c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b782:	2180      	movs	r1, #128	; 0x80
 800b784:	4808      	ldr	r0, [pc, #32]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b786:	f7f8 fcec 	bl	8004162 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b78a:	2240      	movs	r2, #64	; 0x40
 800b78c:	2100      	movs	r1, #0
 800b78e:	4806      	ldr	r0, [pc, #24]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b790:	f7f8 fca0 	bl	80040d4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b794:	2280      	movs	r2, #128	; 0x80
 800b796:	2101      	movs	r1, #1
 800b798:	4803      	ldr	r0, [pc, #12]	; (800b7a8 <USBD_LL_Init+0x94>)
 800b79a:	f7f8 fc9b 	bl	80040d4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b79e:	2300      	movs	r3, #0
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3708      	adds	r7, #8
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}
 800b7a8:	20001958 	.word	0x20001958

0800b7ac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b084      	sub	sp, #16
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f7f7 fb5d 	bl	8002e82 <HAL_PCD_Start>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b7cc:	7bfb      	ldrb	r3, [r7, #15]
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	f000 f990 	bl	800baf4 <USBD_Get_USB_Status>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b7d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	3710      	adds	r7, #16
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	bd80      	pop	{r7, pc}

0800b7e2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b7e2:	b580      	push	{r7, lr}
 800b7e4:	b084      	sub	sp, #16
 800b7e6:	af00      	add	r7, sp, #0
 800b7e8:	6078      	str	r0, [r7, #4]
 800b7ea:	4608      	mov	r0, r1
 800b7ec:	4611      	mov	r1, r2
 800b7ee:	461a      	mov	r2, r3
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	70fb      	strb	r3, [r7, #3]
 800b7f4:	460b      	mov	r3, r1
 800b7f6:	70bb      	strb	r3, [r7, #2]
 800b7f8:	4613      	mov	r3, r2
 800b7fa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b800:	2300      	movs	r3, #0
 800b802:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b80a:	78bb      	ldrb	r3, [r7, #2]
 800b80c:	883a      	ldrh	r2, [r7, #0]
 800b80e:	78f9      	ldrb	r1, [r7, #3]
 800b810:	f7f8 f85b 	bl	80038ca <HAL_PCD_EP_Open>
 800b814:	4603      	mov	r3, r0
 800b816:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b818:	7bfb      	ldrb	r3, [r7, #15]
 800b81a:	4618      	mov	r0, r3
 800b81c:	f000 f96a 	bl	800baf4 <USBD_Get_USB_Status>
 800b820:	4603      	mov	r3, r0
 800b822:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b824:	7bbb      	ldrb	r3, [r7, #14]
}
 800b826:	4618      	mov	r0, r3
 800b828:	3710      	adds	r7, #16
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}

0800b82e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b82e:	b580      	push	{r7, lr}
 800b830:	b084      	sub	sp, #16
 800b832:	af00      	add	r7, sp, #0
 800b834:	6078      	str	r0, [r7, #4]
 800b836:	460b      	mov	r3, r1
 800b838:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b83a:	2300      	movs	r3, #0
 800b83c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b83e:	2300      	movs	r3, #0
 800b840:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b848:	78fa      	ldrb	r2, [r7, #3]
 800b84a:	4611      	mov	r1, r2
 800b84c:	4618      	mov	r0, r3
 800b84e:	f7f8 f8a4 	bl	800399a <HAL_PCD_EP_Close>
 800b852:	4603      	mov	r3, r0
 800b854:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b856:	7bfb      	ldrb	r3, [r7, #15]
 800b858:	4618      	mov	r0, r3
 800b85a:	f000 f94b 	bl	800baf4 <USBD_Get_USB_Status>
 800b85e:	4603      	mov	r3, r0
 800b860:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b862:	7bbb      	ldrb	r3, [r7, #14]
}
 800b864:	4618      	mov	r0, r3
 800b866:	3710      	adds	r7, #16
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}

0800b86c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b084      	sub	sp, #16
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
 800b874:	460b      	mov	r3, r1
 800b876:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b878:	2300      	movs	r3, #0
 800b87a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b87c:	2300      	movs	r3, #0
 800b87e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b886:	78fa      	ldrb	r2, [r7, #3]
 800b888:	4611      	mov	r1, r2
 800b88a:	4618      	mov	r0, r3
 800b88c:	f7f8 f97c 	bl	8003b88 <HAL_PCD_EP_SetStall>
 800b890:	4603      	mov	r3, r0
 800b892:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b894:	7bfb      	ldrb	r3, [r7, #15]
 800b896:	4618      	mov	r0, r3
 800b898:	f000 f92c 	bl	800baf4 <USBD_Get_USB_Status>
 800b89c:	4603      	mov	r3, r0
 800b89e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b8a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	3710      	adds	r7, #16
 800b8a6:	46bd      	mov	sp, r7
 800b8a8:	bd80      	pop	{r7, pc}

0800b8aa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b8aa:	b580      	push	{r7, lr}
 800b8ac:	b084      	sub	sp, #16
 800b8ae:	af00      	add	r7, sp, #0
 800b8b0:	6078      	str	r0, [r7, #4]
 800b8b2:	460b      	mov	r3, r1
 800b8b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b8c4:	78fa      	ldrb	r2, [r7, #3]
 800b8c6:	4611      	mov	r1, r2
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	f7f8 f9c1 	bl	8003c50 <HAL_PCD_EP_ClrStall>
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b8d2:	7bfb      	ldrb	r3, [r7, #15]
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f000 f90d 	bl	800baf4 <USBD_Get_USB_Status>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b8de:	7bbb      	ldrb	r3, [r7, #14]
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3710      	adds	r7, #16
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}

0800b8e8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b085      	sub	sp, #20
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	6078      	str	r0, [r7, #4]
 800b8f0:	460b      	mov	r3, r1
 800b8f2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b8fa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b8fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b900:	2b00      	cmp	r3, #0
 800b902:	da0b      	bge.n	800b91c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b904:	78fb      	ldrb	r3, [r7, #3]
 800b906:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b90a:	68f9      	ldr	r1, [r7, #12]
 800b90c:	4613      	mov	r3, r2
 800b90e:	00db      	lsls	r3, r3, #3
 800b910:	4413      	add	r3, r2
 800b912:	009b      	lsls	r3, r3, #2
 800b914:	440b      	add	r3, r1
 800b916:	333e      	adds	r3, #62	; 0x3e
 800b918:	781b      	ldrb	r3, [r3, #0]
 800b91a:	e00b      	b.n	800b934 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b91c:	78fb      	ldrb	r3, [r7, #3]
 800b91e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b922:	68f9      	ldr	r1, [r7, #12]
 800b924:	4613      	mov	r3, r2
 800b926:	00db      	lsls	r3, r3, #3
 800b928:	4413      	add	r3, r2
 800b92a:	009b      	lsls	r3, r3, #2
 800b92c:	440b      	add	r3, r1
 800b92e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800b932:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b934:	4618      	mov	r0, r3
 800b936:	3714      	adds	r7, #20
 800b938:	46bd      	mov	sp, r7
 800b93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93e:	4770      	bx	lr

0800b940 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b084      	sub	sp, #16
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
 800b948:	460b      	mov	r3, r1
 800b94a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b94c:	2300      	movs	r3, #0
 800b94e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b950:	2300      	movs	r3, #0
 800b952:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b95a:	78fa      	ldrb	r2, [r7, #3]
 800b95c:	4611      	mov	r1, r2
 800b95e:	4618      	mov	r0, r3
 800b960:	f7f7 ff8e 	bl	8003880 <HAL_PCD_SetAddress>
 800b964:	4603      	mov	r3, r0
 800b966:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b968:	7bfb      	ldrb	r3, [r7, #15]
 800b96a:	4618      	mov	r0, r3
 800b96c:	f000 f8c2 	bl	800baf4 <USBD_Get_USB_Status>
 800b970:	4603      	mov	r3, r0
 800b972:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b974:	7bbb      	ldrb	r3, [r7, #14]
}
 800b976:	4618      	mov	r0, r3
 800b978:	3710      	adds	r7, #16
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}

0800b97e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b97e:	b580      	push	{r7, lr}
 800b980:	b086      	sub	sp, #24
 800b982:	af00      	add	r7, sp, #0
 800b984:	60f8      	str	r0, [r7, #12]
 800b986:	607a      	str	r2, [r7, #4]
 800b988:	603b      	str	r3, [r7, #0]
 800b98a:	460b      	mov	r3, r1
 800b98c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b98e:	2300      	movs	r3, #0
 800b990:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b992:	2300      	movs	r3, #0
 800b994:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b99c:	7af9      	ldrb	r1, [r7, #11]
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	687a      	ldr	r2, [r7, #4]
 800b9a2:	f7f8 f8a7 	bl	8003af4 <HAL_PCD_EP_Transmit>
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9aa:	7dfb      	ldrb	r3, [r7, #23]
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f000 f8a1 	bl	800baf4 <USBD_Get_USB_Status>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b9b6:	7dbb      	ldrb	r3, [r7, #22]
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3718      	adds	r7, #24
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}

0800b9c0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b086      	sub	sp, #24
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	60f8      	str	r0, [r7, #12]
 800b9c8:	607a      	str	r2, [r7, #4]
 800b9ca:	603b      	str	r3, [r7, #0]
 800b9cc:	460b      	mov	r3, r1
 800b9ce:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b9de:	7af9      	ldrb	r1, [r7, #11]
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	687a      	ldr	r2, [r7, #4]
 800b9e4:	f7f8 f823 	bl	8003a2e <HAL_PCD_EP_Receive>
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9ec:	7dfb      	ldrb	r3, [r7, #23]
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	f000 f880 	bl	800baf4 <USBD_Get_USB_Status>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b9f8:	7dbb      	ldrb	r3, [r7, #22]
}
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	3718      	adds	r7, #24
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bd80      	pop	{r7, pc}

0800ba02 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba02:	b580      	push	{r7, lr}
 800ba04:	b082      	sub	sp, #8
 800ba06:	af00      	add	r7, sp, #0
 800ba08:	6078      	str	r0, [r7, #4]
 800ba0a:	460b      	mov	r3, r1
 800ba0c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ba14:	78fa      	ldrb	r2, [r7, #3]
 800ba16:	4611      	mov	r1, r2
 800ba18:	4618      	mov	r0, r3
 800ba1a:	f7f8 f853 	bl	8003ac4 <HAL_PCD_EP_GetRxCount>
 800ba1e:	4603      	mov	r3, r0
}
 800ba20:	4618      	mov	r0, r3
 800ba22:	3708      	adds	r7, #8
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}

0800ba28 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b082      	sub	sp, #8
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
 800ba30:	460b      	mov	r3, r1
 800ba32:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800ba34:	78fb      	ldrb	r3, [r7, #3]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d002      	beq.n	800ba40 <HAL_PCDEx_LPM_Callback+0x18>
 800ba3a:	2b01      	cmp	r3, #1
 800ba3c:	d01f      	beq.n	800ba7e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800ba3e:	e03b      	b.n	800bab8 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	6a1b      	ldr	r3, [r3, #32]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d007      	beq.n	800ba58 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 800ba48:	f7f5 fb92 	bl	8001170 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ba4c:	4b1c      	ldr	r3, [pc, #112]	; (800bac0 <HAL_PCDEx_LPM_Callback+0x98>)
 800ba4e:	691b      	ldr	r3, [r3, #16]
 800ba50:	4a1b      	ldr	r2, [pc, #108]	; (800bac0 <HAL_PCDEx_LPM_Callback+0x98>)
 800ba52:	f023 0306 	bic.w	r3, r3, #6
 800ba56:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	687a      	ldr	r2, [r7, #4]
 800ba64:	6812      	ldr	r2, [r2, #0]
 800ba66:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ba6a:	f023 0301 	bic.w	r3, r3, #1
 800ba6e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ba76:	4618      	mov	r0, r3
 800ba78:	f7fe fac7 	bl	800a00a <USBD_LL_Resume>
    break;
 800ba7c:	e01c      	b.n	800bab8 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	687a      	ldr	r2, [r7, #4]
 800ba8a:	6812      	ldr	r2, [r2, #0]
 800ba8c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ba90:	f043 0301 	orr.w	r3, r3, #1
 800ba94:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	f7fe fa9e 	bl	8009fde <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	6a1b      	ldr	r3, [r3, #32]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d005      	beq.n	800bab6 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800baaa:	4b05      	ldr	r3, [pc, #20]	; (800bac0 <HAL_PCDEx_LPM_Callback+0x98>)
 800baac:	691b      	ldr	r3, [r3, #16]
 800baae:	4a04      	ldr	r2, [pc, #16]	; (800bac0 <HAL_PCDEx_LPM_Callback+0x98>)
 800bab0:	f043 0306 	orr.w	r3, r3, #6
 800bab4:	6113      	str	r3, [r2, #16]
    break;
 800bab6:	bf00      	nop
}
 800bab8:	bf00      	nop
 800baba:	3708      	adds	r7, #8
 800babc:	46bd      	mov	sp, r7
 800babe:	bd80      	pop	{r7, pc}
 800bac0:	e000ed00 	.word	0xe000ed00

0800bac4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b083      	sub	sp, #12
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bacc:	4b03      	ldr	r3, [pc, #12]	; (800badc <USBD_static_malloc+0x18>)
}
 800bace:	4618      	mov	r0, r3
 800bad0:	370c      	adds	r7, #12
 800bad2:	46bd      	mov	sp, r7
 800bad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad8:	4770      	bx	lr
 800bada:	bf00      	nop
 800badc:	20001e64 	.word	0x20001e64

0800bae0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bae0:	b480      	push	{r7}
 800bae2:	b083      	sub	sp, #12
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]

}
 800bae8:	bf00      	nop
 800baea:	370c      	adds	r7, #12
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	4770      	bx	lr

0800baf4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800baf4:	b480      	push	{r7}
 800baf6:	b085      	sub	sp, #20
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	4603      	mov	r3, r0
 800bafc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bafe:	2300      	movs	r3, #0
 800bb00:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bb02:	79fb      	ldrb	r3, [r7, #7]
 800bb04:	2b03      	cmp	r3, #3
 800bb06:	d817      	bhi.n	800bb38 <USBD_Get_USB_Status+0x44>
 800bb08:	a201      	add	r2, pc, #4	; (adr r2, 800bb10 <USBD_Get_USB_Status+0x1c>)
 800bb0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb0e:	bf00      	nop
 800bb10:	0800bb21 	.word	0x0800bb21
 800bb14:	0800bb27 	.word	0x0800bb27
 800bb18:	0800bb2d 	.word	0x0800bb2d
 800bb1c:	0800bb33 	.word	0x0800bb33
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bb20:	2300      	movs	r3, #0
 800bb22:	73fb      	strb	r3, [r7, #15]
    break;
 800bb24:	e00b      	b.n	800bb3e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bb26:	2303      	movs	r3, #3
 800bb28:	73fb      	strb	r3, [r7, #15]
    break;
 800bb2a:	e008      	b.n	800bb3e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	73fb      	strb	r3, [r7, #15]
    break;
 800bb30:	e005      	b.n	800bb3e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bb32:	2303      	movs	r3, #3
 800bb34:	73fb      	strb	r3, [r7, #15]
    break;
 800bb36:	e002      	b.n	800bb3e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bb38:	2303      	movs	r3, #3
 800bb3a:	73fb      	strb	r3, [r7, #15]
    break;
 800bb3c:	bf00      	nop
  }
  return usb_status;
 800bb3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3714      	adds	r7, #20
 800bb44:	46bd      	mov	sp, r7
 800bb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4a:	4770      	bx	lr

0800bb4c <__errno>:
 800bb4c:	4b01      	ldr	r3, [pc, #4]	; (800bb54 <__errno+0x8>)
 800bb4e:	6818      	ldr	r0, [r3, #0]
 800bb50:	4770      	bx	lr
 800bb52:	bf00      	nop
 800bb54:	2000011c 	.word	0x2000011c

0800bb58 <__libc_init_array>:
 800bb58:	b570      	push	{r4, r5, r6, lr}
 800bb5a:	4d0d      	ldr	r5, [pc, #52]	; (800bb90 <__libc_init_array+0x38>)
 800bb5c:	4c0d      	ldr	r4, [pc, #52]	; (800bb94 <__libc_init_array+0x3c>)
 800bb5e:	1b64      	subs	r4, r4, r5
 800bb60:	10a4      	asrs	r4, r4, #2
 800bb62:	2600      	movs	r6, #0
 800bb64:	42a6      	cmp	r6, r4
 800bb66:	d109      	bne.n	800bb7c <__libc_init_array+0x24>
 800bb68:	4d0b      	ldr	r5, [pc, #44]	; (800bb98 <__libc_init_array+0x40>)
 800bb6a:	4c0c      	ldr	r4, [pc, #48]	; (800bb9c <__libc_init_array+0x44>)
 800bb6c:	f004 fc90 	bl	8010490 <_init>
 800bb70:	1b64      	subs	r4, r4, r5
 800bb72:	10a4      	asrs	r4, r4, #2
 800bb74:	2600      	movs	r6, #0
 800bb76:	42a6      	cmp	r6, r4
 800bb78:	d105      	bne.n	800bb86 <__libc_init_array+0x2e>
 800bb7a:	bd70      	pop	{r4, r5, r6, pc}
 800bb7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb80:	4798      	blx	r3
 800bb82:	3601      	adds	r6, #1
 800bb84:	e7ee      	b.n	800bb64 <__libc_init_array+0xc>
 800bb86:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb8a:	4798      	blx	r3
 800bb8c:	3601      	adds	r6, #1
 800bb8e:	e7f2      	b.n	800bb76 <__libc_init_array+0x1e>
 800bb90:	080109bc 	.word	0x080109bc
 800bb94:	080109bc 	.word	0x080109bc
 800bb98:	080109bc 	.word	0x080109bc
 800bb9c:	080109c0 	.word	0x080109c0

0800bba0 <memset>:
 800bba0:	4402      	add	r2, r0
 800bba2:	4603      	mov	r3, r0
 800bba4:	4293      	cmp	r3, r2
 800bba6:	d100      	bne.n	800bbaa <memset+0xa>
 800bba8:	4770      	bx	lr
 800bbaa:	f803 1b01 	strb.w	r1, [r3], #1
 800bbae:	e7f9      	b.n	800bba4 <memset+0x4>

0800bbb0 <__cvt>:
 800bbb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbb4:	ec55 4b10 	vmov	r4, r5, d0
 800bbb8:	2d00      	cmp	r5, #0
 800bbba:	460e      	mov	r6, r1
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	462b      	mov	r3, r5
 800bbc0:	bfbb      	ittet	lt
 800bbc2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bbc6:	461d      	movlt	r5, r3
 800bbc8:	2300      	movge	r3, #0
 800bbca:	232d      	movlt	r3, #45	; 0x2d
 800bbcc:	700b      	strb	r3, [r1, #0]
 800bbce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bbd0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bbd4:	4691      	mov	r9, r2
 800bbd6:	f023 0820 	bic.w	r8, r3, #32
 800bbda:	bfbc      	itt	lt
 800bbdc:	4622      	movlt	r2, r4
 800bbde:	4614      	movlt	r4, r2
 800bbe0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bbe4:	d005      	beq.n	800bbf2 <__cvt+0x42>
 800bbe6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bbea:	d100      	bne.n	800bbee <__cvt+0x3e>
 800bbec:	3601      	adds	r6, #1
 800bbee:	2102      	movs	r1, #2
 800bbf0:	e000      	b.n	800bbf4 <__cvt+0x44>
 800bbf2:	2103      	movs	r1, #3
 800bbf4:	ab03      	add	r3, sp, #12
 800bbf6:	9301      	str	r3, [sp, #4]
 800bbf8:	ab02      	add	r3, sp, #8
 800bbfa:	9300      	str	r3, [sp, #0]
 800bbfc:	ec45 4b10 	vmov	d0, r4, r5
 800bc00:	4653      	mov	r3, sl
 800bc02:	4632      	mov	r2, r6
 800bc04:	f001 fdac 	bl	800d760 <_dtoa_r>
 800bc08:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bc0c:	4607      	mov	r7, r0
 800bc0e:	d102      	bne.n	800bc16 <__cvt+0x66>
 800bc10:	f019 0f01 	tst.w	r9, #1
 800bc14:	d022      	beq.n	800bc5c <__cvt+0xac>
 800bc16:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bc1a:	eb07 0906 	add.w	r9, r7, r6
 800bc1e:	d110      	bne.n	800bc42 <__cvt+0x92>
 800bc20:	783b      	ldrb	r3, [r7, #0]
 800bc22:	2b30      	cmp	r3, #48	; 0x30
 800bc24:	d10a      	bne.n	800bc3c <__cvt+0x8c>
 800bc26:	2200      	movs	r2, #0
 800bc28:	2300      	movs	r3, #0
 800bc2a:	4620      	mov	r0, r4
 800bc2c:	4629      	mov	r1, r5
 800bc2e:	f7f4 ff6b 	bl	8000b08 <__aeabi_dcmpeq>
 800bc32:	b918      	cbnz	r0, 800bc3c <__cvt+0x8c>
 800bc34:	f1c6 0601 	rsb	r6, r6, #1
 800bc38:	f8ca 6000 	str.w	r6, [sl]
 800bc3c:	f8da 3000 	ldr.w	r3, [sl]
 800bc40:	4499      	add	r9, r3
 800bc42:	2200      	movs	r2, #0
 800bc44:	2300      	movs	r3, #0
 800bc46:	4620      	mov	r0, r4
 800bc48:	4629      	mov	r1, r5
 800bc4a:	f7f4 ff5d 	bl	8000b08 <__aeabi_dcmpeq>
 800bc4e:	b108      	cbz	r0, 800bc54 <__cvt+0xa4>
 800bc50:	f8cd 900c 	str.w	r9, [sp, #12]
 800bc54:	2230      	movs	r2, #48	; 0x30
 800bc56:	9b03      	ldr	r3, [sp, #12]
 800bc58:	454b      	cmp	r3, r9
 800bc5a:	d307      	bcc.n	800bc6c <__cvt+0xbc>
 800bc5c:	9b03      	ldr	r3, [sp, #12]
 800bc5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bc60:	1bdb      	subs	r3, r3, r7
 800bc62:	4638      	mov	r0, r7
 800bc64:	6013      	str	r3, [r2, #0]
 800bc66:	b004      	add	sp, #16
 800bc68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc6c:	1c59      	adds	r1, r3, #1
 800bc6e:	9103      	str	r1, [sp, #12]
 800bc70:	701a      	strb	r2, [r3, #0]
 800bc72:	e7f0      	b.n	800bc56 <__cvt+0xa6>

0800bc74 <__exponent>:
 800bc74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc76:	4603      	mov	r3, r0
 800bc78:	2900      	cmp	r1, #0
 800bc7a:	bfb8      	it	lt
 800bc7c:	4249      	neglt	r1, r1
 800bc7e:	f803 2b02 	strb.w	r2, [r3], #2
 800bc82:	bfb4      	ite	lt
 800bc84:	222d      	movlt	r2, #45	; 0x2d
 800bc86:	222b      	movge	r2, #43	; 0x2b
 800bc88:	2909      	cmp	r1, #9
 800bc8a:	7042      	strb	r2, [r0, #1]
 800bc8c:	dd2a      	ble.n	800bce4 <__exponent+0x70>
 800bc8e:	f10d 0407 	add.w	r4, sp, #7
 800bc92:	46a4      	mov	ip, r4
 800bc94:	270a      	movs	r7, #10
 800bc96:	46a6      	mov	lr, r4
 800bc98:	460a      	mov	r2, r1
 800bc9a:	fb91 f6f7 	sdiv	r6, r1, r7
 800bc9e:	fb07 1516 	mls	r5, r7, r6, r1
 800bca2:	3530      	adds	r5, #48	; 0x30
 800bca4:	2a63      	cmp	r2, #99	; 0x63
 800bca6:	f104 34ff 	add.w	r4, r4, #4294967295
 800bcaa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800bcae:	4631      	mov	r1, r6
 800bcb0:	dcf1      	bgt.n	800bc96 <__exponent+0x22>
 800bcb2:	3130      	adds	r1, #48	; 0x30
 800bcb4:	f1ae 0502 	sub.w	r5, lr, #2
 800bcb8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800bcbc:	1c44      	adds	r4, r0, #1
 800bcbe:	4629      	mov	r1, r5
 800bcc0:	4561      	cmp	r1, ip
 800bcc2:	d30a      	bcc.n	800bcda <__exponent+0x66>
 800bcc4:	f10d 0209 	add.w	r2, sp, #9
 800bcc8:	eba2 020e 	sub.w	r2, r2, lr
 800bccc:	4565      	cmp	r5, ip
 800bcce:	bf88      	it	hi
 800bcd0:	2200      	movhi	r2, #0
 800bcd2:	4413      	add	r3, r2
 800bcd4:	1a18      	subs	r0, r3, r0
 800bcd6:	b003      	add	sp, #12
 800bcd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bcda:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bcde:	f804 2f01 	strb.w	r2, [r4, #1]!
 800bce2:	e7ed      	b.n	800bcc0 <__exponent+0x4c>
 800bce4:	2330      	movs	r3, #48	; 0x30
 800bce6:	3130      	adds	r1, #48	; 0x30
 800bce8:	7083      	strb	r3, [r0, #2]
 800bcea:	70c1      	strb	r1, [r0, #3]
 800bcec:	1d03      	adds	r3, r0, #4
 800bcee:	e7f1      	b.n	800bcd4 <__exponent+0x60>

0800bcf0 <_printf_float>:
 800bcf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcf4:	ed2d 8b02 	vpush	{d8}
 800bcf8:	b08d      	sub	sp, #52	; 0x34
 800bcfa:	460c      	mov	r4, r1
 800bcfc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800bd00:	4616      	mov	r6, r2
 800bd02:	461f      	mov	r7, r3
 800bd04:	4605      	mov	r5, r0
 800bd06:	f002 fe89 	bl	800ea1c <_localeconv_r>
 800bd0a:	f8d0 a000 	ldr.w	sl, [r0]
 800bd0e:	4650      	mov	r0, sl
 800bd10:	f7f4 fa7e 	bl	8000210 <strlen>
 800bd14:	2300      	movs	r3, #0
 800bd16:	930a      	str	r3, [sp, #40]	; 0x28
 800bd18:	6823      	ldr	r3, [r4, #0]
 800bd1a:	9305      	str	r3, [sp, #20]
 800bd1c:	f8d8 3000 	ldr.w	r3, [r8]
 800bd20:	f894 b018 	ldrb.w	fp, [r4, #24]
 800bd24:	3307      	adds	r3, #7
 800bd26:	f023 0307 	bic.w	r3, r3, #7
 800bd2a:	f103 0208 	add.w	r2, r3, #8
 800bd2e:	f8c8 2000 	str.w	r2, [r8]
 800bd32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd36:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bd3a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bd3e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bd42:	9307      	str	r3, [sp, #28]
 800bd44:	f8cd 8018 	str.w	r8, [sp, #24]
 800bd48:	ee08 0a10 	vmov	s16, r0
 800bd4c:	4b9f      	ldr	r3, [pc, #636]	; (800bfcc <_printf_float+0x2dc>)
 800bd4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bd52:	f04f 32ff 	mov.w	r2, #4294967295
 800bd56:	f7f4 ff09 	bl	8000b6c <__aeabi_dcmpun>
 800bd5a:	bb88      	cbnz	r0, 800bdc0 <_printf_float+0xd0>
 800bd5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bd60:	4b9a      	ldr	r3, [pc, #616]	; (800bfcc <_printf_float+0x2dc>)
 800bd62:	f04f 32ff 	mov.w	r2, #4294967295
 800bd66:	f7f4 fee3 	bl	8000b30 <__aeabi_dcmple>
 800bd6a:	bb48      	cbnz	r0, 800bdc0 <_printf_float+0xd0>
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	2300      	movs	r3, #0
 800bd70:	4640      	mov	r0, r8
 800bd72:	4649      	mov	r1, r9
 800bd74:	f7f4 fed2 	bl	8000b1c <__aeabi_dcmplt>
 800bd78:	b110      	cbz	r0, 800bd80 <_printf_float+0x90>
 800bd7a:	232d      	movs	r3, #45	; 0x2d
 800bd7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd80:	4b93      	ldr	r3, [pc, #588]	; (800bfd0 <_printf_float+0x2e0>)
 800bd82:	4894      	ldr	r0, [pc, #592]	; (800bfd4 <_printf_float+0x2e4>)
 800bd84:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800bd88:	bf94      	ite	ls
 800bd8a:	4698      	movls	r8, r3
 800bd8c:	4680      	movhi	r8, r0
 800bd8e:	2303      	movs	r3, #3
 800bd90:	6123      	str	r3, [r4, #16]
 800bd92:	9b05      	ldr	r3, [sp, #20]
 800bd94:	f023 0204 	bic.w	r2, r3, #4
 800bd98:	6022      	str	r2, [r4, #0]
 800bd9a:	f04f 0900 	mov.w	r9, #0
 800bd9e:	9700      	str	r7, [sp, #0]
 800bda0:	4633      	mov	r3, r6
 800bda2:	aa0b      	add	r2, sp, #44	; 0x2c
 800bda4:	4621      	mov	r1, r4
 800bda6:	4628      	mov	r0, r5
 800bda8:	f000 f9d8 	bl	800c15c <_printf_common>
 800bdac:	3001      	adds	r0, #1
 800bdae:	f040 8090 	bne.w	800bed2 <_printf_float+0x1e2>
 800bdb2:	f04f 30ff 	mov.w	r0, #4294967295
 800bdb6:	b00d      	add	sp, #52	; 0x34
 800bdb8:	ecbd 8b02 	vpop	{d8}
 800bdbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdc0:	4642      	mov	r2, r8
 800bdc2:	464b      	mov	r3, r9
 800bdc4:	4640      	mov	r0, r8
 800bdc6:	4649      	mov	r1, r9
 800bdc8:	f7f4 fed0 	bl	8000b6c <__aeabi_dcmpun>
 800bdcc:	b140      	cbz	r0, 800bde0 <_printf_float+0xf0>
 800bdce:	464b      	mov	r3, r9
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	bfbc      	itt	lt
 800bdd4:	232d      	movlt	r3, #45	; 0x2d
 800bdd6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bdda:	487f      	ldr	r0, [pc, #508]	; (800bfd8 <_printf_float+0x2e8>)
 800bddc:	4b7f      	ldr	r3, [pc, #508]	; (800bfdc <_printf_float+0x2ec>)
 800bdde:	e7d1      	b.n	800bd84 <_printf_float+0x94>
 800bde0:	6863      	ldr	r3, [r4, #4]
 800bde2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800bde6:	9206      	str	r2, [sp, #24]
 800bde8:	1c5a      	adds	r2, r3, #1
 800bdea:	d13f      	bne.n	800be6c <_printf_float+0x17c>
 800bdec:	2306      	movs	r3, #6
 800bdee:	6063      	str	r3, [r4, #4]
 800bdf0:	9b05      	ldr	r3, [sp, #20]
 800bdf2:	6861      	ldr	r1, [r4, #4]
 800bdf4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	9303      	str	r3, [sp, #12]
 800bdfc:	ab0a      	add	r3, sp, #40	; 0x28
 800bdfe:	e9cd b301 	strd	fp, r3, [sp, #4]
 800be02:	ab09      	add	r3, sp, #36	; 0x24
 800be04:	ec49 8b10 	vmov	d0, r8, r9
 800be08:	9300      	str	r3, [sp, #0]
 800be0a:	6022      	str	r2, [r4, #0]
 800be0c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800be10:	4628      	mov	r0, r5
 800be12:	f7ff fecd 	bl	800bbb0 <__cvt>
 800be16:	9b06      	ldr	r3, [sp, #24]
 800be18:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be1a:	2b47      	cmp	r3, #71	; 0x47
 800be1c:	4680      	mov	r8, r0
 800be1e:	d108      	bne.n	800be32 <_printf_float+0x142>
 800be20:	1cc8      	adds	r0, r1, #3
 800be22:	db02      	blt.n	800be2a <_printf_float+0x13a>
 800be24:	6863      	ldr	r3, [r4, #4]
 800be26:	4299      	cmp	r1, r3
 800be28:	dd41      	ble.n	800beae <_printf_float+0x1be>
 800be2a:	f1ab 0b02 	sub.w	fp, fp, #2
 800be2e:	fa5f fb8b 	uxtb.w	fp, fp
 800be32:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800be36:	d820      	bhi.n	800be7a <_printf_float+0x18a>
 800be38:	3901      	subs	r1, #1
 800be3a:	465a      	mov	r2, fp
 800be3c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800be40:	9109      	str	r1, [sp, #36]	; 0x24
 800be42:	f7ff ff17 	bl	800bc74 <__exponent>
 800be46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800be48:	1813      	adds	r3, r2, r0
 800be4a:	2a01      	cmp	r2, #1
 800be4c:	4681      	mov	r9, r0
 800be4e:	6123      	str	r3, [r4, #16]
 800be50:	dc02      	bgt.n	800be58 <_printf_float+0x168>
 800be52:	6822      	ldr	r2, [r4, #0]
 800be54:	07d2      	lsls	r2, r2, #31
 800be56:	d501      	bpl.n	800be5c <_printf_float+0x16c>
 800be58:	3301      	adds	r3, #1
 800be5a:	6123      	str	r3, [r4, #16]
 800be5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800be60:	2b00      	cmp	r3, #0
 800be62:	d09c      	beq.n	800bd9e <_printf_float+0xae>
 800be64:	232d      	movs	r3, #45	; 0x2d
 800be66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be6a:	e798      	b.n	800bd9e <_printf_float+0xae>
 800be6c:	9a06      	ldr	r2, [sp, #24]
 800be6e:	2a47      	cmp	r2, #71	; 0x47
 800be70:	d1be      	bne.n	800bdf0 <_printf_float+0x100>
 800be72:	2b00      	cmp	r3, #0
 800be74:	d1bc      	bne.n	800bdf0 <_printf_float+0x100>
 800be76:	2301      	movs	r3, #1
 800be78:	e7b9      	b.n	800bdee <_printf_float+0xfe>
 800be7a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800be7e:	d118      	bne.n	800beb2 <_printf_float+0x1c2>
 800be80:	2900      	cmp	r1, #0
 800be82:	6863      	ldr	r3, [r4, #4]
 800be84:	dd0b      	ble.n	800be9e <_printf_float+0x1ae>
 800be86:	6121      	str	r1, [r4, #16]
 800be88:	b913      	cbnz	r3, 800be90 <_printf_float+0x1a0>
 800be8a:	6822      	ldr	r2, [r4, #0]
 800be8c:	07d0      	lsls	r0, r2, #31
 800be8e:	d502      	bpl.n	800be96 <_printf_float+0x1a6>
 800be90:	3301      	adds	r3, #1
 800be92:	440b      	add	r3, r1
 800be94:	6123      	str	r3, [r4, #16]
 800be96:	65a1      	str	r1, [r4, #88]	; 0x58
 800be98:	f04f 0900 	mov.w	r9, #0
 800be9c:	e7de      	b.n	800be5c <_printf_float+0x16c>
 800be9e:	b913      	cbnz	r3, 800bea6 <_printf_float+0x1b6>
 800bea0:	6822      	ldr	r2, [r4, #0]
 800bea2:	07d2      	lsls	r2, r2, #31
 800bea4:	d501      	bpl.n	800beaa <_printf_float+0x1ba>
 800bea6:	3302      	adds	r3, #2
 800bea8:	e7f4      	b.n	800be94 <_printf_float+0x1a4>
 800beaa:	2301      	movs	r3, #1
 800beac:	e7f2      	b.n	800be94 <_printf_float+0x1a4>
 800beae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800beb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800beb4:	4299      	cmp	r1, r3
 800beb6:	db05      	blt.n	800bec4 <_printf_float+0x1d4>
 800beb8:	6823      	ldr	r3, [r4, #0]
 800beba:	6121      	str	r1, [r4, #16]
 800bebc:	07d8      	lsls	r0, r3, #31
 800bebe:	d5ea      	bpl.n	800be96 <_printf_float+0x1a6>
 800bec0:	1c4b      	adds	r3, r1, #1
 800bec2:	e7e7      	b.n	800be94 <_printf_float+0x1a4>
 800bec4:	2900      	cmp	r1, #0
 800bec6:	bfd4      	ite	le
 800bec8:	f1c1 0202 	rsble	r2, r1, #2
 800becc:	2201      	movgt	r2, #1
 800bece:	4413      	add	r3, r2
 800bed0:	e7e0      	b.n	800be94 <_printf_float+0x1a4>
 800bed2:	6823      	ldr	r3, [r4, #0]
 800bed4:	055a      	lsls	r2, r3, #21
 800bed6:	d407      	bmi.n	800bee8 <_printf_float+0x1f8>
 800bed8:	6923      	ldr	r3, [r4, #16]
 800beda:	4642      	mov	r2, r8
 800bedc:	4631      	mov	r1, r6
 800bede:	4628      	mov	r0, r5
 800bee0:	47b8      	blx	r7
 800bee2:	3001      	adds	r0, #1
 800bee4:	d12c      	bne.n	800bf40 <_printf_float+0x250>
 800bee6:	e764      	b.n	800bdb2 <_printf_float+0xc2>
 800bee8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800beec:	f240 80e0 	bls.w	800c0b0 <_printf_float+0x3c0>
 800bef0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bef4:	2200      	movs	r2, #0
 800bef6:	2300      	movs	r3, #0
 800bef8:	f7f4 fe06 	bl	8000b08 <__aeabi_dcmpeq>
 800befc:	2800      	cmp	r0, #0
 800befe:	d034      	beq.n	800bf6a <_printf_float+0x27a>
 800bf00:	4a37      	ldr	r2, [pc, #220]	; (800bfe0 <_printf_float+0x2f0>)
 800bf02:	2301      	movs	r3, #1
 800bf04:	4631      	mov	r1, r6
 800bf06:	4628      	mov	r0, r5
 800bf08:	47b8      	blx	r7
 800bf0a:	3001      	adds	r0, #1
 800bf0c:	f43f af51 	beq.w	800bdb2 <_printf_float+0xc2>
 800bf10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bf14:	429a      	cmp	r2, r3
 800bf16:	db02      	blt.n	800bf1e <_printf_float+0x22e>
 800bf18:	6823      	ldr	r3, [r4, #0]
 800bf1a:	07d8      	lsls	r0, r3, #31
 800bf1c:	d510      	bpl.n	800bf40 <_printf_float+0x250>
 800bf1e:	ee18 3a10 	vmov	r3, s16
 800bf22:	4652      	mov	r2, sl
 800bf24:	4631      	mov	r1, r6
 800bf26:	4628      	mov	r0, r5
 800bf28:	47b8      	blx	r7
 800bf2a:	3001      	adds	r0, #1
 800bf2c:	f43f af41 	beq.w	800bdb2 <_printf_float+0xc2>
 800bf30:	f04f 0800 	mov.w	r8, #0
 800bf34:	f104 091a 	add.w	r9, r4, #26
 800bf38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf3a:	3b01      	subs	r3, #1
 800bf3c:	4543      	cmp	r3, r8
 800bf3e:	dc09      	bgt.n	800bf54 <_printf_float+0x264>
 800bf40:	6823      	ldr	r3, [r4, #0]
 800bf42:	079b      	lsls	r3, r3, #30
 800bf44:	f100 8105 	bmi.w	800c152 <_printf_float+0x462>
 800bf48:	68e0      	ldr	r0, [r4, #12]
 800bf4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf4c:	4298      	cmp	r0, r3
 800bf4e:	bfb8      	it	lt
 800bf50:	4618      	movlt	r0, r3
 800bf52:	e730      	b.n	800bdb6 <_printf_float+0xc6>
 800bf54:	2301      	movs	r3, #1
 800bf56:	464a      	mov	r2, r9
 800bf58:	4631      	mov	r1, r6
 800bf5a:	4628      	mov	r0, r5
 800bf5c:	47b8      	blx	r7
 800bf5e:	3001      	adds	r0, #1
 800bf60:	f43f af27 	beq.w	800bdb2 <_printf_float+0xc2>
 800bf64:	f108 0801 	add.w	r8, r8, #1
 800bf68:	e7e6      	b.n	800bf38 <_printf_float+0x248>
 800bf6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	dc39      	bgt.n	800bfe4 <_printf_float+0x2f4>
 800bf70:	4a1b      	ldr	r2, [pc, #108]	; (800bfe0 <_printf_float+0x2f0>)
 800bf72:	2301      	movs	r3, #1
 800bf74:	4631      	mov	r1, r6
 800bf76:	4628      	mov	r0, r5
 800bf78:	47b8      	blx	r7
 800bf7a:	3001      	adds	r0, #1
 800bf7c:	f43f af19 	beq.w	800bdb2 <_printf_float+0xc2>
 800bf80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bf84:	4313      	orrs	r3, r2
 800bf86:	d102      	bne.n	800bf8e <_printf_float+0x29e>
 800bf88:	6823      	ldr	r3, [r4, #0]
 800bf8a:	07d9      	lsls	r1, r3, #31
 800bf8c:	d5d8      	bpl.n	800bf40 <_printf_float+0x250>
 800bf8e:	ee18 3a10 	vmov	r3, s16
 800bf92:	4652      	mov	r2, sl
 800bf94:	4631      	mov	r1, r6
 800bf96:	4628      	mov	r0, r5
 800bf98:	47b8      	blx	r7
 800bf9a:	3001      	adds	r0, #1
 800bf9c:	f43f af09 	beq.w	800bdb2 <_printf_float+0xc2>
 800bfa0:	f04f 0900 	mov.w	r9, #0
 800bfa4:	f104 0a1a 	add.w	sl, r4, #26
 800bfa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfaa:	425b      	negs	r3, r3
 800bfac:	454b      	cmp	r3, r9
 800bfae:	dc01      	bgt.n	800bfb4 <_printf_float+0x2c4>
 800bfb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfb2:	e792      	b.n	800beda <_printf_float+0x1ea>
 800bfb4:	2301      	movs	r3, #1
 800bfb6:	4652      	mov	r2, sl
 800bfb8:	4631      	mov	r1, r6
 800bfba:	4628      	mov	r0, r5
 800bfbc:	47b8      	blx	r7
 800bfbe:	3001      	adds	r0, #1
 800bfc0:	f43f aef7 	beq.w	800bdb2 <_printf_float+0xc2>
 800bfc4:	f109 0901 	add.w	r9, r9, #1
 800bfc8:	e7ee      	b.n	800bfa8 <_printf_float+0x2b8>
 800bfca:	bf00      	nop
 800bfcc:	7fefffff 	.word	0x7fefffff
 800bfd0:	08010514 	.word	0x08010514
 800bfd4:	08010518 	.word	0x08010518
 800bfd8:	08010520 	.word	0x08010520
 800bfdc:	0801051c 	.word	0x0801051c
 800bfe0:	08010524 	.word	0x08010524
 800bfe4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bfe6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bfe8:	429a      	cmp	r2, r3
 800bfea:	bfa8      	it	ge
 800bfec:	461a      	movge	r2, r3
 800bfee:	2a00      	cmp	r2, #0
 800bff0:	4691      	mov	r9, r2
 800bff2:	dc37      	bgt.n	800c064 <_printf_float+0x374>
 800bff4:	f04f 0b00 	mov.w	fp, #0
 800bff8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bffc:	f104 021a 	add.w	r2, r4, #26
 800c000:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c002:	9305      	str	r3, [sp, #20]
 800c004:	eba3 0309 	sub.w	r3, r3, r9
 800c008:	455b      	cmp	r3, fp
 800c00a:	dc33      	bgt.n	800c074 <_printf_float+0x384>
 800c00c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c010:	429a      	cmp	r2, r3
 800c012:	db3b      	blt.n	800c08c <_printf_float+0x39c>
 800c014:	6823      	ldr	r3, [r4, #0]
 800c016:	07da      	lsls	r2, r3, #31
 800c018:	d438      	bmi.n	800c08c <_printf_float+0x39c>
 800c01a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c01c:	9a05      	ldr	r2, [sp, #20]
 800c01e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c020:	1a9a      	subs	r2, r3, r2
 800c022:	eba3 0901 	sub.w	r9, r3, r1
 800c026:	4591      	cmp	r9, r2
 800c028:	bfa8      	it	ge
 800c02a:	4691      	movge	r9, r2
 800c02c:	f1b9 0f00 	cmp.w	r9, #0
 800c030:	dc35      	bgt.n	800c09e <_printf_float+0x3ae>
 800c032:	f04f 0800 	mov.w	r8, #0
 800c036:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c03a:	f104 0a1a 	add.w	sl, r4, #26
 800c03e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c042:	1a9b      	subs	r3, r3, r2
 800c044:	eba3 0309 	sub.w	r3, r3, r9
 800c048:	4543      	cmp	r3, r8
 800c04a:	f77f af79 	ble.w	800bf40 <_printf_float+0x250>
 800c04e:	2301      	movs	r3, #1
 800c050:	4652      	mov	r2, sl
 800c052:	4631      	mov	r1, r6
 800c054:	4628      	mov	r0, r5
 800c056:	47b8      	blx	r7
 800c058:	3001      	adds	r0, #1
 800c05a:	f43f aeaa 	beq.w	800bdb2 <_printf_float+0xc2>
 800c05e:	f108 0801 	add.w	r8, r8, #1
 800c062:	e7ec      	b.n	800c03e <_printf_float+0x34e>
 800c064:	4613      	mov	r3, r2
 800c066:	4631      	mov	r1, r6
 800c068:	4642      	mov	r2, r8
 800c06a:	4628      	mov	r0, r5
 800c06c:	47b8      	blx	r7
 800c06e:	3001      	adds	r0, #1
 800c070:	d1c0      	bne.n	800bff4 <_printf_float+0x304>
 800c072:	e69e      	b.n	800bdb2 <_printf_float+0xc2>
 800c074:	2301      	movs	r3, #1
 800c076:	4631      	mov	r1, r6
 800c078:	4628      	mov	r0, r5
 800c07a:	9205      	str	r2, [sp, #20]
 800c07c:	47b8      	blx	r7
 800c07e:	3001      	adds	r0, #1
 800c080:	f43f ae97 	beq.w	800bdb2 <_printf_float+0xc2>
 800c084:	9a05      	ldr	r2, [sp, #20]
 800c086:	f10b 0b01 	add.w	fp, fp, #1
 800c08a:	e7b9      	b.n	800c000 <_printf_float+0x310>
 800c08c:	ee18 3a10 	vmov	r3, s16
 800c090:	4652      	mov	r2, sl
 800c092:	4631      	mov	r1, r6
 800c094:	4628      	mov	r0, r5
 800c096:	47b8      	blx	r7
 800c098:	3001      	adds	r0, #1
 800c09a:	d1be      	bne.n	800c01a <_printf_float+0x32a>
 800c09c:	e689      	b.n	800bdb2 <_printf_float+0xc2>
 800c09e:	9a05      	ldr	r2, [sp, #20]
 800c0a0:	464b      	mov	r3, r9
 800c0a2:	4442      	add	r2, r8
 800c0a4:	4631      	mov	r1, r6
 800c0a6:	4628      	mov	r0, r5
 800c0a8:	47b8      	blx	r7
 800c0aa:	3001      	adds	r0, #1
 800c0ac:	d1c1      	bne.n	800c032 <_printf_float+0x342>
 800c0ae:	e680      	b.n	800bdb2 <_printf_float+0xc2>
 800c0b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c0b2:	2a01      	cmp	r2, #1
 800c0b4:	dc01      	bgt.n	800c0ba <_printf_float+0x3ca>
 800c0b6:	07db      	lsls	r3, r3, #31
 800c0b8:	d538      	bpl.n	800c12c <_printf_float+0x43c>
 800c0ba:	2301      	movs	r3, #1
 800c0bc:	4642      	mov	r2, r8
 800c0be:	4631      	mov	r1, r6
 800c0c0:	4628      	mov	r0, r5
 800c0c2:	47b8      	blx	r7
 800c0c4:	3001      	adds	r0, #1
 800c0c6:	f43f ae74 	beq.w	800bdb2 <_printf_float+0xc2>
 800c0ca:	ee18 3a10 	vmov	r3, s16
 800c0ce:	4652      	mov	r2, sl
 800c0d0:	4631      	mov	r1, r6
 800c0d2:	4628      	mov	r0, r5
 800c0d4:	47b8      	blx	r7
 800c0d6:	3001      	adds	r0, #1
 800c0d8:	f43f ae6b 	beq.w	800bdb2 <_printf_float+0xc2>
 800c0dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	f7f4 fd10 	bl	8000b08 <__aeabi_dcmpeq>
 800c0e8:	b9d8      	cbnz	r0, 800c122 <_printf_float+0x432>
 800c0ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0ec:	f108 0201 	add.w	r2, r8, #1
 800c0f0:	3b01      	subs	r3, #1
 800c0f2:	4631      	mov	r1, r6
 800c0f4:	4628      	mov	r0, r5
 800c0f6:	47b8      	blx	r7
 800c0f8:	3001      	adds	r0, #1
 800c0fa:	d10e      	bne.n	800c11a <_printf_float+0x42a>
 800c0fc:	e659      	b.n	800bdb2 <_printf_float+0xc2>
 800c0fe:	2301      	movs	r3, #1
 800c100:	4652      	mov	r2, sl
 800c102:	4631      	mov	r1, r6
 800c104:	4628      	mov	r0, r5
 800c106:	47b8      	blx	r7
 800c108:	3001      	adds	r0, #1
 800c10a:	f43f ae52 	beq.w	800bdb2 <_printf_float+0xc2>
 800c10e:	f108 0801 	add.w	r8, r8, #1
 800c112:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c114:	3b01      	subs	r3, #1
 800c116:	4543      	cmp	r3, r8
 800c118:	dcf1      	bgt.n	800c0fe <_printf_float+0x40e>
 800c11a:	464b      	mov	r3, r9
 800c11c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c120:	e6dc      	b.n	800bedc <_printf_float+0x1ec>
 800c122:	f04f 0800 	mov.w	r8, #0
 800c126:	f104 0a1a 	add.w	sl, r4, #26
 800c12a:	e7f2      	b.n	800c112 <_printf_float+0x422>
 800c12c:	2301      	movs	r3, #1
 800c12e:	4642      	mov	r2, r8
 800c130:	e7df      	b.n	800c0f2 <_printf_float+0x402>
 800c132:	2301      	movs	r3, #1
 800c134:	464a      	mov	r2, r9
 800c136:	4631      	mov	r1, r6
 800c138:	4628      	mov	r0, r5
 800c13a:	47b8      	blx	r7
 800c13c:	3001      	adds	r0, #1
 800c13e:	f43f ae38 	beq.w	800bdb2 <_printf_float+0xc2>
 800c142:	f108 0801 	add.w	r8, r8, #1
 800c146:	68e3      	ldr	r3, [r4, #12]
 800c148:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c14a:	1a5b      	subs	r3, r3, r1
 800c14c:	4543      	cmp	r3, r8
 800c14e:	dcf0      	bgt.n	800c132 <_printf_float+0x442>
 800c150:	e6fa      	b.n	800bf48 <_printf_float+0x258>
 800c152:	f04f 0800 	mov.w	r8, #0
 800c156:	f104 0919 	add.w	r9, r4, #25
 800c15a:	e7f4      	b.n	800c146 <_printf_float+0x456>

0800c15c <_printf_common>:
 800c15c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c160:	4616      	mov	r6, r2
 800c162:	4699      	mov	r9, r3
 800c164:	688a      	ldr	r2, [r1, #8]
 800c166:	690b      	ldr	r3, [r1, #16]
 800c168:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c16c:	4293      	cmp	r3, r2
 800c16e:	bfb8      	it	lt
 800c170:	4613      	movlt	r3, r2
 800c172:	6033      	str	r3, [r6, #0]
 800c174:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c178:	4607      	mov	r7, r0
 800c17a:	460c      	mov	r4, r1
 800c17c:	b10a      	cbz	r2, 800c182 <_printf_common+0x26>
 800c17e:	3301      	adds	r3, #1
 800c180:	6033      	str	r3, [r6, #0]
 800c182:	6823      	ldr	r3, [r4, #0]
 800c184:	0699      	lsls	r1, r3, #26
 800c186:	bf42      	ittt	mi
 800c188:	6833      	ldrmi	r3, [r6, #0]
 800c18a:	3302      	addmi	r3, #2
 800c18c:	6033      	strmi	r3, [r6, #0]
 800c18e:	6825      	ldr	r5, [r4, #0]
 800c190:	f015 0506 	ands.w	r5, r5, #6
 800c194:	d106      	bne.n	800c1a4 <_printf_common+0x48>
 800c196:	f104 0a19 	add.w	sl, r4, #25
 800c19a:	68e3      	ldr	r3, [r4, #12]
 800c19c:	6832      	ldr	r2, [r6, #0]
 800c19e:	1a9b      	subs	r3, r3, r2
 800c1a0:	42ab      	cmp	r3, r5
 800c1a2:	dc26      	bgt.n	800c1f2 <_printf_common+0x96>
 800c1a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c1a8:	1e13      	subs	r3, r2, #0
 800c1aa:	6822      	ldr	r2, [r4, #0]
 800c1ac:	bf18      	it	ne
 800c1ae:	2301      	movne	r3, #1
 800c1b0:	0692      	lsls	r2, r2, #26
 800c1b2:	d42b      	bmi.n	800c20c <_printf_common+0xb0>
 800c1b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c1b8:	4649      	mov	r1, r9
 800c1ba:	4638      	mov	r0, r7
 800c1bc:	47c0      	blx	r8
 800c1be:	3001      	adds	r0, #1
 800c1c0:	d01e      	beq.n	800c200 <_printf_common+0xa4>
 800c1c2:	6823      	ldr	r3, [r4, #0]
 800c1c4:	68e5      	ldr	r5, [r4, #12]
 800c1c6:	6832      	ldr	r2, [r6, #0]
 800c1c8:	f003 0306 	and.w	r3, r3, #6
 800c1cc:	2b04      	cmp	r3, #4
 800c1ce:	bf08      	it	eq
 800c1d0:	1aad      	subeq	r5, r5, r2
 800c1d2:	68a3      	ldr	r3, [r4, #8]
 800c1d4:	6922      	ldr	r2, [r4, #16]
 800c1d6:	bf0c      	ite	eq
 800c1d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c1dc:	2500      	movne	r5, #0
 800c1de:	4293      	cmp	r3, r2
 800c1e0:	bfc4      	itt	gt
 800c1e2:	1a9b      	subgt	r3, r3, r2
 800c1e4:	18ed      	addgt	r5, r5, r3
 800c1e6:	2600      	movs	r6, #0
 800c1e8:	341a      	adds	r4, #26
 800c1ea:	42b5      	cmp	r5, r6
 800c1ec:	d11a      	bne.n	800c224 <_printf_common+0xc8>
 800c1ee:	2000      	movs	r0, #0
 800c1f0:	e008      	b.n	800c204 <_printf_common+0xa8>
 800c1f2:	2301      	movs	r3, #1
 800c1f4:	4652      	mov	r2, sl
 800c1f6:	4649      	mov	r1, r9
 800c1f8:	4638      	mov	r0, r7
 800c1fa:	47c0      	blx	r8
 800c1fc:	3001      	adds	r0, #1
 800c1fe:	d103      	bne.n	800c208 <_printf_common+0xac>
 800c200:	f04f 30ff 	mov.w	r0, #4294967295
 800c204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c208:	3501      	adds	r5, #1
 800c20a:	e7c6      	b.n	800c19a <_printf_common+0x3e>
 800c20c:	18e1      	adds	r1, r4, r3
 800c20e:	1c5a      	adds	r2, r3, #1
 800c210:	2030      	movs	r0, #48	; 0x30
 800c212:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c216:	4422      	add	r2, r4
 800c218:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c21c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c220:	3302      	adds	r3, #2
 800c222:	e7c7      	b.n	800c1b4 <_printf_common+0x58>
 800c224:	2301      	movs	r3, #1
 800c226:	4622      	mov	r2, r4
 800c228:	4649      	mov	r1, r9
 800c22a:	4638      	mov	r0, r7
 800c22c:	47c0      	blx	r8
 800c22e:	3001      	adds	r0, #1
 800c230:	d0e6      	beq.n	800c200 <_printf_common+0xa4>
 800c232:	3601      	adds	r6, #1
 800c234:	e7d9      	b.n	800c1ea <_printf_common+0x8e>
	...

0800c238 <_printf_i>:
 800c238:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c23c:	7e0f      	ldrb	r7, [r1, #24]
 800c23e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c240:	2f78      	cmp	r7, #120	; 0x78
 800c242:	4691      	mov	r9, r2
 800c244:	4680      	mov	r8, r0
 800c246:	460c      	mov	r4, r1
 800c248:	469a      	mov	sl, r3
 800c24a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c24e:	d807      	bhi.n	800c260 <_printf_i+0x28>
 800c250:	2f62      	cmp	r7, #98	; 0x62
 800c252:	d80a      	bhi.n	800c26a <_printf_i+0x32>
 800c254:	2f00      	cmp	r7, #0
 800c256:	f000 80d8 	beq.w	800c40a <_printf_i+0x1d2>
 800c25a:	2f58      	cmp	r7, #88	; 0x58
 800c25c:	f000 80a3 	beq.w	800c3a6 <_printf_i+0x16e>
 800c260:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c264:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c268:	e03a      	b.n	800c2e0 <_printf_i+0xa8>
 800c26a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c26e:	2b15      	cmp	r3, #21
 800c270:	d8f6      	bhi.n	800c260 <_printf_i+0x28>
 800c272:	a101      	add	r1, pc, #4	; (adr r1, 800c278 <_printf_i+0x40>)
 800c274:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c278:	0800c2d1 	.word	0x0800c2d1
 800c27c:	0800c2e5 	.word	0x0800c2e5
 800c280:	0800c261 	.word	0x0800c261
 800c284:	0800c261 	.word	0x0800c261
 800c288:	0800c261 	.word	0x0800c261
 800c28c:	0800c261 	.word	0x0800c261
 800c290:	0800c2e5 	.word	0x0800c2e5
 800c294:	0800c261 	.word	0x0800c261
 800c298:	0800c261 	.word	0x0800c261
 800c29c:	0800c261 	.word	0x0800c261
 800c2a0:	0800c261 	.word	0x0800c261
 800c2a4:	0800c3f1 	.word	0x0800c3f1
 800c2a8:	0800c315 	.word	0x0800c315
 800c2ac:	0800c3d3 	.word	0x0800c3d3
 800c2b0:	0800c261 	.word	0x0800c261
 800c2b4:	0800c261 	.word	0x0800c261
 800c2b8:	0800c413 	.word	0x0800c413
 800c2bc:	0800c261 	.word	0x0800c261
 800c2c0:	0800c315 	.word	0x0800c315
 800c2c4:	0800c261 	.word	0x0800c261
 800c2c8:	0800c261 	.word	0x0800c261
 800c2cc:	0800c3db 	.word	0x0800c3db
 800c2d0:	682b      	ldr	r3, [r5, #0]
 800c2d2:	1d1a      	adds	r2, r3, #4
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	602a      	str	r2, [r5, #0]
 800c2d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c2dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c2e0:	2301      	movs	r3, #1
 800c2e2:	e0a3      	b.n	800c42c <_printf_i+0x1f4>
 800c2e4:	6820      	ldr	r0, [r4, #0]
 800c2e6:	6829      	ldr	r1, [r5, #0]
 800c2e8:	0606      	lsls	r6, r0, #24
 800c2ea:	f101 0304 	add.w	r3, r1, #4
 800c2ee:	d50a      	bpl.n	800c306 <_printf_i+0xce>
 800c2f0:	680e      	ldr	r6, [r1, #0]
 800c2f2:	602b      	str	r3, [r5, #0]
 800c2f4:	2e00      	cmp	r6, #0
 800c2f6:	da03      	bge.n	800c300 <_printf_i+0xc8>
 800c2f8:	232d      	movs	r3, #45	; 0x2d
 800c2fa:	4276      	negs	r6, r6
 800c2fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c300:	485e      	ldr	r0, [pc, #376]	; (800c47c <_printf_i+0x244>)
 800c302:	230a      	movs	r3, #10
 800c304:	e019      	b.n	800c33a <_printf_i+0x102>
 800c306:	680e      	ldr	r6, [r1, #0]
 800c308:	602b      	str	r3, [r5, #0]
 800c30a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c30e:	bf18      	it	ne
 800c310:	b236      	sxthne	r6, r6
 800c312:	e7ef      	b.n	800c2f4 <_printf_i+0xbc>
 800c314:	682b      	ldr	r3, [r5, #0]
 800c316:	6820      	ldr	r0, [r4, #0]
 800c318:	1d19      	adds	r1, r3, #4
 800c31a:	6029      	str	r1, [r5, #0]
 800c31c:	0601      	lsls	r1, r0, #24
 800c31e:	d501      	bpl.n	800c324 <_printf_i+0xec>
 800c320:	681e      	ldr	r6, [r3, #0]
 800c322:	e002      	b.n	800c32a <_printf_i+0xf2>
 800c324:	0646      	lsls	r6, r0, #25
 800c326:	d5fb      	bpl.n	800c320 <_printf_i+0xe8>
 800c328:	881e      	ldrh	r6, [r3, #0]
 800c32a:	4854      	ldr	r0, [pc, #336]	; (800c47c <_printf_i+0x244>)
 800c32c:	2f6f      	cmp	r7, #111	; 0x6f
 800c32e:	bf0c      	ite	eq
 800c330:	2308      	moveq	r3, #8
 800c332:	230a      	movne	r3, #10
 800c334:	2100      	movs	r1, #0
 800c336:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c33a:	6865      	ldr	r5, [r4, #4]
 800c33c:	60a5      	str	r5, [r4, #8]
 800c33e:	2d00      	cmp	r5, #0
 800c340:	bfa2      	ittt	ge
 800c342:	6821      	ldrge	r1, [r4, #0]
 800c344:	f021 0104 	bicge.w	r1, r1, #4
 800c348:	6021      	strge	r1, [r4, #0]
 800c34a:	b90e      	cbnz	r6, 800c350 <_printf_i+0x118>
 800c34c:	2d00      	cmp	r5, #0
 800c34e:	d04d      	beq.n	800c3ec <_printf_i+0x1b4>
 800c350:	4615      	mov	r5, r2
 800c352:	fbb6 f1f3 	udiv	r1, r6, r3
 800c356:	fb03 6711 	mls	r7, r3, r1, r6
 800c35a:	5dc7      	ldrb	r7, [r0, r7]
 800c35c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c360:	4637      	mov	r7, r6
 800c362:	42bb      	cmp	r3, r7
 800c364:	460e      	mov	r6, r1
 800c366:	d9f4      	bls.n	800c352 <_printf_i+0x11a>
 800c368:	2b08      	cmp	r3, #8
 800c36a:	d10b      	bne.n	800c384 <_printf_i+0x14c>
 800c36c:	6823      	ldr	r3, [r4, #0]
 800c36e:	07de      	lsls	r6, r3, #31
 800c370:	d508      	bpl.n	800c384 <_printf_i+0x14c>
 800c372:	6923      	ldr	r3, [r4, #16]
 800c374:	6861      	ldr	r1, [r4, #4]
 800c376:	4299      	cmp	r1, r3
 800c378:	bfde      	ittt	le
 800c37a:	2330      	movle	r3, #48	; 0x30
 800c37c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c380:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c384:	1b52      	subs	r2, r2, r5
 800c386:	6122      	str	r2, [r4, #16]
 800c388:	f8cd a000 	str.w	sl, [sp]
 800c38c:	464b      	mov	r3, r9
 800c38e:	aa03      	add	r2, sp, #12
 800c390:	4621      	mov	r1, r4
 800c392:	4640      	mov	r0, r8
 800c394:	f7ff fee2 	bl	800c15c <_printf_common>
 800c398:	3001      	adds	r0, #1
 800c39a:	d14c      	bne.n	800c436 <_printf_i+0x1fe>
 800c39c:	f04f 30ff 	mov.w	r0, #4294967295
 800c3a0:	b004      	add	sp, #16
 800c3a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3a6:	4835      	ldr	r0, [pc, #212]	; (800c47c <_printf_i+0x244>)
 800c3a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c3ac:	6829      	ldr	r1, [r5, #0]
 800c3ae:	6823      	ldr	r3, [r4, #0]
 800c3b0:	f851 6b04 	ldr.w	r6, [r1], #4
 800c3b4:	6029      	str	r1, [r5, #0]
 800c3b6:	061d      	lsls	r5, r3, #24
 800c3b8:	d514      	bpl.n	800c3e4 <_printf_i+0x1ac>
 800c3ba:	07df      	lsls	r7, r3, #31
 800c3bc:	bf44      	itt	mi
 800c3be:	f043 0320 	orrmi.w	r3, r3, #32
 800c3c2:	6023      	strmi	r3, [r4, #0]
 800c3c4:	b91e      	cbnz	r6, 800c3ce <_printf_i+0x196>
 800c3c6:	6823      	ldr	r3, [r4, #0]
 800c3c8:	f023 0320 	bic.w	r3, r3, #32
 800c3cc:	6023      	str	r3, [r4, #0]
 800c3ce:	2310      	movs	r3, #16
 800c3d0:	e7b0      	b.n	800c334 <_printf_i+0xfc>
 800c3d2:	6823      	ldr	r3, [r4, #0]
 800c3d4:	f043 0320 	orr.w	r3, r3, #32
 800c3d8:	6023      	str	r3, [r4, #0]
 800c3da:	2378      	movs	r3, #120	; 0x78
 800c3dc:	4828      	ldr	r0, [pc, #160]	; (800c480 <_printf_i+0x248>)
 800c3de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c3e2:	e7e3      	b.n	800c3ac <_printf_i+0x174>
 800c3e4:	0659      	lsls	r1, r3, #25
 800c3e6:	bf48      	it	mi
 800c3e8:	b2b6      	uxthmi	r6, r6
 800c3ea:	e7e6      	b.n	800c3ba <_printf_i+0x182>
 800c3ec:	4615      	mov	r5, r2
 800c3ee:	e7bb      	b.n	800c368 <_printf_i+0x130>
 800c3f0:	682b      	ldr	r3, [r5, #0]
 800c3f2:	6826      	ldr	r6, [r4, #0]
 800c3f4:	6961      	ldr	r1, [r4, #20]
 800c3f6:	1d18      	adds	r0, r3, #4
 800c3f8:	6028      	str	r0, [r5, #0]
 800c3fa:	0635      	lsls	r5, r6, #24
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	d501      	bpl.n	800c404 <_printf_i+0x1cc>
 800c400:	6019      	str	r1, [r3, #0]
 800c402:	e002      	b.n	800c40a <_printf_i+0x1d2>
 800c404:	0670      	lsls	r0, r6, #25
 800c406:	d5fb      	bpl.n	800c400 <_printf_i+0x1c8>
 800c408:	8019      	strh	r1, [r3, #0]
 800c40a:	2300      	movs	r3, #0
 800c40c:	6123      	str	r3, [r4, #16]
 800c40e:	4615      	mov	r5, r2
 800c410:	e7ba      	b.n	800c388 <_printf_i+0x150>
 800c412:	682b      	ldr	r3, [r5, #0]
 800c414:	1d1a      	adds	r2, r3, #4
 800c416:	602a      	str	r2, [r5, #0]
 800c418:	681d      	ldr	r5, [r3, #0]
 800c41a:	6862      	ldr	r2, [r4, #4]
 800c41c:	2100      	movs	r1, #0
 800c41e:	4628      	mov	r0, r5
 800c420:	f7f3 fefe 	bl	8000220 <memchr>
 800c424:	b108      	cbz	r0, 800c42a <_printf_i+0x1f2>
 800c426:	1b40      	subs	r0, r0, r5
 800c428:	6060      	str	r0, [r4, #4]
 800c42a:	6863      	ldr	r3, [r4, #4]
 800c42c:	6123      	str	r3, [r4, #16]
 800c42e:	2300      	movs	r3, #0
 800c430:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c434:	e7a8      	b.n	800c388 <_printf_i+0x150>
 800c436:	6923      	ldr	r3, [r4, #16]
 800c438:	462a      	mov	r2, r5
 800c43a:	4649      	mov	r1, r9
 800c43c:	4640      	mov	r0, r8
 800c43e:	47d0      	blx	sl
 800c440:	3001      	adds	r0, #1
 800c442:	d0ab      	beq.n	800c39c <_printf_i+0x164>
 800c444:	6823      	ldr	r3, [r4, #0]
 800c446:	079b      	lsls	r3, r3, #30
 800c448:	d413      	bmi.n	800c472 <_printf_i+0x23a>
 800c44a:	68e0      	ldr	r0, [r4, #12]
 800c44c:	9b03      	ldr	r3, [sp, #12]
 800c44e:	4298      	cmp	r0, r3
 800c450:	bfb8      	it	lt
 800c452:	4618      	movlt	r0, r3
 800c454:	e7a4      	b.n	800c3a0 <_printf_i+0x168>
 800c456:	2301      	movs	r3, #1
 800c458:	4632      	mov	r2, r6
 800c45a:	4649      	mov	r1, r9
 800c45c:	4640      	mov	r0, r8
 800c45e:	47d0      	blx	sl
 800c460:	3001      	adds	r0, #1
 800c462:	d09b      	beq.n	800c39c <_printf_i+0x164>
 800c464:	3501      	adds	r5, #1
 800c466:	68e3      	ldr	r3, [r4, #12]
 800c468:	9903      	ldr	r1, [sp, #12]
 800c46a:	1a5b      	subs	r3, r3, r1
 800c46c:	42ab      	cmp	r3, r5
 800c46e:	dcf2      	bgt.n	800c456 <_printf_i+0x21e>
 800c470:	e7eb      	b.n	800c44a <_printf_i+0x212>
 800c472:	2500      	movs	r5, #0
 800c474:	f104 0619 	add.w	r6, r4, #25
 800c478:	e7f5      	b.n	800c466 <_printf_i+0x22e>
 800c47a:	bf00      	nop
 800c47c:	08010526 	.word	0x08010526
 800c480:	08010537 	.word	0x08010537

0800c484 <_scanf_float>:
 800c484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c488:	b087      	sub	sp, #28
 800c48a:	4617      	mov	r7, r2
 800c48c:	9303      	str	r3, [sp, #12]
 800c48e:	688b      	ldr	r3, [r1, #8]
 800c490:	1e5a      	subs	r2, r3, #1
 800c492:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c496:	bf83      	ittte	hi
 800c498:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c49c:	195b      	addhi	r3, r3, r5
 800c49e:	9302      	strhi	r3, [sp, #8]
 800c4a0:	2300      	movls	r3, #0
 800c4a2:	bf86      	itte	hi
 800c4a4:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c4a8:	608b      	strhi	r3, [r1, #8]
 800c4aa:	9302      	strls	r3, [sp, #8]
 800c4ac:	680b      	ldr	r3, [r1, #0]
 800c4ae:	468b      	mov	fp, r1
 800c4b0:	2500      	movs	r5, #0
 800c4b2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800c4b6:	f84b 3b1c 	str.w	r3, [fp], #28
 800c4ba:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c4be:	4680      	mov	r8, r0
 800c4c0:	460c      	mov	r4, r1
 800c4c2:	465e      	mov	r6, fp
 800c4c4:	46aa      	mov	sl, r5
 800c4c6:	46a9      	mov	r9, r5
 800c4c8:	9501      	str	r5, [sp, #4]
 800c4ca:	68a2      	ldr	r2, [r4, #8]
 800c4cc:	b152      	cbz	r2, 800c4e4 <_scanf_float+0x60>
 800c4ce:	683b      	ldr	r3, [r7, #0]
 800c4d0:	781b      	ldrb	r3, [r3, #0]
 800c4d2:	2b4e      	cmp	r3, #78	; 0x4e
 800c4d4:	d864      	bhi.n	800c5a0 <_scanf_float+0x11c>
 800c4d6:	2b40      	cmp	r3, #64	; 0x40
 800c4d8:	d83c      	bhi.n	800c554 <_scanf_float+0xd0>
 800c4da:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800c4de:	b2c8      	uxtb	r0, r1
 800c4e0:	280e      	cmp	r0, #14
 800c4e2:	d93a      	bls.n	800c55a <_scanf_float+0xd6>
 800c4e4:	f1b9 0f00 	cmp.w	r9, #0
 800c4e8:	d003      	beq.n	800c4f2 <_scanf_float+0x6e>
 800c4ea:	6823      	ldr	r3, [r4, #0]
 800c4ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c4f0:	6023      	str	r3, [r4, #0]
 800c4f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c4f6:	f1ba 0f01 	cmp.w	sl, #1
 800c4fa:	f200 8113 	bhi.w	800c724 <_scanf_float+0x2a0>
 800c4fe:	455e      	cmp	r6, fp
 800c500:	f200 8105 	bhi.w	800c70e <_scanf_float+0x28a>
 800c504:	2501      	movs	r5, #1
 800c506:	4628      	mov	r0, r5
 800c508:	b007      	add	sp, #28
 800c50a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c50e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800c512:	2a0d      	cmp	r2, #13
 800c514:	d8e6      	bhi.n	800c4e4 <_scanf_float+0x60>
 800c516:	a101      	add	r1, pc, #4	; (adr r1, 800c51c <_scanf_float+0x98>)
 800c518:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c51c:	0800c65b 	.word	0x0800c65b
 800c520:	0800c4e5 	.word	0x0800c4e5
 800c524:	0800c4e5 	.word	0x0800c4e5
 800c528:	0800c4e5 	.word	0x0800c4e5
 800c52c:	0800c6bb 	.word	0x0800c6bb
 800c530:	0800c693 	.word	0x0800c693
 800c534:	0800c4e5 	.word	0x0800c4e5
 800c538:	0800c4e5 	.word	0x0800c4e5
 800c53c:	0800c669 	.word	0x0800c669
 800c540:	0800c4e5 	.word	0x0800c4e5
 800c544:	0800c4e5 	.word	0x0800c4e5
 800c548:	0800c4e5 	.word	0x0800c4e5
 800c54c:	0800c4e5 	.word	0x0800c4e5
 800c550:	0800c621 	.word	0x0800c621
 800c554:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800c558:	e7db      	b.n	800c512 <_scanf_float+0x8e>
 800c55a:	290e      	cmp	r1, #14
 800c55c:	d8c2      	bhi.n	800c4e4 <_scanf_float+0x60>
 800c55e:	a001      	add	r0, pc, #4	; (adr r0, 800c564 <_scanf_float+0xe0>)
 800c560:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c564:	0800c613 	.word	0x0800c613
 800c568:	0800c4e5 	.word	0x0800c4e5
 800c56c:	0800c613 	.word	0x0800c613
 800c570:	0800c6a7 	.word	0x0800c6a7
 800c574:	0800c4e5 	.word	0x0800c4e5
 800c578:	0800c5c1 	.word	0x0800c5c1
 800c57c:	0800c5fd 	.word	0x0800c5fd
 800c580:	0800c5fd 	.word	0x0800c5fd
 800c584:	0800c5fd 	.word	0x0800c5fd
 800c588:	0800c5fd 	.word	0x0800c5fd
 800c58c:	0800c5fd 	.word	0x0800c5fd
 800c590:	0800c5fd 	.word	0x0800c5fd
 800c594:	0800c5fd 	.word	0x0800c5fd
 800c598:	0800c5fd 	.word	0x0800c5fd
 800c59c:	0800c5fd 	.word	0x0800c5fd
 800c5a0:	2b6e      	cmp	r3, #110	; 0x6e
 800c5a2:	d809      	bhi.n	800c5b8 <_scanf_float+0x134>
 800c5a4:	2b60      	cmp	r3, #96	; 0x60
 800c5a6:	d8b2      	bhi.n	800c50e <_scanf_float+0x8a>
 800c5a8:	2b54      	cmp	r3, #84	; 0x54
 800c5aa:	d077      	beq.n	800c69c <_scanf_float+0x218>
 800c5ac:	2b59      	cmp	r3, #89	; 0x59
 800c5ae:	d199      	bne.n	800c4e4 <_scanf_float+0x60>
 800c5b0:	2d07      	cmp	r5, #7
 800c5b2:	d197      	bne.n	800c4e4 <_scanf_float+0x60>
 800c5b4:	2508      	movs	r5, #8
 800c5b6:	e029      	b.n	800c60c <_scanf_float+0x188>
 800c5b8:	2b74      	cmp	r3, #116	; 0x74
 800c5ba:	d06f      	beq.n	800c69c <_scanf_float+0x218>
 800c5bc:	2b79      	cmp	r3, #121	; 0x79
 800c5be:	e7f6      	b.n	800c5ae <_scanf_float+0x12a>
 800c5c0:	6821      	ldr	r1, [r4, #0]
 800c5c2:	05c8      	lsls	r0, r1, #23
 800c5c4:	d51a      	bpl.n	800c5fc <_scanf_float+0x178>
 800c5c6:	9b02      	ldr	r3, [sp, #8]
 800c5c8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800c5cc:	6021      	str	r1, [r4, #0]
 800c5ce:	f109 0901 	add.w	r9, r9, #1
 800c5d2:	b11b      	cbz	r3, 800c5dc <_scanf_float+0x158>
 800c5d4:	3b01      	subs	r3, #1
 800c5d6:	3201      	adds	r2, #1
 800c5d8:	9302      	str	r3, [sp, #8]
 800c5da:	60a2      	str	r2, [r4, #8]
 800c5dc:	68a3      	ldr	r3, [r4, #8]
 800c5de:	3b01      	subs	r3, #1
 800c5e0:	60a3      	str	r3, [r4, #8]
 800c5e2:	6923      	ldr	r3, [r4, #16]
 800c5e4:	3301      	adds	r3, #1
 800c5e6:	6123      	str	r3, [r4, #16]
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	3b01      	subs	r3, #1
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	607b      	str	r3, [r7, #4]
 800c5f0:	f340 8084 	ble.w	800c6fc <_scanf_float+0x278>
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	3301      	adds	r3, #1
 800c5f8:	603b      	str	r3, [r7, #0]
 800c5fa:	e766      	b.n	800c4ca <_scanf_float+0x46>
 800c5fc:	eb1a 0f05 	cmn.w	sl, r5
 800c600:	f47f af70 	bne.w	800c4e4 <_scanf_float+0x60>
 800c604:	6822      	ldr	r2, [r4, #0]
 800c606:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800c60a:	6022      	str	r2, [r4, #0]
 800c60c:	f806 3b01 	strb.w	r3, [r6], #1
 800c610:	e7e4      	b.n	800c5dc <_scanf_float+0x158>
 800c612:	6822      	ldr	r2, [r4, #0]
 800c614:	0610      	lsls	r0, r2, #24
 800c616:	f57f af65 	bpl.w	800c4e4 <_scanf_float+0x60>
 800c61a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c61e:	e7f4      	b.n	800c60a <_scanf_float+0x186>
 800c620:	f1ba 0f00 	cmp.w	sl, #0
 800c624:	d10e      	bne.n	800c644 <_scanf_float+0x1c0>
 800c626:	f1b9 0f00 	cmp.w	r9, #0
 800c62a:	d10e      	bne.n	800c64a <_scanf_float+0x1c6>
 800c62c:	6822      	ldr	r2, [r4, #0]
 800c62e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c632:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c636:	d108      	bne.n	800c64a <_scanf_float+0x1c6>
 800c638:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c63c:	6022      	str	r2, [r4, #0]
 800c63e:	f04f 0a01 	mov.w	sl, #1
 800c642:	e7e3      	b.n	800c60c <_scanf_float+0x188>
 800c644:	f1ba 0f02 	cmp.w	sl, #2
 800c648:	d055      	beq.n	800c6f6 <_scanf_float+0x272>
 800c64a:	2d01      	cmp	r5, #1
 800c64c:	d002      	beq.n	800c654 <_scanf_float+0x1d0>
 800c64e:	2d04      	cmp	r5, #4
 800c650:	f47f af48 	bne.w	800c4e4 <_scanf_float+0x60>
 800c654:	3501      	adds	r5, #1
 800c656:	b2ed      	uxtb	r5, r5
 800c658:	e7d8      	b.n	800c60c <_scanf_float+0x188>
 800c65a:	f1ba 0f01 	cmp.w	sl, #1
 800c65e:	f47f af41 	bne.w	800c4e4 <_scanf_float+0x60>
 800c662:	f04f 0a02 	mov.w	sl, #2
 800c666:	e7d1      	b.n	800c60c <_scanf_float+0x188>
 800c668:	b97d      	cbnz	r5, 800c68a <_scanf_float+0x206>
 800c66a:	f1b9 0f00 	cmp.w	r9, #0
 800c66e:	f47f af3c 	bne.w	800c4ea <_scanf_float+0x66>
 800c672:	6822      	ldr	r2, [r4, #0]
 800c674:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c678:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c67c:	f47f af39 	bne.w	800c4f2 <_scanf_float+0x6e>
 800c680:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c684:	6022      	str	r2, [r4, #0]
 800c686:	2501      	movs	r5, #1
 800c688:	e7c0      	b.n	800c60c <_scanf_float+0x188>
 800c68a:	2d03      	cmp	r5, #3
 800c68c:	d0e2      	beq.n	800c654 <_scanf_float+0x1d0>
 800c68e:	2d05      	cmp	r5, #5
 800c690:	e7de      	b.n	800c650 <_scanf_float+0x1cc>
 800c692:	2d02      	cmp	r5, #2
 800c694:	f47f af26 	bne.w	800c4e4 <_scanf_float+0x60>
 800c698:	2503      	movs	r5, #3
 800c69a:	e7b7      	b.n	800c60c <_scanf_float+0x188>
 800c69c:	2d06      	cmp	r5, #6
 800c69e:	f47f af21 	bne.w	800c4e4 <_scanf_float+0x60>
 800c6a2:	2507      	movs	r5, #7
 800c6a4:	e7b2      	b.n	800c60c <_scanf_float+0x188>
 800c6a6:	6822      	ldr	r2, [r4, #0]
 800c6a8:	0591      	lsls	r1, r2, #22
 800c6aa:	f57f af1b 	bpl.w	800c4e4 <_scanf_float+0x60>
 800c6ae:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800c6b2:	6022      	str	r2, [r4, #0]
 800c6b4:	f8cd 9004 	str.w	r9, [sp, #4]
 800c6b8:	e7a8      	b.n	800c60c <_scanf_float+0x188>
 800c6ba:	6822      	ldr	r2, [r4, #0]
 800c6bc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800c6c0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c6c4:	d006      	beq.n	800c6d4 <_scanf_float+0x250>
 800c6c6:	0550      	lsls	r0, r2, #21
 800c6c8:	f57f af0c 	bpl.w	800c4e4 <_scanf_float+0x60>
 800c6cc:	f1b9 0f00 	cmp.w	r9, #0
 800c6d0:	f43f af0f 	beq.w	800c4f2 <_scanf_float+0x6e>
 800c6d4:	0591      	lsls	r1, r2, #22
 800c6d6:	bf58      	it	pl
 800c6d8:	9901      	ldrpl	r1, [sp, #4]
 800c6da:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c6de:	bf58      	it	pl
 800c6e0:	eba9 0101 	subpl.w	r1, r9, r1
 800c6e4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800c6e8:	bf58      	it	pl
 800c6ea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c6ee:	6022      	str	r2, [r4, #0]
 800c6f0:	f04f 0900 	mov.w	r9, #0
 800c6f4:	e78a      	b.n	800c60c <_scanf_float+0x188>
 800c6f6:	f04f 0a03 	mov.w	sl, #3
 800c6fa:	e787      	b.n	800c60c <_scanf_float+0x188>
 800c6fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c700:	4639      	mov	r1, r7
 800c702:	4640      	mov	r0, r8
 800c704:	4798      	blx	r3
 800c706:	2800      	cmp	r0, #0
 800c708:	f43f aedf 	beq.w	800c4ca <_scanf_float+0x46>
 800c70c:	e6ea      	b.n	800c4e4 <_scanf_float+0x60>
 800c70e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c712:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c716:	463a      	mov	r2, r7
 800c718:	4640      	mov	r0, r8
 800c71a:	4798      	blx	r3
 800c71c:	6923      	ldr	r3, [r4, #16]
 800c71e:	3b01      	subs	r3, #1
 800c720:	6123      	str	r3, [r4, #16]
 800c722:	e6ec      	b.n	800c4fe <_scanf_float+0x7a>
 800c724:	1e6b      	subs	r3, r5, #1
 800c726:	2b06      	cmp	r3, #6
 800c728:	d825      	bhi.n	800c776 <_scanf_float+0x2f2>
 800c72a:	2d02      	cmp	r5, #2
 800c72c:	d836      	bhi.n	800c79c <_scanf_float+0x318>
 800c72e:	455e      	cmp	r6, fp
 800c730:	f67f aee8 	bls.w	800c504 <_scanf_float+0x80>
 800c734:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c738:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c73c:	463a      	mov	r2, r7
 800c73e:	4640      	mov	r0, r8
 800c740:	4798      	blx	r3
 800c742:	6923      	ldr	r3, [r4, #16]
 800c744:	3b01      	subs	r3, #1
 800c746:	6123      	str	r3, [r4, #16]
 800c748:	e7f1      	b.n	800c72e <_scanf_float+0x2aa>
 800c74a:	9802      	ldr	r0, [sp, #8]
 800c74c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c750:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c754:	9002      	str	r0, [sp, #8]
 800c756:	463a      	mov	r2, r7
 800c758:	4640      	mov	r0, r8
 800c75a:	4798      	blx	r3
 800c75c:	6923      	ldr	r3, [r4, #16]
 800c75e:	3b01      	subs	r3, #1
 800c760:	6123      	str	r3, [r4, #16]
 800c762:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c766:	fa5f fa8a 	uxtb.w	sl, sl
 800c76a:	f1ba 0f02 	cmp.w	sl, #2
 800c76e:	d1ec      	bne.n	800c74a <_scanf_float+0x2c6>
 800c770:	3d03      	subs	r5, #3
 800c772:	b2ed      	uxtb	r5, r5
 800c774:	1b76      	subs	r6, r6, r5
 800c776:	6823      	ldr	r3, [r4, #0]
 800c778:	05da      	lsls	r2, r3, #23
 800c77a:	d52f      	bpl.n	800c7dc <_scanf_float+0x358>
 800c77c:	055b      	lsls	r3, r3, #21
 800c77e:	d510      	bpl.n	800c7a2 <_scanf_float+0x31e>
 800c780:	455e      	cmp	r6, fp
 800c782:	f67f aebf 	bls.w	800c504 <_scanf_float+0x80>
 800c786:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c78a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c78e:	463a      	mov	r2, r7
 800c790:	4640      	mov	r0, r8
 800c792:	4798      	blx	r3
 800c794:	6923      	ldr	r3, [r4, #16]
 800c796:	3b01      	subs	r3, #1
 800c798:	6123      	str	r3, [r4, #16]
 800c79a:	e7f1      	b.n	800c780 <_scanf_float+0x2fc>
 800c79c:	46aa      	mov	sl, r5
 800c79e:	9602      	str	r6, [sp, #8]
 800c7a0:	e7df      	b.n	800c762 <_scanf_float+0x2de>
 800c7a2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c7a6:	6923      	ldr	r3, [r4, #16]
 800c7a8:	2965      	cmp	r1, #101	; 0x65
 800c7aa:	f103 33ff 	add.w	r3, r3, #4294967295
 800c7ae:	f106 35ff 	add.w	r5, r6, #4294967295
 800c7b2:	6123      	str	r3, [r4, #16]
 800c7b4:	d00c      	beq.n	800c7d0 <_scanf_float+0x34c>
 800c7b6:	2945      	cmp	r1, #69	; 0x45
 800c7b8:	d00a      	beq.n	800c7d0 <_scanf_float+0x34c>
 800c7ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c7be:	463a      	mov	r2, r7
 800c7c0:	4640      	mov	r0, r8
 800c7c2:	4798      	blx	r3
 800c7c4:	6923      	ldr	r3, [r4, #16]
 800c7c6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c7ca:	3b01      	subs	r3, #1
 800c7cc:	1eb5      	subs	r5, r6, #2
 800c7ce:	6123      	str	r3, [r4, #16]
 800c7d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c7d4:	463a      	mov	r2, r7
 800c7d6:	4640      	mov	r0, r8
 800c7d8:	4798      	blx	r3
 800c7da:	462e      	mov	r6, r5
 800c7dc:	6825      	ldr	r5, [r4, #0]
 800c7de:	f015 0510 	ands.w	r5, r5, #16
 800c7e2:	d159      	bne.n	800c898 <_scanf_float+0x414>
 800c7e4:	7035      	strb	r5, [r6, #0]
 800c7e6:	6823      	ldr	r3, [r4, #0]
 800c7e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c7ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c7f0:	d11b      	bne.n	800c82a <_scanf_float+0x3a6>
 800c7f2:	9b01      	ldr	r3, [sp, #4]
 800c7f4:	454b      	cmp	r3, r9
 800c7f6:	eba3 0209 	sub.w	r2, r3, r9
 800c7fa:	d123      	bne.n	800c844 <_scanf_float+0x3c0>
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	4659      	mov	r1, fp
 800c800:	4640      	mov	r0, r8
 800c802:	f000 fe97 	bl	800d534 <_strtod_r>
 800c806:	6822      	ldr	r2, [r4, #0]
 800c808:	9b03      	ldr	r3, [sp, #12]
 800c80a:	f012 0f02 	tst.w	r2, #2
 800c80e:	ec57 6b10 	vmov	r6, r7, d0
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	d021      	beq.n	800c85a <_scanf_float+0x3d6>
 800c816:	9903      	ldr	r1, [sp, #12]
 800c818:	1d1a      	adds	r2, r3, #4
 800c81a:	600a      	str	r2, [r1, #0]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	e9c3 6700 	strd	r6, r7, [r3]
 800c822:	68e3      	ldr	r3, [r4, #12]
 800c824:	3301      	adds	r3, #1
 800c826:	60e3      	str	r3, [r4, #12]
 800c828:	e66d      	b.n	800c506 <_scanf_float+0x82>
 800c82a:	9b04      	ldr	r3, [sp, #16]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d0e5      	beq.n	800c7fc <_scanf_float+0x378>
 800c830:	9905      	ldr	r1, [sp, #20]
 800c832:	230a      	movs	r3, #10
 800c834:	462a      	mov	r2, r5
 800c836:	3101      	adds	r1, #1
 800c838:	4640      	mov	r0, r8
 800c83a:	f000 ff03 	bl	800d644 <_strtol_r>
 800c83e:	9b04      	ldr	r3, [sp, #16]
 800c840:	9e05      	ldr	r6, [sp, #20]
 800c842:	1ac2      	subs	r2, r0, r3
 800c844:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c848:	429e      	cmp	r6, r3
 800c84a:	bf28      	it	cs
 800c84c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c850:	4912      	ldr	r1, [pc, #72]	; (800c89c <_scanf_float+0x418>)
 800c852:	4630      	mov	r0, r6
 800c854:	f000 f82c 	bl	800c8b0 <siprintf>
 800c858:	e7d0      	b.n	800c7fc <_scanf_float+0x378>
 800c85a:	9903      	ldr	r1, [sp, #12]
 800c85c:	f012 0f04 	tst.w	r2, #4
 800c860:	f103 0204 	add.w	r2, r3, #4
 800c864:	600a      	str	r2, [r1, #0]
 800c866:	d1d9      	bne.n	800c81c <_scanf_float+0x398>
 800c868:	f8d3 8000 	ldr.w	r8, [r3]
 800c86c:	ee10 2a10 	vmov	r2, s0
 800c870:	ee10 0a10 	vmov	r0, s0
 800c874:	463b      	mov	r3, r7
 800c876:	4639      	mov	r1, r7
 800c878:	f7f4 f978 	bl	8000b6c <__aeabi_dcmpun>
 800c87c:	b128      	cbz	r0, 800c88a <_scanf_float+0x406>
 800c87e:	4808      	ldr	r0, [pc, #32]	; (800c8a0 <_scanf_float+0x41c>)
 800c880:	f000 f810 	bl	800c8a4 <nanf>
 800c884:	ed88 0a00 	vstr	s0, [r8]
 800c888:	e7cb      	b.n	800c822 <_scanf_float+0x39e>
 800c88a:	4630      	mov	r0, r6
 800c88c:	4639      	mov	r1, r7
 800c88e:	f7f4 f9cb 	bl	8000c28 <__aeabi_d2f>
 800c892:	f8c8 0000 	str.w	r0, [r8]
 800c896:	e7c4      	b.n	800c822 <_scanf_float+0x39e>
 800c898:	2500      	movs	r5, #0
 800c89a:	e634      	b.n	800c506 <_scanf_float+0x82>
 800c89c:	08010548 	.word	0x08010548
 800c8a0:	08010950 	.word	0x08010950

0800c8a4 <nanf>:
 800c8a4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c8ac <nanf+0x8>
 800c8a8:	4770      	bx	lr
 800c8aa:	bf00      	nop
 800c8ac:	7fc00000 	.word	0x7fc00000

0800c8b0 <siprintf>:
 800c8b0:	b40e      	push	{r1, r2, r3}
 800c8b2:	b500      	push	{lr}
 800c8b4:	b09c      	sub	sp, #112	; 0x70
 800c8b6:	ab1d      	add	r3, sp, #116	; 0x74
 800c8b8:	9002      	str	r0, [sp, #8]
 800c8ba:	9006      	str	r0, [sp, #24]
 800c8bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c8c0:	4809      	ldr	r0, [pc, #36]	; (800c8e8 <siprintf+0x38>)
 800c8c2:	9107      	str	r1, [sp, #28]
 800c8c4:	9104      	str	r1, [sp, #16]
 800c8c6:	4909      	ldr	r1, [pc, #36]	; (800c8ec <siprintf+0x3c>)
 800c8c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c8cc:	9105      	str	r1, [sp, #20]
 800c8ce:	6800      	ldr	r0, [r0, #0]
 800c8d0:	9301      	str	r3, [sp, #4]
 800c8d2:	a902      	add	r1, sp, #8
 800c8d4:	f002 fee2 	bl	800f69c <_svfiprintf_r>
 800c8d8:	9b02      	ldr	r3, [sp, #8]
 800c8da:	2200      	movs	r2, #0
 800c8dc:	701a      	strb	r2, [r3, #0]
 800c8de:	b01c      	add	sp, #112	; 0x70
 800c8e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c8e4:	b003      	add	sp, #12
 800c8e6:	4770      	bx	lr
 800c8e8:	2000011c 	.word	0x2000011c
 800c8ec:	ffff0208 	.word	0xffff0208

0800c8f0 <sulp>:
 800c8f0:	b570      	push	{r4, r5, r6, lr}
 800c8f2:	4604      	mov	r4, r0
 800c8f4:	460d      	mov	r5, r1
 800c8f6:	ec45 4b10 	vmov	d0, r4, r5
 800c8fa:	4616      	mov	r6, r2
 800c8fc:	f002 fc2c 	bl	800f158 <__ulp>
 800c900:	ec51 0b10 	vmov	r0, r1, d0
 800c904:	b17e      	cbz	r6, 800c926 <sulp+0x36>
 800c906:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c90a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c90e:	2b00      	cmp	r3, #0
 800c910:	dd09      	ble.n	800c926 <sulp+0x36>
 800c912:	051b      	lsls	r3, r3, #20
 800c914:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c918:	2400      	movs	r4, #0
 800c91a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c91e:	4622      	mov	r2, r4
 800c920:	462b      	mov	r3, r5
 800c922:	f7f3 fe89 	bl	8000638 <__aeabi_dmul>
 800c926:	bd70      	pop	{r4, r5, r6, pc}

0800c928 <_strtod_l>:
 800c928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c92c:	ed2d 8b02 	vpush	{d8}
 800c930:	b09d      	sub	sp, #116	; 0x74
 800c932:	461f      	mov	r7, r3
 800c934:	2300      	movs	r3, #0
 800c936:	9318      	str	r3, [sp, #96]	; 0x60
 800c938:	4ba2      	ldr	r3, [pc, #648]	; (800cbc4 <_strtod_l+0x29c>)
 800c93a:	9213      	str	r2, [sp, #76]	; 0x4c
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	9305      	str	r3, [sp, #20]
 800c940:	4604      	mov	r4, r0
 800c942:	4618      	mov	r0, r3
 800c944:	4688      	mov	r8, r1
 800c946:	f7f3 fc63 	bl	8000210 <strlen>
 800c94a:	f04f 0a00 	mov.w	sl, #0
 800c94e:	4605      	mov	r5, r0
 800c950:	f04f 0b00 	mov.w	fp, #0
 800c954:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c958:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c95a:	781a      	ldrb	r2, [r3, #0]
 800c95c:	2a2b      	cmp	r2, #43	; 0x2b
 800c95e:	d04e      	beq.n	800c9fe <_strtod_l+0xd6>
 800c960:	d83b      	bhi.n	800c9da <_strtod_l+0xb2>
 800c962:	2a0d      	cmp	r2, #13
 800c964:	d834      	bhi.n	800c9d0 <_strtod_l+0xa8>
 800c966:	2a08      	cmp	r2, #8
 800c968:	d834      	bhi.n	800c9d4 <_strtod_l+0xac>
 800c96a:	2a00      	cmp	r2, #0
 800c96c:	d03e      	beq.n	800c9ec <_strtod_l+0xc4>
 800c96e:	2300      	movs	r3, #0
 800c970:	930a      	str	r3, [sp, #40]	; 0x28
 800c972:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c974:	7833      	ldrb	r3, [r6, #0]
 800c976:	2b30      	cmp	r3, #48	; 0x30
 800c978:	f040 80b0 	bne.w	800cadc <_strtod_l+0x1b4>
 800c97c:	7873      	ldrb	r3, [r6, #1]
 800c97e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c982:	2b58      	cmp	r3, #88	; 0x58
 800c984:	d168      	bne.n	800ca58 <_strtod_l+0x130>
 800c986:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c988:	9301      	str	r3, [sp, #4]
 800c98a:	ab18      	add	r3, sp, #96	; 0x60
 800c98c:	9702      	str	r7, [sp, #8]
 800c98e:	9300      	str	r3, [sp, #0]
 800c990:	4a8d      	ldr	r2, [pc, #564]	; (800cbc8 <_strtod_l+0x2a0>)
 800c992:	ab19      	add	r3, sp, #100	; 0x64
 800c994:	a917      	add	r1, sp, #92	; 0x5c
 800c996:	4620      	mov	r0, r4
 800c998:	f001 fd38 	bl	800e40c <__gethex>
 800c99c:	f010 0707 	ands.w	r7, r0, #7
 800c9a0:	4605      	mov	r5, r0
 800c9a2:	d005      	beq.n	800c9b0 <_strtod_l+0x88>
 800c9a4:	2f06      	cmp	r7, #6
 800c9a6:	d12c      	bne.n	800ca02 <_strtod_l+0xda>
 800c9a8:	3601      	adds	r6, #1
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	9617      	str	r6, [sp, #92]	; 0x5c
 800c9ae:	930a      	str	r3, [sp, #40]	; 0x28
 800c9b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	f040 8590 	bne.w	800d4d8 <_strtod_l+0xbb0>
 800c9b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9ba:	b1eb      	cbz	r3, 800c9f8 <_strtod_l+0xd0>
 800c9bc:	4652      	mov	r2, sl
 800c9be:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c9c2:	ec43 2b10 	vmov	d0, r2, r3
 800c9c6:	b01d      	add	sp, #116	; 0x74
 800c9c8:	ecbd 8b02 	vpop	{d8}
 800c9cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9d0:	2a20      	cmp	r2, #32
 800c9d2:	d1cc      	bne.n	800c96e <_strtod_l+0x46>
 800c9d4:	3301      	adds	r3, #1
 800c9d6:	9317      	str	r3, [sp, #92]	; 0x5c
 800c9d8:	e7be      	b.n	800c958 <_strtod_l+0x30>
 800c9da:	2a2d      	cmp	r2, #45	; 0x2d
 800c9dc:	d1c7      	bne.n	800c96e <_strtod_l+0x46>
 800c9de:	2201      	movs	r2, #1
 800c9e0:	920a      	str	r2, [sp, #40]	; 0x28
 800c9e2:	1c5a      	adds	r2, r3, #1
 800c9e4:	9217      	str	r2, [sp, #92]	; 0x5c
 800c9e6:	785b      	ldrb	r3, [r3, #1]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d1c2      	bne.n	800c972 <_strtod_l+0x4a>
 800c9ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c9ee:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	f040 856e 	bne.w	800d4d4 <_strtod_l+0xbac>
 800c9f8:	4652      	mov	r2, sl
 800c9fa:	465b      	mov	r3, fp
 800c9fc:	e7e1      	b.n	800c9c2 <_strtod_l+0x9a>
 800c9fe:	2200      	movs	r2, #0
 800ca00:	e7ee      	b.n	800c9e0 <_strtod_l+0xb8>
 800ca02:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ca04:	b13a      	cbz	r2, 800ca16 <_strtod_l+0xee>
 800ca06:	2135      	movs	r1, #53	; 0x35
 800ca08:	a81a      	add	r0, sp, #104	; 0x68
 800ca0a:	f002 fcb0 	bl	800f36e <__copybits>
 800ca0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ca10:	4620      	mov	r0, r4
 800ca12:	f002 f86f 	bl	800eaf4 <_Bfree>
 800ca16:	3f01      	subs	r7, #1
 800ca18:	2f04      	cmp	r7, #4
 800ca1a:	d806      	bhi.n	800ca2a <_strtod_l+0x102>
 800ca1c:	e8df f007 	tbb	[pc, r7]
 800ca20:	1714030a 	.word	0x1714030a
 800ca24:	0a          	.byte	0x0a
 800ca25:	00          	.byte	0x00
 800ca26:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800ca2a:	0728      	lsls	r0, r5, #28
 800ca2c:	d5c0      	bpl.n	800c9b0 <_strtod_l+0x88>
 800ca2e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ca32:	e7bd      	b.n	800c9b0 <_strtod_l+0x88>
 800ca34:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800ca38:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ca3a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ca3e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ca42:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ca46:	e7f0      	b.n	800ca2a <_strtod_l+0x102>
 800ca48:	f8df b180 	ldr.w	fp, [pc, #384]	; 800cbcc <_strtod_l+0x2a4>
 800ca4c:	e7ed      	b.n	800ca2a <_strtod_l+0x102>
 800ca4e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ca52:	f04f 3aff 	mov.w	sl, #4294967295
 800ca56:	e7e8      	b.n	800ca2a <_strtod_l+0x102>
 800ca58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ca5a:	1c5a      	adds	r2, r3, #1
 800ca5c:	9217      	str	r2, [sp, #92]	; 0x5c
 800ca5e:	785b      	ldrb	r3, [r3, #1]
 800ca60:	2b30      	cmp	r3, #48	; 0x30
 800ca62:	d0f9      	beq.n	800ca58 <_strtod_l+0x130>
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d0a3      	beq.n	800c9b0 <_strtod_l+0x88>
 800ca68:	2301      	movs	r3, #1
 800ca6a:	f04f 0900 	mov.w	r9, #0
 800ca6e:	9304      	str	r3, [sp, #16]
 800ca70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ca72:	9308      	str	r3, [sp, #32]
 800ca74:	f8cd 901c 	str.w	r9, [sp, #28]
 800ca78:	464f      	mov	r7, r9
 800ca7a:	220a      	movs	r2, #10
 800ca7c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ca7e:	7806      	ldrb	r6, [r0, #0]
 800ca80:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800ca84:	b2d9      	uxtb	r1, r3
 800ca86:	2909      	cmp	r1, #9
 800ca88:	d92a      	bls.n	800cae0 <_strtod_l+0x1b8>
 800ca8a:	9905      	ldr	r1, [sp, #20]
 800ca8c:	462a      	mov	r2, r5
 800ca8e:	f002 ff1f 	bl	800f8d0 <strncmp>
 800ca92:	b398      	cbz	r0, 800cafc <_strtod_l+0x1d4>
 800ca94:	2000      	movs	r0, #0
 800ca96:	4632      	mov	r2, r6
 800ca98:	463d      	mov	r5, r7
 800ca9a:	9005      	str	r0, [sp, #20]
 800ca9c:	4603      	mov	r3, r0
 800ca9e:	2a65      	cmp	r2, #101	; 0x65
 800caa0:	d001      	beq.n	800caa6 <_strtod_l+0x17e>
 800caa2:	2a45      	cmp	r2, #69	; 0x45
 800caa4:	d118      	bne.n	800cad8 <_strtod_l+0x1b0>
 800caa6:	b91d      	cbnz	r5, 800cab0 <_strtod_l+0x188>
 800caa8:	9a04      	ldr	r2, [sp, #16]
 800caaa:	4302      	orrs	r2, r0
 800caac:	d09e      	beq.n	800c9ec <_strtod_l+0xc4>
 800caae:	2500      	movs	r5, #0
 800cab0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800cab4:	f108 0201 	add.w	r2, r8, #1
 800cab8:	9217      	str	r2, [sp, #92]	; 0x5c
 800caba:	f898 2001 	ldrb.w	r2, [r8, #1]
 800cabe:	2a2b      	cmp	r2, #43	; 0x2b
 800cac0:	d075      	beq.n	800cbae <_strtod_l+0x286>
 800cac2:	2a2d      	cmp	r2, #45	; 0x2d
 800cac4:	d07b      	beq.n	800cbbe <_strtod_l+0x296>
 800cac6:	f04f 0c00 	mov.w	ip, #0
 800caca:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800cace:	2909      	cmp	r1, #9
 800cad0:	f240 8082 	bls.w	800cbd8 <_strtod_l+0x2b0>
 800cad4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cad8:	2600      	movs	r6, #0
 800cada:	e09d      	b.n	800cc18 <_strtod_l+0x2f0>
 800cadc:	2300      	movs	r3, #0
 800cade:	e7c4      	b.n	800ca6a <_strtod_l+0x142>
 800cae0:	2f08      	cmp	r7, #8
 800cae2:	bfd8      	it	le
 800cae4:	9907      	ldrle	r1, [sp, #28]
 800cae6:	f100 0001 	add.w	r0, r0, #1
 800caea:	bfda      	itte	le
 800caec:	fb02 3301 	mlale	r3, r2, r1, r3
 800caf0:	9307      	strle	r3, [sp, #28]
 800caf2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800caf6:	3701      	adds	r7, #1
 800caf8:	9017      	str	r0, [sp, #92]	; 0x5c
 800cafa:	e7bf      	b.n	800ca7c <_strtod_l+0x154>
 800cafc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cafe:	195a      	adds	r2, r3, r5
 800cb00:	9217      	str	r2, [sp, #92]	; 0x5c
 800cb02:	5d5a      	ldrb	r2, [r3, r5]
 800cb04:	2f00      	cmp	r7, #0
 800cb06:	d037      	beq.n	800cb78 <_strtod_l+0x250>
 800cb08:	9005      	str	r0, [sp, #20]
 800cb0a:	463d      	mov	r5, r7
 800cb0c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800cb10:	2b09      	cmp	r3, #9
 800cb12:	d912      	bls.n	800cb3a <_strtod_l+0x212>
 800cb14:	2301      	movs	r3, #1
 800cb16:	e7c2      	b.n	800ca9e <_strtod_l+0x176>
 800cb18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cb1a:	1c5a      	adds	r2, r3, #1
 800cb1c:	9217      	str	r2, [sp, #92]	; 0x5c
 800cb1e:	785a      	ldrb	r2, [r3, #1]
 800cb20:	3001      	adds	r0, #1
 800cb22:	2a30      	cmp	r2, #48	; 0x30
 800cb24:	d0f8      	beq.n	800cb18 <_strtod_l+0x1f0>
 800cb26:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800cb2a:	2b08      	cmp	r3, #8
 800cb2c:	f200 84d9 	bhi.w	800d4e2 <_strtod_l+0xbba>
 800cb30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cb32:	9005      	str	r0, [sp, #20]
 800cb34:	2000      	movs	r0, #0
 800cb36:	9308      	str	r3, [sp, #32]
 800cb38:	4605      	mov	r5, r0
 800cb3a:	3a30      	subs	r2, #48	; 0x30
 800cb3c:	f100 0301 	add.w	r3, r0, #1
 800cb40:	d014      	beq.n	800cb6c <_strtod_l+0x244>
 800cb42:	9905      	ldr	r1, [sp, #20]
 800cb44:	4419      	add	r1, r3
 800cb46:	9105      	str	r1, [sp, #20]
 800cb48:	462b      	mov	r3, r5
 800cb4a:	eb00 0e05 	add.w	lr, r0, r5
 800cb4e:	210a      	movs	r1, #10
 800cb50:	4573      	cmp	r3, lr
 800cb52:	d113      	bne.n	800cb7c <_strtod_l+0x254>
 800cb54:	182b      	adds	r3, r5, r0
 800cb56:	2b08      	cmp	r3, #8
 800cb58:	f105 0501 	add.w	r5, r5, #1
 800cb5c:	4405      	add	r5, r0
 800cb5e:	dc1c      	bgt.n	800cb9a <_strtod_l+0x272>
 800cb60:	9907      	ldr	r1, [sp, #28]
 800cb62:	230a      	movs	r3, #10
 800cb64:	fb03 2301 	mla	r3, r3, r1, r2
 800cb68:	9307      	str	r3, [sp, #28]
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cb6e:	1c51      	adds	r1, r2, #1
 800cb70:	9117      	str	r1, [sp, #92]	; 0x5c
 800cb72:	7852      	ldrb	r2, [r2, #1]
 800cb74:	4618      	mov	r0, r3
 800cb76:	e7c9      	b.n	800cb0c <_strtod_l+0x1e4>
 800cb78:	4638      	mov	r0, r7
 800cb7a:	e7d2      	b.n	800cb22 <_strtod_l+0x1fa>
 800cb7c:	2b08      	cmp	r3, #8
 800cb7e:	dc04      	bgt.n	800cb8a <_strtod_l+0x262>
 800cb80:	9e07      	ldr	r6, [sp, #28]
 800cb82:	434e      	muls	r6, r1
 800cb84:	9607      	str	r6, [sp, #28]
 800cb86:	3301      	adds	r3, #1
 800cb88:	e7e2      	b.n	800cb50 <_strtod_l+0x228>
 800cb8a:	f103 0c01 	add.w	ip, r3, #1
 800cb8e:	f1bc 0f10 	cmp.w	ip, #16
 800cb92:	bfd8      	it	le
 800cb94:	fb01 f909 	mulle.w	r9, r1, r9
 800cb98:	e7f5      	b.n	800cb86 <_strtod_l+0x25e>
 800cb9a:	2d10      	cmp	r5, #16
 800cb9c:	bfdc      	itt	le
 800cb9e:	230a      	movle	r3, #10
 800cba0:	fb03 2909 	mlale	r9, r3, r9, r2
 800cba4:	e7e1      	b.n	800cb6a <_strtod_l+0x242>
 800cba6:	2300      	movs	r3, #0
 800cba8:	9305      	str	r3, [sp, #20]
 800cbaa:	2301      	movs	r3, #1
 800cbac:	e77c      	b.n	800caa8 <_strtod_l+0x180>
 800cbae:	f04f 0c00 	mov.w	ip, #0
 800cbb2:	f108 0202 	add.w	r2, r8, #2
 800cbb6:	9217      	str	r2, [sp, #92]	; 0x5c
 800cbb8:	f898 2002 	ldrb.w	r2, [r8, #2]
 800cbbc:	e785      	b.n	800caca <_strtod_l+0x1a2>
 800cbbe:	f04f 0c01 	mov.w	ip, #1
 800cbc2:	e7f6      	b.n	800cbb2 <_strtod_l+0x28a>
 800cbc4:	08010798 	.word	0x08010798
 800cbc8:	08010550 	.word	0x08010550
 800cbcc:	7ff00000 	.word	0x7ff00000
 800cbd0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cbd2:	1c51      	adds	r1, r2, #1
 800cbd4:	9117      	str	r1, [sp, #92]	; 0x5c
 800cbd6:	7852      	ldrb	r2, [r2, #1]
 800cbd8:	2a30      	cmp	r2, #48	; 0x30
 800cbda:	d0f9      	beq.n	800cbd0 <_strtod_l+0x2a8>
 800cbdc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800cbe0:	2908      	cmp	r1, #8
 800cbe2:	f63f af79 	bhi.w	800cad8 <_strtod_l+0x1b0>
 800cbe6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800cbea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cbec:	9206      	str	r2, [sp, #24]
 800cbee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cbf0:	1c51      	adds	r1, r2, #1
 800cbf2:	9117      	str	r1, [sp, #92]	; 0x5c
 800cbf4:	7852      	ldrb	r2, [r2, #1]
 800cbf6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800cbfa:	2e09      	cmp	r6, #9
 800cbfc:	d937      	bls.n	800cc6e <_strtod_l+0x346>
 800cbfe:	9e06      	ldr	r6, [sp, #24]
 800cc00:	1b89      	subs	r1, r1, r6
 800cc02:	2908      	cmp	r1, #8
 800cc04:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800cc08:	dc02      	bgt.n	800cc10 <_strtod_l+0x2e8>
 800cc0a:	4576      	cmp	r6, lr
 800cc0c:	bfa8      	it	ge
 800cc0e:	4676      	movge	r6, lr
 800cc10:	f1bc 0f00 	cmp.w	ip, #0
 800cc14:	d000      	beq.n	800cc18 <_strtod_l+0x2f0>
 800cc16:	4276      	negs	r6, r6
 800cc18:	2d00      	cmp	r5, #0
 800cc1a:	d14d      	bne.n	800ccb8 <_strtod_l+0x390>
 800cc1c:	9904      	ldr	r1, [sp, #16]
 800cc1e:	4301      	orrs	r1, r0
 800cc20:	f47f aec6 	bne.w	800c9b0 <_strtod_l+0x88>
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	f47f aee1 	bne.w	800c9ec <_strtod_l+0xc4>
 800cc2a:	2a69      	cmp	r2, #105	; 0x69
 800cc2c:	d027      	beq.n	800cc7e <_strtod_l+0x356>
 800cc2e:	dc24      	bgt.n	800cc7a <_strtod_l+0x352>
 800cc30:	2a49      	cmp	r2, #73	; 0x49
 800cc32:	d024      	beq.n	800cc7e <_strtod_l+0x356>
 800cc34:	2a4e      	cmp	r2, #78	; 0x4e
 800cc36:	f47f aed9 	bne.w	800c9ec <_strtod_l+0xc4>
 800cc3a:	499f      	ldr	r1, [pc, #636]	; (800ceb8 <_strtod_l+0x590>)
 800cc3c:	a817      	add	r0, sp, #92	; 0x5c
 800cc3e:	f001 fe3d 	bl	800e8bc <__match>
 800cc42:	2800      	cmp	r0, #0
 800cc44:	f43f aed2 	beq.w	800c9ec <_strtod_l+0xc4>
 800cc48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cc4a:	781b      	ldrb	r3, [r3, #0]
 800cc4c:	2b28      	cmp	r3, #40	; 0x28
 800cc4e:	d12d      	bne.n	800ccac <_strtod_l+0x384>
 800cc50:	499a      	ldr	r1, [pc, #616]	; (800cebc <_strtod_l+0x594>)
 800cc52:	aa1a      	add	r2, sp, #104	; 0x68
 800cc54:	a817      	add	r0, sp, #92	; 0x5c
 800cc56:	f001 fe45 	bl	800e8e4 <__hexnan>
 800cc5a:	2805      	cmp	r0, #5
 800cc5c:	d126      	bne.n	800ccac <_strtod_l+0x384>
 800cc5e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cc60:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800cc64:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800cc68:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800cc6c:	e6a0      	b.n	800c9b0 <_strtod_l+0x88>
 800cc6e:	210a      	movs	r1, #10
 800cc70:	fb01 2e0e 	mla	lr, r1, lr, r2
 800cc74:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800cc78:	e7b9      	b.n	800cbee <_strtod_l+0x2c6>
 800cc7a:	2a6e      	cmp	r2, #110	; 0x6e
 800cc7c:	e7db      	b.n	800cc36 <_strtod_l+0x30e>
 800cc7e:	4990      	ldr	r1, [pc, #576]	; (800cec0 <_strtod_l+0x598>)
 800cc80:	a817      	add	r0, sp, #92	; 0x5c
 800cc82:	f001 fe1b 	bl	800e8bc <__match>
 800cc86:	2800      	cmp	r0, #0
 800cc88:	f43f aeb0 	beq.w	800c9ec <_strtod_l+0xc4>
 800cc8c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cc8e:	498d      	ldr	r1, [pc, #564]	; (800cec4 <_strtod_l+0x59c>)
 800cc90:	3b01      	subs	r3, #1
 800cc92:	a817      	add	r0, sp, #92	; 0x5c
 800cc94:	9317      	str	r3, [sp, #92]	; 0x5c
 800cc96:	f001 fe11 	bl	800e8bc <__match>
 800cc9a:	b910      	cbnz	r0, 800cca2 <_strtod_l+0x37a>
 800cc9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cc9e:	3301      	adds	r3, #1
 800cca0:	9317      	str	r3, [sp, #92]	; 0x5c
 800cca2:	f8df b230 	ldr.w	fp, [pc, #560]	; 800ced4 <_strtod_l+0x5ac>
 800cca6:	f04f 0a00 	mov.w	sl, #0
 800ccaa:	e681      	b.n	800c9b0 <_strtod_l+0x88>
 800ccac:	4886      	ldr	r0, [pc, #536]	; (800cec8 <_strtod_l+0x5a0>)
 800ccae:	f002 fdf7 	bl	800f8a0 <nan>
 800ccb2:	ec5b ab10 	vmov	sl, fp, d0
 800ccb6:	e67b      	b.n	800c9b0 <_strtod_l+0x88>
 800ccb8:	9b05      	ldr	r3, [sp, #20]
 800ccba:	9807      	ldr	r0, [sp, #28]
 800ccbc:	1af3      	subs	r3, r6, r3
 800ccbe:	2f00      	cmp	r7, #0
 800ccc0:	bf08      	it	eq
 800ccc2:	462f      	moveq	r7, r5
 800ccc4:	2d10      	cmp	r5, #16
 800ccc6:	9306      	str	r3, [sp, #24]
 800ccc8:	46a8      	mov	r8, r5
 800ccca:	bfa8      	it	ge
 800cccc:	f04f 0810 	movge.w	r8, #16
 800ccd0:	f7f3 fc38 	bl	8000544 <__aeabi_ui2d>
 800ccd4:	2d09      	cmp	r5, #9
 800ccd6:	4682      	mov	sl, r0
 800ccd8:	468b      	mov	fp, r1
 800ccda:	dd13      	ble.n	800cd04 <_strtod_l+0x3dc>
 800ccdc:	4b7b      	ldr	r3, [pc, #492]	; (800cecc <_strtod_l+0x5a4>)
 800ccde:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800cce2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800cce6:	f7f3 fca7 	bl	8000638 <__aeabi_dmul>
 800ccea:	4682      	mov	sl, r0
 800ccec:	4648      	mov	r0, r9
 800ccee:	468b      	mov	fp, r1
 800ccf0:	f7f3 fc28 	bl	8000544 <__aeabi_ui2d>
 800ccf4:	4602      	mov	r2, r0
 800ccf6:	460b      	mov	r3, r1
 800ccf8:	4650      	mov	r0, sl
 800ccfa:	4659      	mov	r1, fp
 800ccfc:	f7f3 fae6 	bl	80002cc <__adddf3>
 800cd00:	4682      	mov	sl, r0
 800cd02:	468b      	mov	fp, r1
 800cd04:	2d0f      	cmp	r5, #15
 800cd06:	dc38      	bgt.n	800cd7a <_strtod_l+0x452>
 800cd08:	9b06      	ldr	r3, [sp, #24]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	f43f ae50 	beq.w	800c9b0 <_strtod_l+0x88>
 800cd10:	dd24      	ble.n	800cd5c <_strtod_l+0x434>
 800cd12:	2b16      	cmp	r3, #22
 800cd14:	dc0b      	bgt.n	800cd2e <_strtod_l+0x406>
 800cd16:	496d      	ldr	r1, [pc, #436]	; (800cecc <_strtod_l+0x5a4>)
 800cd18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cd1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd20:	4652      	mov	r2, sl
 800cd22:	465b      	mov	r3, fp
 800cd24:	f7f3 fc88 	bl	8000638 <__aeabi_dmul>
 800cd28:	4682      	mov	sl, r0
 800cd2a:	468b      	mov	fp, r1
 800cd2c:	e640      	b.n	800c9b0 <_strtod_l+0x88>
 800cd2e:	9a06      	ldr	r2, [sp, #24]
 800cd30:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800cd34:	4293      	cmp	r3, r2
 800cd36:	db20      	blt.n	800cd7a <_strtod_l+0x452>
 800cd38:	4c64      	ldr	r4, [pc, #400]	; (800cecc <_strtod_l+0x5a4>)
 800cd3a:	f1c5 050f 	rsb	r5, r5, #15
 800cd3e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cd42:	4652      	mov	r2, sl
 800cd44:	465b      	mov	r3, fp
 800cd46:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd4a:	f7f3 fc75 	bl	8000638 <__aeabi_dmul>
 800cd4e:	9b06      	ldr	r3, [sp, #24]
 800cd50:	1b5d      	subs	r5, r3, r5
 800cd52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cd56:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cd5a:	e7e3      	b.n	800cd24 <_strtod_l+0x3fc>
 800cd5c:	9b06      	ldr	r3, [sp, #24]
 800cd5e:	3316      	adds	r3, #22
 800cd60:	db0b      	blt.n	800cd7a <_strtod_l+0x452>
 800cd62:	9b05      	ldr	r3, [sp, #20]
 800cd64:	1b9e      	subs	r6, r3, r6
 800cd66:	4b59      	ldr	r3, [pc, #356]	; (800cecc <_strtod_l+0x5a4>)
 800cd68:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800cd6c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cd70:	4650      	mov	r0, sl
 800cd72:	4659      	mov	r1, fp
 800cd74:	f7f3 fd8a 	bl	800088c <__aeabi_ddiv>
 800cd78:	e7d6      	b.n	800cd28 <_strtod_l+0x400>
 800cd7a:	9b06      	ldr	r3, [sp, #24]
 800cd7c:	eba5 0808 	sub.w	r8, r5, r8
 800cd80:	4498      	add	r8, r3
 800cd82:	f1b8 0f00 	cmp.w	r8, #0
 800cd86:	dd74      	ble.n	800ce72 <_strtod_l+0x54a>
 800cd88:	f018 030f 	ands.w	r3, r8, #15
 800cd8c:	d00a      	beq.n	800cda4 <_strtod_l+0x47c>
 800cd8e:	494f      	ldr	r1, [pc, #316]	; (800cecc <_strtod_l+0x5a4>)
 800cd90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cd94:	4652      	mov	r2, sl
 800cd96:	465b      	mov	r3, fp
 800cd98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd9c:	f7f3 fc4c 	bl	8000638 <__aeabi_dmul>
 800cda0:	4682      	mov	sl, r0
 800cda2:	468b      	mov	fp, r1
 800cda4:	f038 080f 	bics.w	r8, r8, #15
 800cda8:	d04f      	beq.n	800ce4a <_strtod_l+0x522>
 800cdaa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800cdae:	dd22      	ble.n	800cdf6 <_strtod_l+0x4ce>
 800cdb0:	2500      	movs	r5, #0
 800cdb2:	462e      	mov	r6, r5
 800cdb4:	9507      	str	r5, [sp, #28]
 800cdb6:	9505      	str	r5, [sp, #20]
 800cdb8:	2322      	movs	r3, #34	; 0x22
 800cdba:	f8df b118 	ldr.w	fp, [pc, #280]	; 800ced4 <_strtod_l+0x5ac>
 800cdbe:	6023      	str	r3, [r4, #0]
 800cdc0:	f04f 0a00 	mov.w	sl, #0
 800cdc4:	9b07      	ldr	r3, [sp, #28]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	f43f adf2 	beq.w	800c9b0 <_strtod_l+0x88>
 800cdcc:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cdce:	4620      	mov	r0, r4
 800cdd0:	f001 fe90 	bl	800eaf4 <_Bfree>
 800cdd4:	9905      	ldr	r1, [sp, #20]
 800cdd6:	4620      	mov	r0, r4
 800cdd8:	f001 fe8c 	bl	800eaf4 <_Bfree>
 800cddc:	4631      	mov	r1, r6
 800cdde:	4620      	mov	r0, r4
 800cde0:	f001 fe88 	bl	800eaf4 <_Bfree>
 800cde4:	9907      	ldr	r1, [sp, #28]
 800cde6:	4620      	mov	r0, r4
 800cde8:	f001 fe84 	bl	800eaf4 <_Bfree>
 800cdec:	4629      	mov	r1, r5
 800cdee:	4620      	mov	r0, r4
 800cdf0:	f001 fe80 	bl	800eaf4 <_Bfree>
 800cdf4:	e5dc      	b.n	800c9b0 <_strtod_l+0x88>
 800cdf6:	4b36      	ldr	r3, [pc, #216]	; (800ced0 <_strtod_l+0x5a8>)
 800cdf8:	9304      	str	r3, [sp, #16]
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ce00:	4650      	mov	r0, sl
 800ce02:	4659      	mov	r1, fp
 800ce04:	4699      	mov	r9, r3
 800ce06:	f1b8 0f01 	cmp.w	r8, #1
 800ce0a:	dc21      	bgt.n	800ce50 <_strtod_l+0x528>
 800ce0c:	b10b      	cbz	r3, 800ce12 <_strtod_l+0x4ea>
 800ce0e:	4682      	mov	sl, r0
 800ce10:	468b      	mov	fp, r1
 800ce12:	4b2f      	ldr	r3, [pc, #188]	; (800ced0 <_strtod_l+0x5a8>)
 800ce14:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ce18:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800ce1c:	4652      	mov	r2, sl
 800ce1e:	465b      	mov	r3, fp
 800ce20:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ce24:	f7f3 fc08 	bl	8000638 <__aeabi_dmul>
 800ce28:	4b2a      	ldr	r3, [pc, #168]	; (800ced4 <_strtod_l+0x5ac>)
 800ce2a:	460a      	mov	r2, r1
 800ce2c:	400b      	ands	r3, r1
 800ce2e:	492a      	ldr	r1, [pc, #168]	; (800ced8 <_strtod_l+0x5b0>)
 800ce30:	428b      	cmp	r3, r1
 800ce32:	4682      	mov	sl, r0
 800ce34:	d8bc      	bhi.n	800cdb0 <_strtod_l+0x488>
 800ce36:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ce3a:	428b      	cmp	r3, r1
 800ce3c:	bf86      	itte	hi
 800ce3e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800cedc <_strtod_l+0x5b4>
 800ce42:	f04f 3aff 	movhi.w	sl, #4294967295
 800ce46:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	9304      	str	r3, [sp, #16]
 800ce4e:	e084      	b.n	800cf5a <_strtod_l+0x632>
 800ce50:	f018 0f01 	tst.w	r8, #1
 800ce54:	d005      	beq.n	800ce62 <_strtod_l+0x53a>
 800ce56:	9b04      	ldr	r3, [sp, #16]
 800ce58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5c:	f7f3 fbec 	bl	8000638 <__aeabi_dmul>
 800ce60:	2301      	movs	r3, #1
 800ce62:	9a04      	ldr	r2, [sp, #16]
 800ce64:	3208      	adds	r2, #8
 800ce66:	f109 0901 	add.w	r9, r9, #1
 800ce6a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ce6e:	9204      	str	r2, [sp, #16]
 800ce70:	e7c9      	b.n	800ce06 <_strtod_l+0x4de>
 800ce72:	d0ea      	beq.n	800ce4a <_strtod_l+0x522>
 800ce74:	f1c8 0800 	rsb	r8, r8, #0
 800ce78:	f018 020f 	ands.w	r2, r8, #15
 800ce7c:	d00a      	beq.n	800ce94 <_strtod_l+0x56c>
 800ce7e:	4b13      	ldr	r3, [pc, #76]	; (800cecc <_strtod_l+0x5a4>)
 800ce80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce84:	4650      	mov	r0, sl
 800ce86:	4659      	mov	r1, fp
 800ce88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce8c:	f7f3 fcfe 	bl	800088c <__aeabi_ddiv>
 800ce90:	4682      	mov	sl, r0
 800ce92:	468b      	mov	fp, r1
 800ce94:	ea5f 1828 	movs.w	r8, r8, asr #4
 800ce98:	d0d7      	beq.n	800ce4a <_strtod_l+0x522>
 800ce9a:	f1b8 0f1f 	cmp.w	r8, #31
 800ce9e:	dd1f      	ble.n	800cee0 <_strtod_l+0x5b8>
 800cea0:	2500      	movs	r5, #0
 800cea2:	462e      	mov	r6, r5
 800cea4:	9507      	str	r5, [sp, #28]
 800cea6:	9505      	str	r5, [sp, #20]
 800cea8:	2322      	movs	r3, #34	; 0x22
 800ceaa:	f04f 0a00 	mov.w	sl, #0
 800ceae:	f04f 0b00 	mov.w	fp, #0
 800ceb2:	6023      	str	r3, [r4, #0]
 800ceb4:	e786      	b.n	800cdc4 <_strtod_l+0x49c>
 800ceb6:	bf00      	nop
 800ceb8:	08010521 	.word	0x08010521
 800cebc:	08010564 	.word	0x08010564
 800cec0:	08010519 	.word	0x08010519
 800cec4:	080106a4 	.word	0x080106a4
 800cec8:	08010950 	.word	0x08010950
 800cecc:	08010830 	.word	0x08010830
 800ced0:	08010808 	.word	0x08010808
 800ced4:	7ff00000 	.word	0x7ff00000
 800ced8:	7ca00000 	.word	0x7ca00000
 800cedc:	7fefffff 	.word	0x7fefffff
 800cee0:	f018 0310 	ands.w	r3, r8, #16
 800cee4:	bf18      	it	ne
 800cee6:	236a      	movne	r3, #106	; 0x6a
 800cee8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800d298 <_strtod_l+0x970>
 800ceec:	9304      	str	r3, [sp, #16]
 800ceee:	4650      	mov	r0, sl
 800cef0:	4659      	mov	r1, fp
 800cef2:	2300      	movs	r3, #0
 800cef4:	f018 0f01 	tst.w	r8, #1
 800cef8:	d004      	beq.n	800cf04 <_strtod_l+0x5dc>
 800cefa:	e9d9 2300 	ldrd	r2, r3, [r9]
 800cefe:	f7f3 fb9b 	bl	8000638 <__aeabi_dmul>
 800cf02:	2301      	movs	r3, #1
 800cf04:	ea5f 0868 	movs.w	r8, r8, asr #1
 800cf08:	f109 0908 	add.w	r9, r9, #8
 800cf0c:	d1f2      	bne.n	800cef4 <_strtod_l+0x5cc>
 800cf0e:	b10b      	cbz	r3, 800cf14 <_strtod_l+0x5ec>
 800cf10:	4682      	mov	sl, r0
 800cf12:	468b      	mov	fp, r1
 800cf14:	9b04      	ldr	r3, [sp, #16]
 800cf16:	b1c3      	cbz	r3, 800cf4a <_strtod_l+0x622>
 800cf18:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cf1c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	4659      	mov	r1, fp
 800cf24:	dd11      	ble.n	800cf4a <_strtod_l+0x622>
 800cf26:	2b1f      	cmp	r3, #31
 800cf28:	f340 8124 	ble.w	800d174 <_strtod_l+0x84c>
 800cf2c:	2b34      	cmp	r3, #52	; 0x34
 800cf2e:	bfde      	ittt	le
 800cf30:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800cf34:	f04f 33ff 	movle.w	r3, #4294967295
 800cf38:	fa03 f202 	lslle.w	r2, r3, r2
 800cf3c:	f04f 0a00 	mov.w	sl, #0
 800cf40:	bfcc      	ite	gt
 800cf42:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800cf46:	ea02 0b01 	andle.w	fp, r2, r1
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	4650      	mov	r0, sl
 800cf50:	4659      	mov	r1, fp
 800cf52:	f7f3 fdd9 	bl	8000b08 <__aeabi_dcmpeq>
 800cf56:	2800      	cmp	r0, #0
 800cf58:	d1a2      	bne.n	800cea0 <_strtod_l+0x578>
 800cf5a:	9b07      	ldr	r3, [sp, #28]
 800cf5c:	9300      	str	r3, [sp, #0]
 800cf5e:	9908      	ldr	r1, [sp, #32]
 800cf60:	462b      	mov	r3, r5
 800cf62:	463a      	mov	r2, r7
 800cf64:	4620      	mov	r0, r4
 800cf66:	f001 fe2d 	bl	800ebc4 <__s2b>
 800cf6a:	9007      	str	r0, [sp, #28]
 800cf6c:	2800      	cmp	r0, #0
 800cf6e:	f43f af1f 	beq.w	800cdb0 <_strtod_l+0x488>
 800cf72:	9b05      	ldr	r3, [sp, #20]
 800cf74:	1b9e      	subs	r6, r3, r6
 800cf76:	9b06      	ldr	r3, [sp, #24]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	bfb4      	ite	lt
 800cf7c:	4633      	movlt	r3, r6
 800cf7e:	2300      	movge	r3, #0
 800cf80:	930c      	str	r3, [sp, #48]	; 0x30
 800cf82:	9b06      	ldr	r3, [sp, #24]
 800cf84:	2500      	movs	r5, #0
 800cf86:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800cf8a:	9312      	str	r3, [sp, #72]	; 0x48
 800cf8c:	462e      	mov	r6, r5
 800cf8e:	9b07      	ldr	r3, [sp, #28]
 800cf90:	4620      	mov	r0, r4
 800cf92:	6859      	ldr	r1, [r3, #4]
 800cf94:	f001 fd6e 	bl	800ea74 <_Balloc>
 800cf98:	9005      	str	r0, [sp, #20]
 800cf9a:	2800      	cmp	r0, #0
 800cf9c:	f43f af0c 	beq.w	800cdb8 <_strtod_l+0x490>
 800cfa0:	9b07      	ldr	r3, [sp, #28]
 800cfa2:	691a      	ldr	r2, [r3, #16]
 800cfa4:	3202      	adds	r2, #2
 800cfa6:	f103 010c 	add.w	r1, r3, #12
 800cfaa:	0092      	lsls	r2, r2, #2
 800cfac:	300c      	adds	r0, #12
 800cfae:	f001 fd53 	bl	800ea58 <memcpy>
 800cfb2:	ec4b ab10 	vmov	d0, sl, fp
 800cfb6:	aa1a      	add	r2, sp, #104	; 0x68
 800cfb8:	a919      	add	r1, sp, #100	; 0x64
 800cfba:	4620      	mov	r0, r4
 800cfbc:	f002 f948 	bl	800f250 <__d2b>
 800cfc0:	ec4b ab18 	vmov	d8, sl, fp
 800cfc4:	9018      	str	r0, [sp, #96]	; 0x60
 800cfc6:	2800      	cmp	r0, #0
 800cfc8:	f43f aef6 	beq.w	800cdb8 <_strtod_l+0x490>
 800cfcc:	2101      	movs	r1, #1
 800cfce:	4620      	mov	r0, r4
 800cfd0:	f001 fe92 	bl	800ecf8 <__i2b>
 800cfd4:	4606      	mov	r6, r0
 800cfd6:	2800      	cmp	r0, #0
 800cfd8:	f43f aeee 	beq.w	800cdb8 <_strtod_l+0x490>
 800cfdc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cfde:	9904      	ldr	r1, [sp, #16]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	bfab      	itete	ge
 800cfe4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800cfe6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800cfe8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800cfea:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800cfee:	bfac      	ite	ge
 800cff0:	eb03 0902 	addge.w	r9, r3, r2
 800cff4:	1ad7      	sublt	r7, r2, r3
 800cff6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cff8:	eba3 0801 	sub.w	r8, r3, r1
 800cffc:	4490      	add	r8, r2
 800cffe:	4ba1      	ldr	r3, [pc, #644]	; (800d284 <_strtod_l+0x95c>)
 800d000:	f108 38ff 	add.w	r8, r8, #4294967295
 800d004:	4598      	cmp	r8, r3
 800d006:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d00a:	f280 80c7 	bge.w	800d19c <_strtod_l+0x874>
 800d00e:	eba3 0308 	sub.w	r3, r3, r8
 800d012:	2b1f      	cmp	r3, #31
 800d014:	eba2 0203 	sub.w	r2, r2, r3
 800d018:	f04f 0101 	mov.w	r1, #1
 800d01c:	f300 80b1 	bgt.w	800d182 <_strtod_l+0x85a>
 800d020:	fa01 f303 	lsl.w	r3, r1, r3
 800d024:	930d      	str	r3, [sp, #52]	; 0x34
 800d026:	2300      	movs	r3, #0
 800d028:	9308      	str	r3, [sp, #32]
 800d02a:	eb09 0802 	add.w	r8, r9, r2
 800d02e:	9b04      	ldr	r3, [sp, #16]
 800d030:	45c1      	cmp	r9, r8
 800d032:	4417      	add	r7, r2
 800d034:	441f      	add	r7, r3
 800d036:	464b      	mov	r3, r9
 800d038:	bfa8      	it	ge
 800d03a:	4643      	movge	r3, r8
 800d03c:	42bb      	cmp	r3, r7
 800d03e:	bfa8      	it	ge
 800d040:	463b      	movge	r3, r7
 800d042:	2b00      	cmp	r3, #0
 800d044:	bfc2      	ittt	gt
 800d046:	eba8 0803 	subgt.w	r8, r8, r3
 800d04a:	1aff      	subgt	r7, r7, r3
 800d04c:	eba9 0903 	subgt.w	r9, r9, r3
 800d050:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d052:	2b00      	cmp	r3, #0
 800d054:	dd17      	ble.n	800d086 <_strtod_l+0x75e>
 800d056:	4631      	mov	r1, r6
 800d058:	461a      	mov	r2, r3
 800d05a:	4620      	mov	r0, r4
 800d05c:	f001 ff0c 	bl	800ee78 <__pow5mult>
 800d060:	4606      	mov	r6, r0
 800d062:	2800      	cmp	r0, #0
 800d064:	f43f aea8 	beq.w	800cdb8 <_strtod_l+0x490>
 800d068:	4601      	mov	r1, r0
 800d06a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d06c:	4620      	mov	r0, r4
 800d06e:	f001 fe59 	bl	800ed24 <__multiply>
 800d072:	900b      	str	r0, [sp, #44]	; 0x2c
 800d074:	2800      	cmp	r0, #0
 800d076:	f43f ae9f 	beq.w	800cdb8 <_strtod_l+0x490>
 800d07a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d07c:	4620      	mov	r0, r4
 800d07e:	f001 fd39 	bl	800eaf4 <_Bfree>
 800d082:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d084:	9318      	str	r3, [sp, #96]	; 0x60
 800d086:	f1b8 0f00 	cmp.w	r8, #0
 800d08a:	f300 808c 	bgt.w	800d1a6 <_strtod_l+0x87e>
 800d08e:	9b06      	ldr	r3, [sp, #24]
 800d090:	2b00      	cmp	r3, #0
 800d092:	dd08      	ble.n	800d0a6 <_strtod_l+0x77e>
 800d094:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d096:	9905      	ldr	r1, [sp, #20]
 800d098:	4620      	mov	r0, r4
 800d09a:	f001 feed 	bl	800ee78 <__pow5mult>
 800d09e:	9005      	str	r0, [sp, #20]
 800d0a0:	2800      	cmp	r0, #0
 800d0a2:	f43f ae89 	beq.w	800cdb8 <_strtod_l+0x490>
 800d0a6:	2f00      	cmp	r7, #0
 800d0a8:	dd08      	ble.n	800d0bc <_strtod_l+0x794>
 800d0aa:	9905      	ldr	r1, [sp, #20]
 800d0ac:	463a      	mov	r2, r7
 800d0ae:	4620      	mov	r0, r4
 800d0b0:	f001 ff3c 	bl	800ef2c <__lshift>
 800d0b4:	9005      	str	r0, [sp, #20]
 800d0b6:	2800      	cmp	r0, #0
 800d0b8:	f43f ae7e 	beq.w	800cdb8 <_strtod_l+0x490>
 800d0bc:	f1b9 0f00 	cmp.w	r9, #0
 800d0c0:	dd08      	ble.n	800d0d4 <_strtod_l+0x7ac>
 800d0c2:	4631      	mov	r1, r6
 800d0c4:	464a      	mov	r2, r9
 800d0c6:	4620      	mov	r0, r4
 800d0c8:	f001 ff30 	bl	800ef2c <__lshift>
 800d0cc:	4606      	mov	r6, r0
 800d0ce:	2800      	cmp	r0, #0
 800d0d0:	f43f ae72 	beq.w	800cdb8 <_strtod_l+0x490>
 800d0d4:	9a05      	ldr	r2, [sp, #20]
 800d0d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d0d8:	4620      	mov	r0, r4
 800d0da:	f001 ffb3 	bl	800f044 <__mdiff>
 800d0de:	4605      	mov	r5, r0
 800d0e0:	2800      	cmp	r0, #0
 800d0e2:	f43f ae69 	beq.w	800cdb8 <_strtod_l+0x490>
 800d0e6:	68c3      	ldr	r3, [r0, #12]
 800d0e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	60c3      	str	r3, [r0, #12]
 800d0ee:	4631      	mov	r1, r6
 800d0f0:	f001 ff8c 	bl	800f00c <__mcmp>
 800d0f4:	2800      	cmp	r0, #0
 800d0f6:	da60      	bge.n	800d1ba <_strtod_l+0x892>
 800d0f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0fa:	ea53 030a 	orrs.w	r3, r3, sl
 800d0fe:	f040 8082 	bne.w	800d206 <_strtod_l+0x8de>
 800d102:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d106:	2b00      	cmp	r3, #0
 800d108:	d17d      	bne.n	800d206 <_strtod_l+0x8de>
 800d10a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d10e:	0d1b      	lsrs	r3, r3, #20
 800d110:	051b      	lsls	r3, r3, #20
 800d112:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d116:	d976      	bls.n	800d206 <_strtod_l+0x8de>
 800d118:	696b      	ldr	r3, [r5, #20]
 800d11a:	b913      	cbnz	r3, 800d122 <_strtod_l+0x7fa>
 800d11c:	692b      	ldr	r3, [r5, #16]
 800d11e:	2b01      	cmp	r3, #1
 800d120:	dd71      	ble.n	800d206 <_strtod_l+0x8de>
 800d122:	4629      	mov	r1, r5
 800d124:	2201      	movs	r2, #1
 800d126:	4620      	mov	r0, r4
 800d128:	f001 ff00 	bl	800ef2c <__lshift>
 800d12c:	4631      	mov	r1, r6
 800d12e:	4605      	mov	r5, r0
 800d130:	f001 ff6c 	bl	800f00c <__mcmp>
 800d134:	2800      	cmp	r0, #0
 800d136:	dd66      	ble.n	800d206 <_strtod_l+0x8de>
 800d138:	9904      	ldr	r1, [sp, #16]
 800d13a:	4a53      	ldr	r2, [pc, #332]	; (800d288 <_strtod_l+0x960>)
 800d13c:	465b      	mov	r3, fp
 800d13e:	2900      	cmp	r1, #0
 800d140:	f000 8081 	beq.w	800d246 <_strtod_l+0x91e>
 800d144:	ea02 010b 	and.w	r1, r2, fp
 800d148:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d14c:	dc7b      	bgt.n	800d246 <_strtod_l+0x91e>
 800d14e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d152:	f77f aea9 	ble.w	800cea8 <_strtod_l+0x580>
 800d156:	4b4d      	ldr	r3, [pc, #308]	; (800d28c <_strtod_l+0x964>)
 800d158:	4650      	mov	r0, sl
 800d15a:	4659      	mov	r1, fp
 800d15c:	2200      	movs	r2, #0
 800d15e:	f7f3 fa6b 	bl	8000638 <__aeabi_dmul>
 800d162:	460b      	mov	r3, r1
 800d164:	4303      	orrs	r3, r0
 800d166:	bf08      	it	eq
 800d168:	2322      	moveq	r3, #34	; 0x22
 800d16a:	4682      	mov	sl, r0
 800d16c:	468b      	mov	fp, r1
 800d16e:	bf08      	it	eq
 800d170:	6023      	streq	r3, [r4, #0]
 800d172:	e62b      	b.n	800cdcc <_strtod_l+0x4a4>
 800d174:	f04f 32ff 	mov.w	r2, #4294967295
 800d178:	fa02 f303 	lsl.w	r3, r2, r3
 800d17c:	ea03 0a0a 	and.w	sl, r3, sl
 800d180:	e6e3      	b.n	800cf4a <_strtod_l+0x622>
 800d182:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800d186:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800d18a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800d18e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800d192:	fa01 f308 	lsl.w	r3, r1, r8
 800d196:	9308      	str	r3, [sp, #32]
 800d198:	910d      	str	r1, [sp, #52]	; 0x34
 800d19a:	e746      	b.n	800d02a <_strtod_l+0x702>
 800d19c:	2300      	movs	r3, #0
 800d19e:	9308      	str	r3, [sp, #32]
 800d1a0:	2301      	movs	r3, #1
 800d1a2:	930d      	str	r3, [sp, #52]	; 0x34
 800d1a4:	e741      	b.n	800d02a <_strtod_l+0x702>
 800d1a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d1a8:	4642      	mov	r2, r8
 800d1aa:	4620      	mov	r0, r4
 800d1ac:	f001 febe 	bl	800ef2c <__lshift>
 800d1b0:	9018      	str	r0, [sp, #96]	; 0x60
 800d1b2:	2800      	cmp	r0, #0
 800d1b4:	f47f af6b 	bne.w	800d08e <_strtod_l+0x766>
 800d1b8:	e5fe      	b.n	800cdb8 <_strtod_l+0x490>
 800d1ba:	465f      	mov	r7, fp
 800d1bc:	d16e      	bne.n	800d29c <_strtod_l+0x974>
 800d1be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d1c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d1c4:	b342      	cbz	r2, 800d218 <_strtod_l+0x8f0>
 800d1c6:	4a32      	ldr	r2, [pc, #200]	; (800d290 <_strtod_l+0x968>)
 800d1c8:	4293      	cmp	r3, r2
 800d1ca:	d128      	bne.n	800d21e <_strtod_l+0x8f6>
 800d1cc:	9b04      	ldr	r3, [sp, #16]
 800d1ce:	4651      	mov	r1, sl
 800d1d0:	b1eb      	cbz	r3, 800d20e <_strtod_l+0x8e6>
 800d1d2:	4b2d      	ldr	r3, [pc, #180]	; (800d288 <_strtod_l+0x960>)
 800d1d4:	403b      	ands	r3, r7
 800d1d6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d1da:	f04f 32ff 	mov.w	r2, #4294967295
 800d1de:	d819      	bhi.n	800d214 <_strtod_l+0x8ec>
 800d1e0:	0d1b      	lsrs	r3, r3, #20
 800d1e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d1e6:	fa02 f303 	lsl.w	r3, r2, r3
 800d1ea:	4299      	cmp	r1, r3
 800d1ec:	d117      	bne.n	800d21e <_strtod_l+0x8f6>
 800d1ee:	4b29      	ldr	r3, [pc, #164]	; (800d294 <_strtod_l+0x96c>)
 800d1f0:	429f      	cmp	r7, r3
 800d1f2:	d102      	bne.n	800d1fa <_strtod_l+0x8d2>
 800d1f4:	3101      	adds	r1, #1
 800d1f6:	f43f addf 	beq.w	800cdb8 <_strtod_l+0x490>
 800d1fa:	4b23      	ldr	r3, [pc, #140]	; (800d288 <_strtod_l+0x960>)
 800d1fc:	403b      	ands	r3, r7
 800d1fe:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800d202:	f04f 0a00 	mov.w	sl, #0
 800d206:	9b04      	ldr	r3, [sp, #16]
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d1a4      	bne.n	800d156 <_strtod_l+0x82e>
 800d20c:	e5de      	b.n	800cdcc <_strtod_l+0x4a4>
 800d20e:	f04f 33ff 	mov.w	r3, #4294967295
 800d212:	e7ea      	b.n	800d1ea <_strtod_l+0x8c2>
 800d214:	4613      	mov	r3, r2
 800d216:	e7e8      	b.n	800d1ea <_strtod_l+0x8c2>
 800d218:	ea53 030a 	orrs.w	r3, r3, sl
 800d21c:	d08c      	beq.n	800d138 <_strtod_l+0x810>
 800d21e:	9b08      	ldr	r3, [sp, #32]
 800d220:	b1db      	cbz	r3, 800d25a <_strtod_l+0x932>
 800d222:	423b      	tst	r3, r7
 800d224:	d0ef      	beq.n	800d206 <_strtod_l+0x8de>
 800d226:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d228:	9a04      	ldr	r2, [sp, #16]
 800d22a:	4650      	mov	r0, sl
 800d22c:	4659      	mov	r1, fp
 800d22e:	b1c3      	cbz	r3, 800d262 <_strtod_l+0x93a>
 800d230:	f7ff fb5e 	bl	800c8f0 <sulp>
 800d234:	4602      	mov	r2, r0
 800d236:	460b      	mov	r3, r1
 800d238:	ec51 0b18 	vmov	r0, r1, d8
 800d23c:	f7f3 f846 	bl	80002cc <__adddf3>
 800d240:	4682      	mov	sl, r0
 800d242:	468b      	mov	fp, r1
 800d244:	e7df      	b.n	800d206 <_strtod_l+0x8de>
 800d246:	4013      	ands	r3, r2
 800d248:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d24c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d250:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d254:	f04f 3aff 	mov.w	sl, #4294967295
 800d258:	e7d5      	b.n	800d206 <_strtod_l+0x8de>
 800d25a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d25c:	ea13 0f0a 	tst.w	r3, sl
 800d260:	e7e0      	b.n	800d224 <_strtod_l+0x8fc>
 800d262:	f7ff fb45 	bl	800c8f0 <sulp>
 800d266:	4602      	mov	r2, r0
 800d268:	460b      	mov	r3, r1
 800d26a:	ec51 0b18 	vmov	r0, r1, d8
 800d26e:	f7f3 f82b 	bl	80002c8 <__aeabi_dsub>
 800d272:	2200      	movs	r2, #0
 800d274:	2300      	movs	r3, #0
 800d276:	4682      	mov	sl, r0
 800d278:	468b      	mov	fp, r1
 800d27a:	f7f3 fc45 	bl	8000b08 <__aeabi_dcmpeq>
 800d27e:	2800      	cmp	r0, #0
 800d280:	d0c1      	beq.n	800d206 <_strtod_l+0x8de>
 800d282:	e611      	b.n	800cea8 <_strtod_l+0x580>
 800d284:	fffffc02 	.word	0xfffffc02
 800d288:	7ff00000 	.word	0x7ff00000
 800d28c:	39500000 	.word	0x39500000
 800d290:	000fffff 	.word	0x000fffff
 800d294:	7fefffff 	.word	0x7fefffff
 800d298:	08010578 	.word	0x08010578
 800d29c:	4631      	mov	r1, r6
 800d29e:	4628      	mov	r0, r5
 800d2a0:	f002 f832 	bl	800f308 <__ratio>
 800d2a4:	ec59 8b10 	vmov	r8, r9, d0
 800d2a8:	ee10 0a10 	vmov	r0, s0
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d2b2:	4649      	mov	r1, r9
 800d2b4:	f7f3 fc3c 	bl	8000b30 <__aeabi_dcmple>
 800d2b8:	2800      	cmp	r0, #0
 800d2ba:	d07a      	beq.n	800d3b2 <_strtod_l+0xa8a>
 800d2bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d04a      	beq.n	800d358 <_strtod_l+0xa30>
 800d2c2:	4b95      	ldr	r3, [pc, #596]	; (800d518 <_strtod_l+0xbf0>)
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d2ca:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800d518 <_strtod_l+0xbf0>
 800d2ce:	f04f 0800 	mov.w	r8, #0
 800d2d2:	4b92      	ldr	r3, [pc, #584]	; (800d51c <_strtod_l+0xbf4>)
 800d2d4:	403b      	ands	r3, r7
 800d2d6:	930d      	str	r3, [sp, #52]	; 0x34
 800d2d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d2da:	4b91      	ldr	r3, [pc, #580]	; (800d520 <_strtod_l+0xbf8>)
 800d2dc:	429a      	cmp	r2, r3
 800d2de:	f040 80b0 	bne.w	800d442 <_strtod_l+0xb1a>
 800d2e2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d2e6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800d2ea:	ec4b ab10 	vmov	d0, sl, fp
 800d2ee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d2f2:	f001 ff31 	bl	800f158 <__ulp>
 800d2f6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d2fa:	ec53 2b10 	vmov	r2, r3, d0
 800d2fe:	f7f3 f99b 	bl	8000638 <__aeabi_dmul>
 800d302:	4652      	mov	r2, sl
 800d304:	465b      	mov	r3, fp
 800d306:	f7f2 ffe1 	bl	80002cc <__adddf3>
 800d30a:	460b      	mov	r3, r1
 800d30c:	4983      	ldr	r1, [pc, #524]	; (800d51c <_strtod_l+0xbf4>)
 800d30e:	4a85      	ldr	r2, [pc, #532]	; (800d524 <_strtod_l+0xbfc>)
 800d310:	4019      	ands	r1, r3
 800d312:	4291      	cmp	r1, r2
 800d314:	4682      	mov	sl, r0
 800d316:	d960      	bls.n	800d3da <_strtod_l+0xab2>
 800d318:	ee18 3a90 	vmov	r3, s17
 800d31c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d320:	4293      	cmp	r3, r2
 800d322:	d104      	bne.n	800d32e <_strtod_l+0xa06>
 800d324:	ee18 3a10 	vmov	r3, s16
 800d328:	3301      	adds	r3, #1
 800d32a:	f43f ad45 	beq.w	800cdb8 <_strtod_l+0x490>
 800d32e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800d530 <_strtod_l+0xc08>
 800d332:	f04f 3aff 	mov.w	sl, #4294967295
 800d336:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d338:	4620      	mov	r0, r4
 800d33a:	f001 fbdb 	bl	800eaf4 <_Bfree>
 800d33e:	9905      	ldr	r1, [sp, #20]
 800d340:	4620      	mov	r0, r4
 800d342:	f001 fbd7 	bl	800eaf4 <_Bfree>
 800d346:	4631      	mov	r1, r6
 800d348:	4620      	mov	r0, r4
 800d34a:	f001 fbd3 	bl	800eaf4 <_Bfree>
 800d34e:	4629      	mov	r1, r5
 800d350:	4620      	mov	r0, r4
 800d352:	f001 fbcf 	bl	800eaf4 <_Bfree>
 800d356:	e61a      	b.n	800cf8e <_strtod_l+0x666>
 800d358:	f1ba 0f00 	cmp.w	sl, #0
 800d35c:	d11b      	bne.n	800d396 <_strtod_l+0xa6e>
 800d35e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d362:	b9f3      	cbnz	r3, 800d3a2 <_strtod_l+0xa7a>
 800d364:	4b6c      	ldr	r3, [pc, #432]	; (800d518 <_strtod_l+0xbf0>)
 800d366:	2200      	movs	r2, #0
 800d368:	4640      	mov	r0, r8
 800d36a:	4649      	mov	r1, r9
 800d36c:	f7f3 fbd6 	bl	8000b1c <__aeabi_dcmplt>
 800d370:	b9d0      	cbnz	r0, 800d3a8 <_strtod_l+0xa80>
 800d372:	4640      	mov	r0, r8
 800d374:	4649      	mov	r1, r9
 800d376:	4b6c      	ldr	r3, [pc, #432]	; (800d528 <_strtod_l+0xc00>)
 800d378:	2200      	movs	r2, #0
 800d37a:	f7f3 f95d 	bl	8000638 <__aeabi_dmul>
 800d37e:	4680      	mov	r8, r0
 800d380:	4689      	mov	r9, r1
 800d382:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d386:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800d38a:	9315      	str	r3, [sp, #84]	; 0x54
 800d38c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d390:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d394:	e79d      	b.n	800d2d2 <_strtod_l+0x9aa>
 800d396:	f1ba 0f01 	cmp.w	sl, #1
 800d39a:	d102      	bne.n	800d3a2 <_strtod_l+0xa7a>
 800d39c:	2f00      	cmp	r7, #0
 800d39e:	f43f ad83 	beq.w	800cea8 <_strtod_l+0x580>
 800d3a2:	4b62      	ldr	r3, [pc, #392]	; (800d52c <_strtod_l+0xc04>)
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	e78e      	b.n	800d2c6 <_strtod_l+0x99e>
 800d3a8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800d528 <_strtod_l+0xc00>
 800d3ac:	f04f 0800 	mov.w	r8, #0
 800d3b0:	e7e7      	b.n	800d382 <_strtod_l+0xa5a>
 800d3b2:	4b5d      	ldr	r3, [pc, #372]	; (800d528 <_strtod_l+0xc00>)
 800d3b4:	4640      	mov	r0, r8
 800d3b6:	4649      	mov	r1, r9
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	f7f3 f93d 	bl	8000638 <__aeabi_dmul>
 800d3be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3c0:	4680      	mov	r8, r0
 800d3c2:	4689      	mov	r9, r1
 800d3c4:	b933      	cbnz	r3, 800d3d4 <_strtod_l+0xaac>
 800d3c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d3ca:	900e      	str	r0, [sp, #56]	; 0x38
 800d3cc:	930f      	str	r3, [sp, #60]	; 0x3c
 800d3ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d3d2:	e7dd      	b.n	800d390 <_strtod_l+0xa68>
 800d3d4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800d3d8:	e7f9      	b.n	800d3ce <_strtod_l+0xaa6>
 800d3da:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d3de:	9b04      	ldr	r3, [sp, #16]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d1a8      	bne.n	800d336 <_strtod_l+0xa0e>
 800d3e4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d3e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d3ea:	0d1b      	lsrs	r3, r3, #20
 800d3ec:	051b      	lsls	r3, r3, #20
 800d3ee:	429a      	cmp	r2, r3
 800d3f0:	d1a1      	bne.n	800d336 <_strtod_l+0xa0e>
 800d3f2:	4640      	mov	r0, r8
 800d3f4:	4649      	mov	r1, r9
 800d3f6:	f7f3 fc7f 	bl	8000cf8 <__aeabi_d2lz>
 800d3fa:	f7f3 f8ef 	bl	80005dc <__aeabi_l2d>
 800d3fe:	4602      	mov	r2, r0
 800d400:	460b      	mov	r3, r1
 800d402:	4640      	mov	r0, r8
 800d404:	4649      	mov	r1, r9
 800d406:	f7f2 ff5f 	bl	80002c8 <__aeabi_dsub>
 800d40a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d40c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d410:	ea43 030a 	orr.w	r3, r3, sl
 800d414:	4313      	orrs	r3, r2
 800d416:	4680      	mov	r8, r0
 800d418:	4689      	mov	r9, r1
 800d41a:	d055      	beq.n	800d4c8 <_strtod_l+0xba0>
 800d41c:	a336      	add	r3, pc, #216	; (adr r3, 800d4f8 <_strtod_l+0xbd0>)
 800d41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d422:	f7f3 fb7b 	bl	8000b1c <__aeabi_dcmplt>
 800d426:	2800      	cmp	r0, #0
 800d428:	f47f acd0 	bne.w	800cdcc <_strtod_l+0x4a4>
 800d42c:	a334      	add	r3, pc, #208	; (adr r3, 800d500 <_strtod_l+0xbd8>)
 800d42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d432:	4640      	mov	r0, r8
 800d434:	4649      	mov	r1, r9
 800d436:	f7f3 fb8f 	bl	8000b58 <__aeabi_dcmpgt>
 800d43a:	2800      	cmp	r0, #0
 800d43c:	f43f af7b 	beq.w	800d336 <_strtod_l+0xa0e>
 800d440:	e4c4      	b.n	800cdcc <_strtod_l+0x4a4>
 800d442:	9b04      	ldr	r3, [sp, #16]
 800d444:	b333      	cbz	r3, 800d494 <_strtod_l+0xb6c>
 800d446:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d448:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d44c:	d822      	bhi.n	800d494 <_strtod_l+0xb6c>
 800d44e:	a32e      	add	r3, pc, #184	; (adr r3, 800d508 <_strtod_l+0xbe0>)
 800d450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d454:	4640      	mov	r0, r8
 800d456:	4649      	mov	r1, r9
 800d458:	f7f3 fb6a 	bl	8000b30 <__aeabi_dcmple>
 800d45c:	b1a0      	cbz	r0, 800d488 <_strtod_l+0xb60>
 800d45e:	4649      	mov	r1, r9
 800d460:	4640      	mov	r0, r8
 800d462:	f7f3 fbc1 	bl	8000be8 <__aeabi_d2uiz>
 800d466:	2801      	cmp	r0, #1
 800d468:	bf38      	it	cc
 800d46a:	2001      	movcc	r0, #1
 800d46c:	f7f3 f86a 	bl	8000544 <__aeabi_ui2d>
 800d470:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d472:	4680      	mov	r8, r0
 800d474:	4689      	mov	r9, r1
 800d476:	bb23      	cbnz	r3, 800d4c2 <_strtod_l+0xb9a>
 800d478:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d47c:	9010      	str	r0, [sp, #64]	; 0x40
 800d47e:	9311      	str	r3, [sp, #68]	; 0x44
 800d480:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d484:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d488:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d48a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d48c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d490:	1a9b      	subs	r3, r3, r2
 800d492:	9309      	str	r3, [sp, #36]	; 0x24
 800d494:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d498:	eeb0 0a48 	vmov.f32	s0, s16
 800d49c:	eef0 0a68 	vmov.f32	s1, s17
 800d4a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d4a4:	f001 fe58 	bl	800f158 <__ulp>
 800d4a8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d4ac:	ec53 2b10 	vmov	r2, r3, d0
 800d4b0:	f7f3 f8c2 	bl	8000638 <__aeabi_dmul>
 800d4b4:	ec53 2b18 	vmov	r2, r3, d8
 800d4b8:	f7f2 ff08 	bl	80002cc <__adddf3>
 800d4bc:	4682      	mov	sl, r0
 800d4be:	468b      	mov	fp, r1
 800d4c0:	e78d      	b.n	800d3de <_strtod_l+0xab6>
 800d4c2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800d4c6:	e7db      	b.n	800d480 <_strtod_l+0xb58>
 800d4c8:	a311      	add	r3, pc, #68	; (adr r3, 800d510 <_strtod_l+0xbe8>)
 800d4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ce:	f7f3 fb25 	bl	8000b1c <__aeabi_dcmplt>
 800d4d2:	e7b2      	b.n	800d43a <_strtod_l+0xb12>
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	930a      	str	r3, [sp, #40]	; 0x28
 800d4d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d4da:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d4dc:	6013      	str	r3, [r2, #0]
 800d4de:	f7ff ba6b 	b.w	800c9b8 <_strtod_l+0x90>
 800d4e2:	2a65      	cmp	r2, #101	; 0x65
 800d4e4:	f43f ab5f 	beq.w	800cba6 <_strtod_l+0x27e>
 800d4e8:	2a45      	cmp	r2, #69	; 0x45
 800d4ea:	f43f ab5c 	beq.w	800cba6 <_strtod_l+0x27e>
 800d4ee:	2301      	movs	r3, #1
 800d4f0:	f7ff bb94 	b.w	800cc1c <_strtod_l+0x2f4>
 800d4f4:	f3af 8000 	nop.w
 800d4f8:	94a03595 	.word	0x94a03595
 800d4fc:	3fdfffff 	.word	0x3fdfffff
 800d500:	35afe535 	.word	0x35afe535
 800d504:	3fe00000 	.word	0x3fe00000
 800d508:	ffc00000 	.word	0xffc00000
 800d50c:	41dfffff 	.word	0x41dfffff
 800d510:	94a03595 	.word	0x94a03595
 800d514:	3fcfffff 	.word	0x3fcfffff
 800d518:	3ff00000 	.word	0x3ff00000
 800d51c:	7ff00000 	.word	0x7ff00000
 800d520:	7fe00000 	.word	0x7fe00000
 800d524:	7c9fffff 	.word	0x7c9fffff
 800d528:	3fe00000 	.word	0x3fe00000
 800d52c:	bff00000 	.word	0xbff00000
 800d530:	7fefffff 	.word	0x7fefffff

0800d534 <_strtod_r>:
 800d534:	4b01      	ldr	r3, [pc, #4]	; (800d53c <_strtod_r+0x8>)
 800d536:	f7ff b9f7 	b.w	800c928 <_strtod_l>
 800d53a:	bf00      	nop
 800d53c:	20000184 	.word	0x20000184

0800d540 <_strtol_l.constprop.0>:
 800d540:	2b01      	cmp	r3, #1
 800d542:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d546:	d001      	beq.n	800d54c <_strtol_l.constprop.0+0xc>
 800d548:	2b24      	cmp	r3, #36	; 0x24
 800d54a:	d906      	bls.n	800d55a <_strtol_l.constprop.0+0x1a>
 800d54c:	f7fe fafe 	bl	800bb4c <__errno>
 800d550:	2316      	movs	r3, #22
 800d552:	6003      	str	r3, [r0, #0]
 800d554:	2000      	movs	r0, #0
 800d556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d55a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d640 <_strtol_l.constprop.0+0x100>
 800d55e:	460d      	mov	r5, r1
 800d560:	462e      	mov	r6, r5
 800d562:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d566:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d56a:	f017 0708 	ands.w	r7, r7, #8
 800d56e:	d1f7      	bne.n	800d560 <_strtol_l.constprop.0+0x20>
 800d570:	2c2d      	cmp	r4, #45	; 0x2d
 800d572:	d132      	bne.n	800d5da <_strtol_l.constprop.0+0x9a>
 800d574:	782c      	ldrb	r4, [r5, #0]
 800d576:	2701      	movs	r7, #1
 800d578:	1cb5      	adds	r5, r6, #2
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d05b      	beq.n	800d636 <_strtol_l.constprop.0+0xf6>
 800d57e:	2b10      	cmp	r3, #16
 800d580:	d109      	bne.n	800d596 <_strtol_l.constprop.0+0x56>
 800d582:	2c30      	cmp	r4, #48	; 0x30
 800d584:	d107      	bne.n	800d596 <_strtol_l.constprop.0+0x56>
 800d586:	782c      	ldrb	r4, [r5, #0]
 800d588:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d58c:	2c58      	cmp	r4, #88	; 0x58
 800d58e:	d14d      	bne.n	800d62c <_strtol_l.constprop.0+0xec>
 800d590:	786c      	ldrb	r4, [r5, #1]
 800d592:	2310      	movs	r3, #16
 800d594:	3502      	adds	r5, #2
 800d596:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d59a:	f108 38ff 	add.w	r8, r8, #4294967295
 800d59e:	f04f 0c00 	mov.w	ip, #0
 800d5a2:	fbb8 f9f3 	udiv	r9, r8, r3
 800d5a6:	4666      	mov	r6, ip
 800d5a8:	fb03 8a19 	mls	sl, r3, r9, r8
 800d5ac:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d5b0:	f1be 0f09 	cmp.w	lr, #9
 800d5b4:	d816      	bhi.n	800d5e4 <_strtol_l.constprop.0+0xa4>
 800d5b6:	4674      	mov	r4, lr
 800d5b8:	42a3      	cmp	r3, r4
 800d5ba:	dd24      	ble.n	800d606 <_strtol_l.constprop.0+0xc6>
 800d5bc:	f1bc 0f00 	cmp.w	ip, #0
 800d5c0:	db1e      	blt.n	800d600 <_strtol_l.constprop.0+0xc0>
 800d5c2:	45b1      	cmp	r9, r6
 800d5c4:	d31c      	bcc.n	800d600 <_strtol_l.constprop.0+0xc0>
 800d5c6:	d101      	bne.n	800d5cc <_strtol_l.constprop.0+0x8c>
 800d5c8:	45a2      	cmp	sl, r4
 800d5ca:	db19      	blt.n	800d600 <_strtol_l.constprop.0+0xc0>
 800d5cc:	fb06 4603 	mla	r6, r6, r3, r4
 800d5d0:	f04f 0c01 	mov.w	ip, #1
 800d5d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d5d8:	e7e8      	b.n	800d5ac <_strtol_l.constprop.0+0x6c>
 800d5da:	2c2b      	cmp	r4, #43	; 0x2b
 800d5dc:	bf04      	itt	eq
 800d5de:	782c      	ldrbeq	r4, [r5, #0]
 800d5e0:	1cb5      	addeq	r5, r6, #2
 800d5e2:	e7ca      	b.n	800d57a <_strtol_l.constprop.0+0x3a>
 800d5e4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d5e8:	f1be 0f19 	cmp.w	lr, #25
 800d5ec:	d801      	bhi.n	800d5f2 <_strtol_l.constprop.0+0xb2>
 800d5ee:	3c37      	subs	r4, #55	; 0x37
 800d5f0:	e7e2      	b.n	800d5b8 <_strtol_l.constprop.0+0x78>
 800d5f2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d5f6:	f1be 0f19 	cmp.w	lr, #25
 800d5fa:	d804      	bhi.n	800d606 <_strtol_l.constprop.0+0xc6>
 800d5fc:	3c57      	subs	r4, #87	; 0x57
 800d5fe:	e7db      	b.n	800d5b8 <_strtol_l.constprop.0+0x78>
 800d600:	f04f 3cff 	mov.w	ip, #4294967295
 800d604:	e7e6      	b.n	800d5d4 <_strtol_l.constprop.0+0x94>
 800d606:	f1bc 0f00 	cmp.w	ip, #0
 800d60a:	da05      	bge.n	800d618 <_strtol_l.constprop.0+0xd8>
 800d60c:	2322      	movs	r3, #34	; 0x22
 800d60e:	6003      	str	r3, [r0, #0]
 800d610:	4646      	mov	r6, r8
 800d612:	b942      	cbnz	r2, 800d626 <_strtol_l.constprop.0+0xe6>
 800d614:	4630      	mov	r0, r6
 800d616:	e79e      	b.n	800d556 <_strtol_l.constprop.0+0x16>
 800d618:	b107      	cbz	r7, 800d61c <_strtol_l.constprop.0+0xdc>
 800d61a:	4276      	negs	r6, r6
 800d61c:	2a00      	cmp	r2, #0
 800d61e:	d0f9      	beq.n	800d614 <_strtol_l.constprop.0+0xd4>
 800d620:	f1bc 0f00 	cmp.w	ip, #0
 800d624:	d000      	beq.n	800d628 <_strtol_l.constprop.0+0xe8>
 800d626:	1e69      	subs	r1, r5, #1
 800d628:	6011      	str	r1, [r2, #0]
 800d62a:	e7f3      	b.n	800d614 <_strtol_l.constprop.0+0xd4>
 800d62c:	2430      	movs	r4, #48	; 0x30
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d1b1      	bne.n	800d596 <_strtol_l.constprop.0+0x56>
 800d632:	2308      	movs	r3, #8
 800d634:	e7af      	b.n	800d596 <_strtol_l.constprop.0+0x56>
 800d636:	2c30      	cmp	r4, #48	; 0x30
 800d638:	d0a5      	beq.n	800d586 <_strtol_l.constprop.0+0x46>
 800d63a:	230a      	movs	r3, #10
 800d63c:	e7ab      	b.n	800d596 <_strtol_l.constprop.0+0x56>
 800d63e:	bf00      	nop
 800d640:	080105a1 	.word	0x080105a1

0800d644 <_strtol_r>:
 800d644:	f7ff bf7c 	b.w	800d540 <_strtol_l.constprop.0>

0800d648 <quorem>:
 800d648:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d64c:	6903      	ldr	r3, [r0, #16]
 800d64e:	690c      	ldr	r4, [r1, #16]
 800d650:	42a3      	cmp	r3, r4
 800d652:	4607      	mov	r7, r0
 800d654:	f2c0 8081 	blt.w	800d75a <quorem+0x112>
 800d658:	3c01      	subs	r4, #1
 800d65a:	f101 0814 	add.w	r8, r1, #20
 800d65e:	f100 0514 	add.w	r5, r0, #20
 800d662:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d666:	9301      	str	r3, [sp, #4]
 800d668:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d66c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d670:	3301      	adds	r3, #1
 800d672:	429a      	cmp	r2, r3
 800d674:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d678:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d67c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d680:	d331      	bcc.n	800d6e6 <quorem+0x9e>
 800d682:	f04f 0e00 	mov.w	lr, #0
 800d686:	4640      	mov	r0, r8
 800d688:	46ac      	mov	ip, r5
 800d68a:	46f2      	mov	sl, lr
 800d68c:	f850 2b04 	ldr.w	r2, [r0], #4
 800d690:	b293      	uxth	r3, r2
 800d692:	fb06 e303 	mla	r3, r6, r3, lr
 800d696:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d69a:	b29b      	uxth	r3, r3
 800d69c:	ebaa 0303 	sub.w	r3, sl, r3
 800d6a0:	f8dc a000 	ldr.w	sl, [ip]
 800d6a4:	0c12      	lsrs	r2, r2, #16
 800d6a6:	fa13 f38a 	uxtah	r3, r3, sl
 800d6aa:	fb06 e202 	mla	r2, r6, r2, lr
 800d6ae:	9300      	str	r3, [sp, #0]
 800d6b0:	9b00      	ldr	r3, [sp, #0]
 800d6b2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d6b6:	b292      	uxth	r2, r2
 800d6b8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d6bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d6c0:	f8bd 3000 	ldrh.w	r3, [sp]
 800d6c4:	4581      	cmp	r9, r0
 800d6c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d6ca:	f84c 3b04 	str.w	r3, [ip], #4
 800d6ce:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d6d2:	d2db      	bcs.n	800d68c <quorem+0x44>
 800d6d4:	f855 300b 	ldr.w	r3, [r5, fp]
 800d6d8:	b92b      	cbnz	r3, 800d6e6 <quorem+0x9e>
 800d6da:	9b01      	ldr	r3, [sp, #4]
 800d6dc:	3b04      	subs	r3, #4
 800d6de:	429d      	cmp	r5, r3
 800d6e0:	461a      	mov	r2, r3
 800d6e2:	d32e      	bcc.n	800d742 <quorem+0xfa>
 800d6e4:	613c      	str	r4, [r7, #16]
 800d6e6:	4638      	mov	r0, r7
 800d6e8:	f001 fc90 	bl	800f00c <__mcmp>
 800d6ec:	2800      	cmp	r0, #0
 800d6ee:	db24      	blt.n	800d73a <quorem+0xf2>
 800d6f0:	3601      	adds	r6, #1
 800d6f2:	4628      	mov	r0, r5
 800d6f4:	f04f 0c00 	mov.w	ip, #0
 800d6f8:	f858 2b04 	ldr.w	r2, [r8], #4
 800d6fc:	f8d0 e000 	ldr.w	lr, [r0]
 800d700:	b293      	uxth	r3, r2
 800d702:	ebac 0303 	sub.w	r3, ip, r3
 800d706:	0c12      	lsrs	r2, r2, #16
 800d708:	fa13 f38e 	uxtah	r3, r3, lr
 800d70c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d710:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d714:	b29b      	uxth	r3, r3
 800d716:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d71a:	45c1      	cmp	r9, r8
 800d71c:	f840 3b04 	str.w	r3, [r0], #4
 800d720:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d724:	d2e8      	bcs.n	800d6f8 <quorem+0xb0>
 800d726:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d72a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d72e:	b922      	cbnz	r2, 800d73a <quorem+0xf2>
 800d730:	3b04      	subs	r3, #4
 800d732:	429d      	cmp	r5, r3
 800d734:	461a      	mov	r2, r3
 800d736:	d30a      	bcc.n	800d74e <quorem+0x106>
 800d738:	613c      	str	r4, [r7, #16]
 800d73a:	4630      	mov	r0, r6
 800d73c:	b003      	add	sp, #12
 800d73e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d742:	6812      	ldr	r2, [r2, #0]
 800d744:	3b04      	subs	r3, #4
 800d746:	2a00      	cmp	r2, #0
 800d748:	d1cc      	bne.n	800d6e4 <quorem+0x9c>
 800d74a:	3c01      	subs	r4, #1
 800d74c:	e7c7      	b.n	800d6de <quorem+0x96>
 800d74e:	6812      	ldr	r2, [r2, #0]
 800d750:	3b04      	subs	r3, #4
 800d752:	2a00      	cmp	r2, #0
 800d754:	d1f0      	bne.n	800d738 <quorem+0xf0>
 800d756:	3c01      	subs	r4, #1
 800d758:	e7eb      	b.n	800d732 <quorem+0xea>
 800d75a:	2000      	movs	r0, #0
 800d75c:	e7ee      	b.n	800d73c <quorem+0xf4>
	...

0800d760 <_dtoa_r>:
 800d760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d764:	ed2d 8b04 	vpush	{d8-d9}
 800d768:	ec57 6b10 	vmov	r6, r7, d0
 800d76c:	b093      	sub	sp, #76	; 0x4c
 800d76e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d770:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d774:	9106      	str	r1, [sp, #24]
 800d776:	ee10 aa10 	vmov	sl, s0
 800d77a:	4604      	mov	r4, r0
 800d77c:	9209      	str	r2, [sp, #36]	; 0x24
 800d77e:	930c      	str	r3, [sp, #48]	; 0x30
 800d780:	46bb      	mov	fp, r7
 800d782:	b975      	cbnz	r5, 800d7a2 <_dtoa_r+0x42>
 800d784:	2010      	movs	r0, #16
 800d786:	f001 f94d 	bl	800ea24 <malloc>
 800d78a:	4602      	mov	r2, r0
 800d78c:	6260      	str	r0, [r4, #36]	; 0x24
 800d78e:	b920      	cbnz	r0, 800d79a <_dtoa_r+0x3a>
 800d790:	4ba7      	ldr	r3, [pc, #668]	; (800da30 <_dtoa_r+0x2d0>)
 800d792:	21ea      	movs	r1, #234	; 0xea
 800d794:	48a7      	ldr	r0, [pc, #668]	; (800da34 <_dtoa_r+0x2d4>)
 800d796:	f002 f8bd 	bl	800f914 <__assert_func>
 800d79a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d79e:	6005      	str	r5, [r0, #0]
 800d7a0:	60c5      	str	r5, [r0, #12]
 800d7a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d7a4:	6819      	ldr	r1, [r3, #0]
 800d7a6:	b151      	cbz	r1, 800d7be <_dtoa_r+0x5e>
 800d7a8:	685a      	ldr	r2, [r3, #4]
 800d7aa:	604a      	str	r2, [r1, #4]
 800d7ac:	2301      	movs	r3, #1
 800d7ae:	4093      	lsls	r3, r2
 800d7b0:	608b      	str	r3, [r1, #8]
 800d7b2:	4620      	mov	r0, r4
 800d7b4:	f001 f99e 	bl	800eaf4 <_Bfree>
 800d7b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d7ba:	2200      	movs	r2, #0
 800d7bc:	601a      	str	r2, [r3, #0]
 800d7be:	1e3b      	subs	r3, r7, #0
 800d7c0:	bfaa      	itet	ge
 800d7c2:	2300      	movge	r3, #0
 800d7c4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d7c8:	f8c8 3000 	strge.w	r3, [r8]
 800d7cc:	4b9a      	ldr	r3, [pc, #616]	; (800da38 <_dtoa_r+0x2d8>)
 800d7ce:	bfbc      	itt	lt
 800d7d0:	2201      	movlt	r2, #1
 800d7d2:	f8c8 2000 	strlt.w	r2, [r8]
 800d7d6:	ea33 030b 	bics.w	r3, r3, fp
 800d7da:	d11b      	bne.n	800d814 <_dtoa_r+0xb4>
 800d7dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d7de:	f242 730f 	movw	r3, #9999	; 0x270f
 800d7e2:	6013      	str	r3, [r2, #0]
 800d7e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d7e8:	4333      	orrs	r3, r6
 800d7ea:	f000 8592 	beq.w	800e312 <_dtoa_r+0xbb2>
 800d7ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7f0:	b963      	cbnz	r3, 800d80c <_dtoa_r+0xac>
 800d7f2:	4b92      	ldr	r3, [pc, #584]	; (800da3c <_dtoa_r+0x2dc>)
 800d7f4:	e022      	b.n	800d83c <_dtoa_r+0xdc>
 800d7f6:	4b92      	ldr	r3, [pc, #584]	; (800da40 <_dtoa_r+0x2e0>)
 800d7f8:	9301      	str	r3, [sp, #4]
 800d7fa:	3308      	adds	r3, #8
 800d7fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d7fe:	6013      	str	r3, [r2, #0]
 800d800:	9801      	ldr	r0, [sp, #4]
 800d802:	b013      	add	sp, #76	; 0x4c
 800d804:	ecbd 8b04 	vpop	{d8-d9}
 800d808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d80c:	4b8b      	ldr	r3, [pc, #556]	; (800da3c <_dtoa_r+0x2dc>)
 800d80e:	9301      	str	r3, [sp, #4]
 800d810:	3303      	adds	r3, #3
 800d812:	e7f3      	b.n	800d7fc <_dtoa_r+0x9c>
 800d814:	2200      	movs	r2, #0
 800d816:	2300      	movs	r3, #0
 800d818:	4650      	mov	r0, sl
 800d81a:	4659      	mov	r1, fp
 800d81c:	f7f3 f974 	bl	8000b08 <__aeabi_dcmpeq>
 800d820:	ec4b ab19 	vmov	d9, sl, fp
 800d824:	4680      	mov	r8, r0
 800d826:	b158      	cbz	r0, 800d840 <_dtoa_r+0xe0>
 800d828:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d82a:	2301      	movs	r3, #1
 800d82c:	6013      	str	r3, [r2, #0]
 800d82e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d830:	2b00      	cmp	r3, #0
 800d832:	f000 856b 	beq.w	800e30c <_dtoa_r+0xbac>
 800d836:	4883      	ldr	r0, [pc, #524]	; (800da44 <_dtoa_r+0x2e4>)
 800d838:	6018      	str	r0, [r3, #0]
 800d83a:	1e43      	subs	r3, r0, #1
 800d83c:	9301      	str	r3, [sp, #4]
 800d83e:	e7df      	b.n	800d800 <_dtoa_r+0xa0>
 800d840:	ec4b ab10 	vmov	d0, sl, fp
 800d844:	aa10      	add	r2, sp, #64	; 0x40
 800d846:	a911      	add	r1, sp, #68	; 0x44
 800d848:	4620      	mov	r0, r4
 800d84a:	f001 fd01 	bl	800f250 <__d2b>
 800d84e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d852:	ee08 0a10 	vmov	s16, r0
 800d856:	2d00      	cmp	r5, #0
 800d858:	f000 8084 	beq.w	800d964 <_dtoa_r+0x204>
 800d85c:	ee19 3a90 	vmov	r3, s19
 800d860:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d864:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d868:	4656      	mov	r6, sl
 800d86a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d86e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d872:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d876:	4b74      	ldr	r3, [pc, #464]	; (800da48 <_dtoa_r+0x2e8>)
 800d878:	2200      	movs	r2, #0
 800d87a:	4630      	mov	r0, r6
 800d87c:	4639      	mov	r1, r7
 800d87e:	f7f2 fd23 	bl	80002c8 <__aeabi_dsub>
 800d882:	a365      	add	r3, pc, #404	; (adr r3, 800da18 <_dtoa_r+0x2b8>)
 800d884:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d888:	f7f2 fed6 	bl	8000638 <__aeabi_dmul>
 800d88c:	a364      	add	r3, pc, #400	; (adr r3, 800da20 <_dtoa_r+0x2c0>)
 800d88e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d892:	f7f2 fd1b 	bl	80002cc <__adddf3>
 800d896:	4606      	mov	r6, r0
 800d898:	4628      	mov	r0, r5
 800d89a:	460f      	mov	r7, r1
 800d89c:	f7f2 fe62 	bl	8000564 <__aeabi_i2d>
 800d8a0:	a361      	add	r3, pc, #388	; (adr r3, 800da28 <_dtoa_r+0x2c8>)
 800d8a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8a6:	f7f2 fec7 	bl	8000638 <__aeabi_dmul>
 800d8aa:	4602      	mov	r2, r0
 800d8ac:	460b      	mov	r3, r1
 800d8ae:	4630      	mov	r0, r6
 800d8b0:	4639      	mov	r1, r7
 800d8b2:	f7f2 fd0b 	bl	80002cc <__adddf3>
 800d8b6:	4606      	mov	r6, r0
 800d8b8:	460f      	mov	r7, r1
 800d8ba:	f7f3 f96d 	bl	8000b98 <__aeabi_d2iz>
 800d8be:	2200      	movs	r2, #0
 800d8c0:	9000      	str	r0, [sp, #0]
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	4630      	mov	r0, r6
 800d8c6:	4639      	mov	r1, r7
 800d8c8:	f7f3 f928 	bl	8000b1c <__aeabi_dcmplt>
 800d8cc:	b150      	cbz	r0, 800d8e4 <_dtoa_r+0x184>
 800d8ce:	9800      	ldr	r0, [sp, #0]
 800d8d0:	f7f2 fe48 	bl	8000564 <__aeabi_i2d>
 800d8d4:	4632      	mov	r2, r6
 800d8d6:	463b      	mov	r3, r7
 800d8d8:	f7f3 f916 	bl	8000b08 <__aeabi_dcmpeq>
 800d8dc:	b910      	cbnz	r0, 800d8e4 <_dtoa_r+0x184>
 800d8de:	9b00      	ldr	r3, [sp, #0]
 800d8e0:	3b01      	subs	r3, #1
 800d8e2:	9300      	str	r3, [sp, #0]
 800d8e4:	9b00      	ldr	r3, [sp, #0]
 800d8e6:	2b16      	cmp	r3, #22
 800d8e8:	d85a      	bhi.n	800d9a0 <_dtoa_r+0x240>
 800d8ea:	9a00      	ldr	r2, [sp, #0]
 800d8ec:	4b57      	ldr	r3, [pc, #348]	; (800da4c <_dtoa_r+0x2ec>)
 800d8ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8f6:	ec51 0b19 	vmov	r0, r1, d9
 800d8fa:	f7f3 f90f 	bl	8000b1c <__aeabi_dcmplt>
 800d8fe:	2800      	cmp	r0, #0
 800d900:	d050      	beq.n	800d9a4 <_dtoa_r+0x244>
 800d902:	9b00      	ldr	r3, [sp, #0]
 800d904:	3b01      	subs	r3, #1
 800d906:	9300      	str	r3, [sp, #0]
 800d908:	2300      	movs	r3, #0
 800d90a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d90c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d90e:	1b5d      	subs	r5, r3, r5
 800d910:	1e6b      	subs	r3, r5, #1
 800d912:	9305      	str	r3, [sp, #20]
 800d914:	bf45      	ittet	mi
 800d916:	f1c5 0301 	rsbmi	r3, r5, #1
 800d91a:	9304      	strmi	r3, [sp, #16]
 800d91c:	2300      	movpl	r3, #0
 800d91e:	2300      	movmi	r3, #0
 800d920:	bf4c      	ite	mi
 800d922:	9305      	strmi	r3, [sp, #20]
 800d924:	9304      	strpl	r3, [sp, #16]
 800d926:	9b00      	ldr	r3, [sp, #0]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	db3d      	blt.n	800d9a8 <_dtoa_r+0x248>
 800d92c:	9b05      	ldr	r3, [sp, #20]
 800d92e:	9a00      	ldr	r2, [sp, #0]
 800d930:	920a      	str	r2, [sp, #40]	; 0x28
 800d932:	4413      	add	r3, r2
 800d934:	9305      	str	r3, [sp, #20]
 800d936:	2300      	movs	r3, #0
 800d938:	9307      	str	r3, [sp, #28]
 800d93a:	9b06      	ldr	r3, [sp, #24]
 800d93c:	2b09      	cmp	r3, #9
 800d93e:	f200 8089 	bhi.w	800da54 <_dtoa_r+0x2f4>
 800d942:	2b05      	cmp	r3, #5
 800d944:	bfc4      	itt	gt
 800d946:	3b04      	subgt	r3, #4
 800d948:	9306      	strgt	r3, [sp, #24]
 800d94a:	9b06      	ldr	r3, [sp, #24]
 800d94c:	f1a3 0302 	sub.w	r3, r3, #2
 800d950:	bfcc      	ite	gt
 800d952:	2500      	movgt	r5, #0
 800d954:	2501      	movle	r5, #1
 800d956:	2b03      	cmp	r3, #3
 800d958:	f200 8087 	bhi.w	800da6a <_dtoa_r+0x30a>
 800d95c:	e8df f003 	tbb	[pc, r3]
 800d960:	59383a2d 	.word	0x59383a2d
 800d964:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d968:	441d      	add	r5, r3
 800d96a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d96e:	2b20      	cmp	r3, #32
 800d970:	bfc1      	itttt	gt
 800d972:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d976:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d97a:	fa0b f303 	lslgt.w	r3, fp, r3
 800d97e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d982:	bfda      	itte	le
 800d984:	f1c3 0320 	rsble	r3, r3, #32
 800d988:	fa06 f003 	lslle.w	r0, r6, r3
 800d98c:	4318      	orrgt	r0, r3
 800d98e:	f7f2 fdd9 	bl	8000544 <__aeabi_ui2d>
 800d992:	2301      	movs	r3, #1
 800d994:	4606      	mov	r6, r0
 800d996:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d99a:	3d01      	subs	r5, #1
 800d99c:	930e      	str	r3, [sp, #56]	; 0x38
 800d99e:	e76a      	b.n	800d876 <_dtoa_r+0x116>
 800d9a0:	2301      	movs	r3, #1
 800d9a2:	e7b2      	b.n	800d90a <_dtoa_r+0x1aa>
 800d9a4:	900b      	str	r0, [sp, #44]	; 0x2c
 800d9a6:	e7b1      	b.n	800d90c <_dtoa_r+0x1ac>
 800d9a8:	9b04      	ldr	r3, [sp, #16]
 800d9aa:	9a00      	ldr	r2, [sp, #0]
 800d9ac:	1a9b      	subs	r3, r3, r2
 800d9ae:	9304      	str	r3, [sp, #16]
 800d9b0:	4253      	negs	r3, r2
 800d9b2:	9307      	str	r3, [sp, #28]
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	930a      	str	r3, [sp, #40]	; 0x28
 800d9b8:	e7bf      	b.n	800d93a <_dtoa_r+0x1da>
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	9308      	str	r3, [sp, #32]
 800d9be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	dc55      	bgt.n	800da70 <_dtoa_r+0x310>
 800d9c4:	2301      	movs	r3, #1
 800d9c6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d9ca:	461a      	mov	r2, r3
 800d9cc:	9209      	str	r2, [sp, #36]	; 0x24
 800d9ce:	e00c      	b.n	800d9ea <_dtoa_r+0x28a>
 800d9d0:	2301      	movs	r3, #1
 800d9d2:	e7f3      	b.n	800d9bc <_dtoa_r+0x25c>
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d9d8:	9308      	str	r3, [sp, #32]
 800d9da:	9b00      	ldr	r3, [sp, #0]
 800d9dc:	4413      	add	r3, r2
 800d9de:	9302      	str	r3, [sp, #8]
 800d9e0:	3301      	adds	r3, #1
 800d9e2:	2b01      	cmp	r3, #1
 800d9e4:	9303      	str	r3, [sp, #12]
 800d9e6:	bfb8      	it	lt
 800d9e8:	2301      	movlt	r3, #1
 800d9ea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	6042      	str	r2, [r0, #4]
 800d9f0:	2204      	movs	r2, #4
 800d9f2:	f102 0614 	add.w	r6, r2, #20
 800d9f6:	429e      	cmp	r6, r3
 800d9f8:	6841      	ldr	r1, [r0, #4]
 800d9fa:	d93d      	bls.n	800da78 <_dtoa_r+0x318>
 800d9fc:	4620      	mov	r0, r4
 800d9fe:	f001 f839 	bl	800ea74 <_Balloc>
 800da02:	9001      	str	r0, [sp, #4]
 800da04:	2800      	cmp	r0, #0
 800da06:	d13b      	bne.n	800da80 <_dtoa_r+0x320>
 800da08:	4b11      	ldr	r3, [pc, #68]	; (800da50 <_dtoa_r+0x2f0>)
 800da0a:	4602      	mov	r2, r0
 800da0c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800da10:	e6c0      	b.n	800d794 <_dtoa_r+0x34>
 800da12:	2301      	movs	r3, #1
 800da14:	e7df      	b.n	800d9d6 <_dtoa_r+0x276>
 800da16:	bf00      	nop
 800da18:	636f4361 	.word	0x636f4361
 800da1c:	3fd287a7 	.word	0x3fd287a7
 800da20:	8b60c8b3 	.word	0x8b60c8b3
 800da24:	3fc68a28 	.word	0x3fc68a28
 800da28:	509f79fb 	.word	0x509f79fb
 800da2c:	3fd34413 	.word	0x3fd34413
 800da30:	080106ae 	.word	0x080106ae
 800da34:	080106c5 	.word	0x080106c5
 800da38:	7ff00000 	.word	0x7ff00000
 800da3c:	080106aa 	.word	0x080106aa
 800da40:	080106a1 	.word	0x080106a1
 800da44:	08010525 	.word	0x08010525
 800da48:	3ff80000 	.word	0x3ff80000
 800da4c:	08010830 	.word	0x08010830
 800da50:	08010720 	.word	0x08010720
 800da54:	2501      	movs	r5, #1
 800da56:	2300      	movs	r3, #0
 800da58:	9306      	str	r3, [sp, #24]
 800da5a:	9508      	str	r5, [sp, #32]
 800da5c:	f04f 33ff 	mov.w	r3, #4294967295
 800da60:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800da64:	2200      	movs	r2, #0
 800da66:	2312      	movs	r3, #18
 800da68:	e7b0      	b.n	800d9cc <_dtoa_r+0x26c>
 800da6a:	2301      	movs	r3, #1
 800da6c:	9308      	str	r3, [sp, #32]
 800da6e:	e7f5      	b.n	800da5c <_dtoa_r+0x2fc>
 800da70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da72:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800da76:	e7b8      	b.n	800d9ea <_dtoa_r+0x28a>
 800da78:	3101      	adds	r1, #1
 800da7a:	6041      	str	r1, [r0, #4]
 800da7c:	0052      	lsls	r2, r2, #1
 800da7e:	e7b8      	b.n	800d9f2 <_dtoa_r+0x292>
 800da80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da82:	9a01      	ldr	r2, [sp, #4]
 800da84:	601a      	str	r2, [r3, #0]
 800da86:	9b03      	ldr	r3, [sp, #12]
 800da88:	2b0e      	cmp	r3, #14
 800da8a:	f200 809d 	bhi.w	800dbc8 <_dtoa_r+0x468>
 800da8e:	2d00      	cmp	r5, #0
 800da90:	f000 809a 	beq.w	800dbc8 <_dtoa_r+0x468>
 800da94:	9b00      	ldr	r3, [sp, #0]
 800da96:	2b00      	cmp	r3, #0
 800da98:	dd32      	ble.n	800db00 <_dtoa_r+0x3a0>
 800da9a:	4ab7      	ldr	r2, [pc, #732]	; (800dd78 <_dtoa_r+0x618>)
 800da9c:	f003 030f 	and.w	r3, r3, #15
 800daa0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800daa4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800daa8:	9b00      	ldr	r3, [sp, #0]
 800daaa:	05d8      	lsls	r0, r3, #23
 800daac:	ea4f 1723 	mov.w	r7, r3, asr #4
 800dab0:	d516      	bpl.n	800dae0 <_dtoa_r+0x380>
 800dab2:	4bb2      	ldr	r3, [pc, #712]	; (800dd7c <_dtoa_r+0x61c>)
 800dab4:	ec51 0b19 	vmov	r0, r1, d9
 800dab8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dabc:	f7f2 fee6 	bl	800088c <__aeabi_ddiv>
 800dac0:	f007 070f 	and.w	r7, r7, #15
 800dac4:	4682      	mov	sl, r0
 800dac6:	468b      	mov	fp, r1
 800dac8:	2503      	movs	r5, #3
 800daca:	4eac      	ldr	r6, [pc, #688]	; (800dd7c <_dtoa_r+0x61c>)
 800dacc:	b957      	cbnz	r7, 800dae4 <_dtoa_r+0x384>
 800dace:	4642      	mov	r2, r8
 800dad0:	464b      	mov	r3, r9
 800dad2:	4650      	mov	r0, sl
 800dad4:	4659      	mov	r1, fp
 800dad6:	f7f2 fed9 	bl	800088c <__aeabi_ddiv>
 800dada:	4682      	mov	sl, r0
 800dadc:	468b      	mov	fp, r1
 800dade:	e028      	b.n	800db32 <_dtoa_r+0x3d2>
 800dae0:	2502      	movs	r5, #2
 800dae2:	e7f2      	b.n	800daca <_dtoa_r+0x36a>
 800dae4:	07f9      	lsls	r1, r7, #31
 800dae6:	d508      	bpl.n	800dafa <_dtoa_r+0x39a>
 800dae8:	4640      	mov	r0, r8
 800daea:	4649      	mov	r1, r9
 800daec:	e9d6 2300 	ldrd	r2, r3, [r6]
 800daf0:	f7f2 fda2 	bl	8000638 <__aeabi_dmul>
 800daf4:	3501      	adds	r5, #1
 800daf6:	4680      	mov	r8, r0
 800daf8:	4689      	mov	r9, r1
 800dafa:	107f      	asrs	r7, r7, #1
 800dafc:	3608      	adds	r6, #8
 800dafe:	e7e5      	b.n	800dacc <_dtoa_r+0x36c>
 800db00:	f000 809b 	beq.w	800dc3a <_dtoa_r+0x4da>
 800db04:	9b00      	ldr	r3, [sp, #0]
 800db06:	4f9d      	ldr	r7, [pc, #628]	; (800dd7c <_dtoa_r+0x61c>)
 800db08:	425e      	negs	r6, r3
 800db0a:	4b9b      	ldr	r3, [pc, #620]	; (800dd78 <_dtoa_r+0x618>)
 800db0c:	f006 020f 	and.w	r2, r6, #15
 800db10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db18:	ec51 0b19 	vmov	r0, r1, d9
 800db1c:	f7f2 fd8c 	bl	8000638 <__aeabi_dmul>
 800db20:	1136      	asrs	r6, r6, #4
 800db22:	4682      	mov	sl, r0
 800db24:	468b      	mov	fp, r1
 800db26:	2300      	movs	r3, #0
 800db28:	2502      	movs	r5, #2
 800db2a:	2e00      	cmp	r6, #0
 800db2c:	d17a      	bne.n	800dc24 <_dtoa_r+0x4c4>
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d1d3      	bne.n	800dada <_dtoa_r+0x37a>
 800db32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db34:	2b00      	cmp	r3, #0
 800db36:	f000 8082 	beq.w	800dc3e <_dtoa_r+0x4de>
 800db3a:	4b91      	ldr	r3, [pc, #580]	; (800dd80 <_dtoa_r+0x620>)
 800db3c:	2200      	movs	r2, #0
 800db3e:	4650      	mov	r0, sl
 800db40:	4659      	mov	r1, fp
 800db42:	f7f2 ffeb 	bl	8000b1c <__aeabi_dcmplt>
 800db46:	2800      	cmp	r0, #0
 800db48:	d079      	beq.n	800dc3e <_dtoa_r+0x4de>
 800db4a:	9b03      	ldr	r3, [sp, #12]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d076      	beq.n	800dc3e <_dtoa_r+0x4de>
 800db50:	9b02      	ldr	r3, [sp, #8]
 800db52:	2b00      	cmp	r3, #0
 800db54:	dd36      	ble.n	800dbc4 <_dtoa_r+0x464>
 800db56:	9b00      	ldr	r3, [sp, #0]
 800db58:	4650      	mov	r0, sl
 800db5a:	4659      	mov	r1, fp
 800db5c:	1e5f      	subs	r7, r3, #1
 800db5e:	2200      	movs	r2, #0
 800db60:	4b88      	ldr	r3, [pc, #544]	; (800dd84 <_dtoa_r+0x624>)
 800db62:	f7f2 fd69 	bl	8000638 <__aeabi_dmul>
 800db66:	9e02      	ldr	r6, [sp, #8]
 800db68:	4682      	mov	sl, r0
 800db6a:	468b      	mov	fp, r1
 800db6c:	3501      	adds	r5, #1
 800db6e:	4628      	mov	r0, r5
 800db70:	f7f2 fcf8 	bl	8000564 <__aeabi_i2d>
 800db74:	4652      	mov	r2, sl
 800db76:	465b      	mov	r3, fp
 800db78:	f7f2 fd5e 	bl	8000638 <__aeabi_dmul>
 800db7c:	4b82      	ldr	r3, [pc, #520]	; (800dd88 <_dtoa_r+0x628>)
 800db7e:	2200      	movs	r2, #0
 800db80:	f7f2 fba4 	bl	80002cc <__adddf3>
 800db84:	46d0      	mov	r8, sl
 800db86:	46d9      	mov	r9, fp
 800db88:	4682      	mov	sl, r0
 800db8a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800db8e:	2e00      	cmp	r6, #0
 800db90:	d158      	bne.n	800dc44 <_dtoa_r+0x4e4>
 800db92:	4b7e      	ldr	r3, [pc, #504]	; (800dd8c <_dtoa_r+0x62c>)
 800db94:	2200      	movs	r2, #0
 800db96:	4640      	mov	r0, r8
 800db98:	4649      	mov	r1, r9
 800db9a:	f7f2 fb95 	bl	80002c8 <__aeabi_dsub>
 800db9e:	4652      	mov	r2, sl
 800dba0:	465b      	mov	r3, fp
 800dba2:	4680      	mov	r8, r0
 800dba4:	4689      	mov	r9, r1
 800dba6:	f7f2 ffd7 	bl	8000b58 <__aeabi_dcmpgt>
 800dbaa:	2800      	cmp	r0, #0
 800dbac:	f040 8295 	bne.w	800e0da <_dtoa_r+0x97a>
 800dbb0:	4652      	mov	r2, sl
 800dbb2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800dbb6:	4640      	mov	r0, r8
 800dbb8:	4649      	mov	r1, r9
 800dbba:	f7f2 ffaf 	bl	8000b1c <__aeabi_dcmplt>
 800dbbe:	2800      	cmp	r0, #0
 800dbc0:	f040 8289 	bne.w	800e0d6 <_dtoa_r+0x976>
 800dbc4:	ec5b ab19 	vmov	sl, fp, d9
 800dbc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	f2c0 8148 	blt.w	800de60 <_dtoa_r+0x700>
 800dbd0:	9a00      	ldr	r2, [sp, #0]
 800dbd2:	2a0e      	cmp	r2, #14
 800dbd4:	f300 8144 	bgt.w	800de60 <_dtoa_r+0x700>
 800dbd8:	4b67      	ldr	r3, [pc, #412]	; (800dd78 <_dtoa_r+0x618>)
 800dbda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dbde:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dbe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	f280 80d5 	bge.w	800dd94 <_dtoa_r+0x634>
 800dbea:	9b03      	ldr	r3, [sp, #12]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	f300 80d1 	bgt.w	800dd94 <_dtoa_r+0x634>
 800dbf2:	f040 826f 	bne.w	800e0d4 <_dtoa_r+0x974>
 800dbf6:	4b65      	ldr	r3, [pc, #404]	; (800dd8c <_dtoa_r+0x62c>)
 800dbf8:	2200      	movs	r2, #0
 800dbfa:	4640      	mov	r0, r8
 800dbfc:	4649      	mov	r1, r9
 800dbfe:	f7f2 fd1b 	bl	8000638 <__aeabi_dmul>
 800dc02:	4652      	mov	r2, sl
 800dc04:	465b      	mov	r3, fp
 800dc06:	f7f2 ff9d 	bl	8000b44 <__aeabi_dcmpge>
 800dc0a:	9e03      	ldr	r6, [sp, #12]
 800dc0c:	4637      	mov	r7, r6
 800dc0e:	2800      	cmp	r0, #0
 800dc10:	f040 8245 	bne.w	800e09e <_dtoa_r+0x93e>
 800dc14:	9d01      	ldr	r5, [sp, #4]
 800dc16:	2331      	movs	r3, #49	; 0x31
 800dc18:	f805 3b01 	strb.w	r3, [r5], #1
 800dc1c:	9b00      	ldr	r3, [sp, #0]
 800dc1e:	3301      	adds	r3, #1
 800dc20:	9300      	str	r3, [sp, #0]
 800dc22:	e240      	b.n	800e0a6 <_dtoa_r+0x946>
 800dc24:	07f2      	lsls	r2, r6, #31
 800dc26:	d505      	bpl.n	800dc34 <_dtoa_r+0x4d4>
 800dc28:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc2c:	f7f2 fd04 	bl	8000638 <__aeabi_dmul>
 800dc30:	3501      	adds	r5, #1
 800dc32:	2301      	movs	r3, #1
 800dc34:	1076      	asrs	r6, r6, #1
 800dc36:	3708      	adds	r7, #8
 800dc38:	e777      	b.n	800db2a <_dtoa_r+0x3ca>
 800dc3a:	2502      	movs	r5, #2
 800dc3c:	e779      	b.n	800db32 <_dtoa_r+0x3d2>
 800dc3e:	9f00      	ldr	r7, [sp, #0]
 800dc40:	9e03      	ldr	r6, [sp, #12]
 800dc42:	e794      	b.n	800db6e <_dtoa_r+0x40e>
 800dc44:	9901      	ldr	r1, [sp, #4]
 800dc46:	4b4c      	ldr	r3, [pc, #304]	; (800dd78 <_dtoa_r+0x618>)
 800dc48:	4431      	add	r1, r6
 800dc4a:	910d      	str	r1, [sp, #52]	; 0x34
 800dc4c:	9908      	ldr	r1, [sp, #32]
 800dc4e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800dc52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dc56:	2900      	cmp	r1, #0
 800dc58:	d043      	beq.n	800dce2 <_dtoa_r+0x582>
 800dc5a:	494d      	ldr	r1, [pc, #308]	; (800dd90 <_dtoa_r+0x630>)
 800dc5c:	2000      	movs	r0, #0
 800dc5e:	f7f2 fe15 	bl	800088c <__aeabi_ddiv>
 800dc62:	4652      	mov	r2, sl
 800dc64:	465b      	mov	r3, fp
 800dc66:	f7f2 fb2f 	bl	80002c8 <__aeabi_dsub>
 800dc6a:	9d01      	ldr	r5, [sp, #4]
 800dc6c:	4682      	mov	sl, r0
 800dc6e:	468b      	mov	fp, r1
 800dc70:	4649      	mov	r1, r9
 800dc72:	4640      	mov	r0, r8
 800dc74:	f7f2 ff90 	bl	8000b98 <__aeabi_d2iz>
 800dc78:	4606      	mov	r6, r0
 800dc7a:	f7f2 fc73 	bl	8000564 <__aeabi_i2d>
 800dc7e:	4602      	mov	r2, r0
 800dc80:	460b      	mov	r3, r1
 800dc82:	4640      	mov	r0, r8
 800dc84:	4649      	mov	r1, r9
 800dc86:	f7f2 fb1f 	bl	80002c8 <__aeabi_dsub>
 800dc8a:	3630      	adds	r6, #48	; 0x30
 800dc8c:	f805 6b01 	strb.w	r6, [r5], #1
 800dc90:	4652      	mov	r2, sl
 800dc92:	465b      	mov	r3, fp
 800dc94:	4680      	mov	r8, r0
 800dc96:	4689      	mov	r9, r1
 800dc98:	f7f2 ff40 	bl	8000b1c <__aeabi_dcmplt>
 800dc9c:	2800      	cmp	r0, #0
 800dc9e:	d163      	bne.n	800dd68 <_dtoa_r+0x608>
 800dca0:	4642      	mov	r2, r8
 800dca2:	464b      	mov	r3, r9
 800dca4:	4936      	ldr	r1, [pc, #216]	; (800dd80 <_dtoa_r+0x620>)
 800dca6:	2000      	movs	r0, #0
 800dca8:	f7f2 fb0e 	bl	80002c8 <__aeabi_dsub>
 800dcac:	4652      	mov	r2, sl
 800dcae:	465b      	mov	r3, fp
 800dcb0:	f7f2 ff34 	bl	8000b1c <__aeabi_dcmplt>
 800dcb4:	2800      	cmp	r0, #0
 800dcb6:	f040 80b5 	bne.w	800de24 <_dtoa_r+0x6c4>
 800dcba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dcbc:	429d      	cmp	r5, r3
 800dcbe:	d081      	beq.n	800dbc4 <_dtoa_r+0x464>
 800dcc0:	4b30      	ldr	r3, [pc, #192]	; (800dd84 <_dtoa_r+0x624>)
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	4650      	mov	r0, sl
 800dcc6:	4659      	mov	r1, fp
 800dcc8:	f7f2 fcb6 	bl	8000638 <__aeabi_dmul>
 800dccc:	4b2d      	ldr	r3, [pc, #180]	; (800dd84 <_dtoa_r+0x624>)
 800dcce:	4682      	mov	sl, r0
 800dcd0:	468b      	mov	fp, r1
 800dcd2:	4640      	mov	r0, r8
 800dcd4:	4649      	mov	r1, r9
 800dcd6:	2200      	movs	r2, #0
 800dcd8:	f7f2 fcae 	bl	8000638 <__aeabi_dmul>
 800dcdc:	4680      	mov	r8, r0
 800dcde:	4689      	mov	r9, r1
 800dce0:	e7c6      	b.n	800dc70 <_dtoa_r+0x510>
 800dce2:	4650      	mov	r0, sl
 800dce4:	4659      	mov	r1, fp
 800dce6:	f7f2 fca7 	bl	8000638 <__aeabi_dmul>
 800dcea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dcec:	9d01      	ldr	r5, [sp, #4]
 800dcee:	930f      	str	r3, [sp, #60]	; 0x3c
 800dcf0:	4682      	mov	sl, r0
 800dcf2:	468b      	mov	fp, r1
 800dcf4:	4649      	mov	r1, r9
 800dcf6:	4640      	mov	r0, r8
 800dcf8:	f7f2 ff4e 	bl	8000b98 <__aeabi_d2iz>
 800dcfc:	4606      	mov	r6, r0
 800dcfe:	f7f2 fc31 	bl	8000564 <__aeabi_i2d>
 800dd02:	3630      	adds	r6, #48	; 0x30
 800dd04:	4602      	mov	r2, r0
 800dd06:	460b      	mov	r3, r1
 800dd08:	4640      	mov	r0, r8
 800dd0a:	4649      	mov	r1, r9
 800dd0c:	f7f2 fadc 	bl	80002c8 <__aeabi_dsub>
 800dd10:	f805 6b01 	strb.w	r6, [r5], #1
 800dd14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dd16:	429d      	cmp	r5, r3
 800dd18:	4680      	mov	r8, r0
 800dd1a:	4689      	mov	r9, r1
 800dd1c:	f04f 0200 	mov.w	r2, #0
 800dd20:	d124      	bne.n	800dd6c <_dtoa_r+0x60c>
 800dd22:	4b1b      	ldr	r3, [pc, #108]	; (800dd90 <_dtoa_r+0x630>)
 800dd24:	4650      	mov	r0, sl
 800dd26:	4659      	mov	r1, fp
 800dd28:	f7f2 fad0 	bl	80002cc <__adddf3>
 800dd2c:	4602      	mov	r2, r0
 800dd2e:	460b      	mov	r3, r1
 800dd30:	4640      	mov	r0, r8
 800dd32:	4649      	mov	r1, r9
 800dd34:	f7f2 ff10 	bl	8000b58 <__aeabi_dcmpgt>
 800dd38:	2800      	cmp	r0, #0
 800dd3a:	d173      	bne.n	800de24 <_dtoa_r+0x6c4>
 800dd3c:	4652      	mov	r2, sl
 800dd3e:	465b      	mov	r3, fp
 800dd40:	4913      	ldr	r1, [pc, #76]	; (800dd90 <_dtoa_r+0x630>)
 800dd42:	2000      	movs	r0, #0
 800dd44:	f7f2 fac0 	bl	80002c8 <__aeabi_dsub>
 800dd48:	4602      	mov	r2, r0
 800dd4a:	460b      	mov	r3, r1
 800dd4c:	4640      	mov	r0, r8
 800dd4e:	4649      	mov	r1, r9
 800dd50:	f7f2 fee4 	bl	8000b1c <__aeabi_dcmplt>
 800dd54:	2800      	cmp	r0, #0
 800dd56:	f43f af35 	beq.w	800dbc4 <_dtoa_r+0x464>
 800dd5a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800dd5c:	1e6b      	subs	r3, r5, #1
 800dd5e:	930f      	str	r3, [sp, #60]	; 0x3c
 800dd60:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dd64:	2b30      	cmp	r3, #48	; 0x30
 800dd66:	d0f8      	beq.n	800dd5a <_dtoa_r+0x5fa>
 800dd68:	9700      	str	r7, [sp, #0]
 800dd6a:	e049      	b.n	800de00 <_dtoa_r+0x6a0>
 800dd6c:	4b05      	ldr	r3, [pc, #20]	; (800dd84 <_dtoa_r+0x624>)
 800dd6e:	f7f2 fc63 	bl	8000638 <__aeabi_dmul>
 800dd72:	4680      	mov	r8, r0
 800dd74:	4689      	mov	r9, r1
 800dd76:	e7bd      	b.n	800dcf4 <_dtoa_r+0x594>
 800dd78:	08010830 	.word	0x08010830
 800dd7c:	08010808 	.word	0x08010808
 800dd80:	3ff00000 	.word	0x3ff00000
 800dd84:	40240000 	.word	0x40240000
 800dd88:	401c0000 	.word	0x401c0000
 800dd8c:	40140000 	.word	0x40140000
 800dd90:	3fe00000 	.word	0x3fe00000
 800dd94:	9d01      	ldr	r5, [sp, #4]
 800dd96:	4656      	mov	r6, sl
 800dd98:	465f      	mov	r7, fp
 800dd9a:	4642      	mov	r2, r8
 800dd9c:	464b      	mov	r3, r9
 800dd9e:	4630      	mov	r0, r6
 800dda0:	4639      	mov	r1, r7
 800dda2:	f7f2 fd73 	bl	800088c <__aeabi_ddiv>
 800dda6:	f7f2 fef7 	bl	8000b98 <__aeabi_d2iz>
 800ddaa:	4682      	mov	sl, r0
 800ddac:	f7f2 fbda 	bl	8000564 <__aeabi_i2d>
 800ddb0:	4642      	mov	r2, r8
 800ddb2:	464b      	mov	r3, r9
 800ddb4:	f7f2 fc40 	bl	8000638 <__aeabi_dmul>
 800ddb8:	4602      	mov	r2, r0
 800ddba:	460b      	mov	r3, r1
 800ddbc:	4630      	mov	r0, r6
 800ddbe:	4639      	mov	r1, r7
 800ddc0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ddc4:	f7f2 fa80 	bl	80002c8 <__aeabi_dsub>
 800ddc8:	f805 6b01 	strb.w	r6, [r5], #1
 800ddcc:	9e01      	ldr	r6, [sp, #4]
 800ddce:	9f03      	ldr	r7, [sp, #12]
 800ddd0:	1bae      	subs	r6, r5, r6
 800ddd2:	42b7      	cmp	r7, r6
 800ddd4:	4602      	mov	r2, r0
 800ddd6:	460b      	mov	r3, r1
 800ddd8:	d135      	bne.n	800de46 <_dtoa_r+0x6e6>
 800ddda:	f7f2 fa77 	bl	80002cc <__adddf3>
 800ddde:	4642      	mov	r2, r8
 800dde0:	464b      	mov	r3, r9
 800dde2:	4606      	mov	r6, r0
 800dde4:	460f      	mov	r7, r1
 800dde6:	f7f2 feb7 	bl	8000b58 <__aeabi_dcmpgt>
 800ddea:	b9d0      	cbnz	r0, 800de22 <_dtoa_r+0x6c2>
 800ddec:	4642      	mov	r2, r8
 800ddee:	464b      	mov	r3, r9
 800ddf0:	4630      	mov	r0, r6
 800ddf2:	4639      	mov	r1, r7
 800ddf4:	f7f2 fe88 	bl	8000b08 <__aeabi_dcmpeq>
 800ddf8:	b110      	cbz	r0, 800de00 <_dtoa_r+0x6a0>
 800ddfa:	f01a 0f01 	tst.w	sl, #1
 800ddfe:	d110      	bne.n	800de22 <_dtoa_r+0x6c2>
 800de00:	4620      	mov	r0, r4
 800de02:	ee18 1a10 	vmov	r1, s16
 800de06:	f000 fe75 	bl	800eaf4 <_Bfree>
 800de0a:	2300      	movs	r3, #0
 800de0c:	9800      	ldr	r0, [sp, #0]
 800de0e:	702b      	strb	r3, [r5, #0]
 800de10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800de12:	3001      	adds	r0, #1
 800de14:	6018      	str	r0, [r3, #0]
 800de16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800de18:	2b00      	cmp	r3, #0
 800de1a:	f43f acf1 	beq.w	800d800 <_dtoa_r+0xa0>
 800de1e:	601d      	str	r5, [r3, #0]
 800de20:	e4ee      	b.n	800d800 <_dtoa_r+0xa0>
 800de22:	9f00      	ldr	r7, [sp, #0]
 800de24:	462b      	mov	r3, r5
 800de26:	461d      	mov	r5, r3
 800de28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de2c:	2a39      	cmp	r2, #57	; 0x39
 800de2e:	d106      	bne.n	800de3e <_dtoa_r+0x6de>
 800de30:	9a01      	ldr	r2, [sp, #4]
 800de32:	429a      	cmp	r2, r3
 800de34:	d1f7      	bne.n	800de26 <_dtoa_r+0x6c6>
 800de36:	9901      	ldr	r1, [sp, #4]
 800de38:	2230      	movs	r2, #48	; 0x30
 800de3a:	3701      	adds	r7, #1
 800de3c:	700a      	strb	r2, [r1, #0]
 800de3e:	781a      	ldrb	r2, [r3, #0]
 800de40:	3201      	adds	r2, #1
 800de42:	701a      	strb	r2, [r3, #0]
 800de44:	e790      	b.n	800dd68 <_dtoa_r+0x608>
 800de46:	4ba6      	ldr	r3, [pc, #664]	; (800e0e0 <_dtoa_r+0x980>)
 800de48:	2200      	movs	r2, #0
 800de4a:	f7f2 fbf5 	bl	8000638 <__aeabi_dmul>
 800de4e:	2200      	movs	r2, #0
 800de50:	2300      	movs	r3, #0
 800de52:	4606      	mov	r6, r0
 800de54:	460f      	mov	r7, r1
 800de56:	f7f2 fe57 	bl	8000b08 <__aeabi_dcmpeq>
 800de5a:	2800      	cmp	r0, #0
 800de5c:	d09d      	beq.n	800dd9a <_dtoa_r+0x63a>
 800de5e:	e7cf      	b.n	800de00 <_dtoa_r+0x6a0>
 800de60:	9a08      	ldr	r2, [sp, #32]
 800de62:	2a00      	cmp	r2, #0
 800de64:	f000 80d7 	beq.w	800e016 <_dtoa_r+0x8b6>
 800de68:	9a06      	ldr	r2, [sp, #24]
 800de6a:	2a01      	cmp	r2, #1
 800de6c:	f300 80ba 	bgt.w	800dfe4 <_dtoa_r+0x884>
 800de70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de72:	2a00      	cmp	r2, #0
 800de74:	f000 80b2 	beq.w	800dfdc <_dtoa_r+0x87c>
 800de78:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800de7c:	9e07      	ldr	r6, [sp, #28]
 800de7e:	9d04      	ldr	r5, [sp, #16]
 800de80:	9a04      	ldr	r2, [sp, #16]
 800de82:	441a      	add	r2, r3
 800de84:	9204      	str	r2, [sp, #16]
 800de86:	9a05      	ldr	r2, [sp, #20]
 800de88:	2101      	movs	r1, #1
 800de8a:	441a      	add	r2, r3
 800de8c:	4620      	mov	r0, r4
 800de8e:	9205      	str	r2, [sp, #20]
 800de90:	f000 ff32 	bl	800ecf8 <__i2b>
 800de94:	4607      	mov	r7, r0
 800de96:	2d00      	cmp	r5, #0
 800de98:	dd0c      	ble.n	800deb4 <_dtoa_r+0x754>
 800de9a:	9b05      	ldr	r3, [sp, #20]
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	dd09      	ble.n	800deb4 <_dtoa_r+0x754>
 800dea0:	42ab      	cmp	r3, r5
 800dea2:	9a04      	ldr	r2, [sp, #16]
 800dea4:	bfa8      	it	ge
 800dea6:	462b      	movge	r3, r5
 800dea8:	1ad2      	subs	r2, r2, r3
 800deaa:	9204      	str	r2, [sp, #16]
 800deac:	9a05      	ldr	r2, [sp, #20]
 800deae:	1aed      	subs	r5, r5, r3
 800deb0:	1ad3      	subs	r3, r2, r3
 800deb2:	9305      	str	r3, [sp, #20]
 800deb4:	9b07      	ldr	r3, [sp, #28]
 800deb6:	b31b      	cbz	r3, 800df00 <_dtoa_r+0x7a0>
 800deb8:	9b08      	ldr	r3, [sp, #32]
 800deba:	2b00      	cmp	r3, #0
 800debc:	f000 80af 	beq.w	800e01e <_dtoa_r+0x8be>
 800dec0:	2e00      	cmp	r6, #0
 800dec2:	dd13      	ble.n	800deec <_dtoa_r+0x78c>
 800dec4:	4639      	mov	r1, r7
 800dec6:	4632      	mov	r2, r6
 800dec8:	4620      	mov	r0, r4
 800deca:	f000 ffd5 	bl	800ee78 <__pow5mult>
 800dece:	ee18 2a10 	vmov	r2, s16
 800ded2:	4601      	mov	r1, r0
 800ded4:	4607      	mov	r7, r0
 800ded6:	4620      	mov	r0, r4
 800ded8:	f000 ff24 	bl	800ed24 <__multiply>
 800dedc:	ee18 1a10 	vmov	r1, s16
 800dee0:	4680      	mov	r8, r0
 800dee2:	4620      	mov	r0, r4
 800dee4:	f000 fe06 	bl	800eaf4 <_Bfree>
 800dee8:	ee08 8a10 	vmov	s16, r8
 800deec:	9b07      	ldr	r3, [sp, #28]
 800deee:	1b9a      	subs	r2, r3, r6
 800def0:	d006      	beq.n	800df00 <_dtoa_r+0x7a0>
 800def2:	ee18 1a10 	vmov	r1, s16
 800def6:	4620      	mov	r0, r4
 800def8:	f000 ffbe 	bl	800ee78 <__pow5mult>
 800defc:	ee08 0a10 	vmov	s16, r0
 800df00:	2101      	movs	r1, #1
 800df02:	4620      	mov	r0, r4
 800df04:	f000 fef8 	bl	800ecf8 <__i2b>
 800df08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	4606      	mov	r6, r0
 800df0e:	f340 8088 	ble.w	800e022 <_dtoa_r+0x8c2>
 800df12:	461a      	mov	r2, r3
 800df14:	4601      	mov	r1, r0
 800df16:	4620      	mov	r0, r4
 800df18:	f000 ffae 	bl	800ee78 <__pow5mult>
 800df1c:	9b06      	ldr	r3, [sp, #24]
 800df1e:	2b01      	cmp	r3, #1
 800df20:	4606      	mov	r6, r0
 800df22:	f340 8081 	ble.w	800e028 <_dtoa_r+0x8c8>
 800df26:	f04f 0800 	mov.w	r8, #0
 800df2a:	6933      	ldr	r3, [r6, #16]
 800df2c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800df30:	6918      	ldr	r0, [r3, #16]
 800df32:	f000 fe91 	bl	800ec58 <__hi0bits>
 800df36:	f1c0 0020 	rsb	r0, r0, #32
 800df3a:	9b05      	ldr	r3, [sp, #20]
 800df3c:	4418      	add	r0, r3
 800df3e:	f010 001f 	ands.w	r0, r0, #31
 800df42:	f000 8092 	beq.w	800e06a <_dtoa_r+0x90a>
 800df46:	f1c0 0320 	rsb	r3, r0, #32
 800df4a:	2b04      	cmp	r3, #4
 800df4c:	f340 808a 	ble.w	800e064 <_dtoa_r+0x904>
 800df50:	f1c0 001c 	rsb	r0, r0, #28
 800df54:	9b04      	ldr	r3, [sp, #16]
 800df56:	4403      	add	r3, r0
 800df58:	9304      	str	r3, [sp, #16]
 800df5a:	9b05      	ldr	r3, [sp, #20]
 800df5c:	4403      	add	r3, r0
 800df5e:	4405      	add	r5, r0
 800df60:	9305      	str	r3, [sp, #20]
 800df62:	9b04      	ldr	r3, [sp, #16]
 800df64:	2b00      	cmp	r3, #0
 800df66:	dd07      	ble.n	800df78 <_dtoa_r+0x818>
 800df68:	ee18 1a10 	vmov	r1, s16
 800df6c:	461a      	mov	r2, r3
 800df6e:	4620      	mov	r0, r4
 800df70:	f000 ffdc 	bl	800ef2c <__lshift>
 800df74:	ee08 0a10 	vmov	s16, r0
 800df78:	9b05      	ldr	r3, [sp, #20]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	dd05      	ble.n	800df8a <_dtoa_r+0x82a>
 800df7e:	4631      	mov	r1, r6
 800df80:	461a      	mov	r2, r3
 800df82:	4620      	mov	r0, r4
 800df84:	f000 ffd2 	bl	800ef2c <__lshift>
 800df88:	4606      	mov	r6, r0
 800df8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d06e      	beq.n	800e06e <_dtoa_r+0x90e>
 800df90:	ee18 0a10 	vmov	r0, s16
 800df94:	4631      	mov	r1, r6
 800df96:	f001 f839 	bl	800f00c <__mcmp>
 800df9a:	2800      	cmp	r0, #0
 800df9c:	da67      	bge.n	800e06e <_dtoa_r+0x90e>
 800df9e:	9b00      	ldr	r3, [sp, #0]
 800dfa0:	3b01      	subs	r3, #1
 800dfa2:	ee18 1a10 	vmov	r1, s16
 800dfa6:	9300      	str	r3, [sp, #0]
 800dfa8:	220a      	movs	r2, #10
 800dfaa:	2300      	movs	r3, #0
 800dfac:	4620      	mov	r0, r4
 800dfae:	f000 fdc3 	bl	800eb38 <__multadd>
 800dfb2:	9b08      	ldr	r3, [sp, #32]
 800dfb4:	ee08 0a10 	vmov	s16, r0
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	f000 81b1 	beq.w	800e320 <_dtoa_r+0xbc0>
 800dfbe:	2300      	movs	r3, #0
 800dfc0:	4639      	mov	r1, r7
 800dfc2:	220a      	movs	r2, #10
 800dfc4:	4620      	mov	r0, r4
 800dfc6:	f000 fdb7 	bl	800eb38 <__multadd>
 800dfca:	9b02      	ldr	r3, [sp, #8]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	4607      	mov	r7, r0
 800dfd0:	f300 808e 	bgt.w	800e0f0 <_dtoa_r+0x990>
 800dfd4:	9b06      	ldr	r3, [sp, #24]
 800dfd6:	2b02      	cmp	r3, #2
 800dfd8:	dc51      	bgt.n	800e07e <_dtoa_r+0x91e>
 800dfda:	e089      	b.n	800e0f0 <_dtoa_r+0x990>
 800dfdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dfde:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800dfe2:	e74b      	b.n	800de7c <_dtoa_r+0x71c>
 800dfe4:	9b03      	ldr	r3, [sp, #12]
 800dfe6:	1e5e      	subs	r6, r3, #1
 800dfe8:	9b07      	ldr	r3, [sp, #28]
 800dfea:	42b3      	cmp	r3, r6
 800dfec:	bfbf      	itttt	lt
 800dfee:	9b07      	ldrlt	r3, [sp, #28]
 800dff0:	9607      	strlt	r6, [sp, #28]
 800dff2:	1af2      	sublt	r2, r6, r3
 800dff4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800dff6:	bfb6      	itet	lt
 800dff8:	189b      	addlt	r3, r3, r2
 800dffa:	1b9e      	subge	r6, r3, r6
 800dffc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800dffe:	9b03      	ldr	r3, [sp, #12]
 800e000:	bfb8      	it	lt
 800e002:	2600      	movlt	r6, #0
 800e004:	2b00      	cmp	r3, #0
 800e006:	bfb7      	itett	lt
 800e008:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800e00c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800e010:	1a9d      	sublt	r5, r3, r2
 800e012:	2300      	movlt	r3, #0
 800e014:	e734      	b.n	800de80 <_dtoa_r+0x720>
 800e016:	9e07      	ldr	r6, [sp, #28]
 800e018:	9d04      	ldr	r5, [sp, #16]
 800e01a:	9f08      	ldr	r7, [sp, #32]
 800e01c:	e73b      	b.n	800de96 <_dtoa_r+0x736>
 800e01e:	9a07      	ldr	r2, [sp, #28]
 800e020:	e767      	b.n	800def2 <_dtoa_r+0x792>
 800e022:	9b06      	ldr	r3, [sp, #24]
 800e024:	2b01      	cmp	r3, #1
 800e026:	dc18      	bgt.n	800e05a <_dtoa_r+0x8fa>
 800e028:	f1ba 0f00 	cmp.w	sl, #0
 800e02c:	d115      	bne.n	800e05a <_dtoa_r+0x8fa>
 800e02e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e032:	b993      	cbnz	r3, 800e05a <_dtoa_r+0x8fa>
 800e034:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e038:	0d1b      	lsrs	r3, r3, #20
 800e03a:	051b      	lsls	r3, r3, #20
 800e03c:	b183      	cbz	r3, 800e060 <_dtoa_r+0x900>
 800e03e:	9b04      	ldr	r3, [sp, #16]
 800e040:	3301      	adds	r3, #1
 800e042:	9304      	str	r3, [sp, #16]
 800e044:	9b05      	ldr	r3, [sp, #20]
 800e046:	3301      	adds	r3, #1
 800e048:	9305      	str	r3, [sp, #20]
 800e04a:	f04f 0801 	mov.w	r8, #1
 800e04e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e050:	2b00      	cmp	r3, #0
 800e052:	f47f af6a 	bne.w	800df2a <_dtoa_r+0x7ca>
 800e056:	2001      	movs	r0, #1
 800e058:	e76f      	b.n	800df3a <_dtoa_r+0x7da>
 800e05a:	f04f 0800 	mov.w	r8, #0
 800e05e:	e7f6      	b.n	800e04e <_dtoa_r+0x8ee>
 800e060:	4698      	mov	r8, r3
 800e062:	e7f4      	b.n	800e04e <_dtoa_r+0x8ee>
 800e064:	f43f af7d 	beq.w	800df62 <_dtoa_r+0x802>
 800e068:	4618      	mov	r0, r3
 800e06a:	301c      	adds	r0, #28
 800e06c:	e772      	b.n	800df54 <_dtoa_r+0x7f4>
 800e06e:	9b03      	ldr	r3, [sp, #12]
 800e070:	2b00      	cmp	r3, #0
 800e072:	dc37      	bgt.n	800e0e4 <_dtoa_r+0x984>
 800e074:	9b06      	ldr	r3, [sp, #24]
 800e076:	2b02      	cmp	r3, #2
 800e078:	dd34      	ble.n	800e0e4 <_dtoa_r+0x984>
 800e07a:	9b03      	ldr	r3, [sp, #12]
 800e07c:	9302      	str	r3, [sp, #8]
 800e07e:	9b02      	ldr	r3, [sp, #8]
 800e080:	b96b      	cbnz	r3, 800e09e <_dtoa_r+0x93e>
 800e082:	4631      	mov	r1, r6
 800e084:	2205      	movs	r2, #5
 800e086:	4620      	mov	r0, r4
 800e088:	f000 fd56 	bl	800eb38 <__multadd>
 800e08c:	4601      	mov	r1, r0
 800e08e:	4606      	mov	r6, r0
 800e090:	ee18 0a10 	vmov	r0, s16
 800e094:	f000 ffba 	bl	800f00c <__mcmp>
 800e098:	2800      	cmp	r0, #0
 800e09a:	f73f adbb 	bgt.w	800dc14 <_dtoa_r+0x4b4>
 800e09e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0a0:	9d01      	ldr	r5, [sp, #4]
 800e0a2:	43db      	mvns	r3, r3
 800e0a4:	9300      	str	r3, [sp, #0]
 800e0a6:	f04f 0800 	mov.w	r8, #0
 800e0aa:	4631      	mov	r1, r6
 800e0ac:	4620      	mov	r0, r4
 800e0ae:	f000 fd21 	bl	800eaf4 <_Bfree>
 800e0b2:	2f00      	cmp	r7, #0
 800e0b4:	f43f aea4 	beq.w	800de00 <_dtoa_r+0x6a0>
 800e0b8:	f1b8 0f00 	cmp.w	r8, #0
 800e0bc:	d005      	beq.n	800e0ca <_dtoa_r+0x96a>
 800e0be:	45b8      	cmp	r8, r7
 800e0c0:	d003      	beq.n	800e0ca <_dtoa_r+0x96a>
 800e0c2:	4641      	mov	r1, r8
 800e0c4:	4620      	mov	r0, r4
 800e0c6:	f000 fd15 	bl	800eaf4 <_Bfree>
 800e0ca:	4639      	mov	r1, r7
 800e0cc:	4620      	mov	r0, r4
 800e0ce:	f000 fd11 	bl	800eaf4 <_Bfree>
 800e0d2:	e695      	b.n	800de00 <_dtoa_r+0x6a0>
 800e0d4:	2600      	movs	r6, #0
 800e0d6:	4637      	mov	r7, r6
 800e0d8:	e7e1      	b.n	800e09e <_dtoa_r+0x93e>
 800e0da:	9700      	str	r7, [sp, #0]
 800e0dc:	4637      	mov	r7, r6
 800e0de:	e599      	b.n	800dc14 <_dtoa_r+0x4b4>
 800e0e0:	40240000 	.word	0x40240000
 800e0e4:	9b08      	ldr	r3, [sp, #32]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	f000 80ca 	beq.w	800e280 <_dtoa_r+0xb20>
 800e0ec:	9b03      	ldr	r3, [sp, #12]
 800e0ee:	9302      	str	r3, [sp, #8]
 800e0f0:	2d00      	cmp	r5, #0
 800e0f2:	dd05      	ble.n	800e100 <_dtoa_r+0x9a0>
 800e0f4:	4639      	mov	r1, r7
 800e0f6:	462a      	mov	r2, r5
 800e0f8:	4620      	mov	r0, r4
 800e0fa:	f000 ff17 	bl	800ef2c <__lshift>
 800e0fe:	4607      	mov	r7, r0
 800e100:	f1b8 0f00 	cmp.w	r8, #0
 800e104:	d05b      	beq.n	800e1be <_dtoa_r+0xa5e>
 800e106:	6879      	ldr	r1, [r7, #4]
 800e108:	4620      	mov	r0, r4
 800e10a:	f000 fcb3 	bl	800ea74 <_Balloc>
 800e10e:	4605      	mov	r5, r0
 800e110:	b928      	cbnz	r0, 800e11e <_dtoa_r+0x9be>
 800e112:	4b87      	ldr	r3, [pc, #540]	; (800e330 <_dtoa_r+0xbd0>)
 800e114:	4602      	mov	r2, r0
 800e116:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e11a:	f7ff bb3b 	b.w	800d794 <_dtoa_r+0x34>
 800e11e:	693a      	ldr	r2, [r7, #16]
 800e120:	3202      	adds	r2, #2
 800e122:	0092      	lsls	r2, r2, #2
 800e124:	f107 010c 	add.w	r1, r7, #12
 800e128:	300c      	adds	r0, #12
 800e12a:	f000 fc95 	bl	800ea58 <memcpy>
 800e12e:	2201      	movs	r2, #1
 800e130:	4629      	mov	r1, r5
 800e132:	4620      	mov	r0, r4
 800e134:	f000 fefa 	bl	800ef2c <__lshift>
 800e138:	9b01      	ldr	r3, [sp, #4]
 800e13a:	f103 0901 	add.w	r9, r3, #1
 800e13e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e142:	4413      	add	r3, r2
 800e144:	9305      	str	r3, [sp, #20]
 800e146:	f00a 0301 	and.w	r3, sl, #1
 800e14a:	46b8      	mov	r8, r7
 800e14c:	9304      	str	r3, [sp, #16]
 800e14e:	4607      	mov	r7, r0
 800e150:	4631      	mov	r1, r6
 800e152:	ee18 0a10 	vmov	r0, s16
 800e156:	f7ff fa77 	bl	800d648 <quorem>
 800e15a:	4641      	mov	r1, r8
 800e15c:	9002      	str	r0, [sp, #8]
 800e15e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e162:	ee18 0a10 	vmov	r0, s16
 800e166:	f000 ff51 	bl	800f00c <__mcmp>
 800e16a:	463a      	mov	r2, r7
 800e16c:	9003      	str	r0, [sp, #12]
 800e16e:	4631      	mov	r1, r6
 800e170:	4620      	mov	r0, r4
 800e172:	f000 ff67 	bl	800f044 <__mdiff>
 800e176:	68c2      	ldr	r2, [r0, #12]
 800e178:	f109 3bff 	add.w	fp, r9, #4294967295
 800e17c:	4605      	mov	r5, r0
 800e17e:	bb02      	cbnz	r2, 800e1c2 <_dtoa_r+0xa62>
 800e180:	4601      	mov	r1, r0
 800e182:	ee18 0a10 	vmov	r0, s16
 800e186:	f000 ff41 	bl	800f00c <__mcmp>
 800e18a:	4602      	mov	r2, r0
 800e18c:	4629      	mov	r1, r5
 800e18e:	4620      	mov	r0, r4
 800e190:	9207      	str	r2, [sp, #28]
 800e192:	f000 fcaf 	bl	800eaf4 <_Bfree>
 800e196:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e19a:	ea43 0102 	orr.w	r1, r3, r2
 800e19e:	9b04      	ldr	r3, [sp, #16]
 800e1a0:	430b      	orrs	r3, r1
 800e1a2:	464d      	mov	r5, r9
 800e1a4:	d10f      	bne.n	800e1c6 <_dtoa_r+0xa66>
 800e1a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e1aa:	d02a      	beq.n	800e202 <_dtoa_r+0xaa2>
 800e1ac:	9b03      	ldr	r3, [sp, #12]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	dd02      	ble.n	800e1b8 <_dtoa_r+0xa58>
 800e1b2:	9b02      	ldr	r3, [sp, #8]
 800e1b4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e1b8:	f88b a000 	strb.w	sl, [fp]
 800e1bc:	e775      	b.n	800e0aa <_dtoa_r+0x94a>
 800e1be:	4638      	mov	r0, r7
 800e1c0:	e7ba      	b.n	800e138 <_dtoa_r+0x9d8>
 800e1c2:	2201      	movs	r2, #1
 800e1c4:	e7e2      	b.n	800e18c <_dtoa_r+0xa2c>
 800e1c6:	9b03      	ldr	r3, [sp, #12]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	db04      	blt.n	800e1d6 <_dtoa_r+0xa76>
 800e1cc:	9906      	ldr	r1, [sp, #24]
 800e1ce:	430b      	orrs	r3, r1
 800e1d0:	9904      	ldr	r1, [sp, #16]
 800e1d2:	430b      	orrs	r3, r1
 800e1d4:	d122      	bne.n	800e21c <_dtoa_r+0xabc>
 800e1d6:	2a00      	cmp	r2, #0
 800e1d8:	ddee      	ble.n	800e1b8 <_dtoa_r+0xa58>
 800e1da:	ee18 1a10 	vmov	r1, s16
 800e1de:	2201      	movs	r2, #1
 800e1e0:	4620      	mov	r0, r4
 800e1e2:	f000 fea3 	bl	800ef2c <__lshift>
 800e1e6:	4631      	mov	r1, r6
 800e1e8:	ee08 0a10 	vmov	s16, r0
 800e1ec:	f000 ff0e 	bl	800f00c <__mcmp>
 800e1f0:	2800      	cmp	r0, #0
 800e1f2:	dc03      	bgt.n	800e1fc <_dtoa_r+0xa9c>
 800e1f4:	d1e0      	bne.n	800e1b8 <_dtoa_r+0xa58>
 800e1f6:	f01a 0f01 	tst.w	sl, #1
 800e1fa:	d0dd      	beq.n	800e1b8 <_dtoa_r+0xa58>
 800e1fc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e200:	d1d7      	bne.n	800e1b2 <_dtoa_r+0xa52>
 800e202:	2339      	movs	r3, #57	; 0x39
 800e204:	f88b 3000 	strb.w	r3, [fp]
 800e208:	462b      	mov	r3, r5
 800e20a:	461d      	mov	r5, r3
 800e20c:	3b01      	subs	r3, #1
 800e20e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e212:	2a39      	cmp	r2, #57	; 0x39
 800e214:	d071      	beq.n	800e2fa <_dtoa_r+0xb9a>
 800e216:	3201      	adds	r2, #1
 800e218:	701a      	strb	r2, [r3, #0]
 800e21a:	e746      	b.n	800e0aa <_dtoa_r+0x94a>
 800e21c:	2a00      	cmp	r2, #0
 800e21e:	dd07      	ble.n	800e230 <_dtoa_r+0xad0>
 800e220:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e224:	d0ed      	beq.n	800e202 <_dtoa_r+0xaa2>
 800e226:	f10a 0301 	add.w	r3, sl, #1
 800e22a:	f88b 3000 	strb.w	r3, [fp]
 800e22e:	e73c      	b.n	800e0aa <_dtoa_r+0x94a>
 800e230:	9b05      	ldr	r3, [sp, #20]
 800e232:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e236:	4599      	cmp	r9, r3
 800e238:	d047      	beq.n	800e2ca <_dtoa_r+0xb6a>
 800e23a:	ee18 1a10 	vmov	r1, s16
 800e23e:	2300      	movs	r3, #0
 800e240:	220a      	movs	r2, #10
 800e242:	4620      	mov	r0, r4
 800e244:	f000 fc78 	bl	800eb38 <__multadd>
 800e248:	45b8      	cmp	r8, r7
 800e24a:	ee08 0a10 	vmov	s16, r0
 800e24e:	f04f 0300 	mov.w	r3, #0
 800e252:	f04f 020a 	mov.w	r2, #10
 800e256:	4641      	mov	r1, r8
 800e258:	4620      	mov	r0, r4
 800e25a:	d106      	bne.n	800e26a <_dtoa_r+0xb0a>
 800e25c:	f000 fc6c 	bl	800eb38 <__multadd>
 800e260:	4680      	mov	r8, r0
 800e262:	4607      	mov	r7, r0
 800e264:	f109 0901 	add.w	r9, r9, #1
 800e268:	e772      	b.n	800e150 <_dtoa_r+0x9f0>
 800e26a:	f000 fc65 	bl	800eb38 <__multadd>
 800e26e:	4639      	mov	r1, r7
 800e270:	4680      	mov	r8, r0
 800e272:	2300      	movs	r3, #0
 800e274:	220a      	movs	r2, #10
 800e276:	4620      	mov	r0, r4
 800e278:	f000 fc5e 	bl	800eb38 <__multadd>
 800e27c:	4607      	mov	r7, r0
 800e27e:	e7f1      	b.n	800e264 <_dtoa_r+0xb04>
 800e280:	9b03      	ldr	r3, [sp, #12]
 800e282:	9302      	str	r3, [sp, #8]
 800e284:	9d01      	ldr	r5, [sp, #4]
 800e286:	ee18 0a10 	vmov	r0, s16
 800e28a:	4631      	mov	r1, r6
 800e28c:	f7ff f9dc 	bl	800d648 <quorem>
 800e290:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e294:	9b01      	ldr	r3, [sp, #4]
 800e296:	f805 ab01 	strb.w	sl, [r5], #1
 800e29a:	1aea      	subs	r2, r5, r3
 800e29c:	9b02      	ldr	r3, [sp, #8]
 800e29e:	4293      	cmp	r3, r2
 800e2a0:	dd09      	ble.n	800e2b6 <_dtoa_r+0xb56>
 800e2a2:	ee18 1a10 	vmov	r1, s16
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	220a      	movs	r2, #10
 800e2aa:	4620      	mov	r0, r4
 800e2ac:	f000 fc44 	bl	800eb38 <__multadd>
 800e2b0:	ee08 0a10 	vmov	s16, r0
 800e2b4:	e7e7      	b.n	800e286 <_dtoa_r+0xb26>
 800e2b6:	9b02      	ldr	r3, [sp, #8]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	bfc8      	it	gt
 800e2bc:	461d      	movgt	r5, r3
 800e2be:	9b01      	ldr	r3, [sp, #4]
 800e2c0:	bfd8      	it	le
 800e2c2:	2501      	movle	r5, #1
 800e2c4:	441d      	add	r5, r3
 800e2c6:	f04f 0800 	mov.w	r8, #0
 800e2ca:	ee18 1a10 	vmov	r1, s16
 800e2ce:	2201      	movs	r2, #1
 800e2d0:	4620      	mov	r0, r4
 800e2d2:	f000 fe2b 	bl	800ef2c <__lshift>
 800e2d6:	4631      	mov	r1, r6
 800e2d8:	ee08 0a10 	vmov	s16, r0
 800e2dc:	f000 fe96 	bl	800f00c <__mcmp>
 800e2e0:	2800      	cmp	r0, #0
 800e2e2:	dc91      	bgt.n	800e208 <_dtoa_r+0xaa8>
 800e2e4:	d102      	bne.n	800e2ec <_dtoa_r+0xb8c>
 800e2e6:	f01a 0f01 	tst.w	sl, #1
 800e2ea:	d18d      	bne.n	800e208 <_dtoa_r+0xaa8>
 800e2ec:	462b      	mov	r3, r5
 800e2ee:	461d      	mov	r5, r3
 800e2f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e2f4:	2a30      	cmp	r2, #48	; 0x30
 800e2f6:	d0fa      	beq.n	800e2ee <_dtoa_r+0xb8e>
 800e2f8:	e6d7      	b.n	800e0aa <_dtoa_r+0x94a>
 800e2fa:	9a01      	ldr	r2, [sp, #4]
 800e2fc:	429a      	cmp	r2, r3
 800e2fe:	d184      	bne.n	800e20a <_dtoa_r+0xaaa>
 800e300:	9b00      	ldr	r3, [sp, #0]
 800e302:	3301      	adds	r3, #1
 800e304:	9300      	str	r3, [sp, #0]
 800e306:	2331      	movs	r3, #49	; 0x31
 800e308:	7013      	strb	r3, [r2, #0]
 800e30a:	e6ce      	b.n	800e0aa <_dtoa_r+0x94a>
 800e30c:	4b09      	ldr	r3, [pc, #36]	; (800e334 <_dtoa_r+0xbd4>)
 800e30e:	f7ff ba95 	b.w	800d83c <_dtoa_r+0xdc>
 800e312:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e314:	2b00      	cmp	r3, #0
 800e316:	f47f aa6e 	bne.w	800d7f6 <_dtoa_r+0x96>
 800e31a:	4b07      	ldr	r3, [pc, #28]	; (800e338 <_dtoa_r+0xbd8>)
 800e31c:	f7ff ba8e 	b.w	800d83c <_dtoa_r+0xdc>
 800e320:	9b02      	ldr	r3, [sp, #8]
 800e322:	2b00      	cmp	r3, #0
 800e324:	dcae      	bgt.n	800e284 <_dtoa_r+0xb24>
 800e326:	9b06      	ldr	r3, [sp, #24]
 800e328:	2b02      	cmp	r3, #2
 800e32a:	f73f aea8 	bgt.w	800e07e <_dtoa_r+0x91e>
 800e32e:	e7a9      	b.n	800e284 <_dtoa_r+0xb24>
 800e330:	08010720 	.word	0x08010720
 800e334:	08010524 	.word	0x08010524
 800e338:	080106a1 	.word	0x080106a1

0800e33c <rshift>:
 800e33c:	6903      	ldr	r3, [r0, #16]
 800e33e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e342:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e346:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e34a:	f100 0414 	add.w	r4, r0, #20
 800e34e:	dd45      	ble.n	800e3dc <rshift+0xa0>
 800e350:	f011 011f 	ands.w	r1, r1, #31
 800e354:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e358:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e35c:	d10c      	bne.n	800e378 <rshift+0x3c>
 800e35e:	f100 0710 	add.w	r7, r0, #16
 800e362:	4629      	mov	r1, r5
 800e364:	42b1      	cmp	r1, r6
 800e366:	d334      	bcc.n	800e3d2 <rshift+0x96>
 800e368:	1a9b      	subs	r3, r3, r2
 800e36a:	009b      	lsls	r3, r3, #2
 800e36c:	1eea      	subs	r2, r5, #3
 800e36e:	4296      	cmp	r6, r2
 800e370:	bf38      	it	cc
 800e372:	2300      	movcc	r3, #0
 800e374:	4423      	add	r3, r4
 800e376:	e015      	b.n	800e3a4 <rshift+0x68>
 800e378:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e37c:	f1c1 0820 	rsb	r8, r1, #32
 800e380:	40cf      	lsrs	r7, r1
 800e382:	f105 0e04 	add.w	lr, r5, #4
 800e386:	46a1      	mov	r9, r4
 800e388:	4576      	cmp	r6, lr
 800e38a:	46f4      	mov	ip, lr
 800e38c:	d815      	bhi.n	800e3ba <rshift+0x7e>
 800e38e:	1a9a      	subs	r2, r3, r2
 800e390:	0092      	lsls	r2, r2, #2
 800e392:	3a04      	subs	r2, #4
 800e394:	3501      	adds	r5, #1
 800e396:	42ae      	cmp	r6, r5
 800e398:	bf38      	it	cc
 800e39a:	2200      	movcc	r2, #0
 800e39c:	18a3      	adds	r3, r4, r2
 800e39e:	50a7      	str	r7, [r4, r2]
 800e3a0:	b107      	cbz	r7, 800e3a4 <rshift+0x68>
 800e3a2:	3304      	adds	r3, #4
 800e3a4:	1b1a      	subs	r2, r3, r4
 800e3a6:	42a3      	cmp	r3, r4
 800e3a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e3ac:	bf08      	it	eq
 800e3ae:	2300      	moveq	r3, #0
 800e3b0:	6102      	str	r2, [r0, #16]
 800e3b2:	bf08      	it	eq
 800e3b4:	6143      	streq	r3, [r0, #20]
 800e3b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e3ba:	f8dc c000 	ldr.w	ip, [ip]
 800e3be:	fa0c fc08 	lsl.w	ip, ip, r8
 800e3c2:	ea4c 0707 	orr.w	r7, ip, r7
 800e3c6:	f849 7b04 	str.w	r7, [r9], #4
 800e3ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e3ce:	40cf      	lsrs	r7, r1
 800e3d0:	e7da      	b.n	800e388 <rshift+0x4c>
 800e3d2:	f851 cb04 	ldr.w	ip, [r1], #4
 800e3d6:	f847 cf04 	str.w	ip, [r7, #4]!
 800e3da:	e7c3      	b.n	800e364 <rshift+0x28>
 800e3dc:	4623      	mov	r3, r4
 800e3de:	e7e1      	b.n	800e3a4 <rshift+0x68>

0800e3e0 <__hexdig_fun>:
 800e3e0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e3e4:	2b09      	cmp	r3, #9
 800e3e6:	d802      	bhi.n	800e3ee <__hexdig_fun+0xe>
 800e3e8:	3820      	subs	r0, #32
 800e3ea:	b2c0      	uxtb	r0, r0
 800e3ec:	4770      	bx	lr
 800e3ee:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e3f2:	2b05      	cmp	r3, #5
 800e3f4:	d801      	bhi.n	800e3fa <__hexdig_fun+0x1a>
 800e3f6:	3847      	subs	r0, #71	; 0x47
 800e3f8:	e7f7      	b.n	800e3ea <__hexdig_fun+0xa>
 800e3fa:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e3fe:	2b05      	cmp	r3, #5
 800e400:	d801      	bhi.n	800e406 <__hexdig_fun+0x26>
 800e402:	3827      	subs	r0, #39	; 0x27
 800e404:	e7f1      	b.n	800e3ea <__hexdig_fun+0xa>
 800e406:	2000      	movs	r0, #0
 800e408:	4770      	bx	lr
	...

0800e40c <__gethex>:
 800e40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e410:	ed2d 8b02 	vpush	{d8}
 800e414:	b089      	sub	sp, #36	; 0x24
 800e416:	ee08 0a10 	vmov	s16, r0
 800e41a:	9304      	str	r3, [sp, #16]
 800e41c:	4bb4      	ldr	r3, [pc, #720]	; (800e6f0 <__gethex+0x2e4>)
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	9301      	str	r3, [sp, #4]
 800e422:	4618      	mov	r0, r3
 800e424:	468b      	mov	fp, r1
 800e426:	4690      	mov	r8, r2
 800e428:	f7f1 fef2 	bl	8000210 <strlen>
 800e42c:	9b01      	ldr	r3, [sp, #4]
 800e42e:	f8db 2000 	ldr.w	r2, [fp]
 800e432:	4403      	add	r3, r0
 800e434:	4682      	mov	sl, r0
 800e436:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e43a:	9305      	str	r3, [sp, #20]
 800e43c:	1c93      	adds	r3, r2, #2
 800e43e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e442:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e446:	32fe      	adds	r2, #254	; 0xfe
 800e448:	18d1      	adds	r1, r2, r3
 800e44a:	461f      	mov	r7, r3
 800e44c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e450:	9100      	str	r1, [sp, #0]
 800e452:	2830      	cmp	r0, #48	; 0x30
 800e454:	d0f8      	beq.n	800e448 <__gethex+0x3c>
 800e456:	f7ff ffc3 	bl	800e3e0 <__hexdig_fun>
 800e45a:	4604      	mov	r4, r0
 800e45c:	2800      	cmp	r0, #0
 800e45e:	d13a      	bne.n	800e4d6 <__gethex+0xca>
 800e460:	9901      	ldr	r1, [sp, #4]
 800e462:	4652      	mov	r2, sl
 800e464:	4638      	mov	r0, r7
 800e466:	f001 fa33 	bl	800f8d0 <strncmp>
 800e46a:	4605      	mov	r5, r0
 800e46c:	2800      	cmp	r0, #0
 800e46e:	d168      	bne.n	800e542 <__gethex+0x136>
 800e470:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e474:	eb07 060a 	add.w	r6, r7, sl
 800e478:	f7ff ffb2 	bl	800e3e0 <__hexdig_fun>
 800e47c:	2800      	cmp	r0, #0
 800e47e:	d062      	beq.n	800e546 <__gethex+0x13a>
 800e480:	4633      	mov	r3, r6
 800e482:	7818      	ldrb	r0, [r3, #0]
 800e484:	2830      	cmp	r0, #48	; 0x30
 800e486:	461f      	mov	r7, r3
 800e488:	f103 0301 	add.w	r3, r3, #1
 800e48c:	d0f9      	beq.n	800e482 <__gethex+0x76>
 800e48e:	f7ff ffa7 	bl	800e3e0 <__hexdig_fun>
 800e492:	2301      	movs	r3, #1
 800e494:	fab0 f480 	clz	r4, r0
 800e498:	0964      	lsrs	r4, r4, #5
 800e49a:	4635      	mov	r5, r6
 800e49c:	9300      	str	r3, [sp, #0]
 800e49e:	463a      	mov	r2, r7
 800e4a0:	4616      	mov	r6, r2
 800e4a2:	3201      	adds	r2, #1
 800e4a4:	7830      	ldrb	r0, [r6, #0]
 800e4a6:	f7ff ff9b 	bl	800e3e0 <__hexdig_fun>
 800e4aa:	2800      	cmp	r0, #0
 800e4ac:	d1f8      	bne.n	800e4a0 <__gethex+0x94>
 800e4ae:	9901      	ldr	r1, [sp, #4]
 800e4b0:	4652      	mov	r2, sl
 800e4b2:	4630      	mov	r0, r6
 800e4b4:	f001 fa0c 	bl	800f8d0 <strncmp>
 800e4b8:	b980      	cbnz	r0, 800e4dc <__gethex+0xd0>
 800e4ba:	b94d      	cbnz	r5, 800e4d0 <__gethex+0xc4>
 800e4bc:	eb06 050a 	add.w	r5, r6, sl
 800e4c0:	462a      	mov	r2, r5
 800e4c2:	4616      	mov	r6, r2
 800e4c4:	3201      	adds	r2, #1
 800e4c6:	7830      	ldrb	r0, [r6, #0]
 800e4c8:	f7ff ff8a 	bl	800e3e0 <__hexdig_fun>
 800e4cc:	2800      	cmp	r0, #0
 800e4ce:	d1f8      	bne.n	800e4c2 <__gethex+0xb6>
 800e4d0:	1bad      	subs	r5, r5, r6
 800e4d2:	00ad      	lsls	r5, r5, #2
 800e4d4:	e004      	b.n	800e4e0 <__gethex+0xd4>
 800e4d6:	2400      	movs	r4, #0
 800e4d8:	4625      	mov	r5, r4
 800e4da:	e7e0      	b.n	800e49e <__gethex+0x92>
 800e4dc:	2d00      	cmp	r5, #0
 800e4de:	d1f7      	bne.n	800e4d0 <__gethex+0xc4>
 800e4e0:	7833      	ldrb	r3, [r6, #0]
 800e4e2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e4e6:	2b50      	cmp	r3, #80	; 0x50
 800e4e8:	d13b      	bne.n	800e562 <__gethex+0x156>
 800e4ea:	7873      	ldrb	r3, [r6, #1]
 800e4ec:	2b2b      	cmp	r3, #43	; 0x2b
 800e4ee:	d02c      	beq.n	800e54a <__gethex+0x13e>
 800e4f0:	2b2d      	cmp	r3, #45	; 0x2d
 800e4f2:	d02e      	beq.n	800e552 <__gethex+0x146>
 800e4f4:	1c71      	adds	r1, r6, #1
 800e4f6:	f04f 0900 	mov.w	r9, #0
 800e4fa:	7808      	ldrb	r0, [r1, #0]
 800e4fc:	f7ff ff70 	bl	800e3e0 <__hexdig_fun>
 800e500:	1e43      	subs	r3, r0, #1
 800e502:	b2db      	uxtb	r3, r3
 800e504:	2b18      	cmp	r3, #24
 800e506:	d82c      	bhi.n	800e562 <__gethex+0x156>
 800e508:	f1a0 0210 	sub.w	r2, r0, #16
 800e50c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e510:	f7ff ff66 	bl	800e3e0 <__hexdig_fun>
 800e514:	1e43      	subs	r3, r0, #1
 800e516:	b2db      	uxtb	r3, r3
 800e518:	2b18      	cmp	r3, #24
 800e51a:	d91d      	bls.n	800e558 <__gethex+0x14c>
 800e51c:	f1b9 0f00 	cmp.w	r9, #0
 800e520:	d000      	beq.n	800e524 <__gethex+0x118>
 800e522:	4252      	negs	r2, r2
 800e524:	4415      	add	r5, r2
 800e526:	f8cb 1000 	str.w	r1, [fp]
 800e52a:	b1e4      	cbz	r4, 800e566 <__gethex+0x15a>
 800e52c:	9b00      	ldr	r3, [sp, #0]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	bf14      	ite	ne
 800e532:	2700      	movne	r7, #0
 800e534:	2706      	moveq	r7, #6
 800e536:	4638      	mov	r0, r7
 800e538:	b009      	add	sp, #36	; 0x24
 800e53a:	ecbd 8b02 	vpop	{d8}
 800e53e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e542:	463e      	mov	r6, r7
 800e544:	4625      	mov	r5, r4
 800e546:	2401      	movs	r4, #1
 800e548:	e7ca      	b.n	800e4e0 <__gethex+0xd4>
 800e54a:	f04f 0900 	mov.w	r9, #0
 800e54e:	1cb1      	adds	r1, r6, #2
 800e550:	e7d3      	b.n	800e4fa <__gethex+0xee>
 800e552:	f04f 0901 	mov.w	r9, #1
 800e556:	e7fa      	b.n	800e54e <__gethex+0x142>
 800e558:	230a      	movs	r3, #10
 800e55a:	fb03 0202 	mla	r2, r3, r2, r0
 800e55e:	3a10      	subs	r2, #16
 800e560:	e7d4      	b.n	800e50c <__gethex+0x100>
 800e562:	4631      	mov	r1, r6
 800e564:	e7df      	b.n	800e526 <__gethex+0x11a>
 800e566:	1bf3      	subs	r3, r6, r7
 800e568:	3b01      	subs	r3, #1
 800e56a:	4621      	mov	r1, r4
 800e56c:	2b07      	cmp	r3, #7
 800e56e:	dc0b      	bgt.n	800e588 <__gethex+0x17c>
 800e570:	ee18 0a10 	vmov	r0, s16
 800e574:	f000 fa7e 	bl	800ea74 <_Balloc>
 800e578:	4604      	mov	r4, r0
 800e57a:	b940      	cbnz	r0, 800e58e <__gethex+0x182>
 800e57c:	4b5d      	ldr	r3, [pc, #372]	; (800e6f4 <__gethex+0x2e8>)
 800e57e:	4602      	mov	r2, r0
 800e580:	21de      	movs	r1, #222	; 0xde
 800e582:	485d      	ldr	r0, [pc, #372]	; (800e6f8 <__gethex+0x2ec>)
 800e584:	f001 f9c6 	bl	800f914 <__assert_func>
 800e588:	3101      	adds	r1, #1
 800e58a:	105b      	asrs	r3, r3, #1
 800e58c:	e7ee      	b.n	800e56c <__gethex+0x160>
 800e58e:	f100 0914 	add.w	r9, r0, #20
 800e592:	f04f 0b00 	mov.w	fp, #0
 800e596:	f1ca 0301 	rsb	r3, sl, #1
 800e59a:	f8cd 9008 	str.w	r9, [sp, #8]
 800e59e:	f8cd b000 	str.w	fp, [sp]
 800e5a2:	9306      	str	r3, [sp, #24]
 800e5a4:	42b7      	cmp	r7, r6
 800e5a6:	d340      	bcc.n	800e62a <__gethex+0x21e>
 800e5a8:	9802      	ldr	r0, [sp, #8]
 800e5aa:	9b00      	ldr	r3, [sp, #0]
 800e5ac:	f840 3b04 	str.w	r3, [r0], #4
 800e5b0:	eba0 0009 	sub.w	r0, r0, r9
 800e5b4:	1080      	asrs	r0, r0, #2
 800e5b6:	0146      	lsls	r6, r0, #5
 800e5b8:	6120      	str	r0, [r4, #16]
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	f000 fb4c 	bl	800ec58 <__hi0bits>
 800e5c0:	1a30      	subs	r0, r6, r0
 800e5c2:	f8d8 6000 	ldr.w	r6, [r8]
 800e5c6:	42b0      	cmp	r0, r6
 800e5c8:	dd63      	ble.n	800e692 <__gethex+0x286>
 800e5ca:	1b87      	subs	r7, r0, r6
 800e5cc:	4639      	mov	r1, r7
 800e5ce:	4620      	mov	r0, r4
 800e5d0:	f000 fef0 	bl	800f3b4 <__any_on>
 800e5d4:	4682      	mov	sl, r0
 800e5d6:	b1a8      	cbz	r0, 800e604 <__gethex+0x1f8>
 800e5d8:	1e7b      	subs	r3, r7, #1
 800e5da:	1159      	asrs	r1, r3, #5
 800e5dc:	f003 021f 	and.w	r2, r3, #31
 800e5e0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e5e4:	f04f 0a01 	mov.w	sl, #1
 800e5e8:	fa0a f202 	lsl.w	r2, sl, r2
 800e5ec:	420a      	tst	r2, r1
 800e5ee:	d009      	beq.n	800e604 <__gethex+0x1f8>
 800e5f0:	4553      	cmp	r3, sl
 800e5f2:	dd05      	ble.n	800e600 <__gethex+0x1f4>
 800e5f4:	1eb9      	subs	r1, r7, #2
 800e5f6:	4620      	mov	r0, r4
 800e5f8:	f000 fedc 	bl	800f3b4 <__any_on>
 800e5fc:	2800      	cmp	r0, #0
 800e5fe:	d145      	bne.n	800e68c <__gethex+0x280>
 800e600:	f04f 0a02 	mov.w	sl, #2
 800e604:	4639      	mov	r1, r7
 800e606:	4620      	mov	r0, r4
 800e608:	f7ff fe98 	bl	800e33c <rshift>
 800e60c:	443d      	add	r5, r7
 800e60e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e612:	42ab      	cmp	r3, r5
 800e614:	da4c      	bge.n	800e6b0 <__gethex+0x2a4>
 800e616:	ee18 0a10 	vmov	r0, s16
 800e61a:	4621      	mov	r1, r4
 800e61c:	f000 fa6a 	bl	800eaf4 <_Bfree>
 800e620:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e622:	2300      	movs	r3, #0
 800e624:	6013      	str	r3, [r2, #0]
 800e626:	27a3      	movs	r7, #163	; 0xa3
 800e628:	e785      	b.n	800e536 <__gethex+0x12a>
 800e62a:	1e73      	subs	r3, r6, #1
 800e62c:	9a05      	ldr	r2, [sp, #20]
 800e62e:	9303      	str	r3, [sp, #12]
 800e630:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e634:	4293      	cmp	r3, r2
 800e636:	d019      	beq.n	800e66c <__gethex+0x260>
 800e638:	f1bb 0f20 	cmp.w	fp, #32
 800e63c:	d107      	bne.n	800e64e <__gethex+0x242>
 800e63e:	9b02      	ldr	r3, [sp, #8]
 800e640:	9a00      	ldr	r2, [sp, #0]
 800e642:	f843 2b04 	str.w	r2, [r3], #4
 800e646:	9302      	str	r3, [sp, #8]
 800e648:	2300      	movs	r3, #0
 800e64a:	9300      	str	r3, [sp, #0]
 800e64c:	469b      	mov	fp, r3
 800e64e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e652:	f7ff fec5 	bl	800e3e0 <__hexdig_fun>
 800e656:	9b00      	ldr	r3, [sp, #0]
 800e658:	f000 000f 	and.w	r0, r0, #15
 800e65c:	fa00 f00b 	lsl.w	r0, r0, fp
 800e660:	4303      	orrs	r3, r0
 800e662:	9300      	str	r3, [sp, #0]
 800e664:	f10b 0b04 	add.w	fp, fp, #4
 800e668:	9b03      	ldr	r3, [sp, #12]
 800e66a:	e00d      	b.n	800e688 <__gethex+0x27c>
 800e66c:	9b03      	ldr	r3, [sp, #12]
 800e66e:	9a06      	ldr	r2, [sp, #24]
 800e670:	4413      	add	r3, r2
 800e672:	42bb      	cmp	r3, r7
 800e674:	d3e0      	bcc.n	800e638 <__gethex+0x22c>
 800e676:	4618      	mov	r0, r3
 800e678:	9901      	ldr	r1, [sp, #4]
 800e67a:	9307      	str	r3, [sp, #28]
 800e67c:	4652      	mov	r2, sl
 800e67e:	f001 f927 	bl	800f8d0 <strncmp>
 800e682:	9b07      	ldr	r3, [sp, #28]
 800e684:	2800      	cmp	r0, #0
 800e686:	d1d7      	bne.n	800e638 <__gethex+0x22c>
 800e688:	461e      	mov	r6, r3
 800e68a:	e78b      	b.n	800e5a4 <__gethex+0x198>
 800e68c:	f04f 0a03 	mov.w	sl, #3
 800e690:	e7b8      	b.n	800e604 <__gethex+0x1f8>
 800e692:	da0a      	bge.n	800e6aa <__gethex+0x29e>
 800e694:	1a37      	subs	r7, r6, r0
 800e696:	4621      	mov	r1, r4
 800e698:	ee18 0a10 	vmov	r0, s16
 800e69c:	463a      	mov	r2, r7
 800e69e:	f000 fc45 	bl	800ef2c <__lshift>
 800e6a2:	1bed      	subs	r5, r5, r7
 800e6a4:	4604      	mov	r4, r0
 800e6a6:	f100 0914 	add.w	r9, r0, #20
 800e6aa:	f04f 0a00 	mov.w	sl, #0
 800e6ae:	e7ae      	b.n	800e60e <__gethex+0x202>
 800e6b0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e6b4:	42a8      	cmp	r0, r5
 800e6b6:	dd72      	ble.n	800e79e <__gethex+0x392>
 800e6b8:	1b45      	subs	r5, r0, r5
 800e6ba:	42ae      	cmp	r6, r5
 800e6bc:	dc36      	bgt.n	800e72c <__gethex+0x320>
 800e6be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e6c2:	2b02      	cmp	r3, #2
 800e6c4:	d02a      	beq.n	800e71c <__gethex+0x310>
 800e6c6:	2b03      	cmp	r3, #3
 800e6c8:	d02c      	beq.n	800e724 <__gethex+0x318>
 800e6ca:	2b01      	cmp	r3, #1
 800e6cc:	d11c      	bne.n	800e708 <__gethex+0x2fc>
 800e6ce:	42ae      	cmp	r6, r5
 800e6d0:	d11a      	bne.n	800e708 <__gethex+0x2fc>
 800e6d2:	2e01      	cmp	r6, #1
 800e6d4:	d112      	bne.n	800e6fc <__gethex+0x2f0>
 800e6d6:	9a04      	ldr	r2, [sp, #16]
 800e6d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e6dc:	6013      	str	r3, [r2, #0]
 800e6de:	2301      	movs	r3, #1
 800e6e0:	6123      	str	r3, [r4, #16]
 800e6e2:	f8c9 3000 	str.w	r3, [r9]
 800e6e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e6e8:	2762      	movs	r7, #98	; 0x62
 800e6ea:	601c      	str	r4, [r3, #0]
 800e6ec:	e723      	b.n	800e536 <__gethex+0x12a>
 800e6ee:	bf00      	nop
 800e6f0:	08010798 	.word	0x08010798
 800e6f4:	08010720 	.word	0x08010720
 800e6f8:	08010731 	.word	0x08010731
 800e6fc:	1e71      	subs	r1, r6, #1
 800e6fe:	4620      	mov	r0, r4
 800e700:	f000 fe58 	bl	800f3b4 <__any_on>
 800e704:	2800      	cmp	r0, #0
 800e706:	d1e6      	bne.n	800e6d6 <__gethex+0x2ca>
 800e708:	ee18 0a10 	vmov	r0, s16
 800e70c:	4621      	mov	r1, r4
 800e70e:	f000 f9f1 	bl	800eaf4 <_Bfree>
 800e712:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e714:	2300      	movs	r3, #0
 800e716:	6013      	str	r3, [r2, #0]
 800e718:	2750      	movs	r7, #80	; 0x50
 800e71a:	e70c      	b.n	800e536 <__gethex+0x12a>
 800e71c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d1f2      	bne.n	800e708 <__gethex+0x2fc>
 800e722:	e7d8      	b.n	800e6d6 <__gethex+0x2ca>
 800e724:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e726:	2b00      	cmp	r3, #0
 800e728:	d1d5      	bne.n	800e6d6 <__gethex+0x2ca>
 800e72a:	e7ed      	b.n	800e708 <__gethex+0x2fc>
 800e72c:	1e6f      	subs	r7, r5, #1
 800e72e:	f1ba 0f00 	cmp.w	sl, #0
 800e732:	d131      	bne.n	800e798 <__gethex+0x38c>
 800e734:	b127      	cbz	r7, 800e740 <__gethex+0x334>
 800e736:	4639      	mov	r1, r7
 800e738:	4620      	mov	r0, r4
 800e73a:	f000 fe3b 	bl	800f3b4 <__any_on>
 800e73e:	4682      	mov	sl, r0
 800e740:	117b      	asrs	r3, r7, #5
 800e742:	2101      	movs	r1, #1
 800e744:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e748:	f007 071f 	and.w	r7, r7, #31
 800e74c:	fa01 f707 	lsl.w	r7, r1, r7
 800e750:	421f      	tst	r7, r3
 800e752:	4629      	mov	r1, r5
 800e754:	4620      	mov	r0, r4
 800e756:	bf18      	it	ne
 800e758:	f04a 0a02 	orrne.w	sl, sl, #2
 800e75c:	1b76      	subs	r6, r6, r5
 800e75e:	f7ff fded 	bl	800e33c <rshift>
 800e762:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e766:	2702      	movs	r7, #2
 800e768:	f1ba 0f00 	cmp.w	sl, #0
 800e76c:	d048      	beq.n	800e800 <__gethex+0x3f4>
 800e76e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e772:	2b02      	cmp	r3, #2
 800e774:	d015      	beq.n	800e7a2 <__gethex+0x396>
 800e776:	2b03      	cmp	r3, #3
 800e778:	d017      	beq.n	800e7aa <__gethex+0x39e>
 800e77a:	2b01      	cmp	r3, #1
 800e77c:	d109      	bne.n	800e792 <__gethex+0x386>
 800e77e:	f01a 0f02 	tst.w	sl, #2
 800e782:	d006      	beq.n	800e792 <__gethex+0x386>
 800e784:	f8d9 0000 	ldr.w	r0, [r9]
 800e788:	ea4a 0a00 	orr.w	sl, sl, r0
 800e78c:	f01a 0f01 	tst.w	sl, #1
 800e790:	d10e      	bne.n	800e7b0 <__gethex+0x3a4>
 800e792:	f047 0710 	orr.w	r7, r7, #16
 800e796:	e033      	b.n	800e800 <__gethex+0x3f4>
 800e798:	f04f 0a01 	mov.w	sl, #1
 800e79c:	e7d0      	b.n	800e740 <__gethex+0x334>
 800e79e:	2701      	movs	r7, #1
 800e7a0:	e7e2      	b.n	800e768 <__gethex+0x35c>
 800e7a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e7a4:	f1c3 0301 	rsb	r3, r3, #1
 800e7a8:	9315      	str	r3, [sp, #84]	; 0x54
 800e7aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d0f0      	beq.n	800e792 <__gethex+0x386>
 800e7b0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e7b4:	f104 0314 	add.w	r3, r4, #20
 800e7b8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e7bc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e7c0:	f04f 0c00 	mov.w	ip, #0
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7ca:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e7ce:	d01c      	beq.n	800e80a <__gethex+0x3fe>
 800e7d0:	3201      	adds	r2, #1
 800e7d2:	6002      	str	r2, [r0, #0]
 800e7d4:	2f02      	cmp	r7, #2
 800e7d6:	f104 0314 	add.w	r3, r4, #20
 800e7da:	d13f      	bne.n	800e85c <__gethex+0x450>
 800e7dc:	f8d8 2000 	ldr.w	r2, [r8]
 800e7e0:	3a01      	subs	r2, #1
 800e7e2:	42b2      	cmp	r2, r6
 800e7e4:	d10a      	bne.n	800e7fc <__gethex+0x3f0>
 800e7e6:	1171      	asrs	r1, r6, #5
 800e7e8:	2201      	movs	r2, #1
 800e7ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e7ee:	f006 061f 	and.w	r6, r6, #31
 800e7f2:	fa02 f606 	lsl.w	r6, r2, r6
 800e7f6:	421e      	tst	r6, r3
 800e7f8:	bf18      	it	ne
 800e7fa:	4617      	movne	r7, r2
 800e7fc:	f047 0720 	orr.w	r7, r7, #32
 800e800:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e802:	601c      	str	r4, [r3, #0]
 800e804:	9b04      	ldr	r3, [sp, #16]
 800e806:	601d      	str	r5, [r3, #0]
 800e808:	e695      	b.n	800e536 <__gethex+0x12a>
 800e80a:	4299      	cmp	r1, r3
 800e80c:	f843 cc04 	str.w	ip, [r3, #-4]
 800e810:	d8d8      	bhi.n	800e7c4 <__gethex+0x3b8>
 800e812:	68a3      	ldr	r3, [r4, #8]
 800e814:	459b      	cmp	fp, r3
 800e816:	db19      	blt.n	800e84c <__gethex+0x440>
 800e818:	6861      	ldr	r1, [r4, #4]
 800e81a:	ee18 0a10 	vmov	r0, s16
 800e81e:	3101      	adds	r1, #1
 800e820:	f000 f928 	bl	800ea74 <_Balloc>
 800e824:	4681      	mov	r9, r0
 800e826:	b918      	cbnz	r0, 800e830 <__gethex+0x424>
 800e828:	4b1a      	ldr	r3, [pc, #104]	; (800e894 <__gethex+0x488>)
 800e82a:	4602      	mov	r2, r0
 800e82c:	2184      	movs	r1, #132	; 0x84
 800e82e:	e6a8      	b.n	800e582 <__gethex+0x176>
 800e830:	6922      	ldr	r2, [r4, #16]
 800e832:	3202      	adds	r2, #2
 800e834:	f104 010c 	add.w	r1, r4, #12
 800e838:	0092      	lsls	r2, r2, #2
 800e83a:	300c      	adds	r0, #12
 800e83c:	f000 f90c 	bl	800ea58 <memcpy>
 800e840:	4621      	mov	r1, r4
 800e842:	ee18 0a10 	vmov	r0, s16
 800e846:	f000 f955 	bl	800eaf4 <_Bfree>
 800e84a:	464c      	mov	r4, r9
 800e84c:	6923      	ldr	r3, [r4, #16]
 800e84e:	1c5a      	adds	r2, r3, #1
 800e850:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e854:	6122      	str	r2, [r4, #16]
 800e856:	2201      	movs	r2, #1
 800e858:	615a      	str	r2, [r3, #20]
 800e85a:	e7bb      	b.n	800e7d4 <__gethex+0x3c8>
 800e85c:	6922      	ldr	r2, [r4, #16]
 800e85e:	455a      	cmp	r2, fp
 800e860:	dd0b      	ble.n	800e87a <__gethex+0x46e>
 800e862:	2101      	movs	r1, #1
 800e864:	4620      	mov	r0, r4
 800e866:	f7ff fd69 	bl	800e33c <rshift>
 800e86a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e86e:	3501      	adds	r5, #1
 800e870:	42ab      	cmp	r3, r5
 800e872:	f6ff aed0 	blt.w	800e616 <__gethex+0x20a>
 800e876:	2701      	movs	r7, #1
 800e878:	e7c0      	b.n	800e7fc <__gethex+0x3f0>
 800e87a:	f016 061f 	ands.w	r6, r6, #31
 800e87e:	d0fa      	beq.n	800e876 <__gethex+0x46a>
 800e880:	4453      	add	r3, sl
 800e882:	f1c6 0620 	rsb	r6, r6, #32
 800e886:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e88a:	f000 f9e5 	bl	800ec58 <__hi0bits>
 800e88e:	42b0      	cmp	r0, r6
 800e890:	dbe7      	blt.n	800e862 <__gethex+0x456>
 800e892:	e7f0      	b.n	800e876 <__gethex+0x46a>
 800e894:	08010720 	.word	0x08010720

0800e898 <L_shift>:
 800e898:	f1c2 0208 	rsb	r2, r2, #8
 800e89c:	0092      	lsls	r2, r2, #2
 800e89e:	b570      	push	{r4, r5, r6, lr}
 800e8a0:	f1c2 0620 	rsb	r6, r2, #32
 800e8a4:	6843      	ldr	r3, [r0, #4]
 800e8a6:	6804      	ldr	r4, [r0, #0]
 800e8a8:	fa03 f506 	lsl.w	r5, r3, r6
 800e8ac:	432c      	orrs	r4, r5
 800e8ae:	40d3      	lsrs	r3, r2
 800e8b0:	6004      	str	r4, [r0, #0]
 800e8b2:	f840 3f04 	str.w	r3, [r0, #4]!
 800e8b6:	4288      	cmp	r0, r1
 800e8b8:	d3f4      	bcc.n	800e8a4 <L_shift+0xc>
 800e8ba:	bd70      	pop	{r4, r5, r6, pc}

0800e8bc <__match>:
 800e8bc:	b530      	push	{r4, r5, lr}
 800e8be:	6803      	ldr	r3, [r0, #0]
 800e8c0:	3301      	adds	r3, #1
 800e8c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e8c6:	b914      	cbnz	r4, 800e8ce <__match+0x12>
 800e8c8:	6003      	str	r3, [r0, #0]
 800e8ca:	2001      	movs	r0, #1
 800e8cc:	bd30      	pop	{r4, r5, pc}
 800e8ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8d2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e8d6:	2d19      	cmp	r5, #25
 800e8d8:	bf98      	it	ls
 800e8da:	3220      	addls	r2, #32
 800e8dc:	42a2      	cmp	r2, r4
 800e8de:	d0f0      	beq.n	800e8c2 <__match+0x6>
 800e8e0:	2000      	movs	r0, #0
 800e8e2:	e7f3      	b.n	800e8cc <__match+0x10>

0800e8e4 <__hexnan>:
 800e8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8e8:	680b      	ldr	r3, [r1, #0]
 800e8ea:	115e      	asrs	r6, r3, #5
 800e8ec:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e8f0:	f013 031f 	ands.w	r3, r3, #31
 800e8f4:	b087      	sub	sp, #28
 800e8f6:	bf18      	it	ne
 800e8f8:	3604      	addne	r6, #4
 800e8fa:	2500      	movs	r5, #0
 800e8fc:	1f37      	subs	r7, r6, #4
 800e8fe:	4690      	mov	r8, r2
 800e900:	6802      	ldr	r2, [r0, #0]
 800e902:	9301      	str	r3, [sp, #4]
 800e904:	4682      	mov	sl, r0
 800e906:	f846 5c04 	str.w	r5, [r6, #-4]
 800e90a:	46b9      	mov	r9, r7
 800e90c:	463c      	mov	r4, r7
 800e90e:	9502      	str	r5, [sp, #8]
 800e910:	46ab      	mov	fp, r5
 800e912:	7851      	ldrb	r1, [r2, #1]
 800e914:	1c53      	adds	r3, r2, #1
 800e916:	9303      	str	r3, [sp, #12]
 800e918:	b341      	cbz	r1, 800e96c <__hexnan+0x88>
 800e91a:	4608      	mov	r0, r1
 800e91c:	9205      	str	r2, [sp, #20]
 800e91e:	9104      	str	r1, [sp, #16]
 800e920:	f7ff fd5e 	bl	800e3e0 <__hexdig_fun>
 800e924:	2800      	cmp	r0, #0
 800e926:	d14f      	bne.n	800e9c8 <__hexnan+0xe4>
 800e928:	9904      	ldr	r1, [sp, #16]
 800e92a:	9a05      	ldr	r2, [sp, #20]
 800e92c:	2920      	cmp	r1, #32
 800e92e:	d818      	bhi.n	800e962 <__hexnan+0x7e>
 800e930:	9b02      	ldr	r3, [sp, #8]
 800e932:	459b      	cmp	fp, r3
 800e934:	dd13      	ble.n	800e95e <__hexnan+0x7a>
 800e936:	454c      	cmp	r4, r9
 800e938:	d206      	bcs.n	800e948 <__hexnan+0x64>
 800e93a:	2d07      	cmp	r5, #7
 800e93c:	dc04      	bgt.n	800e948 <__hexnan+0x64>
 800e93e:	462a      	mov	r2, r5
 800e940:	4649      	mov	r1, r9
 800e942:	4620      	mov	r0, r4
 800e944:	f7ff ffa8 	bl	800e898 <L_shift>
 800e948:	4544      	cmp	r4, r8
 800e94a:	d950      	bls.n	800e9ee <__hexnan+0x10a>
 800e94c:	2300      	movs	r3, #0
 800e94e:	f1a4 0904 	sub.w	r9, r4, #4
 800e952:	f844 3c04 	str.w	r3, [r4, #-4]
 800e956:	f8cd b008 	str.w	fp, [sp, #8]
 800e95a:	464c      	mov	r4, r9
 800e95c:	461d      	mov	r5, r3
 800e95e:	9a03      	ldr	r2, [sp, #12]
 800e960:	e7d7      	b.n	800e912 <__hexnan+0x2e>
 800e962:	2929      	cmp	r1, #41	; 0x29
 800e964:	d156      	bne.n	800ea14 <__hexnan+0x130>
 800e966:	3202      	adds	r2, #2
 800e968:	f8ca 2000 	str.w	r2, [sl]
 800e96c:	f1bb 0f00 	cmp.w	fp, #0
 800e970:	d050      	beq.n	800ea14 <__hexnan+0x130>
 800e972:	454c      	cmp	r4, r9
 800e974:	d206      	bcs.n	800e984 <__hexnan+0xa0>
 800e976:	2d07      	cmp	r5, #7
 800e978:	dc04      	bgt.n	800e984 <__hexnan+0xa0>
 800e97a:	462a      	mov	r2, r5
 800e97c:	4649      	mov	r1, r9
 800e97e:	4620      	mov	r0, r4
 800e980:	f7ff ff8a 	bl	800e898 <L_shift>
 800e984:	4544      	cmp	r4, r8
 800e986:	d934      	bls.n	800e9f2 <__hexnan+0x10e>
 800e988:	f1a8 0204 	sub.w	r2, r8, #4
 800e98c:	4623      	mov	r3, r4
 800e98e:	f853 1b04 	ldr.w	r1, [r3], #4
 800e992:	f842 1f04 	str.w	r1, [r2, #4]!
 800e996:	429f      	cmp	r7, r3
 800e998:	d2f9      	bcs.n	800e98e <__hexnan+0xaa>
 800e99a:	1b3b      	subs	r3, r7, r4
 800e99c:	f023 0303 	bic.w	r3, r3, #3
 800e9a0:	3304      	adds	r3, #4
 800e9a2:	3401      	adds	r4, #1
 800e9a4:	3e03      	subs	r6, #3
 800e9a6:	42b4      	cmp	r4, r6
 800e9a8:	bf88      	it	hi
 800e9aa:	2304      	movhi	r3, #4
 800e9ac:	4443      	add	r3, r8
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	f843 2b04 	str.w	r2, [r3], #4
 800e9b4:	429f      	cmp	r7, r3
 800e9b6:	d2fb      	bcs.n	800e9b0 <__hexnan+0xcc>
 800e9b8:	683b      	ldr	r3, [r7, #0]
 800e9ba:	b91b      	cbnz	r3, 800e9c4 <__hexnan+0xe0>
 800e9bc:	4547      	cmp	r7, r8
 800e9be:	d127      	bne.n	800ea10 <__hexnan+0x12c>
 800e9c0:	2301      	movs	r3, #1
 800e9c2:	603b      	str	r3, [r7, #0]
 800e9c4:	2005      	movs	r0, #5
 800e9c6:	e026      	b.n	800ea16 <__hexnan+0x132>
 800e9c8:	3501      	adds	r5, #1
 800e9ca:	2d08      	cmp	r5, #8
 800e9cc:	f10b 0b01 	add.w	fp, fp, #1
 800e9d0:	dd06      	ble.n	800e9e0 <__hexnan+0xfc>
 800e9d2:	4544      	cmp	r4, r8
 800e9d4:	d9c3      	bls.n	800e95e <__hexnan+0x7a>
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	f844 3c04 	str.w	r3, [r4, #-4]
 800e9dc:	2501      	movs	r5, #1
 800e9de:	3c04      	subs	r4, #4
 800e9e0:	6822      	ldr	r2, [r4, #0]
 800e9e2:	f000 000f 	and.w	r0, r0, #15
 800e9e6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e9ea:	6022      	str	r2, [r4, #0]
 800e9ec:	e7b7      	b.n	800e95e <__hexnan+0x7a>
 800e9ee:	2508      	movs	r5, #8
 800e9f0:	e7b5      	b.n	800e95e <__hexnan+0x7a>
 800e9f2:	9b01      	ldr	r3, [sp, #4]
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d0df      	beq.n	800e9b8 <__hexnan+0xd4>
 800e9f8:	f04f 32ff 	mov.w	r2, #4294967295
 800e9fc:	f1c3 0320 	rsb	r3, r3, #32
 800ea00:	fa22 f303 	lsr.w	r3, r2, r3
 800ea04:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ea08:	401a      	ands	r2, r3
 800ea0a:	f846 2c04 	str.w	r2, [r6, #-4]
 800ea0e:	e7d3      	b.n	800e9b8 <__hexnan+0xd4>
 800ea10:	3f04      	subs	r7, #4
 800ea12:	e7d1      	b.n	800e9b8 <__hexnan+0xd4>
 800ea14:	2004      	movs	r0, #4
 800ea16:	b007      	add	sp, #28
 800ea18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ea1c <_localeconv_r>:
 800ea1c:	4800      	ldr	r0, [pc, #0]	; (800ea20 <_localeconv_r+0x4>)
 800ea1e:	4770      	bx	lr
 800ea20:	20000274 	.word	0x20000274

0800ea24 <malloc>:
 800ea24:	4b02      	ldr	r3, [pc, #8]	; (800ea30 <malloc+0xc>)
 800ea26:	4601      	mov	r1, r0
 800ea28:	6818      	ldr	r0, [r3, #0]
 800ea2a:	f000 bd67 	b.w	800f4fc <_malloc_r>
 800ea2e:	bf00      	nop
 800ea30:	2000011c 	.word	0x2000011c

0800ea34 <__ascii_mbtowc>:
 800ea34:	b082      	sub	sp, #8
 800ea36:	b901      	cbnz	r1, 800ea3a <__ascii_mbtowc+0x6>
 800ea38:	a901      	add	r1, sp, #4
 800ea3a:	b142      	cbz	r2, 800ea4e <__ascii_mbtowc+0x1a>
 800ea3c:	b14b      	cbz	r3, 800ea52 <__ascii_mbtowc+0x1e>
 800ea3e:	7813      	ldrb	r3, [r2, #0]
 800ea40:	600b      	str	r3, [r1, #0]
 800ea42:	7812      	ldrb	r2, [r2, #0]
 800ea44:	1e10      	subs	r0, r2, #0
 800ea46:	bf18      	it	ne
 800ea48:	2001      	movne	r0, #1
 800ea4a:	b002      	add	sp, #8
 800ea4c:	4770      	bx	lr
 800ea4e:	4610      	mov	r0, r2
 800ea50:	e7fb      	b.n	800ea4a <__ascii_mbtowc+0x16>
 800ea52:	f06f 0001 	mvn.w	r0, #1
 800ea56:	e7f8      	b.n	800ea4a <__ascii_mbtowc+0x16>

0800ea58 <memcpy>:
 800ea58:	440a      	add	r2, r1
 800ea5a:	4291      	cmp	r1, r2
 800ea5c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ea60:	d100      	bne.n	800ea64 <memcpy+0xc>
 800ea62:	4770      	bx	lr
 800ea64:	b510      	push	{r4, lr}
 800ea66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea6e:	4291      	cmp	r1, r2
 800ea70:	d1f9      	bne.n	800ea66 <memcpy+0xe>
 800ea72:	bd10      	pop	{r4, pc}

0800ea74 <_Balloc>:
 800ea74:	b570      	push	{r4, r5, r6, lr}
 800ea76:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ea78:	4604      	mov	r4, r0
 800ea7a:	460d      	mov	r5, r1
 800ea7c:	b976      	cbnz	r6, 800ea9c <_Balloc+0x28>
 800ea7e:	2010      	movs	r0, #16
 800ea80:	f7ff ffd0 	bl	800ea24 <malloc>
 800ea84:	4602      	mov	r2, r0
 800ea86:	6260      	str	r0, [r4, #36]	; 0x24
 800ea88:	b920      	cbnz	r0, 800ea94 <_Balloc+0x20>
 800ea8a:	4b18      	ldr	r3, [pc, #96]	; (800eaec <_Balloc+0x78>)
 800ea8c:	4818      	ldr	r0, [pc, #96]	; (800eaf0 <_Balloc+0x7c>)
 800ea8e:	2166      	movs	r1, #102	; 0x66
 800ea90:	f000 ff40 	bl	800f914 <__assert_func>
 800ea94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ea98:	6006      	str	r6, [r0, #0]
 800ea9a:	60c6      	str	r6, [r0, #12]
 800ea9c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ea9e:	68f3      	ldr	r3, [r6, #12]
 800eaa0:	b183      	cbz	r3, 800eac4 <_Balloc+0x50>
 800eaa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eaa4:	68db      	ldr	r3, [r3, #12]
 800eaa6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eaaa:	b9b8      	cbnz	r0, 800eadc <_Balloc+0x68>
 800eaac:	2101      	movs	r1, #1
 800eaae:	fa01 f605 	lsl.w	r6, r1, r5
 800eab2:	1d72      	adds	r2, r6, #5
 800eab4:	0092      	lsls	r2, r2, #2
 800eab6:	4620      	mov	r0, r4
 800eab8:	f000 fc9d 	bl	800f3f6 <_calloc_r>
 800eabc:	b160      	cbz	r0, 800ead8 <_Balloc+0x64>
 800eabe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800eac2:	e00e      	b.n	800eae2 <_Balloc+0x6e>
 800eac4:	2221      	movs	r2, #33	; 0x21
 800eac6:	2104      	movs	r1, #4
 800eac8:	4620      	mov	r0, r4
 800eaca:	f000 fc94 	bl	800f3f6 <_calloc_r>
 800eace:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ead0:	60f0      	str	r0, [r6, #12]
 800ead2:	68db      	ldr	r3, [r3, #12]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d1e4      	bne.n	800eaa2 <_Balloc+0x2e>
 800ead8:	2000      	movs	r0, #0
 800eada:	bd70      	pop	{r4, r5, r6, pc}
 800eadc:	6802      	ldr	r2, [r0, #0]
 800eade:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800eae2:	2300      	movs	r3, #0
 800eae4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800eae8:	e7f7      	b.n	800eada <_Balloc+0x66>
 800eaea:	bf00      	nop
 800eaec:	080106ae 	.word	0x080106ae
 800eaf0:	080107ac 	.word	0x080107ac

0800eaf4 <_Bfree>:
 800eaf4:	b570      	push	{r4, r5, r6, lr}
 800eaf6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800eaf8:	4605      	mov	r5, r0
 800eafa:	460c      	mov	r4, r1
 800eafc:	b976      	cbnz	r6, 800eb1c <_Bfree+0x28>
 800eafe:	2010      	movs	r0, #16
 800eb00:	f7ff ff90 	bl	800ea24 <malloc>
 800eb04:	4602      	mov	r2, r0
 800eb06:	6268      	str	r0, [r5, #36]	; 0x24
 800eb08:	b920      	cbnz	r0, 800eb14 <_Bfree+0x20>
 800eb0a:	4b09      	ldr	r3, [pc, #36]	; (800eb30 <_Bfree+0x3c>)
 800eb0c:	4809      	ldr	r0, [pc, #36]	; (800eb34 <_Bfree+0x40>)
 800eb0e:	218a      	movs	r1, #138	; 0x8a
 800eb10:	f000 ff00 	bl	800f914 <__assert_func>
 800eb14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eb18:	6006      	str	r6, [r0, #0]
 800eb1a:	60c6      	str	r6, [r0, #12]
 800eb1c:	b13c      	cbz	r4, 800eb2e <_Bfree+0x3a>
 800eb1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800eb20:	6862      	ldr	r2, [r4, #4]
 800eb22:	68db      	ldr	r3, [r3, #12]
 800eb24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800eb28:	6021      	str	r1, [r4, #0]
 800eb2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800eb2e:	bd70      	pop	{r4, r5, r6, pc}
 800eb30:	080106ae 	.word	0x080106ae
 800eb34:	080107ac 	.word	0x080107ac

0800eb38 <__multadd>:
 800eb38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb3c:	690d      	ldr	r5, [r1, #16]
 800eb3e:	4607      	mov	r7, r0
 800eb40:	460c      	mov	r4, r1
 800eb42:	461e      	mov	r6, r3
 800eb44:	f101 0c14 	add.w	ip, r1, #20
 800eb48:	2000      	movs	r0, #0
 800eb4a:	f8dc 3000 	ldr.w	r3, [ip]
 800eb4e:	b299      	uxth	r1, r3
 800eb50:	fb02 6101 	mla	r1, r2, r1, r6
 800eb54:	0c1e      	lsrs	r6, r3, #16
 800eb56:	0c0b      	lsrs	r3, r1, #16
 800eb58:	fb02 3306 	mla	r3, r2, r6, r3
 800eb5c:	b289      	uxth	r1, r1
 800eb5e:	3001      	adds	r0, #1
 800eb60:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800eb64:	4285      	cmp	r5, r0
 800eb66:	f84c 1b04 	str.w	r1, [ip], #4
 800eb6a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800eb6e:	dcec      	bgt.n	800eb4a <__multadd+0x12>
 800eb70:	b30e      	cbz	r6, 800ebb6 <__multadd+0x7e>
 800eb72:	68a3      	ldr	r3, [r4, #8]
 800eb74:	42ab      	cmp	r3, r5
 800eb76:	dc19      	bgt.n	800ebac <__multadd+0x74>
 800eb78:	6861      	ldr	r1, [r4, #4]
 800eb7a:	4638      	mov	r0, r7
 800eb7c:	3101      	adds	r1, #1
 800eb7e:	f7ff ff79 	bl	800ea74 <_Balloc>
 800eb82:	4680      	mov	r8, r0
 800eb84:	b928      	cbnz	r0, 800eb92 <__multadd+0x5a>
 800eb86:	4602      	mov	r2, r0
 800eb88:	4b0c      	ldr	r3, [pc, #48]	; (800ebbc <__multadd+0x84>)
 800eb8a:	480d      	ldr	r0, [pc, #52]	; (800ebc0 <__multadd+0x88>)
 800eb8c:	21b5      	movs	r1, #181	; 0xb5
 800eb8e:	f000 fec1 	bl	800f914 <__assert_func>
 800eb92:	6922      	ldr	r2, [r4, #16]
 800eb94:	3202      	adds	r2, #2
 800eb96:	f104 010c 	add.w	r1, r4, #12
 800eb9a:	0092      	lsls	r2, r2, #2
 800eb9c:	300c      	adds	r0, #12
 800eb9e:	f7ff ff5b 	bl	800ea58 <memcpy>
 800eba2:	4621      	mov	r1, r4
 800eba4:	4638      	mov	r0, r7
 800eba6:	f7ff ffa5 	bl	800eaf4 <_Bfree>
 800ebaa:	4644      	mov	r4, r8
 800ebac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ebb0:	3501      	adds	r5, #1
 800ebb2:	615e      	str	r6, [r3, #20]
 800ebb4:	6125      	str	r5, [r4, #16]
 800ebb6:	4620      	mov	r0, r4
 800ebb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebbc:	08010720 	.word	0x08010720
 800ebc0:	080107ac 	.word	0x080107ac

0800ebc4 <__s2b>:
 800ebc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ebc8:	460c      	mov	r4, r1
 800ebca:	4615      	mov	r5, r2
 800ebcc:	461f      	mov	r7, r3
 800ebce:	2209      	movs	r2, #9
 800ebd0:	3308      	adds	r3, #8
 800ebd2:	4606      	mov	r6, r0
 800ebd4:	fb93 f3f2 	sdiv	r3, r3, r2
 800ebd8:	2100      	movs	r1, #0
 800ebda:	2201      	movs	r2, #1
 800ebdc:	429a      	cmp	r2, r3
 800ebde:	db09      	blt.n	800ebf4 <__s2b+0x30>
 800ebe0:	4630      	mov	r0, r6
 800ebe2:	f7ff ff47 	bl	800ea74 <_Balloc>
 800ebe6:	b940      	cbnz	r0, 800ebfa <__s2b+0x36>
 800ebe8:	4602      	mov	r2, r0
 800ebea:	4b19      	ldr	r3, [pc, #100]	; (800ec50 <__s2b+0x8c>)
 800ebec:	4819      	ldr	r0, [pc, #100]	; (800ec54 <__s2b+0x90>)
 800ebee:	21ce      	movs	r1, #206	; 0xce
 800ebf0:	f000 fe90 	bl	800f914 <__assert_func>
 800ebf4:	0052      	lsls	r2, r2, #1
 800ebf6:	3101      	adds	r1, #1
 800ebf8:	e7f0      	b.n	800ebdc <__s2b+0x18>
 800ebfa:	9b08      	ldr	r3, [sp, #32]
 800ebfc:	6143      	str	r3, [r0, #20]
 800ebfe:	2d09      	cmp	r5, #9
 800ec00:	f04f 0301 	mov.w	r3, #1
 800ec04:	6103      	str	r3, [r0, #16]
 800ec06:	dd16      	ble.n	800ec36 <__s2b+0x72>
 800ec08:	f104 0909 	add.w	r9, r4, #9
 800ec0c:	46c8      	mov	r8, r9
 800ec0e:	442c      	add	r4, r5
 800ec10:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ec14:	4601      	mov	r1, r0
 800ec16:	3b30      	subs	r3, #48	; 0x30
 800ec18:	220a      	movs	r2, #10
 800ec1a:	4630      	mov	r0, r6
 800ec1c:	f7ff ff8c 	bl	800eb38 <__multadd>
 800ec20:	45a0      	cmp	r8, r4
 800ec22:	d1f5      	bne.n	800ec10 <__s2b+0x4c>
 800ec24:	f1a5 0408 	sub.w	r4, r5, #8
 800ec28:	444c      	add	r4, r9
 800ec2a:	1b2d      	subs	r5, r5, r4
 800ec2c:	1963      	adds	r3, r4, r5
 800ec2e:	42bb      	cmp	r3, r7
 800ec30:	db04      	blt.n	800ec3c <__s2b+0x78>
 800ec32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec36:	340a      	adds	r4, #10
 800ec38:	2509      	movs	r5, #9
 800ec3a:	e7f6      	b.n	800ec2a <__s2b+0x66>
 800ec3c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ec40:	4601      	mov	r1, r0
 800ec42:	3b30      	subs	r3, #48	; 0x30
 800ec44:	220a      	movs	r2, #10
 800ec46:	4630      	mov	r0, r6
 800ec48:	f7ff ff76 	bl	800eb38 <__multadd>
 800ec4c:	e7ee      	b.n	800ec2c <__s2b+0x68>
 800ec4e:	bf00      	nop
 800ec50:	08010720 	.word	0x08010720
 800ec54:	080107ac 	.word	0x080107ac

0800ec58 <__hi0bits>:
 800ec58:	0c03      	lsrs	r3, r0, #16
 800ec5a:	041b      	lsls	r3, r3, #16
 800ec5c:	b9d3      	cbnz	r3, 800ec94 <__hi0bits+0x3c>
 800ec5e:	0400      	lsls	r0, r0, #16
 800ec60:	2310      	movs	r3, #16
 800ec62:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ec66:	bf04      	itt	eq
 800ec68:	0200      	lsleq	r0, r0, #8
 800ec6a:	3308      	addeq	r3, #8
 800ec6c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ec70:	bf04      	itt	eq
 800ec72:	0100      	lsleq	r0, r0, #4
 800ec74:	3304      	addeq	r3, #4
 800ec76:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ec7a:	bf04      	itt	eq
 800ec7c:	0080      	lsleq	r0, r0, #2
 800ec7e:	3302      	addeq	r3, #2
 800ec80:	2800      	cmp	r0, #0
 800ec82:	db05      	blt.n	800ec90 <__hi0bits+0x38>
 800ec84:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ec88:	f103 0301 	add.w	r3, r3, #1
 800ec8c:	bf08      	it	eq
 800ec8e:	2320      	moveq	r3, #32
 800ec90:	4618      	mov	r0, r3
 800ec92:	4770      	bx	lr
 800ec94:	2300      	movs	r3, #0
 800ec96:	e7e4      	b.n	800ec62 <__hi0bits+0xa>

0800ec98 <__lo0bits>:
 800ec98:	6803      	ldr	r3, [r0, #0]
 800ec9a:	f013 0207 	ands.w	r2, r3, #7
 800ec9e:	4601      	mov	r1, r0
 800eca0:	d00b      	beq.n	800ecba <__lo0bits+0x22>
 800eca2:	07da      	lsls	r2, r3, #31
 800eca4:	d423      	bmi.n	800ecee <__lo0bits+0x56>
 800eca6:	0798      	lsls	r0, r3, #30
 800eca8:	bf49      	itett	mi
 800ecaa:	085b      	lsrmi	r3, r3, #1
 800ecac:	089b      	lsrpl	r3, r3, #2
 800ecae:	2001      	movmi	r0, #1
 800ecb0:	600b      	strmi	r3, [r1, #0]
 800ecb2:	bf5c      	itt	pl
 800ecb4:	600b      	strpl	r3, [r1, #0]
 800ecb6:	2002      	movpl	r0, #2
 800ecb8:	4770      	bx	lr
 800ecba:	b298      	uxth	r0, r3
 800ecbc:	b9a8      	cbnz	r0, 800ecea <__lo0bits+0x52>
 800ecbe:	0c1b      	lsrs	r3, r3, #16
 800ecc0:	2010      	movs	r0, #16
 800ecc2:	b2da      	uxtb	r2, r3
 800ecc4:	b90a      	cbnz	r2, 800ecca <__lo0bits+0x32>
 800ecc6:	3008      	adds	r0, #8
 800ecc8:	0a1b      	lsrs	r3, r3, #8
 800ecca:	071a      	lsls	r2, r3, #28
 800eccc:	bf04      	itt	eq
 800ecce:	091b      	lsreq	r3, r3, #4
 800ecd0:	3004      	addeq	r0, #4
 800ecd2:	079a      	lsls	r2, r3, #30
 800ecd4:	bf04      	itt	eq
 800ecd6:	089b      	lsreq	r3, r3, #2
 800ecd8:	3002      	addeq	r0, #2
 800ecda:	07da      	lsls	r2, r3, #31
 800ecdc:	d403      	bmi.n	800ece6 <__lo0bits+0x4e>
 800ecde:	085b      	lsrs	r3, r3, #1
 800ece0:	f100 0001 	add.w	r0, r0, #1
 800ece4:	d005      	beq.n	800ecf2 <__lo0bits+0x5a>
 800ece6:	600b      	str	r3, [r1, #0]
 800ece8:	4770      	bx	lr
 800ecea:	4610      	mov	r0, r2
 800ecec:	e7e9      	b.n	800ecc2 <__lo0bits+0x2a>
 800ecee:	2000      	movs	r0, #0
 800ecf0:	4770      	bx	lr
 800ecf2:	2020      	movs	r0, #32
 800ecf4:	4770      	bx	lr
	...

0800ecf8 <__i2b>:
 800ecf8:	b510      	push	{r4, lr}
 800ecfa:	460c      	mov	r4, r1
 800ecfc:	2101      	movs	r1, #1
 800ecfe:	f7ff feb9 	bl	800ea74 <_Balloc>
 800ed02:	4602      	mov	r2, r0
 800ed04:	b928      	cbnz	r0, 800ed12 <__i2b+0x1a>
 800ed06:	4b05      	ldr	r3, [pc, #20]	; (800ed1c <__i2b+0x24>)
 800ed08:	4805      	ldr	r0, [pc, #20]	; (800ed20 <__i2b+0x28>)
 800ed0a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ed0e:	f000 fe01 	bl	800f914 <__assert_func>
 800ed12:	2301      	movs	r3, #1
 800ed14:	6144      	str	r4, [r0, #20]
 800ed16:	6103      	str	r3, [r0, #16]
 800ed18:	bd10      	pop	{r4, pc}
 800ed1a:	bf00      	nop
 800ed1c:	08010720 	.word	0x08010720
 800ed20:	080107ac 	.word	0x080107ac

0800ed24 <__multiply>:
 800ed24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed28:	4691      	mov	r9, r2
 800ed2a:	690a      	ldr	r2, [r1, #16]
 800ed2c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ed30:	429a      	cmp	r2, r3
 800ed32:	bfb8      	it	lt
 800ed34:	460b      	movlt	r3, r1
 800ed36:	460c      	mov	r4, r1
 800ed38:	bfbc      	itt	lt
 800ed3a:	464c      	movlt	r4, r9
 800ed3c:	4699      	movlt	r9, r3
 800ed3e:	6927      	ldr	r7, [r4, #16]
 800ed40:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ed44:	68a3      	ldr	r3, [r4, #8]
 800ed46:	6861      	ldr	r1, [r4, #4]
 800ed48:	eb07 060a 	add.w	r6, r7, sl
 800ed4c:	42b3      	cmp	r3, r6
 800ed4e:	b085      	sub	sp, #20
 800ed50:	bfb8      	it	lt
 800ed52:	3101      	addlt	r1, #1
 800ed54:	f7ff fe8e 	bl	800ea74 <_Balloc>
 800ed58:	b930      	cbnz	r0, 800ed68 <__multiply+0x44>
 800ed5a:	4602      	mov	r2, r0
 800ed5c:	4b44      	ldr	r3, [pc, #272]	; (800ee70 <__multiply+0x14c>)
 800ed5e:	4845      	ldr	r0, [pc, #276]	; (800ee74 <__multiply+0x150>)
 800ed60:	f240 115d 	movw	r1, #349	; 0x15d
 800ed64:	f000 fdd6 	bl	800f914 <__assert_func>
 800ed68:	f100 0514 	add.w	r5, r0, #20
 800ed6c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ed70:	462b      	mov	r3, r5
 800ed72:	2200      	movs	r2, #0
 800ed74:	4543      	cmp	r3, r8
 800ed76:	d321      	bcc.n	800edbc <__multiply+0x98>
 800ed78:	f104 0314 	add.w	r3, r4, #20
 800ed7c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ed80:	f109 0314 	add.w	r3, r9, #20
 800ed84:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ed88:	9202      	str	r2, [sp, #8]
 800ed8a:	1b3a      	subs	r2, r7, r4
 800ed8c:	3a15      	subs	r2, #21
 800ed8e:	f022 0203 	bic.w	r2, r2, #3
 800ed92:	3204      	adds	r2, #4
 800ed94:	f104 0115 	add.w	r1, r4, #21
 800ed98:	428f      	cmp	r7, r1
 800ed9a:	bf38      	it	cc
 800ed9c:	2204      	movcc	r2, #4
 800ed9e:	9201      	str	r2, [sp, #4]
 800eda0:	9a02      	ldr	r2, [sp, #8]
 800eda2:	9303      	str	r3, [sp, #12]
 800eda4:	429a      	cmp	r2, r3
 800eda6:	d80c      	bhi.n	800edc2 <__multiply+0x9e>
 800eda8:	2e00      	cmp	r6, #0
 800edaa:	dd03      	ble.n	800edb4 <__multiply+0x90>
 800edac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d05a      	beq.n	800ee6a <__multiply+0x146>
 800edb4:	6106      	str	r6, [r0, #16]
 800edb6:	b005      	add	sp, #20
 800edb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edbc:	f843 2b04 	str.w	r2, [r3], #4
 800edc0:	e7d8      	b.n	800ed74 <__multiply+0x50>
 800edc2:	f8b3 a000 	ldrh.w	sl, [r3]
 800edc6:	f1ba 0f00 	cmp.w	sl, #0
 800edca:	d024      	beq.n	800ee16 <__multiply+0xf2>
 800edcc:	f104 0e14 	add.w	lr, r4, #20
 800edd0:	46a9      	mov	r9, r5
 800edd2:	f04f 0c00 	mov.w	ip, #0
 800edd6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800edda:	f8d9 1000 	ldr.w	r1, [r9]
 800edde:	fa1f fb82 	uxth.w	fp, r2
 800ede2:	b289      	uxth	r1, r1
 800ede4:	fb0a 110b 	mla	r1, sl, fp, r1
 800ede8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800edec:	f8d9 2000 	ldr.w	r2, [r9]
 800edf0:	4461      	add	r1, ip
 800edf2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800edf6:	fb0a c20b 	mla	r2, sl, fp, ip
 800edfa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800edfe:	b289      	uxth	r1, r1
 800ee00:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ee04:	4577      	cmp	r7, lr
 800ee06:	f849 1b04 	str.w	r1, [r9], #4
 800ee0a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ee0e:	d8e2      	bhi.n	800edd6 <__multiply+0xb2>
 800ee10:	9a01      	ldr	r2, [sp, #4]
 800ee12:	f845 c002 	str.w	ip, [r5, r2]
 800ee16:	9a03      	ldr	r2, [sp, #12]
 800ee18:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ee1c:	3304      	adds	r3, #4
 800ee1e:	f1b9 0f00 	cmp.w	r9, #0
 800ee22:	d020      	beq.n	800ee66 <__multiply+0x142>
 800ee24:	6829      	ldr	r1, [r5, #0]
 800ee26:	f104 0c14 	add.w	ip, r4, #20
 800ee2a:	46ae      	mov	lr, r5
 800ee2c:	f04f 0a00 	mov.w	sl, #0
 800ee30:	f8bc b000 	ldrh.w	fp, [ip]
 800ee34:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ee38:	fb09 220b 	mla	r2, r9, fp, r2
 800ee3c:	4492      	add	sl, r2
 800ee3e:	b289      	uxth	r1, r1
 800ee40:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ee44:	f84e 1b04 	str.w	r1, [lr], #4
 800ee48:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ee4c:	f8be 1000 	ldrh.w	r1, [lr]
 800ee50:	0c12      	lsrs	r2, r2, #16
 800ee52:	fb09 1102 	mla	r1, r9, r2, r1
 800ee56:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ee5a:	4567      	cmp	r7, ip
 800ee5c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ee60:	d8e6      	bhi.n	800ee30 <__multiply+0x10c>
 800ee62:	9a01      	ldr	r2, [sp, #4]
 800ee64:	50a9      	str	r1, [r5, r2]
 800ee66:	3504      	adds	r5, #4
 800ee68:	e79a      	b.n	800eda0 <__multiply+0x7c>
 800ee6a:	3e01      	subs	r6, #1
 800ee6c:	e79c      	b.n	800eda8 <__multiply+0x84>
 800ee6e:	bf00      	nop
 800ee70:	08010720 	.word	0x08010720
 800ee74:	080107ac 	.word	0x080107ac

0800ee78 <__pow5mult>:
 800ee78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee7c:	4615      	mov	r5, r2
 800ee7e:	f012 0203 	ands.w	r2, r2, #3
 800ee82:	4606      	mov	r6, r0
 800ee84:	460f      	mov	r7, r1
 800ee86:	d007      	beq.n	800ee98 <__pow5mult+0x20>
 800ee88:	4c25      	ldr	r4, [pc, #148]	; (800ef20 <__pow5mult+0xa8>)
 800ee8a:	3a01      	subs	r2, #1
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ee92:	f7ff fe51 	bl	800eb38 <__multadd>
 800ee96:	4607      	mov	r7, r0
 800ee98:	10ad      	asrs	r5, r5, #2
 800ee9a:	d03d      	beq.n	800ef18 <__pow5mult+0xa0>
 800ee9c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ee9e:	b97c      	cbnz	r4, 800eec0 <__pow5mult+0x48>
 800eea0:	2010      	movs	r0, #16
 800eea2:	f7ff fdbf 	bl	800ea24 <malloc>
 800eea6:	4602      	mov	r2, r0
 800eea8:	6270      	str	r0, [r6, #36]	; 0x24
 800eeaa:	b928      	cbnz	r0, 800eeb8 <__pow5mult+0x40>
 800eeac:	4b1d      	ldr	r3, [pc, #116]	; (800ef24 <__pow5mult+0xac>)
 800eeae:	481e      	ldr	r0, [pc, #120]	; (800ef28 <__pow5mult+0xb0>)
 800eeb0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800eeb4:	f000 fd2e 	bl	800f914 <__assert_func>
 800eeb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eebc:	6004      	str	r4, [r0, #0]
 800eebe:	60c4      	str	r4, [r0, #12]
 800eec0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800eec4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eec8:	b94c      	cbnz	r4, 800eede <__pow5mult+0x66>
 800eeca:	f240 2171 	movw	r1, #625	; 0x271
 800eece:	4630      	mov	r0, r6
 800eed0:	f7ff ff12 	bl	800ecf8 <__i2b>
 800eed4:	2300      	movs	r3, #0
 800eed6:	f8c8 0008 	str.w	r0, [r8, #8]
 800eeda:	4604      	mov	r4, r0
 800eedc:	6003      	str	r3, [r0, #0]
 800eede:	f04f 0900 	mov.w	r9, #0
 800eee2:	07eb      	lsls	r3, r5, #31
 800eee4:	d50a      	bpl.n	800eefc <__pow5mult+0x84>
 800eee6:	4639      	mov	r1, r7
 800eee8:	4622      	mov	r2, r4
 800eeea:	4630      	mov	r0, r6
 800eeec:	f7ff ff1a 	bl	800ed24 <__multiply>
 800eef0:	4639      	mov	r1, r7
 800eef2:	4680      	mov	r8, r0
 800eef4:	4630      	mov	r0, r6
 800eef6:	f7ff fdfd 	bl	800eaf4 <_Bfree>
 800eefa:	4647      	mov	r7, r8
 800eefc:	106d      	asrs	r5, r5, #1
 800eefe:	d00b      	beq.n	800ef18 <__pow5mult+0xa0>
 800ef00:	6820      	ldr	r0, [r4, #0]
 800ef02:	b938      	cbnz	r0, 800ef14 <__pow5mult+0x9c>
 800ef04:	4622      	mov	r2, r4
 800ef06:	4621      	mov	r1, r4
 800ef08:	4630      	mov	r0, r6
 800ef0a:	f7ff ff0b 	bl	800ed24 <__multiply>
 800ef0e:	6020      	str	r0, [r4, #0]
 800ef10:	f8c0 9000 	str.w	r9, [r0]
 800ef14:	4604      	mov	r4, r0
 800ef16:	e7e4      	b.n	800eee2 <__pow5mult+0x6a>
 800ef18:	4638      	mov	r0, r7
 800ef1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef1e:	bf00      	nop
 800ef20:	080108f8 	.word	0x080108f8
 800ef24:	080106ae 	.word	0x080106ae
 800ef28:	080107ac 	.word	0x080107ac

0800ef2c <__lshift>:
 800ef2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef30:	460c      	mov	r4, r1
 800ef32:	6849      	ldr	r1, [r1, #4]
 800ef34:	6923      	ldr	r3, [r4, #16]
 800ef36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ef3a:	68a3      	ldr	r3, [r4, #8]
 800ef3c:	4607      	mov	r7, r0
 800ef3e:	4691      	mov	r9, r2
 800ef40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ef44:	f108 0601 	add.w	r6, r8, #1
 800ef48:	42b3      	cmp	r3, r6
 800ef4a:	db0b      	blt.n	800ef64 <__lshift+0x38>
 800ef4c:	4638      	mov	r0, r7
 800ef4e:	f7ff fd91 	bl	800ea74 <_Balloc>
 800ef52:	4605      	mov	r5, r0
 800ef54:	b948      	cbnz	r0, 800ef6a <__lshift+0x3e>
 800ef56:	4602      	mov	r2, r0
 800ef58:	4b2a      	ldr	r3, [pc, #168]	; (800f004 <__lshift+0xd8>)
 800ef5a:	482b      	ldr	r0, [pc, #172]	; (800f008 <__lshift+0xdc>)
 800ef5c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ef60:	f000 fcd8 	bl	800f914 <__assert_func>
 800ef64:	3101      	adds	r1, #1
 800ef66:	005b      	lsls	r3, r3, #1
 800ef68:	e7ee      	b.n	800ef48 <__lshift+0x1c>
 800ef6a:	2300      	movs	r3, #0
 800ef6c:	f100 0114 	add.w	r1, r0, #20
 800ef70:	f100 0210 	add.w	r2, r0, #16
 800ef74:	4618      	mov	r0, r3
 800ef76:	4553      	cmp	r3, sl
 800ef78:	db37      	blt.n	800efea <__lshift+0xbe>
 800ef7a:	6920      	ldr	r0, [r4, #16]
 800ef7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ef80:	f104 0314 	add.w	r3, r4, #20
 800ef84:	f019 091f 	ands.w	r9, r9, #31
 800ef88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ef8c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ef90:	d02f      	beq.n	800eff2 <__lshift+0xc6>
 800ef92:	f1c9 0e20 	rsb	lr, r9, #32
 800ef96:	468a      	mov	sl, r1
 800ef98:	f04f 0c00 	mov.w	ip, #0
 800ef9c:	681a      	ldr	r2, [r3, #0]
 800ef9e:	fa02 f209 	lsl.w	r2, r2, r9
 800efa2:	ea42 020c 	orr.w	r2, r2, ip
 800efa6:	f84a 2b04 	str.w	r2, [sl], #4
 800efaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800efae:	4298      	cmp	r0, r3
 800efb0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800efb4:	d8f2      	bhi.n	800ef9c <__lshift+0x70>
 800efb6:	1b03      	subs	r3, r0, r4
 800efb8:	3b15      	subs	r3, #21
 800efba:	f023 0303 	bic.w	r3, r3, #3
 800efbe:	3304      	adds	r3, #4
 800efc0:	f104 0215 	add.w	r2, r4, #21
 800efc4:	4290      	cmp	r0, r2
 800efc6:	bf38      	it	cc
 800efc8:	2304      	movcc	r3, #4
 800efca:	f841 c003 	str.w	ip, [r1, r3]
 800efce:	f1bc 0f00 	cmp.w	ip, #0
 800efd2:	d001      	beq.n	800efd8 <__lshift+0xac>
 800efd4:	f108 0602 	add.w	r6, r8, #2
 800efd8:	3e01      	subs	r6, #1
 800efda:	4638      	mov	r0, r7
 800efdc:	612e      	str	r6, [r5, #16]
 800efde:	4621      	mov	r1, r4
 800efe0:	f7ff fd88 	bl	800eaf4 <_Bfree>
 800efe4:	4628      	mov	r0, r5
 800efe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800efea:	f842 0f04 	str.w	r0, [r2, #4]!
 800efee:	3301      	adds	r3, #1
 800eff0:	e7c1      	b.n	800ef76 <__lshift+0x4a>
 800eff2:	3904      	subs	r1, #4
 800eff4:	f853 2b04 	ldr.w	r2, [r3], #4
 800eff8:	f841 2f04 	str.w	r2, [r1, #4]!
 800effc:	4298      	cmp	r0, r3
 800effe:	d8f9      	bhi.n	800eff4 <__lshift+0xc8>
 800f000:	e7ea      	b.n	800efd8 <__lshift+0xac>
 800f002:	bf00      	nop
 800f004:	08010720 	.word	0x08010720
 800f008:	080107ac 	.word	0x080107ac

0800f00c <__mcmp>:
 800f00c:	b530      	push	{r4, r5, lr}
 800f00e:	6902      	ldr	r2, [r0, #16]
 800f010:	690c      	ldr	r4, [r1, #16]
 800f012:	1b12      	subs	r2, r2, r4
 800f014:	d10e      	bne.n	800f034 <__mcmp+0x28>
 800f016:	f100 0314 	add.w	r3, r0, #20
 800f01a:	3114      	adds	r1, #20
 800f01c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f020:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f024:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f028:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f02c:	42a5      	cmp	r5, r4
 800f02e:	d003      	beq.n	800f038 <__mcmp+0x2c>
 800f030:	d305      	bcc.n	800f03e <__mcmp+0x32>
 800f032:	2201      	movs	r2, #1
 800f034:	4610      	mov	r0, r2
 800f036:	bd30      	pop	{r4, r5, pc}
 800f038:	4283      	cmp	r3, r0
 800f03a:	d3f3      	bcc.n	800f024 <__mcmp+0x18>
 800f03c:	e7fa      	b.n	800f034 <__mcmp+0x28>
 800f03e:	f04f 32ff 	mov.w	r2, #4294967295
 800f042:	e7f7      	b.n	800f034 <__mcmp+0x28>

0800f044 <__mdiff>:
 800f044:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f048:	460c      	mov	r4, r1
 800f04a:	4606      	mov	r6, r0
 800f04c:	4611      	mov	r1, r2
 800f04e:	4620      	mov	r0, r4
 800f050:	4690      	mov	r8, r2
 800f052:	f7ff ffdb 	bl	800f00c <__mcmp>
 800f056:	1e05      	subs	r5, r0, #0
 800f058:	d110      	bne.n	800f07c <__mdiff+0x38>
 800f05a:	4629      	mov	r1, r5
 800f05c:	4630      	mov	r0, r6
 800f05e:	f7ff fd09 	bl	800ea74 <_Balloc>
 800f062:	b930      	cbnz	r0, 800f072 <__mdiff+0x2e>
 800f064:	4b3a      	ldr	r3, [pc, #232]	; (800f150 <__mdiff+0x10c>)
 800f066:	4602      	mov	r2, r0
 800f068:	f240 2132 	movw	r1, #562	; 0x232
 800f06c:	4839      	ldr	r0, [pc, #228]	; (800f154 <__mdiff+0x110>)
 800f06e:	f000 fc51 	bl	800f914 <__assert_func>
 800f072:	2301      	movs	r3, #1
 800f074:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f078:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f07c:	bfa4      	itt	ge
 800f07e:	4643      	movge	r3, r8
 800f080:	46a0      	movge	r8, r4
 800f082:	4630      	mov	r0, r6
 800f084:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f088:	bfa6      	itte	ge
 800f08a:	461c      	movge	r4, r3
 800f08c:	2500      	movge	r5, #0
 800f08e:	2501      	movlt	r5, #1
 800f090:	f7ff fcf0 	bl	800ea74 <_Balloc>
 800f094:	b920      	cbnz	r0, 800f0a0 <__mdiff+0x5c>
 800f096:	4b2e      	ldr	r3, [pc, #184]	; (800f150 <__mdiff+0x10c>)
 800f098:	4602      	mov	r2, r0
 800f09a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f09e:	e7e5      	b.n	800f06c <__mdiff+0x28>
 800f0a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f0a4:	6926      	ldr	r6, [r4, #16]
 800f0a6:	60c5      	str	r5, [r0, #12]
 800f0a8:	f104 0914 	add.w	r9, r4, #20
 800f0ac:	f108 0514 	add.w	r5, r8, #20
 800f0b0:	f100 0e14 	add.w	lr, r0, #20
 800f0b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f0b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f0bc:	f108 0210 	add.w	r2, r8, #16
 800f0c0:	46f2      	mov	sl, lr
 800f0c2:	2100      	movs	r1, #0
 800f0c4:	f859 3b04 	ldr.w	r3, [r9], #4
 800f0c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f0cc:	fa1f f883 	uxth.w	r8, r3
 800f0d0:	fa11 f18b 	uxtah	r1, r1, fp
 800f0d4:	0c1b      	lsrs	r3, r3, #16
 800f0d6:	eba1 0808 	sub.w	r8, r1, r8
 800f0da:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f0de:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f0e2:	fa1f f888 	uxth.w	r8, r8
 800f0e6:	1419      	asrs	r1, r3, #16
 800f0e8:	454e      	cmp	r6, r9
 800f0ea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f0ee:	f84a 3b04 	str.w	r3, [sl], #4
 800f0f2:	d8e7      	bhi.n	800f0c4 <__mdiff+0x80>
 800f0f4:	1b33      	subs	r3, r6, r4
 800f0f6:	3b15      	subs	r3, #21
 800f0f8:	f023 0303 	bic.w	r3, r3, #3
 800f0fc:	3304      	adds	r3, #4
 800f0fe:	3415      	adds	r4, #21
 800f100:	42a6      	cmp	r6, r4
 800f102:	bf38      	it	cc
 800f104:	2304      	movcc	r3, #4
 800f106:	441d      	add	r5, r3
 800f108:	4473      	add	r3, lr
 800f10a:	469e      	mov	lr, r3
 800f10c:	462e      	mov	r6, r5
 800f10e:	4566      	cmp	r6, ip
 800f110:	d30e      	bcc.n	800f130 <__mdiff+0xec>
 800f112:	f10c 0203 	add.w	r2, ip, #3
 800f116:	1b52      	subs	r2, r2, r5
 800f118:	f022 0203 	bic.w	r2, r2, #3
 800f11c:	3d03      	subs	r5, #3
 800f11e:	45ac      	cmp	ip, r5
 800f120:	bf38      	it	cc
 800f122:	2200      	movcc	r2, #0
 800f124:	441a      	add	r2, r3
 800f126:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f12a:	b17b      	cbz	r3, 800f14c <__mdiff+0x108>
 800f12c:	6107      	str	r7, [r0, #16]
 800f12e:	e7a3      	b.n	800f078 <__mdiff+0x34>
 800f130:	f856 8b04 	ldr.w	r8, [r6], #4
 800f134:	fa11 f288 	uxtah	r2, r1, r8
 800f138:	1414      	asrs	r4, r2, #16
 800f13a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f13e:	b292      	uxth	r2, r2
 800f140:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f144:	f84e 2b04 	str.w	r2, [lr], #4
 800f148:	1421      	asrs	r1, r4, #16
 800f14a:	e7e0      	b.n	800f10e <__mdiff+0xca>
 800f14c:	3f01      	subs	r7, #1
 800f14e:	e7ea      	b.n	800f126 <__mdiff+0xe2>
 800f150:	08010720 	.word	0x08010720
 800f154:	080107ac 	.word	0x080107ac

0800f158 <__ulp>:
 800f158:	b082      	sub	sp, #8
 800f15a:	ed8d 0b00 	vstr	d0, [sp]
 800f15e:	9b01      	ldr	r3, [sp, #4]
 800f160:	4912      	ldr	r1, [pc, #72]	; (800f1ac <__ulp+0x54>)
 800f162:	4019      	ands	r1, r3
 800f164:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800f168:	2900      	cmp	r1, #0
 800f16a:	dd05      	ble.n	800f178 <__ulp+0x20>
 800f16c:	2200      	movs	r2, #0
 800f16e:	460b      	mov	r3, r1
 800f170:	ec43 2b10 	vmov	d0, r2, r3
 800f174:	b002      	add	sp, #8
 800f176:	4770      	bx	lr
 800f178:	4249      	negs	r1, r1
 800f17a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800f17e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800f182:	f04f 0200 	mov.w	r2, #0
 800f186:	f04f 0300 	mov.w	r3, #0
 800f18a:	da04      	bge.n	800f196 <__ulp+0x3e>
 800f18c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800f190:	fa41 f300 	asr.w	r3, r1, r0
 800f194:	e7ec      	b.n	800f170 <__ulp+0x18>
 800f196:	f1a0 0114 	sub.w	r1, r0, #20
 800f19a:	291e      	cmp	r1, #30
 800f19c:	bfda      	itte	le
 800f19e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800f1a2:	fa20 f101 	lsrle.w	r1, r0, r1
 800f1a6:	2101      	movgt	r1, #1
 800f1a8:	460a      	mov	r2, r1
 800f1aa:	e7e1      	b.n	800f170 <__ulp+0x18>
 800f1ac:	7ff00000 	.word	0x7ff00000

0800f1b0 <__b2d>:
 800f1b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f1b2:	6905      	ldr	r5, [r0, #16]
 800f1b4:	f100 0714 	add.w	r7, r0, #20
 800f1b8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f1bc:	1f2e      	subs	r6, r5, #4
 800f1be:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f1c2:	4620      	mov	r0, r4
 800f1c4:	f7ff fd48 	bl	800ec58 <__hi0bits>
 800f1c8:	f1c0 0320 	rsb	r3, r0, #32
 800f1cc:	280a      	cmp	r0, #10
 800f1ce:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f24c <__b2d+0x9c>
 800f1d2:	600b      	str	r3, [r1, #0]
 800f1d4:	dc14      	bgt.n	800f200 <__b2d+0x50>
 800f1d6:	f1c0 0e0b 	rsb	lr, r0, #11
 800f1da:	fa24 f10e 	lsr.w	r1, r4, lr
 800f1de:	42b7      	cmp	r7, r6
 800f1e0:	ea41 030c 	orr.w	r3, r1, ip
 800f1e4:	bf34      	ite	cc
 800f1e6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f1ea:	2100      	movcs	r1, #0
 800f1ec:	3015      	adds	r0, #21
 800f1ee:	fa04 f000 	lsl.w	r0, r4, r0
 800f1f2:	fa21 f10e 	lsr.w	r1, r1, lr
 800f1f6:	ea40 0201 	orr.w	r2, r0, r1
 800f1fa:	ec43 2b10 	vmov	d0, r2, r3
 800f1fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f200:	42b7      	cmp	r7, r6
 800f202:	bf3a      	itte	cc
 800f204:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f208:	f1a5 0608 	subcc.w	r6, r5, #8
 800f20c:	2100      	movcs	r1, #0
 800f20e:	380b      	subs	r0, #11
 800f210:	d017      	beq.n	800f242 <__b2d+0x92>
 800f212:	f1c0 0c20 	rsb	ip, r0, #32
 800f216:	fa04 f500 	lsl.w	r5, r4, r0
 800f21a:	42be      	cmp	r6, r7
 800f21c:	fa21 f40c 	lsr.w	r4, r1, ip
 800f220:	ea45 0504 	orr.w	r5, r5, r4
 800f224:	bf8c      	ite	hi
 800f226:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f22a:	2400      	movls	r4, #0
 800f22c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800f230:	fa01 f000 	lsl.w	r0, r1, r0
 800f234:	fa24 f40c 	lsr.w	r4, r4, ip
 800f238:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f23c:	ea40 0204 	orr.w	r2, r0, r4
 800f240:	e7db      	b.n	800f1fa <__b2d+0x4a>
 800f242:	ea44 030c 	orr.w	r3, r4, ip
 800f246:	460a      	mov	r2, r1
 800f248:	e7d7      	b.n	800f1fa <__b2d+0x4a>
 800f24a:	bf00      	nop
 800f24c:	3ff00000 	.word	0x3ff00000

0800f250 <__d2b>:
 800f250:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f254:	4689      	mov	r9, r1
 800f256:	2101      	movs	r1, #1
 800f258:	ec57 6b10 	vmov	r6, r7, d0
 800f25c:	4690      	mov	r8, r2
 800f25e:	f7ff fc09 	bl	800ea74 <_Balloc>
 800f262:	4604      	mov	r4, r0
 800f264:	b930      	cbnz	r0, 800f274 <__d2b+0x24>
 800f266:	4602      	mov	r2, r0
 800f268:	4b25      	ldr	r3, [pc, #148]	; (800f300 <__d2b+0xb0>)
 800f26a:	4826      	ldr	r0, [pc, #152]	; (800f304 <__d2b+0xb4>)
 800f26c:	f240 310a 	movw	r1, #778	; 0x30a
 800f270:	f000 fb50 	bl	800f914 <__assert_func>
 800f274:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f278:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f27c:	bb35      	cbnz	r5, 800f2cc <__d2b+0x7c>
 800f27e:	2e00      	cmp	r6, #0
 800f280:	9301      	str	r3, [sp, #4]
 800f282:	d028      	beq.n	800f2d6 <__d2b+0x86>
 800f284:	4668      	mov	r0, sp
 800f286:	9600      	str	r6, [sp, #0]
 800f288:	f7ff fd06 	bl	800ec98 <__lo0bits>
 800f28c:	9900      	ldr	r1, [sp, #0]
 800f28e:	b300      	cbz	r0, 800f2d2 <__d2b+0x82>
 800f290:	9a01      	ldr	r2, [sp, #4]
 800f292:	f1c0 0320 	rsb	r3, r0, #32
 800f296:	fa02 f303 	lsl.w	r3, r2, r3
 800f29a:	430b      	orrs	r3, r1
 800f29c:	40c2      	lsrs	r2, r0
 800f29e:	6163      	str	r3, [r4, #20]
 800f2a0:	9201      	str	r2, [sp, #4]
 800f2a2:	9b01      	ldr	r3, [sp, #4]
 800f2a4:	61a3      	str	r3, [r4, #24]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	bf14      	ite	ne
 800f2aa:	2202      	movne	r2, #2
 800f2ac:	2201      	moveq	r2, #1
 800f2ae:	6122      	str	r2, [r4, #16]
 800f2b0:	b1d5      	cbz	r5, 800f2e8 <__d2b+0x98>
 800f2b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f2b6:	4405      	add	r5, r0
 800f2b8:	f8c9 5000 	str.w	r5, [r9]
 800f2bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f2c0:	f8c8 0000 	str.w	r0, [r8]
 800f2c4:	4620      	mov	r0, r4
 800f2c6:	b003      	add	sp, #12
 800f2c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f2cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f2d0:	e7d5      	b.n	800f27e <__d2b+0x2e>
 800f2d2:	6161      	str	r1, [r4, #20]
 800f2d4:	e7e5      	b.n	800f2a2 <__d2b+0x52>
 800f2d6:	a801      	add	r0, sp, #4
 800f2d8:	f7ff fcde 	bl	800ec98 <__lo0bits>
 800f2dc:	9b01      	ldr	r3, [sp, #4]
 800f2de:	6163      	str	r3, [r4, #20]
 800f2e0:	2201      	movs	r2, #1
 800f2e2:	6122      	str	r2, [r4, #16]
 800f2e4:	3020      	adds	r0, #32
 800f2e6:	e7e3      	b.n	800f2b0 <__d2b+0x60>
 800f2e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f2ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f2f0:	f8c9 0000 	str.w	r0, [r9]
 800f2f4:	6918      	ldr	r0, [r3, #16]
 800f2f6:	f7ff fcaf 	bl	800ec58 <__hi0bits>
 800f2fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f2fe:	e7df      	b.n	800f2c0 <__d2b+0x70>
 800f300:	08010720 	.word	0x08010720
 800f304:	080107ac 	.word	0x080107ac

0800f308 <__ratio>:
 800f308:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f30c:	4688      	mov	r8, r1
 800f30e:	4669      	mov	r1, sp
 800f310:	4681      	mov	r9, r0
 800f312:	f7ff ff4d 	bl	800f1b0 <__b2d>
 800f316:	a901      	add	r1, sp, #4
 800f318:	4640      	mov	r0, r8
 800f31a:	ec55 4b10 	vmov	r4, r5, d0
 800f31e:	f7ff ff47 	bl	800f1b0 <__b2d>
 800f322:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f326:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f32a:	eba3 0c02 	sub.w	ip, r3, r2
 800f32e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f332:	1a9b      	subs	r3, r3, r2
 800f334:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f338:	ec51 0b10 	vmov	r0, r1, d0
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	bfd6      	itet	le
 800f340:	460a      	movle	r2, r1
 800f342:	462a      	movgt	r2, r5
 800f344:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f348:	468b      	mov	fp, r1
 800f34a:	462f      	mov	r7, r5
 800f34c:	bfd4      	ite	le
 800f34e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f352:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f356:	4620      	mov	r0, r4
 800f358:	ee10 2a10 	vmov	r2, s0
 800f35c:	465b      	mov	r3, fp
 800f35e:	4639      	mov	r1, r7
 800f360:	f7f1 fa94 	bl	800088c <__aeabi_ddiv>
 800f364:	ec41 0b10 	vmov	d0, r0, r1
 800f368:	b003      	add	sp, #12
 800f36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f36e <__copybits>:
 800f36e:	3901      	subs	r1, #1
 800f370:	b570      	push	{r4, r5, r6, lr}
 800f372:	1149      	asrs	r1, r1, #5
 800f374:	6914      	ldr	r4, [r2, #16]
 800f376:	3101      	adds	r1, #1
 800f378:	f102 0314 	add.w	r3, r2, #20
 800f37c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f380:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f384:	1f05      	subs	r5, r0, #4
 800f386:	42a3      	cmp	r3, r4
 800f388:	d30c      	bcc.n	800f3a4 <__copybits+0x36>
 800f38a:	1aa3      	subs	r3, r4, r2
 800f38c:	3b11      	subs	r3, #17
 800f38e:	f023 0303 	bic.w	r3, r3, #3
 800f392:	3211      	adds	r2, #17
 800f394:	42a2      	cmp	r2, r4
 800f396:	bf88      	it	hi
 800f398:	2300      	movhi	r3, #0
 800f39a:	4418      	add	r0, r3
 800f39c:	2300      	movs	r3, #0
 800f39e:	4288      	cmp	r0, r1
 800f3a0:	d305      	bcc.n	800f3ae <__copybits+0x40>
 800f3a2:	bd70      	pop	{r4, r5, r6, pc}
 800f3a4:	f853 6b04 	ldr.w	r6, [r3], #4
 800f3a8:	f845 6f04 	str.w	r6, [r5, #4]!
 800f3ac:	e7eb      	b.n	800f386 <__copybits+0x18>
 800f3ae:	f840 3b04 	str.w	r3, [r0], #4
 800f3b2:	e7f4      	b.n	800f39e <__copybits+0x30>

0800f3b4 <__any_on>:
 800f3b4:	f100 0214 	add.w	r2, r0, #20
 800f3b8:	6900      	ldr	r0, [r0, #16]
 800f3ba:	114b      	asrs	r3, r1, #5
 800f3bc:	4298      	cmp	r0, r3
 800f3be:	b510      	push	{r4, lr}
 800f3c0:	db11      	blt.n	800f3e6 <__any_on+0x32>
 800f3c2:	dd0a      	ble.n	800f3da <__any_on+0x26>
 800f3c4:	f011 011f 	ands.w	r1, r1, #31
 800f3c8:	d007      	beq.n	800f3da <__any_on+0x26>
 800f3ca:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f3ce:	fa24 f001 	lsr.w	r0, r4, r1
 800f3d2:	fa00 f101 	lsl.w	r1, r0, r1
 800f3d6:	428c      	cmp	r4, r1
 800f3d8:	d10b      	bne.n	800f3f2 <__any_on+0x3e>
 800f3da:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f3de:	4293      	cmp	r3, r2
 800f3e0:	d803      	bhi.n	800f3ea <__any_on+0x36>
 800f3e2:	2000      	movs	r0, #0
 800f3e4:	bd10      	pop	{r4, pc}
 800f3e6:	4603      	mov	r3, r0
 800f3e8:	e7f7      	b.n	800f3da <__any_on+0x26>
 800f3ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f3ee:	2900      	cmp	r1, #0
 800f3f0:	d0f5      	beq.n	800f3de <__any_on+0x2a>
 800f3f2:	2001      	movs	r0, #1
 800f3f4:	e7f6      	b.n	800f3e4 <__any_on+0x30>

0800f3f6 <_calloc_r>:
 800f3f6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f3f8:	fba1 2402 	umull	r2, r4, r1, r2
 800f3fc:	b94c      	cbnz	r4, 800f412 <_calloc_r+0x1c>
 800f3fe:	4611      	mov	r1, r2
 800f400:	9201      	str	r2, [sp, #4]
 800f402:	f000 f87b 	bl	800f4fc <_malloc_r>
 800f406:	9a01      	ldr	r2, [sp, #4]
 800f408:	4605      	mov	r5, r0
 800f40a:	b930      	cbnz	r0, 800f41a <_calloc_r+0x24>
 800f40c:	4628      	mov	r0, r5
 800f40e:	b003      	add	sp, #12
 800f410:	bd30      	pop	{r4, r5, pc}
 800f412:	220c      	movs	r2, #12
 800f414:	6002      	str	r2, [r0, #0]
 800f416:	2500      	movs	r5, #0
 800f418:	e7f8      	b.n	800f40c <_calloc_r+0x16>
 800f41a:	4621      	mov	r1, r4
 800f41c:	f7fc fbc0 	bl	800bba0 <memset>
 800f420:	e7f4      	b.n	800f40c <_calloc_r+0x16>
	...

0800f424 <_free_r>:
 800f424:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f426:	2900      	cmp	r1, #0
 800f428:	d044      	beq.n	800f4b4 <_free_r+0x90>
 800f42a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f42e:	9001      	str	r0, [sp, #4]
 800f430:	2b00      	cmp	r3, #0
 800f432:	f1a1 0404 	sub.w	r4, r1, #4
 800f436:	bfb8      	it	lt
 800f438:	18e4      	addlt	r4, r4, r3
 800f43a:	f000 fab5 	bl	800f9a8 <__malloc_lock>
 800f43e:	4a1e      	ldr	r2, [pc, #120]	; (800f4b8 <_free_r+0x94>)
 800f440:	9801      	ldr	r0, [sp, #4]
 800f442:	6813      	ldr	r3, [r2, #0]
 800f444:	b933      	cbnz	r3, 800f454 <_free_r+0x30>
 800f446:	6063      	str	r3, [r4, #4]
 800f448:	6014      	str	r4, [r2, #0]
 800f44a:	b003      	add	sp, #12
 800f44c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f450:	f000 bab0 	b.w	800f9b4 <__malloc_unlock>
 800f454:	42a3      	cmp	r3, r4
 800f456:	d908      	bls.n	800f46a <_free_r+0x46>
 800f458:	6825      	ldr	r5, [r4, #0]
 800f45a:	1961      	adds	r1, r4, r5
 800f45c:	428b      	cmp	r3, r1
 800f45e:	bf01      	itttt	eq
 800f460:	6819      	ldreq	r1, [r3, #0]
 800f462:	685b      	ldreq	r3, [r3, #4]
 800f464:	1949      	addeq	r1, r1, r5
 800f466:	6021      	streq	r1, [r4, #0]
 800f468:	e7ed      	b.n	800f446 <_free_r+0x22>
 800f46a:	461a      	mov	r2, r3
 800f46c:	685b      	ldr	r3, [r3, #4]
 800f46e:	b10b      	cbz	r3, 800f474 <_free_r+0x50>
 800f470:	42a3      	cmp	r3, r4
 800f472:	d9fa      	bls.n	800f46a <_free_r+0x46>
 800f474:	6811      	ldr	r1, [r2, #0]
 800f476:	1855      	adds	r5, r2, r1
 800f478:	42a5      	cmp	r5, r4
 800f47a:	d10b      	bne.n	800f494 <_free_r+0x70>
 800f47c:	6824      	ldr	r4, [r4, #0]
 800f47e:	4421      	add	r1, r4
 800f480:	1854      	adds	r4, r2, r1
 800f482:	42a3      	cmp	r3, r4
 800f484:	6011      	str	r1, [r2, #0]
 800f486:	d1e0      	bne.n	800f44a <_free_r+0x26>
 800f488:	681c      	ldr	r4, [r3, #0]
 800f48a:	685b      	ldr	r3, [r3, #4]
 800f48c:	6053      	str	r3, [r2, #4]
 800f48e:	4421      	add	r1, r4
 800f490:	6011      	str	r1, [r2, #0]
 800f492:	e7da      	b.n	800f44a <_free_r+0x26>
 800f494:	d902      	bls.n	800f49c <_free_r+0x78>
 800f496:	230c      	movs	r3, #12
 800f498:	6003      	str	r3, [r0, #0]
 800f49a:	e7d6      	b.n	800f44a <_free_r+0x26>
 800f49c:	6825      	ldr	r5, [r4, #0]
 800f49e:	1961      	adds	r1, r4, r5
 800f4a0:	428b      	cmp	r3, r1
 800f4a2:	bf04      	itt	eq
 800f4a4:	6819      	ldreq	r1, [r3, #0]
 800f4a6:	685b      	ldreq	r3, [r3, #4]
 800f4a8:	6063      	str	r3, [r4, #4]
 800f4aa:	bf04      	itt	eq
 800f4ac:	1949      	addeq	r1, r1, r5
 800f4ae:	6021      	streq	r1, [r4, #0]
 800f4b0:	6054      	str	r4, [r2, #4]
 800f4b2:	e7ca      	b.n	800f44a <_free_r+0x26>
 800f4b4:	b003      	add	sp, #12
 800f4b6:	bd30      	pop	{r4, r5, pc}
 800f4b8:	20002084 	.word	0x20002084

0800f4bc <sbrk_aligned>:
 800f4bc:	b570      	push	{r4, r5, r6, lr}
 800f4be:	4e0e      	ldr	r6, [pc, #56]	; (800f4f8 <sbrk_aligned+0x3c>)
 800f4c0:	460c      	mov	r4, r1
 800f4c2:	6831      	ldr	r1, [r6, #0]
 800f4c4:	4605      	mov	r5, r0
 800f4c6:	b911      	cbnz	r1, 800f4ce <sbrk_aligned+0x12>
 800f4c8:	f000 f9f2 	bl	800f8b0 <_sbrk_r>
 800f4cc:	6030      	str	r0, [r6, #0]
 800f4ce:	4621      	mov	r1, r4
 800f4d0:	4628      	mov	r0, r5
 800f4d2:	f000 f9ed 	bl	800f8b0 <_sbrk_r>
 800f4d6:	1c43      	adds	r3, r0, #1
 800f4d8:	d00a      	beq.n	800f4f0 <sbrk_aligned+0x34>
 800f4da:	1cc4      	adds	r4, r0, #3
 800f4dc:	f024 0403 	bic.w	r4, r4, #3
 800f4e0:	42a0      	cmp	r0, r4
 800f4e2:	d007      	beq.n	800f4f4 <sbrk_aligned+0x38>
 800f4e4:	1a21      	subs	r1, r4, r0
 800f4e6:	4628      	mov	r0, r5
 800f4e8:	f000 f9e2 	bl	800f8b0 <_sbrk_r>
 800f4ec:	3001      	adds	r0, #1
 800f4ee:	d101      	bne.n	800f4f4 <sbrk_aligned+0x38>
 800f4f0:	f04f 34ff 	mov.w	r4, #4294967295
 800f4f4:	4620      	mov	r0, r4
 800f4f6:	bd70      	pop	{r4, r5, r6, pc}
 800f4f8:	20002088 	.word	0x20002088

0800f4fc <_malloc_r>:
 800f4fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f500:	1ccd      	adds	r5, r1, #3
 800f502:	f025 0503 	bic.w	r5, r5, #3
 800f506:	3508      	adds	r5, #8
 800f508:	2d0c      	cmp	r5, #12
 800f50a:	bf38      	it	cc
 800f50c:	250c      	movcc	r5, #12
 800f50e:	2d00      	cmp	r5, #0
 800f510:	4607      	mov	r7, r0
 800f512:	db01      	blt.n	800f518 <_malloc_r+0x1c>
 800f514:	42a9      	cmp	r1, r5
 800f516:	d905      	bls.n	800f524 <_malloc_r+0x28>
 800f518:	230c      	movs	r3, #12
 800f51a:	603b      	str	r3, [r7, #0]
 800f51c:	2600      	movs	r6, #0
 800f51e:	4630      	mov	r0, r6
 800f520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f524:	4e2e      	ldr	r6, [pc, #184]	; (800f5e0 <_malloc_r+0xe4>)
 800f526:	f000 fa3f 	bl	800f9a8 <__malloc_lock>
 800f52a:	6833      	ldr	r3, [r6, #0]
 800f52c:	461c      	mov	r4, r3
 800f52e:	bb34      	cbnz	r4, 800f57e <_malloc_r+0x82>
 800f530:	4629      	mov	r1, r5
 800f532:	4638      	mov	r0, r7
 800f534:	f7ff ffc2 	bl	800f4bc <sbrk_aligned>
 800f538:	1c43      	adds	r3, r0, #1
 800f53a:	4604      	mov	r4, r0
 800f53c:	d14d      	bne.n	800f5da <_malloc_r+0xde>
 800f53e:	6834      	ldr	r4, [r6, #0]
 800f540:	4626      	mov	r6, r4
 800f542:	2e00      	cmp	r6, #0
 800f544:	d140      	bne.n	800f5c8 <_malloc_r+0xcc>
 800f546:	6823      	ldr	r3, [r4, #0]
 800f548:	4631      	mov	r1, r6
 800f54a:	4638      	mov	r0, r7
 800f54c:	eb04 0803 	add.w	r8, r4, r3
 800f550:	f000 f9ae 	bl	800f8b0 <_sbrk_r>
 800f554:	4580      	cmp	r8, r0
 800f556:	d13a      	bne.n	800f5ce <_malloc_r+0xd2>
 800f558:	6821      	ldr	r1, [r4, #0]
 800f55a:	3503      	adds	r5, #3
 800f55c:	1a6d      	subs	r5, r5, r1
 800f55e:	f025 0503 	bic.w	r5, r5, #3
 800f562:	3508      	adds	r5, #8
 800f564:	2d0c      	cmp	r5, #12
 800f566:	bf38      	it	cc
 800f568:	250c      	movcc	r5, #12
 800f56a:	4629      	mov	r1, r5
 800f56c:	4638      	mov	r0, r7
 800f56e:	f7ff ffa5 	bl	800f4bc <sbrk_aligned>
 800f572:	3001      	adds	r0, #1
 800f574:	d02b      	beq.n	800f5ce <_malloc_r+0xd2>
 800f576:	6823      	ldr	r3, [r4, #0]
 800f578:	442b      	add	r3, r5
 800f57a:	6023      	str	r3, [r4, #0]
 800f57c:	e00e      	b.n	800f59c <_malloc_r+0xa0>
 800f57e:	6822      	ldr	r2, [r4, #0]
 800f580:	1b52      	subs	r2, r2, r5
 800f582:	d41e      	bmi.n	800f5c2 <_malloc_r+0xc6>
 800f584:	2a0b      	cmp	r2, #11
 800f586:	d916      	bls.n	800f5b6 <_malloc_r+0xba>
 800f588:	1961      	adds	r1, r4, r5
 800f58a:	42a3      	cmp	r3, r4
 800f58c:	6025      	str	r5, [r4, #0]
 800f58e:	bf18      	it	ne
 800f590:	6059      	strne	r1, [r3, #4]
 800f592:	6863      	ldr	r3, [r4, #4]
 800f594:	bf08      	it	eq
 800f596:	6031      	streq	r1, [r6, #0]
 800f598:	5162      	str	r2, [r4, r5]
 800f59a:	604b      	str	r3, [r1, #4]
 800f59c:	4638      	mov	r0, r7
 800f59e:	f104 060b 	add.w	r6, r4, #11
 800f5a2:	f000 fa07 	bl	800f9b4 <__malloc_unlock>
 800f5a6:	f026 0607 	bic.w	r6, r6, #7
 800f5aa:	1d23      	adds	r3, r4, #4
 800f5ac:	1af2      	subs	r2, r6, r3
 800f5ae:	d0b6      	beq.n	800f51e <_malloc_r+0x22>
 800f5b0:	1b9b      	subs	r3, r3, r6
 800f5b2:	50a3      	str	r3, [r4, r2]
 800f5b4:	e7b3      	b.n	800f51e <_malloc_r+0x22>
 800f5b6:	6862      	ldr	r2, [r4, #4]
 800f5b8:	42a3      	cmp	r3, r4
 800f5ba:	bf0c      	ite	eq
 800f5bc:	6032      	streq	r2, [r6, #0]
 800f5be:	605a      	strne	r2, [r3, #4]
 800f5c0:	e7ec      	b.n	800f59c <_malloc_r+0xa0>
 800f5c2:	4623      	mov	r3, r4
 800f5c4:	6864      	ldr	r4, [r4, #4]
 800f5c6:	e7b2      	b.n	800f52e <_malloc_r+0x32>
 800f5c8:	4634      	mov	r4, r6
 800f5ca:	6876      	ldr	r6, [r6, #4]
 800f5cc:	e7b9      	b.n	800f542 <_malloc_r+0x46>
 800f5ce:	230c      	movs	r3, #12
 800f5d0:	603b      	str	r3, [r7, #0]
 800f5d2:	4638      	mov	r0, r7
 800f5d4:	f000 f9ee 	bl	800f9b4 <__malloc_unlock>
 800f5d8:	e7a1      	b.n	800f51e <_malloc_r+0x22>
 800f5da:	6025      	str	r5, [r4, #0]
 800f5dc:	e7de      	b.n	800f59c <_malloc_r+0xa0>
 800f5de:	bf00      	nop
 800f5e0:	20002084 	.word	0x20002084

0800f5e4 <__ssputs_r>:
 800f5e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f5e8:	688e      	ldr	r6, [r1, #8]
 800f5ea:	429e      	cmp	r6, r3
 800f5ec:	4682      	mov	sl, r0
 800f5ee:	460c      	mov	r4, r1
 800f5f0:	4690      	mov	r8, r2
 800f5f2:	461f      	mov	r7, r3
 800f5f4:	d838      	bhi.n	800f668 <__ssputs_r+0x84>
 800f5f6:	898a      	ldrh	r2, [r1, #12]
 800f5f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f5fc:	d032      	beq.n	800f664 <__ssputs_r+0x80>
 800f5fe:	6825      	ldr	r5, [r4, #0]
 800f600:	6909      	ldr	r1, [r1, #16]
 800f602:	eba5 0901 	sub.w	r9, r5, r1
 800f606:	6965      	ldr	r5, [r4, #20]
 800f608:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f60c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f610:	3301      	adds	r3, #1
 800f612:	444b      	add	r3, r9
 800f614:	106d      	asrs	r5, r5, #1
 800f616:	429d      	cmp	r5, r3
 800f618:	bf38      	it	cc
 800f61a:	461d      	movcc	r5, r3
 800f61c:	0553      	lsls	r3, r2, #21
 800f61e:	d531      	bpl.n	800f684 <__ssputs_r+0xa0>
 800f620:	4629      	mov	r1, r5
 800f622:	f7ff ff6b 	bl	800f4fc <_malloc_r>
 800f626:	4606      	mov	r6, r0
 800f628:	b950      	cbnz	r0, 800f640 <__ssputs_r+0x5c>
 800f62a:	230c      	movs	r3, #12
 800f62c:	f8ca 3000 	str.w	r3, [sl]
 800f630:	89a3      	ldrh	r3, [r4, #12]
 800f632:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f636:	81a3      	strh	r3, [r4, #12]
 800f638:	f04f 30ff 	mov.w	r0, #4294967295
 800f63c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f640:	6921      	ldr	r1, [r4, #16]
 800f642:	464a      	mov	r2, r9
 800f644:	f7ff fa08 	bl	800ea58 <memcpy>
 800f648:	89a3      	ldrh	r3, [r4, #12]
 800f64a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f64e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f652:	81a3      	strh	r3, [r4, #12]
 800f654:	6126      	str	r6, [r4, #16]
 800f656:	6165      	str	r5, [r4, #20]
 800f658:	444e      	add	r6, r9
 800f65a:	eba5 0509 	sub.w	r5, r5, r9
 800f65e:	6026      	str	r6, [r4, #0]
 800f660:	60a5      	str	r5, [r4, #8]
 800f662:	463e      	mov	r6, r7
 800f664:	42be      	cmp	r6, r7
 800f666:	d900      	bls.n	800f66a <__ssputs_r+0x86>
 800f668:	463e      	mov	r6, r7
 800f66a:	6820      	ldr	r0, [r4, #0]
 800f66c:	4632      	mov	r2, r6
 800f66e:	4641      	mov	r1, r8
 800f670:	f000 f980 	bl	800f974 <memmove>
 800f674:	68a3      	ldr	r3, [r4, #8]
 800f676:	1b9b      	subs	r3, r3, r6
 800f678:	60a3      	str	r3, [r4, #8]
 800f67a:	6823      	ldr	r3, [r4, #0]
 800f67c:	4433      	add	r3, r6
 800f67e:	6023      	str	r3, [r4, #0]
 800f680:	2000      	movs	r0, #0
 800f682:	e7db      	b.n	800f63c <__ssputs_r+0x58>
 800f684:	462a      	mov	r2, r5
 800f686:	f000 f99b 	bl	800f9c0 <_realloc_r>
 800f68a:	4606      	mov	r6, r0
 800f68c:	2800      	cmp	r0, #0
 800f68e:	d1e1      	bne.n	800f654 <__ssputs_r+0x70>
 800f690:	6921      	ldr	r1, [r4, #16]
 800f692:	4650      	mov	r0, sl
 800f694:	f7ff fec6 	bl	800f424 <_free_r>
 800f698:	e7c7      	b.n	800f62a <__ssputs_r+0x46>
	...

0800f69c <_svfiprintf_r>:
 800f69c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6a0:	4698      	mov	r8, r3
 800f6a2:	898b      	ldrh	r3, [r1, #12]
 800f6a4:	061b      	lsls	r3, r3, #24
 800f6a6:	b09d      	sub	sp, #116	; 0x74
 800f6a8:	4607      	mov	r7, r0
 800f6aa:	460d      	mov	r5, r1
 800f6ac:	4614      	mov	r4, r2
 800f6ae:	d50e      	bpl.n	800f6ce <_svfiprintf_r+0x32>
 800f6b0:	690b      	ldr	r3, [r1, #16]
 800f6b2:	b963      	cbnz	r3, 800f6ce <_svfiprintf_r+0x32>
 800f6b4:	2140      	movs	r1, #64	; 0x40
 800f6b6:	f7ff ff21 	bl	800f4fc <_malloc_r>
 800f6ba:	6028      	str	r0, [r5, #0]
 800f6bc:	6128      	str	r0, [r5, #16]
 800f6be:	b920      	cbnz	r0, 800f6ca <_svfiprintf_r+0x2e>
 800f6c0:	230c      	movs	r3, #12
 800f6c2:	603b      	str	r3, [r7, #0]
 800f6c4:	f04f 30ff 	mov.w	r0, #4294967295
 800f6c8:	e0d1      	b.n	800f86e <_svfiprintf_r+0x1d2>
 800f6ca:	2340      	movs	r3, #64	; 0x40
 800f6cc:	616b      	str	r3, [r5, #20]
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	9309      	str	r3, [sp, #36]	; 0x24
 800f6d2:	2320      	movs	r3, #32
 800f6d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f6d8:	f8cd 800c 	str.w	r8, [sp, #12]
 800f6dc:	2330      	movs	r3, #48	; 0x30
 800f6de:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f888 <_svfiprintf_r+0x1ec>
 800f6e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f6e6:	f04f 0901 	mov.w	r9, #1
 800f6ea:	4623      	mov	r3, r4
 800f6ec:	469a      	mov	sl, r3
 800f6ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f6f2:	b10a      	cbz	r2, 800f6f8 <_svfiprintf_r+0x5c>
 800f6f4:	2a25      	cmp	r2, #37	; 0x25
 800f6f6:	d1f9      	bne.n	800f6ec <_svfiprintf_r+0x50>
 800f6f8:	ebba 0b04 	subs.w	fp, sl, r4
 800f6fc:	d00b      	beq.n	800f716 <_svfiprintf_r+0x7a>
 800f6fe:	465b      	mov	r3, fp
 800f700:	4622      	mov	r2, r4
 800f702:	4629      	mov	r1, r5
 800f704:	4638      	mov	r0, r7
 800f706:	f7ff ff6d 	bl	800f5e4 <__ssputs_r>
 800f70a:	3001      	adds	r0, #1
 800f70c:	f000 80aa 	beq.w	800f864 <_svfiprintf_r+0x1c8>
 800f710:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f712:	445a      	add	r2, fp
 800f714:	9209      	str	r2, [sp, #36]	; 0x24
 800f716:	f89a 3000 	ldrb.w	r3, [sl]
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	f000 80a2 	beq.w	800f864 <_svfiprintf_r+0x1c8>
 800f720:	2300      	movs	r3, #0
 800f722:	f04f 32ff 	mov.w	r2, #4294967295
 800f726:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f72a:	f10a 0a01 	add.w	sl, sl, #1
 800f72e:	9304      	str	r3, [sp, #16]
 800f730:	9307      	str	r3, [sp, #28]
 800f732:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f736:	931a      	str	r3, [sp, #104]	; 0x68
 800f738:	4654      	mov	r4, sl
 800f73a:	2205      	movs	r2, #5
 800f73c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f740:	4851      	ldr	r0, [pc, #324]	; (800f888 <_svfiprintf_r+0x1ec>)
 800f742:	f7f0 fd6d 	bl	8000220 <memchr>
 800f746:	9a04      	ldr	r2, [sp, #16]
 800f748:	b9d8      	cbnz	r0, 800f782 <_svfiprintf_r+0xe6>
 800f74a:	06d0      	lsls	r0, r2, #27
 800f74c:	bf44      	itt	mi
 800f74e:	2320      	movmi	r3, #32
 800f750:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f754:	0711      	lsls	r1, r2, #28
 800f756:	bf44      	itt	mi
 800f758:	232b      	movmi	r3, #43	; 0x2b
 800f75a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f75e:	f89a 3000 	ldrb.w	r3, [sl]
 800f762:	2b2a      	cmp	r3, #42	; 0x2a
 800f764:	d015      	beq.n	800f792 <_svfiprintf_r+0xf6>
 800f766:	9a07      	ldr	r2, [sp, #28]
 800f768:	4654      	mov	r4, sl
 800f76a:	2000      	movs	r0, #0
 800f76c:	f04f 0c0a 	mov.w	ip, #10
 800f770:	4621      	mov	r1, r4
 800f772:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f776:	3b30      	subs	r3, #48	; 0x30
 800f778:	2b09      	cmp	r3, #9
 800f77a:	d94e      	bls.n	800f81a <_svfiprintf_r+0x17e>
 800f77c:	b1b0      	cbz	r0, 800f7ac <_svfiprintf_r+0x110>
 800f77e:	9207      	str	r2, [sp, #28]
 800f780:	e014      	b.n	800f7ac <_svfiprintf_r+0x110>
 800f782:	eba0 0308 	sub.w	r3, r0, r8
 800f786:	fa09 f303 	lsl.w	r3, r9, r3
 800f78a:	4313      	orrs	r3, r2
 800f78c:	9304      	str	r3, [sp, #16]
 800f78e:	46a2      	mov	sl, r4
 800f790:	e7d2      	b.n	800f738 <_svfiprintf_r+0x9c>
 800f792:	9b03      	ldr	r3, [sp, #12]
 800f794:	1d19      	adds	r1, r3, #4
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	9103      	str	r1, [sp, #12]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	bfbb      	ittet	lt
 800f79e:	425b      	neglt	r3, r3
 800f7a0:	f042 0202 	orrlt.w	r2, r2, #2
 800f7a4:	9307      	strge	r3, [sp, #28]
 800f7a6:	9307      	strlt	r3, [sp, #28]
 800f7a8:	bfb8      	it	lt
 800f7aa:	9204      	strlt	r2, [sp, #16]
 800f7ac:	7823      	ldrb	r3, [r4, #0]
 800f7ae:	2b2e      	cmp	r3, #46	; 0x2e
 800f7b0:	d10c      	bne.n	800f7cc <_svfiprintf_r+0x130>
 800f7b2:	7863      	ldrb	r3, [r4, #1]
 800f7b4:	2b2a      	cmp	r3, #42	; 0x2a
 800f7b6:	d135      	bne.n	800f824 <_svfiprintf_r+0x188>
 800f7b8:	9b03      	ldr	r3, [sp, #12]
 800f7ba:	1d1a      	adds	r2, r3, #4
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	9203      	str	r2, [sp, #12]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	bfb8      	it	lt
 800f7c4:	f04f 33ff 	movlt.w	r3, #4294967295
 800f7c8:	3402      	adds	r4, #2
 800f7ca:	9305      	str	r3, [sp, #20]
 800f7cc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f898 <_svfiprintf_r+0x1fc>
 800f7d0:	7821      	ldrb	r1, [r4, #0]
 800f7d2:	2203      	movs	r2, #3
 800f7d4:	4650      	mov	r0, sl
 800f7d6:	f7f0 fd23 	bl	8000220 <memchr>
 800f7da:	b140      	cbz	r0, 800f7ee <_svfiprintf_r+0x152>
 800f7dc:	2340      	movs	r3, #64	; 0x40
 800f7de:	eba0 000a 	sub.w	r0, r0, sl
 800f7e2:	fa03 f000 	lsl.w	r0, r3, r0
 800f7e6:	9b04      	ldr	r3, [sp, #16]
 800f7e8:	4303      	orrs	r3, r0
 800f7ea:	3401      	adds	r4, #1
 800f7ec:	9304      	str	r3, [sp, #16]
 800f7ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7f2:	4826      	ldr	r0, [pc, #152]	; (800f88c <_svfiprintf_r+0x1f0>)
 800f7f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f7f8:	2206      	movs	r2, #6
 800f7fa:	f7f0 fd11 	bl	8000220 <memchr>
 800f7fe:	2800      	cmp	r0, #0
 800f800:	d038      	beq.n	800f874 <_svfiprintf_r+0x1d8>
 800f802:	4b23      	ldr	r3, [pc, #140]	; (800f890 <_svfiprintf_r+0x1f4>)
 800f804:	bb1b      	cbnz	r3, 800f84e <_svfiprintf_r+0x1b2>
 800f806:	9b03      	ldr	r3, [sp, #12]
 800f808:	3307      	adds	r3, #7
 800f80a:	f023 0307 	bic.w	r3, r3, #7
 800f80e:	3308      	adds	r3, #8
 800f810:	9303      	str	r3, [sp, #12]
 800f812:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f814:	4433      	add	r3, r6
 800f816:	9309      	str	r3, [sp, #36]	; 0x24
 800f818:	e767      	b.n	800f6ea <_svfiprintf_r+0x4e>
 800f81a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f81e:	460c      	mov	r4, r1
 800f820:	2001      	movs	r0, #1
 800f822:	e7a5      	b.n	800f770 <_svfiprintf_r+0xd4>
 800f824:	2300      	movs	r3, #0
 800f826:	3401      	adds	r4, #1
 800f828:	9305      	str	r3, [sp, #20]
 800f82a:	4619      	mov	r1, r3
 800f82c:	f04f 0c0a 	mov.w	ip, #10
 800f830:	4620      	mov	r0, r4
 800f832:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f836:	3a30      	subs	r2, #48	; 0x30
 800f838:	2a09      	cmp	r2, #9
 800f83a:	d903      	bls.n	800f844 <_svfiprintf_r+0x1a8>
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d0c5      	beq.n	800f7cc <_svfiprintf_r+0x130>
 800f840:	9105      	str	r1, [sp, #20]
 800f842:	e7c3      	b.n	800f7cc <_svfiprintf_r+0x130>
 800f844:	fb0c 2101 	mla	r1, ip, r1, r2
 800f848:	4604      	mov	r4, r0
 800f84a:	2301      	movs	r3, #1
 800f84c:	e7f0      	b.n	800f830 <_svfiprintf_r+0x194>
 800f84e:	ab03      	add	r3, sp, #12
 800f850:	9300      	str	r3, [sp, #0]
 800f852:	462a      	mov	r2, r5
 800f854:	4b0f      	ldr	r3, [pc, #60]	; (800f894 <_svfiprintf_r+0x1f8>)
 800f856:	a904      	add	r1, sp, #16
 800f858:	4638      	mov	r0, r7
 800f85a:	f7fc fa49 	bl	800bcf0 <_printf_float>
 800f85e:	1c42      	adds	r2, r0, #1
 800f860:	4606      	mov	r6, r0
 800f862:	d1d6      	bne.n	800f812 <_svfiprintf_r+0x176>
 800f864:	89ab      	ldrh	r3, [r5, #12]
 800f866:	065b      	lsls	r3, r3, #25
 800f868:	f53f af2c 	bmi.w	800f6c4 <_svfiprintf_r+0x28>
 800f86c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f86e:	b01d      	add	sp, #116	; 0x74
 800f870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f874:	ab03      	add	r3, sp, #12
 800f876:	9300      	str	r3, [sp, #0]
 800f878:	462a      	mov	r2, r5
 800f87a:	4b06      	ldr	r3, [pc, #24]	; (800f894 <_svfiprintf_r+0x1f8>)
 800f87c:	a904      	add	r1, sp, #16
 800f87e:	4638      	mov	r0, r7
 800f880:	f7fc fcda 	bl	800c238 <_printf_i>
 800f884:	e7eb      	b.n	800f85e <_svfiprintf_r+0x1c2>
 800f886:	bf00      	nop
 800f888:	08010904 	.word	0x08010904
 800f88c:	0801090e 	.word	0x0801090e
 800f890:	0800bcf1 	.word	0x0800bcf1
 800f894:	0800f5e5 	.word	0x0800f5e5
 800f898:	0801090a 	.word	0x0801090a
 800f89c:	00000000 	.word	0x00000000

0800f8a0 <nan>:
 800f8a0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f8a8 <nan+0x8>
 800f8a4:	4770      	bx	lr
 800f8a6:	bf00      	nop
 800f8a8:	00000000 	.word	0x00000000
 800f8ac:	7ff80000 	.word	0x7ff80000

0800f8b0 <_sbrk_r>:
 800f8b0:	b538      	push	{r3, r4, r5, lr}
 800f8b2:	4d06      	ldr	r5, [pc, #24]	; (800f8cc <_sbrk_r+0x1c>)
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	4604      	mov	r4, r0
 800f8b8:	4608      	mov	r0, r1
 800f8ba:	602b      	str	r3, [r5, #0]
 800f8bc:	f7f2 f88a 	bl	80019d4 <_sbrk>
 800f8c0:	1c43      	adds	r3, r0, #1
 800f8c2:	d102      	bne.n	800f8ca <_sbrk_r+0x1a>
 800f8c4:	682b      	ldr	r3, [r5, #0]
 800f8c6:	b103      	cbz	r3, 800f8ca <_sbrk_r+0x1a>
 800f8c8:	6023      	str	r3, [r4, #0]
 800f8ca:	bd38      	pop	{r3, r4, r5, pc}
 800f8cc:	2000208c 	.word	0x2000208c

0800f8d0 <strncmp>:
 800f8d0:	b510      	push	{r4, lr}
 800f8d2:	b17a      	cbz	r2, 800f8f4 <strncmp+0x24>
 800f8d4:	4603      	mov	r3, r0
 800f8d6:	3901      	subs	r1, #1
 800f8d8:	1884      	adds	r4, r0, r2
 800f8da:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f8de:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f8e2:	4290      	cmp	r0, r2
 800f8e4:	d101      	bne.n	800f8ea <strncmp+0x1a>
 800f8e6:	42a3      	cmp	r3, r4
 800f8e8:	d101      	bne.n	800f8ee <strncmp+0x1e>
 800f8ea:	1a80      	subs	r0, r0, r2
 800f8ec:	bd10      	pop	{r4, pc}
 800f8ee:	2800      	cmp	r0, #0
 800f8f0:	d1f3      	bne.n	800f8da <strncmp+0xa>
 800f8f2:	e7fa      	b.n	800f8ea <strncmp+0x1a>
 800f8f4:	4610      	mov	r0, r2
 800f8f6:	e7f9      	b.n	800f8ec <strncmp+0x1c>

0800f8f8 <__ascii_wctomb>:
 800f8f8:	b149      	cbz	r1, 800f90e <__ascii_wctomb+0x16>
 800f8fa:	2aff      	cmp	r2, #255	; 0xff
 800f8fc:	bf85      	ittet	hi
 800f8fe:	238a      	movhi	r3, #138	; 0x8a
 800f900:	6003      	strhi	r3, [r0, #0]
 800f902:	700a      	strbls	r2, [r1, #0]
 800f904:	f04f 30ff 	movhi.w	r0, #4294967295
 800f908:	bf98      	it	ls
 800f90a:	2001      	movls	r0, #1
 800f90c:	4770      	bx	lr
 800f90e:	4608      	mov	r0, r1
 800f910:	4770      	bx	lr
	...

0800f914 <__assert_func>:
 800f914:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f916:	4614      	mov	r4, r2
 800f918:	461a      	mov	r2, r3
 800f91a:	4b09      	ldr	r3, [pc, #36]	; (800f940 <__assert_func+0x2c>)
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	4605      	mov	r5, r0
 800f920:	68d8      	ldr	r0, [r3, #12]
 800f922:	b14c      	cbz	r4, 800f938 <__assert_func+0x24>
 800f924:	4b07      	ldr	r3, [pc, #28]	; (800f944 <__assert_func+0x30>)
 800f926:	9100      	str	r1, [sp, #0]
 800f928:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f92c:	4906      	ldr	r1, [pc, #24]	; (800f948 <__assert_func+0x34>)
 800f92e:	462b      	mov	r3, r5
 800f930:	f000 f80e 	bl	800f950 <fiprintf>
 800f934:	f000 fa8c 	bl	800fe50 <abort>
 800f938:	4b04      	ldr	r3, [pc, #16]	; (800f94c <__assert_func+0x38>)
 800f93a:	461c      	mov	r4, r3
 800f93c:	e7f3      	b.n	800f926 <__assert_func+0x12>
 800f93e:	bf00      	nop
 800f940:	2000011c 	.word	0x2000011c
 800f944:	08010915 	.word	0x08010915
 800f948:	08010922 	.word	0x08010922
 800f94c:	08010950 	.word	0x08010950

0800f950 <fiprintf>:
 800f950:	b40e      	push	{r1, r2, r3}
 800f952:	b503      	push	{r0, r1, lr}
 800f954:	4601      	mov	r1, r0
 800f956:	ab03      	add	r3, sp, #12
 800f958:	4805      	ldr	r0, [pc, #20]	; (800f970 <fiprintf+0x20>)
 800f95a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f95e:	6800      	ldr	r0, [r0, #0]
 800f960:	9301      	str	r3, [sp, #4]
 800f962:	f000 f885 	bl	800fa70 <_vfiprintf_r>
 800f966:	b002      	add	sp, #8
 800f968:	f85d eb04 	ldr.w	lr, [sp], #4
 800f96c:	b003      	add	sp, #12
 800f96e:	4770      	bx	lr
 800f970:	2000011c 	.word	0x2000011c

0800f974 <memmove>:
 800f974:	4288      	cmp	r0, r1
 800f976:	b510      	push	{r4, lr}
 800f978:	eb01 0402 	add.w	r4, r1, r2
 800f97c:	d902      	bls.n	800f984 <memmove+0x10>
 800f97e:	4284      	cmp	r4, r0
 800f980:	4623      	mov	r3, r4
 800f982:	d807      	bhi.n	800f994 <memmove+0x20>
 800f984:	1e43      	subs	r3, r0, #1
 800f986:	42a1      	cmp	r1, r4
 800f988:	d008      	beq.n	800f99c <memmove+0x28>
 800f98a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f98e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f992:	e7f8      	b.n	800f986 <memmove+0x12>
 800f994:	4402      	add	r2, r0
 800f996:	4601      	mov	r1, r0
 800f998:	428a      	cmp	r2, r1
 800f99a:	d100      	bne.n	800f99e <memmove+0x2a>
 800f99c:	bd10      	pop	{r4, pc}
 800f99e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f9a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f9a6:	e7f7      	b.n	800f998 <memmove+0x24>

0800f9a8 <__malloc_lock>:
 800f9a8:	4801      	ldr	r0, [pc, #4]	; (800f9b0 <__malloc_lock+0x8>)
 800f9aa:	f000 bc11 	b.w	80101d0 <__retarget_lock_acquire_recursive>
 800f9ae:	bf00      	nop
 800f9b0:	20002090 	.word	0x20002090

0800f9b4 <__malloc_unlock>:
 800f9b4:	4801      	ldr	r0, [pc, #4]	; (800f9bc <__malloc_unlock+0x8>)
 800f9b6:	f000 bc0c 	b.w	80101d2 <__retarget_lock_release_recursive>
 800f9ba:	bf00      	nop
 800f9bc:	20002090 	.word	0x20002090

0800f9c0 <_realloc_r>:
 800f9c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9c4:	4680      	mov	r8, r0
 800f9c6:	4614      	mov	r4, r2
 800f9c8:	460e      	mov	r6, r1
 800f9ca:	b921      	cbnz	r1, 800f9d6 <_realloc_r+0x16>
 800f9cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f9d0:	4611      	mov	r1, r2
 800f9d2:	f7ff bd93 	b.w	800f4fc <_malloc_r>
 800f9d6:	b92a      	cbnz	r2, 800f9e4 <_realloc_r+0x24>
 800f9d8:	f7ff fd24 	bl	800f424 <_free_r>
 800f9dc:	4625      	mov	r5, r4
 800f9de:	4628      	mov	r0, r5
 800f9e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9e4:	f000 fc5c 	bl	80102a0 <_malloc_usable_size_r>
 800f9e8:	4284      	cmp	r4, r0
 800f9ea:	4607      	mov	r7, r0
 800f9ec:	d802      	bhi.n	800f9f4 <_realloc_r+0x34>
 800f9ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f9f2:	d812      	bhi.n	800fa1a <_realloc_r+0x5a>
 800f9f4:	4621      	mov	r1, r4
 800f9f6:	4640      	mov	r0, r8
 800f9f8:	f7ff fd80 	bl	800f4fc <_malloc_r>
 800f9fc:	4605      	mov	r5, r0
 800f9fe:	2800      	cmp	r0, #0
 800fa00:	d0ed      	beq.n	800f9de <_realloc_r+0x1e>
 800fa02:	42bc      	cmp	r4, r7
 800fa04:	4622      	mov	r2, r4
 800fa06:	4631      	mov	r1, r6
 800fa08:	bf28      	it	cs
 800fa0a:	463a      	movcs	r2, r7
 800fa0c:	f7ff f824 	bl	800ea58 <memcpy>
 800fa10:	4631      	mov	r1, r6
 800fa12:	4640      	mov	r0, r8
 800fa14:	f7ff fd06 	bl	800f424 <_free_r>
 800fa18:	e7e1      	b.n	800f9de <_realloc_r+0x1e>
 800fa1a:	4635      	mov	r5, r6
 800fa1c:	e7df      	b.n	800f9de <_realloc_r+0x1e>

0800fa1e <__sfputc_r>:
 800fa1e:	6893      	ldr	r3, [r2, #8]
 800fa20:	3b01      	subs	r3, #1
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	b410      	push	{r4}
 800fa26:	6093      	str	r3, [r2, #8]
 800fa28:	da08      	bge.n	800fa3c <__sfputc_r+0x1e>
 800fa2a:	6994      	ldr	r4, [r2, #24]
 800fa2c:	42a3      	cmp	r3, r4
 800fa2e:	db01      	blt.n	800fa34 <__sfputc_r+0x16>
 800fa30:	290a      	cmp	r1, #10
 800fa32:	d103      	bne.n	800fa3c <__sfputc_r+0x1e>
 800fa34:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fa38:	f000 b94a 	b.w	800fcd0 <__swbuf_r>
 800fa3c:	6813      	ldr	r3, [r2, #0]
 800fa3e:	1c58      	adds	r0, r3, #1
 800fa40:	6010      	str	r0, [r2, #0]
 800fa42:	7019      	strb	r1, [r3, #0]
 800fa44:	4608      	mov	r0, r1
 800fa46:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fa4a:	4770      	bx	lr

0800fa4c <__sfputs_r>:
 800fa4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa4e:	4606      	mov	r6, r0
 800fa50:	460f      	mov	r7, r1
 800fa52:	4614      	mov	r4, r2
 800fa54:	18d5      	adds	r5, r2, r3
 800fa56:	42ac      	cmp	r4, r5
 800fa58:	d101      	bne.n	800fa5e <__sfputs_r+0x12>
 800fa5a:	2000      	movs	r0, #0
 800fa5c:	e007      	b.n	800fa6e <__sfputs_r+0x22>
 800fa5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa62:	463a      	mov	r2, r7
 800fa64:	4630      	mov	r0, r6
 800fa66:	f7ff ffda 	bl	800fa1e <__sfputc_r>
 800fa6a:	1c43      	adds	r3, r0, #1
 800fa6c:	d1f3      	bne.n	800fa56 <__sfputs_r+0xa>
 800fa6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fa70 <_vfiprintf_r>:
 800fa70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa74:	460d      	mov	r5, r1
 800fa76:	b09d      	sub	sp, #116	; 0x74
 800fa78:	4614      	mov	r4, r2
 800fa7a:	4698      	mov	r8, r3
 800fa7c:	4606      	mov	r6, r0
 800fa7e:	b118      	cbz	r0, 800fa88 <_vfiprintf_r+0x18>
 800fa80:	6983      	ldr	r3, [r0, #24]
 800fa82:	b90b      	cbnz	r3, 800fa88 <_vfiprintf_r+0x18>
 800fa84:	f000 fb06 	bl	8010094 <__sinit>
 800fa88:	4b89      	ldr	r3, [pc, #548]	; (800fcb0 <_vfiprintf_r+0x240>)
 800fa8a:	429d      	cmp	r5, r3
 800fa8c:	d11b      	bne.n	800fac6 <_vfiprintf_r+0x56>
 800fa8e:	6875      	ldr	r5, [r6, #4]
 800fa90:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fa92:	07d9      	lsls	r1, r3, #31
 800fa94:	d405      	bmi.n	800faa2 <_vfiprintf_r+0x32>
 800fa96:	89ab      	ldrh	r3, [r5, #12]
 800fa98:	059a      	lsls	r2, r3, #22
 800fa9a:	d402      	bmi.n	800faa2 <_vfiprintf_r+0x32>
 800fa9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fa9e:	f000 fb97 	bl	80101d0 <__retarget_lock_acquire_recursive>
 800faa2:	89ab      	ldrh	r3, [r5, #12]
 800faa4:	071b      	lsls	r3, r3, #28
 800faa6:	d501      	bpl.n	800faac <_vfiprintf_r+0x3c>
 800faa8:	692b      	ldr	r3, [r5, #16]
 800faaa:	b9eb      	cbnz	r3, 800fae8 <_vfiprintf_r+0x78>
 800faac:	4629      	mov	r1, r5
 800faae:	4630      	mov	r0, r6
 800fab0:	f000 f960 	bl	800fd74 <__swsetup_r>
 800fab4:	b1c0      	cbz	r0, 800fae8 <_vfiprintf_r+0x78>
 800fab6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fab8:	07dc      	lsls	r4, r3, #31
 800faba:	d50e      	bpl.n	800fada <_vfiprintf_r+0x6a>
 800fabc:	f04f 30ff 	mov.w	r0, #4294967295
 800fac0:	b01d      	add	sp, #116	; 0x74
 800fac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fac6:	4b7b      	ldr	r3, [pc, #492]	; (800fcb4 <_vfiprintf_r+0x244>)
 800fac8:	429d      	cmp	r5, r3
 800faca:	d101      	bne.n	800fad0 <_vfiprintf_r+0x60>
 800facc:	68b5      	ldr	r5, [r6, #8]
 800face:	e7df      	b.n	800fa90 <_vfiprintf_r+0x20>
 800fad0:	4b79      	ldr	r3, [pc, #484]	; (800fcb8 <_vfiprintf_r+0x248>)
 800fad2:	429d      	cmp	r5, r3
 800fad4:	bf08      	it	eq
 800fad6:	68f5      	ldreq	r5, [r6, #12]
 800fad8:	e7da      	b.n	800fa90 <_vfiprintf_r+0x20>
 800fada:	89ab      	ldrh	r3, [r5, #12]
 800fadc:	0598      	lsls	r0, r3, #22
 800fade:	d4ed      	bmi.n	800fabc <_vfiprintf_r+0x4c>
 800fae0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fae2:	f000 fb76 	bl	80101d2 <__retarget_lock_release_recursive>
 800fae6:	e7e9      	b.n	800fabc <_vfiprintf_r+0x4c>
 800fae8:	2300      	movs	r3, #0
 800faea:	9309      	str	r3, [sp, #36]	; 0x24
 800faec:	2320      	movs	r3, #32
 800faee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800faf2:	f8cd 800c 	str.w	r8, [sp, #12]
 800faf6:	2330      	movs	r3, #48	; 0x30
 800faf8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fcbc <_vfiprintf_r+0x24c>
 800fafc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fb00:	f04f 0901 	mov.w	r9, #1
 800fb04:	4623      	mov	r3, r4
 800fb06:	469a      	mov	sl, r3
 800fb08:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb0c:	b10a      	cbz	r2, 800fb12 <_vfiprintf_r+0xa2>
 800fb0e:	2a25      	cmp	r2, #37	; 0x25
 800fb10:	d1f9      	bne.n	800fb06 <_vfiprintf_r+0x96>
 800fb12:	ebba 0b04 	subs.w	fp, sl, r4
 800fb16:	d00b      	beq.n	800fb30 <_vfiprintf_r+0xc0>
 800fb18:	465b      	mov	r3, fp
 800fb1a:	4622      	mov	r2, r4
 800fb1c:	4629      	mov	r1, r5
 800fb1e:	4630      	mov	r0, r6
 800fb20:	f7ff ff94 	bl	800fa4c <__sfputs_r>
 800fb24:	3001      	adds	r0, #1
 800fb26:	f000 80aa 	beq.w	800fc7e <_vfiprintf_r+0x20e>
 800fb2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fb2c:	445a      	add	r2, fp
 800fb2e:	9209      	str	r2, [sp, #36]	; 0x24
 800fb30:	f89a 3000 	ldrb.w	r3, [sl]
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	f000 80a2 	beq.w	800fc7e <_vfiprintf_r+0x20e>
 800fb3a:	2300      	movs	r3, #0
 800fb3c:	f04f 32ff 	mov.w	r2, #4294967295
 800fb40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fb44:	f10a 0a01 	add.w	sl, sl, #1
 800fb48:	9304      	str	r3, [sp, #16]
 800fb4a:	9307      	str	r3, [sp, #28]
 800fb4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fb50:	931a      	str	r3, [sp, #104]	; 0x68
 800fb52:	4654      	mov	r4, sl
 800fb54:	2205      	movs	r2, #5
 800fb56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb5a:	4858      	ldr	r0, [pc, #352]	; (800fcbc <_vfiprintf_r+0x24c>)
 800fb5c:	f7f0 fb60 	bl	8000220 <memchr>
 800fb60:	9a04      	ldr	r2, [sp, #16]
 800fb62:	b9d8      	cbnz	r0, 800fb9c <_vfiprintf_r+0x12c>
 800fb64:	06d1      	lsls	r1, r2, #27
 800fb66:	bf44      	itt	mi
 800fb68:	2320      	movmi	r3, #32
 800fb6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fb6e:	0713      	lsls	r3, r2, #28
 800fb70:	bf44      	itt	mi
 800fb72:	232b      	movmi	r3, #43	; 0x2b
 800fb74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fb78:	f89a 3000 	ldrb.w	r3, [sl]
 800fb7c:	2b2a      	cmp	r3, #42	; 0x2a
 800fb7e:	d015      	beq.n	800fbac <_vfiprintf_r+0x13c>
 800fb80:	9a07      	ldr	r2, [sp, #28]
 800fb82:	4654      	mov	r4, sl
 800fb84:	2000      	movs	r0, #0
 800fb86:	f04f 0c0a 	mov.w	ip, #10
 800fb8a:	4621      	mov	r1, r4
 800fb8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fb90:	3b30      	subs	r3, #48	; 0x30
 800fb92:	2b09      	cmp	r3, #9
 800fb94:	d94e      	bls.n	800fc34 <_vfiprintf_r+0x1c4>
 800fb96:	b1b0      	cbz	r0, 800fbc6 <_vfiprintf_r+0x156>
 800fb98:	9207      	str	r2, [sp, #28]
 800fb9a:	e014      	b.n	800fbc6 <_vfiprintf_r+0x156>
 800fb9c:	eba0 0308 	sub.w	r3, r0, r8
 800fba0:	fa09 f303 	lsl.w	r3, r9, r3
 800fba4:	4313      	orrs	r3, r2
 800fba6:	9304      	str	r3, [sp, #16]
 800fba8:	46a2      	mov	sl, r4
 800fbaa:	e7d2      	b.n	800fb52 <_vfiprintf_r+0xe2>
 800fbac:	9b03      	ldr	r3, [sp, #12]
 800fbae:	1d19      	adds	r1, r3, #4
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	9103      	str	r1, [sp, #12]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	bfbb      	ittet	lt
 800fbb8:	425b      	neglt	r3, r3
 800fbba:	f042 0202 	orrlt.w	r2, r2, #2
 800fbbe:	9307      	strge	r3, [sp, #28]
 800fbc0:	9307      	strlt	r3, [sp, #28]
 800fbc2:	bfb8      	it	lt
 800fbc4:	9204      	strlt	r2, [sp, #16]
 800fbc6:	7823      	ldrb	r3, [r4, #0]
 800fbc8:	2b2e      	cmp	r3, #46	; 0x2e
 800fbca:	d10c      	bne.n	800fbe6 <_vfiprintf_r+0x176>
 800fbcc:	7863      	ldrb	r3, [r4, #1]
 800fbce:	2b2a      	cmp	r3, #42	; 0x2a
 800fbd0:	d135      	bne.n	800fc3e <_vfiprintf_r+0x1ce>
 800fbd2:	9b03      	ldr	r3, [sp, #12]
 800fbd4:	1d1a      	adds	r2, r3, #4
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	9203      	str	r2, [sp, #12]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	bfb8      	it	lt
 800fbde:	f04f 33ff 	movlt.w	r3, #4294967295
 800fbe2:	3402      	adds	r4, #2
 800fbe4:	9305      	str	r3, [sp, #20]
 800fbe6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fccc <_vfiprintf_r+0x25c>
 800fbea:	7821      	ldrb	r1, [r4, #0]
 800fbec:	2203      	movs	r2, #3
 800fbee:	4650      	mov	r0, sl
 800fbf0:	f7f0 fb16 	bl	8000220 <memchr>
 800fbf4:	b140      	cbz	r0, 800fc08 <_vfiprintf_r+0x198>
 800fbf6:	2340      	movs	r3, #64	; 0x40
 800fbf8:	eba0 000a 	sub.w	r0, r0, sl
 800fbfc:	fa03 f000 	lsl.w	r0, r3, r0
 800fc00:	9b04      	ldr	r3, [sp, #16]
 800fc02:	4303      	orrs	r3, r0
 800fc04:	3401      	adds	r4, #1
 800fc06:	9304      	str	r3, [sp, #16]
 800fc08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc0c:	482c      	ldr	r0, [pc, #176]	; (800fcc0 <_vfiprintf_r+0x250>)
 800fc0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fc12:	2206      	movs	r2, #6
 800fc14:	f7f0 fb04 	bl	8000220 <memchr>
 800fc18:	2800      	cmp	r0, #0
 800fc1a:	d03f      	beq.n	800fc9c <_vfiprintf_r+0x22c>
 800fc1c:	4b29      	ldr	r3, [pc, #164]	; (800fcc4 <_vfiprintf_r+0x254>)
 800fc1e:	bb1b      	cbnz	r3, 800fc68 <_vfiprintf_r+0x1f8>
 800fc20:	9b03      	ldr	r3, [sp, #12]
 800fc22:	3307      	adds	r3, #7
 800fc24:	f023 0307 	bic.w	r3, r3, #7
 800fc28:	3308      	adds	r3, #8
 800fc2a:	9303      	str	r3, [sp, #12]
 800fc2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc2e:	443b      	add	r3, r7
 800fc30:	9309      	str	r3, [sp, #36]	; 0x24
 800fc32:	e767      	b.n	800fb04 <_vfiprintf_r+0x94>
 800fc34:	fb0c 3202 	mla	r2, ip, r2, r3
 800fc38:	460c      	mov	r4, r1
 800fc3a:	2001      	movs	r0, #1
 800fc3c:	e7a5      	b.n	800fb8a <_vfiprintf_r+0x11a>
 800fc3e:	2300      	movs	r3, #0
 800fc40:	3401      	adds	r4, #1
 800fc42:	9305      	str	r3, [sp, #20]
 800fc44:	4619      	mov	r1, r3
 800fc46:	f04f 0c0a 	mov.w	ip, #10
 800fc4a:	4620      	mov	r0, r4
 800fc4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fc50:	3a30      	subs	r2, #48	; 0x30
 800fc52:	2a09      	cmp	r2, #9
 800fc54:	d903      	bls.n	800fc5e <_vfiprintf_r+0x1ee>
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d0c5      	beq.n	800fbe6 <_vfiprintf_r+0x176>
 800fc5a:	9105      	str	r1, [sp, #20]
 800fc5c:	e7c3      	b.n	800fbe6 <_vfiprintf_r+0x176>
 800fc5e:	fb0c 2101 	mla	r1, ip, r1, r2
 800fc62:	4604      	mov	r4, r0
 800fc64:	2301      	movs	r3, #1
 800fc66:	e7f0      	b.n	800fc4a <_vfiprintf_r+0x1da>
 800fc68:	ab03      	add	r3, sp, #12
 800fc6a:	9300      	str	r3, [sp, #0]
 800fc6c:	462a      	mov	r2, r5
 800fc6e:	4b16      	ldr	r3, [pc, #88]	; (800fcc8 <_vfiprintf_r+0x258>)
 800fc70:	a904      	add	r1, sp, #16
 800fc72:	4630      	mov	r0, r6
 800fc74:	f7fc f83c 	bl	800bcf0 <_printf_float>
 800fc78:	4607      	mov	r7, r0
 800fc7a:	1c78      	adds	r0, r7, #1
 800fc7c:	d1d6      	bne.n	800fc2c <_vfiprintf_r+0x1bc>
 800fc7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fc80:	07d9      	lsls	r1, r3, #31
 800fc82:	d405      	bmi.n	800fc90 <_vfiprintf_r+0x220>
 800fc84:	89ab      	ldrh	r3, [r5, #12]
 800fc86:	059a      	lsls	r2, r3, #22
 800fc88:	d402      	bmi.n	800fc90 <_vfiprintf_r+0x220>
 800fc8a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fc8c:	f000 faa1 	bl	80101d2 <__retarget_lock_release_recursive>
 800fc90:	89ab      	ldrh	r3, [r5, #12]
 800fc92:	065b      	lsls	r3, r3, #25
 800fc94:	f53f af12 	bmi.w	800fabc <_vfiprintf_r+0x4c>
 800fc98:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fc9a:	e711      	b.n	800fac0 <_vfiprintf_r+0x50>
 800fc9c:	ab03      	add	r3, sp, #12
 800fc9e:	9300      	str	r3, [sp, #0]
 800fca0:	462a      	mov	r2, r5
 800fca2:	4b09      	ldr	r3, [pc, #36]	; (800fcc8 <_vfiprintf_r+0x258>)
 800fca4:	a904      	add	r1, sp, #16
 800fca6:	4630      	mov	r0, r6
 800fca8:	f7fc fac6 	bl	800c238 <_printf_i>
 800fcac:	e7e4      	b.n	800fc78 <_vfiprintf_r+0x208>
 800fcae:	bf00      	nop
 800fcb0:	08010974 	.word	0x08010974
 800fcb4:	08010994 	.word	0x08010994
 800fcb8:	08010954 	.word	0x08010954
 800fcbc:	08010904 	.word	0x08010904
 800fcc0:	0801090e 	.word	0x0801090e
 800fcc4:	0800bcf1 	.word	0x0800bcf1
 800fcc8:	0800fa4d 	.word	0x0800fa4d
 800fccc:	0801090a 	.word	0x0801090a

0800fcd0 <__swbuf_r>:
 800fcd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcd2:	460e      	mov	r6, r1
 800fcd4:	4614      	mov	r4, r2
 800fcd6:	4605      	mov	r5, r0
 800fcd8:	b118      	cbz	r0, 800fce2 <__swbuf_r+0x12>
 800fcda:	6983      	ldr	r3, [r0, #24]
 800fcdc:	b90b      	cbnz	r3, 800fce2 <__swbuf_r+0x12>
 800fcde:	f000 f9d9 	bl	8010094 <__sinit>
 800fce2:	4b21      	ldr	r3, [pc, #132]	; (800fd68 <__swbuf_r+0x98>)
 800fce4:	429c      	cmp	r4, r3
 800fce6:	d12b      	bne.n	800fd40 <__swbuf_r+0x70>
 800fce8:	686c      	ldr	r4, [r5, #4]
 800fcea:	69a3      	ldr	r3, [r4, #24]
 800fcec:	60a3      	str	r3, [r4, #8]
 800fcee:	89a3      	ldrh	r3, [r4, #12]
 800fcf0:	071a      	lsls	r2, r3, #28
 800fcf2:	d52f      	bpl.n	800fd54 <__swbuf_r+0x84>
 800fcf4:	6923      	ldr	r3, [r4, #16]
 800fcf6:	b36b      	cbz	r3, 800fd54 <__swbuf_r+0x84>
 800fcf8:	6923      	ldr	r3, [r4, #16]
 800fcfa:	6820      	ldr	r0, [r4, #0]
 800fcfc:	1ac0      	subs	r0, r0, r3
 800fcfe:	6963      	ldr	r3, [r4, #20]
 800fd00:	b2f6      	uxtb	r6, r6
 800fd02:	4283      	cmp	r3, r0
 800fd04:	4637      	mov	r7, r6
 800fd06:	dc04      	bgt.n	800fd12 <__swbuf_r+0x42>
 800fd08:	4621      	mov	r1, r4
 800fd0a:	4628      	mov	r0, r5
 800fd0c:	f000 f92e 	bl	800ff6c <_fflush_r>
 800fd10:	bb30      	cbnz	r0, 800fd60 <__swbuf_r+0x90>
 800fd12:	68a3      	ldr	r3, [r4, #8]
 800fd14:	3b01      	subs	r3, #1
 800fd16:	60a3      	str	r3, [r4, #8]
 800fd18:	6823      	ldr	r3, [r4, #0]
 800fd1a:	1c5a      	adds	r2, r3, #1
 800fd1c:	6022      	str	r2, [r4, #0]
 800fd1e:	701e      	strb	r6, [r3, #0]
 800fd20:	6963      	ldr	r3, [r4, #20]
 800fd22:	3001      	adds	r0, #1
 800fd24:	4283      	cmp	r3, r0
 800fd26:	d004      	beq.n	800fd32 <__swbuf_r+0x62>
 800fd28:	89a3      	ldrh	r3, [r4, #12]
 800fd2a:	07db      	lsls	r3, r3, #31
 800fd2c:	d506      	bpl.n	800fd3c <__swbuf_r+0x6c>
 800fd2e:	2e0a      	cmp	r6, #10
 800fd30:	d104      	bne.n	800fd3c <__swbuf_r+0x6c>
 800fd32:	4621      	mov	r1, r4
 800fd34:	4628      	mov	r0, r5
 800fd36:	f000 f919 	bl	800ff6c <_fflush_r>
 800fd3a:	b988      	cbnz	r0, 800fd60 <__swbuf_r+0x90>
 800fd3c:	4638      	mov	r0, r7
 800fd3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd40:	4b0a      	ldr	r3, [pc, #40]	; (800fd6c <__swbuf_r+0x9c>)
 800fd42:	429c      	cmp	r4, r3
 800fd44:	d101      	bne.n	800fd4a <__swbuf_r+0x7a>
 800fd46:	68ac      	ldr	r4, [r5, #8]
 800fd48:	e7cf      	b.n	800fcea <__swbuf_r+0x1a>
 800fd4a:	4b09      	ldr	r3, [pc, #36]	; (800fd70 <__swbuf_r+0xa0>)
 800fd4c:	429c      	cmp	r4, r3
 800fd4e:	bf08      	it	eq
 800fd50:	68ec      	ldreq	r4, [r5, #12]
 800fd52:	e7ca      	b.n	800fcea <__swbuf_r+0x1a>
 800fd54:	4621      	mov	r1, r4
 800fd56:	4628      	mov	r0, r5
 800fd58:	f000 f80c 	bl	800fd74 <__swsetup_r>
 800fd5c:	2800      	cmp	r0, #0
 800fd5e:	d0cb      	beq.n	800fcf8 <__swbuf_r+0x28>
 800fd60:	f04f 37ff 	mov.w	r7, #4294967295
 800fd64:	e7ea      	b.n	800fd3c <__swbuf_r+0x6c>
 800fd66:	bf00      	nop
 800fd68:	08010974 	.word	0x08010974
 800fd6c:	08010994 	.word	0x08010994
 800fd70:	08010954 	.word	0x08010954

0800fd74 <__swsetup_r>:
 800fd74:	4b32      	ldr	r3, [pc, #200]	; (800fe40 <__swsetup_r+0xcc>)
 800fd76:	b570      	push	{r4, r5, r6, lr}
 800fd78:	681d      	ldr	r5, [r3, #0]
 800fd7a:	4606      	mov	r6, r0
 800fd7c:	460c      	mov	r4, r1
 800fd7e:	b125      	cbz	r5, 800fd8a <__swsetup_r+0x16>
 800fd80:	69ab      	ldr	r3, [r5, #24]
 800fd82:	b913      	cbnz	r3, 800fd8a <__swsetup_r+0x16>
 800fd84:	4628      	mov	r0, r5
 800fd86:	f000 f985 	bl	8010094 <__sinit>
 800fd8a:	4b2e      	ldr	r3, [pc, #184]	; (800fe44 <__swsetup_r+0xd0>)
 800fd8c:	429c      	cmp	r4, r3
 800fd8e:	d10f      	bne.n	800fdb0 <__swsetup_r+0x3c>
 800fd90:	686c      	ldr	r4, [r5, #4]
 800fd92:	89a3      	ldrh	r3, [r4, #12]
 800fd94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fd98:	0719      	lsls	r1, r3, #28
 800fd9a:	d42c      	bmi.n	800fdf6 <__swsetup_r+0x82>
 800fd9c:	06dd      	lsls	r5, r3, #27
 800fd9e:	d411      	bmi.n	800fdc4 <__swsetup_r+0x50>
 800fda0:	2309      	movs	r3, #9
 800fda2:	6033      	str	r3, [r6, #0]
 800fda4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fda8:	81a3      	strh	r3, [r4, #12]
 800fdaa:	f04f 30ff 	mov.w	r0, #4294967295
 800fdae:	e03e      	b.n	800fe2e <__swsetup_r+0xba>
 800fdb0:	4b25      	ldr	r3, [pc, #148]	; (800fe48 <__swsetup_r+0xd4>)
 800fdb2:	429c      	cmp	r4, r3
 800fdb4:	d101      	bne.n	800fdba <__swsetup_r+0x46>
 800fdb6:	68ac      	ldr	r4, [r5, #8]
 800fdb8:	e7eb      	b.n	800fd92 <__swsetup_r+0x1e>
 800fdba:	4b24      	ldr	r3, [pc, #144]	; (800fe4c <__swsetup_r+0xd8>)
 800fdbc:	429c      	cmp	r4, r3
 800fdbe:	bf08      	it	eq
 800fdc0:	68ec      	ldreq	r4, [r5, #12]
 800fdc2:	e7e6      	b.n	800fd92 <__swsetup_r+0x1e>
 800fdc4:	0758      	lsls	r0, r3, #29
 800fdc6:	d512      	bpl.n	800fdee <__swsetup_r+0x7a>
 800fdc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fdca:	b141      	cbz	r1, 800fdde <__swsetup_r+0x6a>
 800fdcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fdd0:	4299      	cmp	r1, r3
 800fdd2:	d002      	beq.n	800fdda <__swsetup_r+0x66>
 800fdd4:	4630      	mov	r0, r6
 800fdd6:	f7ff fb25 	bl	800f424 <_free_r>
 800fdda:	2300      	movs	r3, #0
 800fddc:	6363      	str	r3, [r4, #52]	; 0x34
 800fdde:	89a3      	ldrh	r3, [r4, #12]
 800fde0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fde4:	81a3      	strh	r3, [r4, #12]
 800fde6:	2300      	movs	r3, #0
 800fde8:	6063      	str	r3, [r4, #4]
 800fdea:	6923      	ldr	r3, [r4, #16]
 800fdec:	6023      	str	r3, [r4, #0]
 800fdee:	89a3      	ldrh	r3, [r4, #12]
 800fdf0:	f043 0308 	orr.w	r3, r3, #8
 800fdf4:	81a3      	strh	r3, [r4, #12]
 800fdf6:	6923      	ldr	r3, [r4, #16]
 800fdf8:	b94b      	cbnz	r3, 800fe0e <__swsetup_r+0x9a>
 800fdfa:	89a3      	ldrh	r3, [r4, #12]
 800fdfc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fe00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fe04:	d003      	beq.n	800fe0e <__swsetup_r+0x9a>
 800fe06:	4621      	mov	r1, r4
 800fe08:	4630      	mov	r0, r6
 800fe0a:	f000 fa09 	bl	8010220 <__smakebuf_r>
 800fe0e:	89a0      	ldrh	r0, [r4, #12]
 800fe10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fe14:	f010 0301 	ands.w	r3, r0, #1
 800fe18:	d00a      	beq.n	800fe30 <__swsetup_r+0xbc>
 800fe1a:	2300      	movs	r3, #0
 800fe1c:	60a3      	str	r3, [r4, #8]
 800fe1e:	6963      	ldr	r3, [r4, #20]
 800fe20:	425b      	negs	r3, r3
 800fe22:	61a3      	str	r3, [r4, #24]
 800fe24:	6923      	ldr	r3, [r4, #16]
 800fe26:	b943      	cbnz	r3, 800fe3a <__swsetup_r+0xc6>
 800fe28:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fe2c:	d1ba      	bne.n	800fda4 <__swsetup_r+0x30>
 800fe2e:	bd70      	pop	{r4, r5, r6, pc}
 800fe30:	0781      	lsls	r1, r0, #30
 800fe32:	bf58      	it	pl
 800fe34:	6963      	ldrpl	r3, [r4, #20]
 800fe36:	60a3      	str	r3, [r4, #8]
 800fe38:	e7f4      	b.n	800fe24 <__swsetup_r+0xb0>
 800fe3a:	2000      	movs	r0, #0
 800fe3c:	e7f7      	b.n	800fe2e <__swsetup_r+0xba>
 800fe3e:	bf00      	nop
 800fe40:	2000011c 	.word	0x2000011c
 800fe44:	08010974 	.word	0x08010974
 800fe48:	08010994 	.word	0x08010994
 800fe4c:	08010954 	.word	0x08010954

0800fe50 <abort>:
 800fe50:	b508      	push	{r3, lr}
 800fe52:	2006      	movs	r0, #6
 800fe54:	f000 fa54 	bl	8010300 <raise>
 800fe58:	2001      	movs	r0, #1
 800fe5a:	f7f1 fd43 	bl	80018e4 <_exit>
	...

0800fe60 <__sflush_r>:
 800fe60:	898a      	ldrh	r2, [r1, #12]
 800fe62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe66:	4605      	mov	r5, r0
 800fe68:	0710      	lsls	r0, r2, #28
 800fe6a:	460c      	mov	r4, r1
 800fe6c:	d458      	bmi.n	800ff20 <__sflush_r+0xc0>
 800fe6e:	684b      	ldr	r3, [r1, #4]
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	dc05      	bgt.n	800fe80 <__sflush_r+0x20>
 800fe74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	dc02      	bgt.n	800fe80 <__sflush_r+0x20>
 800fe7a:	2000      	movs	r0, #0
 800fe7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fe82:	2e00      	cmp	r6, #0
 800fe84:	d0f9      	beq.n	800fe7a <__sflush_r+0x1a>
 800fe86:	2300      	movs	r3, #0
 800fe88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fe8c:	682f      	ldr	r7, [r5, #0]
 800fe8e:	602b      	str	r3, [r5, #0]
 800fe90:	d032      	beq.n	800fef8 <__sflush_r+0x98>
 800fe92:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fe94:	89a3      	ldrh	r3, [r4, #12]
 800fe96:	075a      	lsls	r2, r3, #29
 800fe98:	d505      	bpl.n	800fea6 <__sflush_r+0x46>
 800fe9a:	6863      	ldr	r3, [r4, #4]
 800fe9c:	1ac0      	subs	r0, r0, r3
 800fe9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fea0:	b10b      	cbz	r3, 800fea6 <__sflush_r+0x46>
 800fea2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fea4:	1ac0      	subs	r0, r0, r3
 800fea6:	2300      	movs	r3, #0
 800fea8:	4602      	mov	r2, r0
 800feaa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800feac:	6a21      	ldr	r1, [r4, #32]
 800feae:	4628      	mov	r0, r5
 800feb0:	47b0      	blx	r6
 800feb2:	1c43      	adds	r3, r0, #1
 800feb4:	89a3      	ldrh	r3, [r4, #12]
 800feb6:	d106      	bne.n	800fec6 <__sflush_r+0x66>
 800feb8:	6829      	ldr	r1, [r5, #0]
 800feba:	291d      	cmp	r1, #29
 800febc:	d82c      	bhi.n	800ff18 <__sflush_r+0xb8>
 800febe:	4a2a      	ldr	r2, [pc, #168]	; (800ff68 <__sflush_r+0x108>)
 800fec0:	40ca      	lsrs	r2, r1
 800fec2:	07d6      	lsls	r6, r2, #31
 800fec4:	d528      	bpl.n	800ff18 <__sflush_r+0xb8>
 800fec6:	2200      	movs	r2, #0
 800fec8:	6062      	str	r2, [r4, #4]
 800feca:	04d9      	lsls	r1, r3, #19
 800fecc:	6922      	ldr	r2, [r4, #16]
 800fece:	6022      	str	r2, [r4, #0]
 800fed0:	d504      	bpl.n	800fedc <__sflush_r+0x7c>
 800fed2:	1c42      	adds	r2, r0, #1
 800fed4:	d101      	bne.n	800feda <__sflush_r+0x7a>
 800fed6:	682b      	ldr	r3, [r5, #0]
 800fed8:	b903      	cbnz	r3, 800fedc <__sflush_r+0x7c>
 800feda:	6560      	str	r0, [r4, #84]	; 0x54
 800fedc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fede:	602f      	str	r7, [r5, #0]
 800fee0:	2900      	cmp	r1, #0
 800fee2:	d0ca      	beq.n	800fe7a <__sflush_r+0x1a>
 800fee4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fee8:	4299      	cmp	r1, r3
 800feea:	d002      	beq.n	800fef2 <__sflush_r+0x92>
 800feec:	4628      	mov	r0, r5
 800feee:	f7ff fa99 	bl	800f424 <_free_r>
 800fef2:	2000      	movs	r0, #0
 800fef4:	6360      	str	r0, [r4, #52]	; 0x34
 800fef6:	e7c1      	b.n	800fe7c <__sflush_r+0x1c>
 800fef8:	6a21      	ldr	r1, [r4, #32]
 800fefa:	2301      	movs	r3, #1
 800fefc:	4628      	mov	r0, r5
 800fefe:	47b0      	blx	r6
 800ff00:	1c41      	adds	r1, r0, #1
 800ff02:	d1c7      	bne.n	800fe94 <__sflush_r+0x34>
 800ff04:	682b      	ldr	r3, [r5, #0]
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d0c4      	beq.n	800fe94 <__sflush_r+0x34>
 800ff0a:	2b1d      	cmp	r3, #29
 800ff0c:	d001      	beq.n	800ff12 <__sflush_r+0xb2>
 800ff0e:	2b16      	cmp	r3, #22
 800ff10:	d101      	bne.n	800ff16 <__sflush_r+0xb6>
 800ff12:	602f      	str	r7, [r5, #0]
 800ff14:	e7b1      	b.n	800fe7a <__sflush_r+0x1a>
 800ff16:	89a3      	ldrh	r3, [r4, #12]
 800ff18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff1c:	81a3      	strh	r3, [r4, #12]
 800ff1e:	e7ad      	b.n	800fe7c <__sflush_r+0x1c>
 800ff20:	690f      	ldr	r7, [r1, #16]
 800ff22:	2f00      	cmp	r7, #0
 800ff24:	d0a9      	beq.n	800fe7a <__sflush_r+0x1a>
 800ff26:	0793      	lsls	r3, r2, #30
 800ff28:	680e      	ldr	r6, [r1, #0]
 800ff2a:	bf08      	it	eq
 800ff2c:	694b      	ldreq	r3, [r1, #20]
 800ff2e:	600f      	str	r7, [r1, #0]
 800ff30:	bf18      	it	ne
 800ff32:	2300      	movne	r3, #0
 800ff34:	eba6 0807 	sub.w	r8, r6, r7
 800ff38:	608b      	str	r3, [r1, #8]
 800ff3a:	f1b8 0f00 	cmp.w	r8, #0
 800ff3e:	dd9c      	ble.n	800fe7a <__sflush_r+0x1a>
 800ff40:	6a21      	ldr	r1, [r4, #32]
 800ff42:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ff44:	4643      	mov	r3, r8
 800ff46:	463a      	mov	r2, r7
 800ff48:	4628      	mov	r0, r5
 800ff4a:	47b0      	blx	r6
 800ff4c:	2800      	cmp	r0, #0
 800ff4e:	dc06      	bgt.n	800ff5e <__sflush_r+0xfe>
 800ff50:	89a3      	ldrh	r3, [r4, #12]
 800ff52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff56:	81a3      	strh	r3, [r4, #12]
 800ff58:	f04f 30ff 	mov.w	r0, #4294967295
 800ff5c:	e78e      	b.n	800fe7c <__sflush_r+0x1c>
 800ff5e:	4407      	add	r7, r0
 800ff60:	eba8 0800 	sub.w	r8, r8, r0
 800ff64:	e7e9      	b.n	800ff3a <__sflush_r+0xda>
 800ff66:	bf00      	nop
 800ff68:	20400001 	.word	0x20400001

0800ff6c <_fflush_r>:
 800ff6c:	b538      	push	{r3, r4, r5, lr}
 800ff6e:	690b      	ldr	r3, [r1, #16]
 800ff70:	4605      	mov	r5, r0
 800ff72:	460c      	mov	r4, r1
 800ff74:	b913      	cbnz	r3, 800ff7c <_fflush_r+0x10>
 800ff76:	2500      	movs	r5, #0
 800ff78:	4628      	mov	r0, r5
 800ff7a:	bd38      	pop	{r3, r4, r5, pc}
 800ff7c:	b118      	cbz	r0, 800ff86 <_fflush_r+0x1a>
 800ff7e:	6983      	ldr	r3, [r0, #24]
 800ff80:	b90b      	cbnz	r3, 800ff86 <_fflush_r+0x1a>
 800ff82:	f000 f887 	bl	8010094 <__sinit>
 800ff86:	4b14      	ldr	r3, [pc, #80]	; (800ffd8 <_fflush_r+0x6c>)
 800ff88:	429c      	cmp	r4, r3
 800ff8a:	d11b      	bne.n	800ffc4 <_fflush_r+0x58>
 800ff8c:	686c      	ldr	r4, [r5, #4]
 800ff8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d0ef      	beq.n	800ff76 <_fflush_r+0xa>
 800ff96:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ff98:	07d0      	lsls	r0, r2, #31
 800ff9a:	d404      	bmi.n	800ffa6 <_fflush_r+0x3a>
 800ff9c:	0599      	lsls	r1, r3, #22
 800ff9e:	d402      	bmi.n	800ffa6 <_fflush_r+0x3a>
 800ffa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ffa2:	f000 f915 	bl	80101d0 <__retarget_lock_acquire_recursive>
 800ffa6:	4628      	mov	r0, r5
 800ffa8:	4621      	mov	r1, r4
 800ffaa:	f7ff ff59 	bl	800fe60 <__sflush_r>
 800ffae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ffb0:	07da      	lsls	r2, r3, #31
 800ffb2:	4605      	mov	r5, r0
 800ffb4:	d4e0      	bmi.n	800ff78 <_fflush_r+0xc>
 800ffb6:	89a3      	ldrh	r3, [r4, #12]
 800ffb8:	059b      	lsls	r3, r3, #22
 800ffba:	d4dd      	bmi.n	800ff78 <_fflush_r+0xc>
 800ffbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ffbe:	f000 f908 	bl	80101d2 <__retarget_lock_release_recursive>
 800ffc2:	e7d9      	b.n	800ff78 <_fflush_r+0xc>
 800ffc4:	4b05      	ldr	r3, [pc, #20]	; (800ffdc <_fflush_r+0x70>)
 800ffc6:	429c      	cmp	r4, r3
 800ffc8:	d101      	bne.n	800ffce <_fflush_r+0x62>
 800ffca:	68ac      	ldr	r4, [r5, #8]
 800ffcc:	e7df      	b.n	800ff8e <_fflush_r+0x22>
 800ffce:	4b04      	ldr	r3, [pc, #16]	; (800ffe0 <_fflush_r+0x74>)
 800ffd0:	429c      	cmp	r4, r3
 800ffd2:	bf08      	it	eq
 800ffd4:	68ec      	ldreq	r4, [r5, #12]
 800ffd6:	e7da      	b.n	800ff8e <_fflush_r+0x22>
 800ffd8:	08010974 	.word	0x08010974
 800ffdc:	08010994 	.word	0x08010994
 800ffe0:	08010954 	.word	0x08010954

0800ffe4 <std>:
 800ffe4:	2300      	movs	r3, #0
 800ffe6:	b510      	push	{r4, lr}
 800ffe8:	4604      	mov	r4, r0
 800ffea:	e9c0 3300 	strd	r3, r3, [r0]
 800ffee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fff2:	6083      	str	r3, [r0, #8]
 800fff4:	8181      	strh	r1, [r0, #12]
 800fff6:	6643      	str	r3, [r0, #100]	; 0x64
 800fff8:	81c2      	strh	r2, [r0, #14]
 800fffa:	6183      	str	r3, [r0, #24]
 800fffc:	4619      	mov	r1, r3
 800fffe:	2208      	movs	r2, #8
 8010000:	305c      	adds	r0, #92	; 0x5c
 8010002:	f7fb fdcd 	bl	800bba0 <memset>
 8010006:	4b05      	ldr	r3, [pc, #20]	; (801001c <std+0x38>)
 8010008:	6263      	str	r3, [r4, #36]	; 0x24
 801000a:	4b05      	ldr	r3, [pc, #20]	; (8010020 <std+0x3c>)
 801000c:	62a3      	str	r3, [r4, #40]	; 0x28
 801000e:	4b05      	ldr	r3, [pc, #20]	; (8010024 <std+0x40>)
 8010010:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010012:	4b05      	ldr	r3, [pc, #20]	; (8010028 <std+0x44>)
 8010014:	6224      	str	r4, [r4, #32]
 8010016:	6323      	str	r3, [r4, #48]	; 0x30
 8010018:	bd10      	pop	{r4, pc}
 801001a:	bf00      	nop
 801001c:	08010339 	.word	0x08010339
 8010020:	0801035b 	.word	0x0801035b
 8010024:	08010393 	.word	0x08010393
 8010028:	080103b7 	.word	0x080103b7

0801002c <_cleanup_r>:
 801002c:	4901      	ldr	r1, [pc, #4]	; (8010034 <_cleanup_r+0x8>)
 801002e:	f000 b8af 	b.w	8010190 <_fwalk_reent>
 8010032:	bf00      	nop
 8010034:	0800ff6d 	.word	0x0800ff6d

08010038 <__sfmoreglue>:
 8010038:	b570      	push	{r4, r5, r6, lr}
 801003a:	2268      	movs	r2, #104	; 0x68
 801003c:	1e4d      	subs	r5, r1, #1
 801003e:	4355      	muls	r5, r2
 8010040:	460e      	mov	r6, r1
 8010042:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010046:	f7ff fa59 	bl	800f4fc <_malloc_r>
 801004a:	4604      	mov	r4, r0
 801004c:	b140      	cbz	r0, 8010060 <__sfmoreglue+0x28>
 801004e:	2100      	movs	r1, #0
 8010050:	e9c0 1600 	strd	r1, r6, [r0]
 8010054:	300c      	adds	r0, #12
 8010056:	60a0      	str	r0, [r4, #8]
 8010058:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801005c:	f7fb fda0 	bl	800bba0 <memset>
 8010060:	4620      	mov	r0, r4
 8010062:	bd70      	pop	{r4, r5, r6, pc}

08010064 <__sfp_lock_acquire>:
 8010064:	4801      	ldr	r0, [pc, #4]	; (801006c <__sfp_lock_acquire+0x8>)
 8010066:	f000 b8b3 	b.w	80101d0 <__retarget_lock_acquire_recursive>
 801006a:	bf00      	nop
 801006c:	20002091 	.word	0x20002091

08010070 <__sfp_lock_release>:
 8010070:	4801      	ldr	r0, [pc, #4]	; (8010078 <__sfp_lock_release+0x8>)
 8010072:	f000 b8ae 	b.w	80101d2 <__retarget_lock_release_recursive>
 8010076:	bf00      	nop
 8010078:	20002091 	.word	0x20002091

0801007c <__sinit_lock_acquire>:
 801007c:	4801      	ldr	r0, [pc, #4]	; (8010084 <__sinit_lock_acquire+0x8>)
 801007e:	f000 b8a7 	b.w	80101d0 <__retarget_lock_acquire_recursive>
 8010082:	bf00      	nop
 8010084:	20002092 	.word	0x20002092

08010088 <__sinit_lock_release>:
 8010088:	4801      	ldr	r0, [pc, #4]	; (8010090 <__sinit_lock_release+0x8>)
 801008a:	f000 b8a2 	b.w	80101d2 <__retarget_lock_release_recursive>
 801008e:	bf00      	nop
 8010090:	20002092 	.word	0x20002092

08010094 <__sinit>:
 8010094:	b510      	push	{r4, lr}
 8010096:	4604      	mov	r4, r0
 8010098:	f7ff fff0 	bl	801007c <__sinit_lock_acquire>
 801009c:	69a3      	ldr	r3, [r4, #24]
 801009e:	b11b      	cbz	r3, 80100a8 <__sinit+0x14>
 80100a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100a4:	f7ff bff0 	b.w	8010088 <__sinit_lock_release>
 80100a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80100ac:	6523      	str	r3, [r4, #80]	; 0x50
 80100ae:	4b13      	ldr	r3, [pc, #76]	; (80100fc <__sinit+0x68>)
 80100b0:	4a13      	ldr	r2, [pc, #76]	; (8010100 <__sinit+0x6c>)
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80100b6:	42a3      	cmp	r3, r4
 80100b8:	bf04      	itt	eq
 80100ba:	2301      	moveq	r3, #1
 80100bc:	61a3      	streq	r3, [r4, #24]
 80100be:	4620      	mov	r0, r4
 80100c0:	f000 f820 	bl	8010104 <__sfp>
 80100c4:	6060      	str	r0, [r4, #4]
 80100c6:	4620      	mov	r0, r4
 80100c8:	f000 f81c 	bl	8010104 <__sfp>
 80100cc:	60a0      	str	r0, [r4, #8]
 80100ce:	4620      	mov	r0, r4
 80100d0:	f000 f818 	bl	8010104 <__sfp>
 80100d4:	2200      	movs	r2, #0
 80100d6:	60e0      	str	r0, [r4, #12]
 80100d8:	2104      	movs	r1, #4
 80100da:	6860      	ldr	r0, [r4, #4]
 80100dc:	f7ff ff82 	bl	800ffe4 <std>
 80100e0:	68a0      	ldr	r0, [r4, #8]
 80100e2:	2201      	movs	r2, #1
 80100e4:	2109      	movs	r1, #9
 80100e6:	f7ff ff7d 	bl	800ffe4 <std>
 80100ea:	68e0      	ldr	r0, [r4, #12]
 80100ec:	2202      	movs	r2, #2
 80100ee:	2112      	movs	r1, #18
 80100f0:	f7ff ff78 	bl	800ffe4 <std>
 80100f4:	2301      	movs	r3, #1
 80100f6:	61a3      	str	r3, [r4, #24]
 80100f8:	e7d2      	b.n	80100a0 <__sinit+0xc>
 80100fa:	bf00      	nop
 80100fc:	08010510 	.word	0x08010510
 8010100:	0801002d 	.word	0x0801002d

08010104 <__sfp>:
 8010104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010106:	4607      	mov	r7, r0
 8010108:	f7ff ffac 	bl	8010064 <__sfp_lock_acquire>
 801010c:	4b1e      	ldr	r3, [pc, #120]	; (8010188 <__sfp+0x84>)
 801010e:	681e      	ldr	r6, [r3, #0]
 8010110:	69b3      	ldr	r3, [r6, #24]
 8010112:	b913      	cbnz	r3, 801011a <__sfp+0x16>
 8010114:	4630      	mov	r0, r6
 8010116:	f7ff ffbd 	bl	8010094 <__sinit>
 801011a:	3648      	adds	r6, #72	; 0x48
 801011c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010120:	3b01      	subs	r3, #1
 8010122:	d503      	bpl.n	801012c <__sfp+0x28>
 8010124:	6833      	ldr	r3, [r6, #0]
 8010126:	b30b      	cbz	r3, 801016c <__sfp+0x68>
 8010128:	6836      	ldr	r6, [r6, #0]
 801012a:	e7f7      	b.n	801011c <__sfp+0x18>
 801012c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010130:	b9d5      	cbnz	r5, 8010168 <__sfp+0x64>
 8010132:	4b16      	ldr	r3, [pc, #88]	; (801018c <__sfp+0x88>)
 8010134:	60e3      	str	r3, [r4, #12]
 8010136:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801013a:	6665      	str	r5, [r4, #100]	; 0x64
 801013c:	f000 f847 	bl	80101ce <__retarget_lock_init_recursive>
 8010140:	f7ff ff96 	bl	8010070 <__sfp_lock_release>
 8010144:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010148:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801014c:	6025      	str	r5, [r4, #0]
 801014e:	61a5      	str	r5, [r4, #24]
 8010150:	2208      	movs	r2, #8
 8010152:	4629      	mov	r1, r5
 8010154:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010158:	f7fb fd22 	bl	800bba0 <memset>
 801015c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010160:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010164:	4620      	mov	r0, r4
 8010166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010168:	3468      	adds	r4, #104	; 0x68
 801016a:	e7d9      	b.n	8010120 <__sfp+0x1c>
 801016c:	2104      	movs	r1, #4
 801016e:	4638      	mov	r0, r7
 8010170:	f7ff ff62 	bl	8010038 <__sfmoreglue>
 8010174:	4604      	mov	r4, r0
 8010176:	6030      	str	r0, [r6, #0]
 8010178:	2800      	cmp	r0, #0
 801017a:	d1d5      	bne.n	8010128 <__sfp+0x24>
 801017c:	f7ff ff78 	bl	8010070 <__sfp_lock_release>
 8010180:	230c      	movs	r3, #12
 8010182:	603b      	str	r3, [r7, #0]
 8010184:	e7ee      	b.n	8010164 <__sfp+0x60>
 8010186:	bf00      	nop
 8010188:	08010510 	.word	0x08010510
 801018c:	ffff0001 	.word	0xffff0001

08010190 <_fwalk_reent>:
 8010190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010194:	4606      	mov	r6, r0
 8010196:	4688      	mov	r8, r1
 8010198:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801019c:	2700      	movs	r7, #0
 801019e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80101a2:	f1b9 0901 	subs.w	r9, r9, #1
 80101a6:	d505      	bpl.n	80101b4 <_fwalk_reent+0x24>
 80101a8:	6824      	ldr	r4, [r4, #0]
 80101aa:	2c00      	cmp	r4, #0
 80101ac:	d1f7      	bne.n	801019e <_fwalk_reent+0xe>
 80101ae:	4638      	mov	r0, r7
 80101b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80101b4:	89ab      	ldrh	r3, [r5, #12]
 80101b6:	2b01      	cmp	r3, #1
 80101b8:	d907      	bls.n	80101ca <_fwalk_reent+0x3a>
 80101ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80101be:	3301      	adds	r3, #1
 80101c0:	d003      	beq.n	80101ca <_fwalk_reent+0x3a>
 80101c2:	4629      	mov	r1, r5
 80101c4:	4630      	mov	r0, r6
 80101c6:	47c0      	blx	r8
 80101c8:	4307      	orrs	r7, r0
 80101ca:	3568      	adds	r5, #104	; 0x68
 80101cc:	e7e9      	b.n	80101a2 <_fwalk_reent+0x12>

080101ce <__retarget_lock_init_recursive>:
 80101ce:	4770      	bx	lr

080101d0 <__retarget_lock_acquire_recursive>:
 80101d0:	4770      	bx	lr

080101d2 <__retarget_lock_release_recursive>:
 80101d2:	4770      	bx	lr

080101d4 <__swhatbuf_r>:
 80101d4:	b570      	push	{r4, r5, r6, lr}
 80101d6:	460e      	mov	r6, r1
 80101d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101dc:	2900      	cmp	r1, #0
 80101de:	b096      	sub	sp, #88	; 0x58
 80101e0:	4614      	mov	r4, r2
 80101e2:	461d      	mov	r5, r3
 80101e4:	da08      	bge.n	80101f8 <__swhatbuf_r+0x24>
 80101e6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80101ea:	2200      	movs	r2, #0
 80101ec:	602a      	str	r2, [r5, #0]
 80101ee:	061a      	lsls	r2, r3, #24
 80101f0:	d410      	bmi.n	8010214 <__swhatbuf_r+0x40>
 80101f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80101f6:	e00e      	b.n	8010216 <__swhatbuf_r+0x42>
 80101f8:	466a      	mov	r2, sp
 80101fa:	f000 f903 	bl	8010404 <_fstat_r>
 80101fe:	2800      	cmp	r0, #0
 8010200:	dbf1      	blt.n	80101e6 <__swhatbuf_r+0x12>
 8010202:	9a01      	ldr	r2, [sp, #4]
 8010204:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010208:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801020c:	425a      	negs	r2, r3
 801020e:	415a      	adcs	r2, r3
 8010210:	602a      	str	r2, [r5, #0]
 8010212:	e7ee      	b.n	80101f2 <__swhatbuf_r+0x1e>
 8010214:	2340      	movs	r3, #64	; 0x40
 8010216:	2000      	movs	r0, #0
 8010218:	6023      	str	r3, [r4, #0]
 801021a:	b016      	add	sp, #88	; 0x58
 801021c:	bd70      	pop	{r4, r5, r6, pc}
	...

08010220 <__smakebuf_r>:
 8010220:	898b      	ldrh	r3, [r1, #12]
 8010222:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010224:	079d      	lsls	r5, r3, #30
 8010226:	4606      	mov	r6, r0
 8010228:	460c      	mov	r4, r1
 801022a:	d507      	bpl.n	801023c <__smakebuf_r+0x1c>
 801022c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010230:	6023      	str	r3, [r4, #0]
 8010232:	6123      	str	r3, [r4, #16]
 8010234:	2301      	movs	r3, #1
 8010236:	6163      	str	r3, [r4, #20]
 8010238:	b002      	add	sp, #8
 801023a:	bd70      	pop	{r4, r5, r6, pc}
 801023c:	ab01      	add	r3, sp, #4
 801023e:	466a      	mov	r2, sp
 8010240:	f7ff ffc8 	bl	80101d4 <__swhatbuf_r>
 8010244:	9900      	ldr	r1, [sp, #0]
 8010246:	4605      	mov	r5, r0
 8010248:	4630      	mov	r0, r6
 801024a:	f7ff f957 	bl	800f4fc <_malloc_r>
 801024e:	b948      	cbnz	r0, 8010264 <__smakebuf_r+0x44>
 8010250:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010254:	059a      	lsls	r2, r3, #22
 8010256:	d4ef      	bmi.n	8010238 <__smakebuf_r+0x18>
 8010258:	f023 0303 	bic.w	r3, r3, #3
 801025c:	f043 0302 	orr.w	r3, r3, #2
 8010260:	81a3      	strh	r3, [r4, #12]
 8010262:	e7e3      	b.n	801022c <__smakebuf_r+0xc>
 8010264:	4b0d      	ldr	r3, [pc, #52]	; (801029c <__smakebuf_r+0x7c>)
 8010266:	62b3      	str	r3, [r6, #40]	; 0x28
 8010268:	89a3      	ldrh	r3, [r4, #12]
 801026a:	6020      	str	r0, [r4, #0]
 801026c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010270:	81a3      	strh	r3, [r4, #12]
 8010272:	9b00      	ldr	r3, [sp, #0]
 8010274:	6163      	str	r3, [r4, #20]
 8010276:	9b01      	ldr	r3, [sp, #4]
 8010278:	6120      	str	r0, [r4, #16]
 801027a:	b15b      	cbz	r3, 8010294 <__smakebuf_r+0x74>
 801027c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010280:	4630      	mov	r0, r6
 8010282:	f000 f8d1 	bl	8010428 <_isatty_r>
 8010286:	b128      	cbz	r0, 8010294 <__smakebuf_r+0x74>
 8010288:	89a3      	ldrh	r3, [r4, #12]
 801028a:	f023 0303 	bic.w	r3, r3, #3
 801028e:	f043 0301 	orr.w	r3, r3, #1
 8010292:	81a3      	strh	r3, [r4, #12]
 8010294:	89a0      	ldrh	r0, [r4, #12]
 8010296:	4305      	orrs	r5, r0
 8010298:	81a5      	strh	r5, [r4, #12]
 801029a:	e7cd      	b.n	8010238 <__smakebuf_r+0x18>
 801029c:	0801002d 	.word	0x0801002d

080102a0 <_malloc_usable_size_r>:
 80102a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80102a4:	1f18      	subs	r0, r3, #4
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	bfbc      	itt	lt
 80102aa:	580b      	ldrlt	r3, [r1, r0]
 80102ac:	18c0      	addlt	r0, r0, r3
 80102ae:	4770      	bx	lr

080102b0 <_raise_r>:
 80102b0:	291f      	cmp	r1, #31
 80102b2:	b538      	push	{r3, r4, r5, lr}
 80102b4:	4604      	mov	r4, r0
 80102b6:	460d      	mov	r5, r1
 80102b8:	d904      	bls.n	80102c4 <_raise_r+0x14>
 80102ba:	2316      	movs	r3, #22
 80102bc:	6003      	str	r3, [r0, #0]
 80102be:	f04f 30ff 	mov.w	r0, #4294967295
 80102c2:	bd38      	pop	{r3, r4, r5, pc}
 80102c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80102c6:	b112      	cbz	r2, 80102ce <_raise_r+0x1e>
 80102c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80102cc:	b94b      	cbnz	r3, 80102e2 <_raise_r+0x32>
 80102ce:	4620      	mov	r0, r4
 80102d0:	f000 f830 	bl	8010334 <_getpid_r>
 80102d4:	462a      	mov	r2, r5
 80102d6:	4601      	mov	r1, r0
 80102d8:	4620      	mov	r0, r4
 80102da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80102de:	f000 b817 	b.w	8010310 <_kill_r>
 80102e2:	2b01      	cmp	r3, #1
 80102e4:	d00a      	beq.n	80102fc <_raise_r+0x4c>
 80102e6:	1c59      	adds	r1, r3, #1
 80102e8:	d103      	bne.n	80102f2 <_raise_r+0x42>
 80102ea:	2316      	movs	r3, #22
 80102ec:	6003      	str	r3, [r0, #0]
 80102ee:	2001      	movs	r0, #1
 80102f0:	e7e7      	b.n	80102c2 <_raise_r+0x12>
 80102f2:	2400      	movs	r4, #0
 80102f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80102f8:	4628      	mov	r0, r5
 80102fa:	4798      	blx	r3
 80102fc:	2000      	movs	r0, #0
 80102fe:	e7e0      	b.n	80102c2 <_raise_r+0x12>

08010300 <raise>:
 8010300:	4b02      	ldr	r3, [pc, #8]	; (801030c <raise+0xc>)
 8010302:	4601      	mov	r1, r0
 8010304:	6818      	ldr	r0, [r3, #0]
 8010306:	f7ff bfd3 	b.w	80102b0 <_raise_r>
 801030a:	bf00      	nop
 801030c:	2000011c 	.word	0x2000011c

08010310 <_kill_r>:
 8010310:	b538      	push	{r3, r4, r5, lr}
 8010312:	4d07      	ldr	r5, [pc, #28]	; (8010330 <_kill_r+0x20>)
 8010314:	2300      	movs	r3, #0
 8010316:	4604      	mov	r4, r0
 8010318:	4608      	mov	r0, r1
 801031a:	4611      	mov	r1, r2
 801031c:	602b      	str	r3, [r5, #0]
 801031e:	f7f1 fad1 	bl	80018c4 <_kill>
 8010322:	1c43      	adds	r3, r0, #1
 8010324:	d102      	bne.n	801032c <_kill_r+0x1c>
 8010326:	682b      	ldr	r3, [r5, #0]
 8010328:	b103      	cbz	r3, 801032c <_kill_r+0x1c>
 801032a:	6023      	str	r3, [r4, #0]
 801032c:	bd38      	pop	{r3, r4, r5, pc}
 801032e:	bf00      	nop
 8010330:	2000208c 	.word	0x2000208c

08010334 <_getpid_r>:
 8010334:	f7f1 babe 	b.w	80018b4 <_getpid>

08010338 <__sread>:
 8010338:	b510      	push	{r4, lr}
 801033a:	460c      	mov	r4, r1
 801033c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010340:	f000 f894 	bl	801046c <_read_r>
 8010344:	2800      	cmp	r0, #0
 8010346:	bfab      	itete	ge
 8010348:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801034a:	89a3      	ldrhlt	r3, [r4, #12]
 801034c:	181b      	addge	r3, r3, r0
 801034e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010352:	bfac      	ite	ge
 8010354:	6563      	strge	r3, [r4, #84]	; 0x54
 8010356:	81a3      	strhlt	r3, [r4, #12]
 8010358:	bd10      	pop	{r4, pc}

0801035a <__swrite>:
 801035a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801035e:	461f      	mov	r7, r3
 8010360:	898b      	ldrh	r3, [r1, #12]
 8010362:	05db      	lsls	r3, r3, #23
 8010364:	4605      	mov	r5, r0
 8010366:	460c      	mov	r4, r1
 8010368:	4616      	mov	r6, r2
 801036a:	d505      	bpl.n	8010378 <__swrite+0x1e>
 801036c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010370:	2302      	movs	r3, #2
 8010372:	2200      	movs	r2, #0
 8010374:	f000 f868 	bl	8010448 <_lseek_r>
 8010378:	89a3      	ldrh	r3, [r4, #12]
 801037a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801037e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010382:	81a3      	strh	r3, [r4, #12]
 8010384:	4632      	mov	r2, r6
 8010386:	463b      	mov	r3, r7
 8010388:	4628      	mov	r0, r5
 801038a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801038e:	f000 b817 	b.w	80103c0 <_write_r>

08010392 <__sseek>:
 8010392:	b510      	push	{r4, lr}
 8010394:	460c      	mov	r4, r1
 8010396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801039a:	f000 f855 	bl	8010448 <_lseek_r>
 801039e:	1c43      	adds	r3, r0, #1
 80103a0:	89a3      	ldrh	r3, [r4, #12]
 80103a2:	bf15      	itete	ne
 80103a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80103a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80103aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80103ae:	81a3      	strheq	r3, [r4, #12]
 80103b0:	bf18      	it	ne
 80103b2:	81a3      	strhne	r3, [r4, #12]
 80103b4:	bd10      	pop	{r4, pc}

080103b6 <__sclose>:
 80103b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103ba:	f000 b813 	b.w	80103e4 <_close_r>
	...

080103c0 <_write_r>:
 80103c0:	b538      	push	{r3, r4, r5, lr}
 80103c2:	4d07      	ldr	r5, [pc, #28]	; (80103e0 <_write_r+0x20>)
 80103c4:	4604      	mov	r4, r0
 80103c6:	4608      	mov	r0, r1
 80103c8:	4611      	mov	r1, r2
 80103ca:	2200      	movs	r2, #0
 80103cc:	602a      	str	r2, [r5, #0]
 80103ce:	461a      	mov	r2, r3
 80103d0:	f7f1 faaf 	bl	8001932 <_write>
 80103d4:	1c43      	adds	r3, r0, #1
 80103d6:	d102      	bne.n	80103de <_write_r+0x1e>
 80103d8:	682b      	ldr	r3, [r5, #0]
 80103da:	b103      	cbz	r3, 80103de <_write_r+0x1e>
 80103dc:	6023      	str	r3, [r4, #0]
 80103de:	bd38      	pop	{r3, r4, r5, pc}
 80103e0:	2000208c 	.word	0x2000208c

080103e4 <_close_r>:
 80103e4:	b538      	push	{r3, r4, r5, lr}
 80103e6:	4d06      	ldr	r5, [pc, #24]	; (8010400 <_close_r+0x1c>)
 80103e8:	2300      	movs	r3, #0
 80103ea:	4604      	mov	r4, r0
 80103ec:	4608      	mov	r0, r1
 80103ee:	602b      	str	r3, [r5, #0]
 80103f0:	f7f1 fabb 	bl	800196a <_close>
 80103f4:	1c43      	adds	r3, r0, #1
 80103f6:	d102      	bne.n	80103fe <_close_r+0x1a>
 80103f8:	682b      	ldr	r3, [r5, #0]
 80103fa:	b103      	cbz	r3, 80103fe <_close_r+0x1a>
 80103fc:	6023      	str	r3, [r4, #0]
 80103fe:	bd38      	pop	{r3, r4, r5, pc}
 8010400:	2000208c 	.word	0x2000208c

08010404 <_fstat_r>:
 8010404:	b538      	push	{r3, r4, r5, lr}
 8010406:	4d07      	ldr	r5, [pc, #28]	; (8010424 <_fstat_r+0x20>)
 8010408:	2300      	movs	r3, #0
 801040a:	4604      	mov	r4, r0
 801040c:	4608      	mov	r0, r1
 801040e:	4611      	mov	r1, r2
 8010410:	602b      	str	r3, [r5, #0]
 8010412:	f7f1 fab6 	bl	8001982 <_fstat>
 8010416:	1c43      	adds	r3, r0, #1
 8010418:	d102      	bne.n	8010420 <_fstat_r+0x1c>
 801041a:	682b      	ldr	r3, [r5, #0]
 801041c:	b103      	cbz	r3, 8010420 <_fstat_r+0x1c>
 801041e:	6023      	str	r3, [r4, #0]
 8010420:	bd38      	pop	{r3, r4, r5, pc}
 8010422:	bf00      	nop
 8010424:	2000208c 	.word	0x2000208c

08010428 <_isatty_r>:
 8010428:	b538      	push	{r3, r4, r5, lr}
 801042a:	4d06      	ldr	r5, [pc, #24]	; (8010444 <_isatty_r+0x1c>)
 801042c:	2300      	movs	r3, #0
 801042e:	4604      	mov	r4, r0
 8010430:	4608      	mov	r0, r1
 8010432:	602b      	str	r3, [r5, #0]
 8010434:	f7f1 fab5 	bl	80019a2 <_isatty>
 8010438:	1c43      	adds	r3, r0, #1
 801043a:	d102      	bne.n	8010442 <_isatty_r+0x1a>
 801043c:	682b      	ldr	r3, [r5, #0]
 801043e:	b103      	cbz	r3, 8010442 <_isatty_r+0x1a>
 8010440:	6023      	str	r3, [r4, #0]
 8010442:	bd38      	pop	{r3, r4, r5, pc}
 8010444:	2000208c 	.word	0x2000208c

08010448 <_lseek_r>:
 8010448:	b538      	push	{r3, r4, r5, lr}
 801044a:	4d07      	ldr	r5, [pc, #28]	; (8010468 <_lseek_r+0x20>)
 801044c:	4604      	mov	r4, r0
 801044e:	4608      	mov	r0, r1
 8010450:	4611      	mov	r1, r2
 8010452:	2200      	movs	r2, #0
 8010454:	602a      	str	r2, [r5, #0]
 8010456:	461a      	mov	r2, r3
 8010458:	f7f1 faae 	bl	80019b8 <_lseek>
 801045c:	1c43      	adds	r3, r0, #1
 801045e:	d102      	bne.n	8010466 <_lseek_r+0x1e>
 8010460:	682b      	ldr	r3, [r5, #0]
 8010462:	b103      	cbz	r3, 8010466 <_lseek_r+0x1e>
 8010464:	6023      	str	r3, [r4, #0]
 8010466:	bd38      	pop	{r3, r4, r5, pc}
 8010468:	2000208c 	.word	0x2000208c

0801046c <_read_r>:
 801046c:	b538      	push	{r3, r4, r5, lr}
 801046e:	4d07      	ldr	r5, [pc, #28]	; (801048c <_read_r+0x20>)
 8010470:	4604      	mov	r4, r0
 8010472:	4608      	mov	r0, r1
 8010474:	4611      	mov	r1, r2
 8010476:	2200      	movs	r2, #0
 8010478:	602a      	str	r2, [r5, #0]
 801047a:	461a      	mov	r2, r3
 801047c:	f7f1 fa3c 	bl	80018f8 <_read>
 8010480:	1c43      	adds	r3, r0, #1
 8010482:	d102      	bne.n	801048a <_read_r+0x1e>
 8010484:	682b      	ldr	r3, [r5, #0]
 8010486:	b103      	cbz	r3, 801048a <_read_r+0x1e>
 8010488:	6023      	str	r3, [r4, #0]
 801048a:	bd38      	pop	{r3, r4, r5, pc}
 801048c:	2000208c 	.word	0x2000208c

08010490 <_init>:
 8010490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010492:	bf00      	nop
 8010494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010496:	bc08      	pop	{r3}
 8010498:	469e      	mov	lr, r3
 801049a:	4770      	bx	lr

0801049c <_fini>:
 801049c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801049e:	bf00      	nop
 80104a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104a2:	bc08      	pop	{r3}
 80104a4:	469e      	mov	lr, r3
 80104a6:	4770      	bx	lr
