#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Sep  8 19:29:17 2025
# Process ID         : 74612
# Current directory  : /home/cathyhu3/lab1_led_controller/lab1_led_controller.runs/design_1_led_controller_w_0_0_synth_1
# Command line       : vivado -log design_1_led_controller_w_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_led_controller_w_0_0.tcl
# Log file           : /home/cathyhu3/lab1_led_controller/lab1_led_controller.runs/design_1_led_controller_w_0_0_synth_1/design_1_led_controller_w_0_0.vds
# Journal file       : /home/cathyhu3/lab1_led_controller/lab1_led_controller.runs/design_1_led_controller_w_0_0_synth_1/vivado.jou
# Running On         : eecs-digital-48
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 5825U with Radeon Graphics
# CPU Frequency      : 4449.531 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 29342 MB
# Swap memory        : 8589 MB
# Total Virtual      : 37932 MB
# Available Virtual  : 29109 MB
#-----------------------------------------------------------
source design_1_led_controller_w_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_led_controller_w_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 74851
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2167.906 ; gain = 441.797 ; free physical = 10460 ; free virtual = 23624
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_led_controller_w_0_0' [/home/cathyhu3/lab1_led_controller/lab1_led_controller.gen/sources_1/bd/design_1/ip/design_1_led_controller_w_0_0/synth/design_1_led_controller_w_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'led_controller_w' [/home/cathyhu3/lab1_led_controller/lab1_led_controller.srcs/sources_1/new/led_controller_w.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_controller' [/home/cathyhu3/lab1_led_controller/lab1_led_controller.srcs/sources_1/imports/lab1_led_controller/led_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'led_controller' (0#1) [/home/cathyhu3/lab1_led_controller/lab1_led_controller.srcs/sources_1/imports/lab1_led_controller/led_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'led_controller_w' (0#1) [/home/cathyhu3/lab1_led_controller/lab1_led_controller.srcs/sources_1/new/led_controller_w.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_led_controller_w_0_0' (0#1) [/home/cathyhu3/lab1_led_controller/lab1_led_controller.gen/sources_1/bd/design_1/ip/design_1_led_controller_w_0_0/synth/design_1_led_controller_w_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2241.844 ; gain = 515.734 ; free physical = 10275 ; free virtual = 23441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2259.656 ; gain = 533.547 ; free physical = 10283 ; free virtual = 23448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2259.656 ; gain = 533.547 ; free physical = 10283 ; free virtual = 23448
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.656 ; gain = 0.000 ; free physical = 10283 ; free virtual = 23448
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.395 ; gain = 0.000 ; free physical = 10292 ; free virtual = 23457
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2356.430 ; gain = 0.000 ; free physical = 10292 ; free virtual = 23457
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2356.430 ; gain = 630.320 ; free physical = 10358 ; free virtual = 23525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2364.398 ; gain = 638.289 ; free physical = 10358 ; free virtual = 23525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2364.398 ; gain = 638.289 ; free physical = 10358 ; free virtual = 23525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2364.398 ; gain = 638.289 ; free physical = 10373 ; free virtual = 23541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.398 ; gain = 638.289 ; free physical = 10378 ; free virtual = 23546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2428.398 ; gain = 702.289 ; free physical = 9905 ; free virtual = 23073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2428.398 ; gain = 702.289 ; free physical = 9905 ; free virtual = 23073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2438.414 ; gain = 712.305 ; free physical = 9898 ; free virtual = 23065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2613.227 ; gain = 887.117 ; free physical = 9901 ; free virtual = 23069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2613.227 ; gain = 887.117 ; free physical = 9901 ; free virtual = 23069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2613.227 ; gain = 887.117 ; free physical = 9901 ; free virtual = 23069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2613.227 ; gain = 887.117 ; free physical = 9901 ; free virtual = 23069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2613.227 ; gain = 887.117 ; free physical = 9901 ; free virtual = 23069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2613.227 ; gain = 887.117 ; free physical = 9901 ; free virtual = 23069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     4|
|4     |LUT5 |     2|
|5     |FDRE |     5|
|6     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2613.227 ; gain = 887.117 ; free physical = 9901 ; free virtual = 23069
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2613.227 ; gain = 790.344 ; free physical = 9901 ; free virtual = 23069
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2613.234 ; gain = 887.117 ; free physical = 9901 ; free virtual = 23069
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2613.234 ; gain = 0.000 ; free physical = 9901 ; free virtual = 23069
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2669.254 ; gain = 0.000 ; free physical = 10091 ; free virtual = 23259
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 13405b3b
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2669.289 ; gain = 1118.945 ; free physical = 10106 ; free virtual = 23274
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1641.741; main = 1641.741; forked = 211.183
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3328.270; main = 2669.258; forked = 963.867
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.266 ; gain = 0.000 ; free physical = 10104 ; free virtual = 23272
INFO: [Common 17-1381] The checkpoint '/home/cathyhu3/lab1_led_controller/lab1_led_controller.runs/design_1_led_controller_w_0_0_synth_1/design_1_led_controller_w_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_led_controller_w_0_0_utilization_synth.rpt -pb design_1_led_controller_w_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  8 19:29:44 2025...
