ftableid nfc_id

////fill nfc related reg entry
udelay    0

    //rNfcPgCfg                = 0xc1806008;
    memw32    (REG_BASE+0x1000)    0xc1806008
    
    //rNfcMisc                 = 0x0fff0201;
    memw32    (REG_BASE+0x1014)    0x0fff0201
    
    //rNfcEdoTCtrlECO          = 0x23000055;
    memw32    (REG_BASE+0x1030)    0x23000055
    
    //rNfcPRCQDelayTime        = 0x70381201;
    memw32    (REG_BASE+0x1034)    0x70381201
    
    //Timing related registers setting
    //pNfcPgCfg->bsDDRCfg = FALSE;
    clrbit32  (REG_BASE+0x000c)  (0x1<<8)
    //pNfcPgCfg->bsDDRHfCfg = FALSE;
    clrbit32  (REG_BASE+0x000c)  (0x1<<7)
    
    //rNfcTCtrl0      = g_aAsyncTConfTab[ucIfType][ucMode].ulNfcTCtrl0;
    memw32    (REG_BASE+0x1004)    0x538C8108
    
    //rNfcTCtrl1      = g_aAsyncTConfTab[ucIfType][ucMode].ulNfcTCtrl1;
    memw32    (REG_BASE+0x1008)    0x0010048c
    
    //rNfcTCtrl2      = g_aAsyncTConfTab[ucIfType][ucMode].ulNfcTCtrl2;
    memw32    (REG_BASE+0x100c)    0x89
    
    //rNfcModeConfig  = g_aAsyncTConfTab[ucIfType][ucMode].ulNfcModeConfig;
    memw32    (REG_BASE+0x102c)    0x0BA900
    
    //rNfcIODelayCtrl = g_aAsyncTConfTab[ucIfType][ucMode].ulNfcIODelayCtrl;
    memw32    (REG_BASE+0x1038)    0x0
    
    //rNfcDDrDlyComp  = g_aAsyncTConfTab[ucIfType][ucMode].ulNfcDDrDlyComp;
    memw32    (REG_BASE+0x1078)    0x0
    
    //rPMU(0x20)      = g_aAsyncTConfTab[ucIfType][ucMode].ulPMU20;
    memw32    (REG_BASE+0x1f20)    0x0

//interface init/reset/pumapping/set feature/
nfcinit

nfcreset

udelay    50

nfcupdate

//#p/x *0x1ff8000c bit[16]= 0x1 Disable WP pin (A2) 
setbit32  (REG_BASE+0x0c) (0x1<<16)

///* switch to sync mode */
    //rNfcPgCfg                 = 0xc100c288;
    memw32    (REG_BASE+0x1000)    0xc100c288
    
    //rNfcModeConfig            = 0x1FE9a900;
    memw32    (REG_BASE+0x102c)    0x1FE9a900
    
    //rNfcTCtrl0                = 0x518D03BD;
    memw32    (REG_BASE+0x1004)    0x518D03BD
    
    //rNfcTCtrl0                &= (~(0x7<<17));
    //rNfcTCtrl0                |= (0<<17);
    clrbit32    (REG_BASE+0x1004)    (0x7<<17)
        
//set feature
nfcset    0x80 x0  
nfcset    0x10 x6  

//Timing related registers setting
//enable CE hold
memw32    (REG_BASE+0x1000)    0xe101C981

//rNfcTCtrl0                = 0x51808208;
memw32    (REG_BASE+0x1004)    0x51808208

//rNfcTCtrl1                = 0x0010248c;
memw32    (REG_BASE+0x1008)    0x10248c

//rNfcTCtrl2                = 0x2089;
memw32    (REG_BASE+0x100c)    0x2089

//rNfcModeConfig            = 0x1F89a900;
memw32    (REG_BASE+0x102c)    0x1F89a900
//disable insert cmd
//memw32    (REG_BASE+0x102c)    0x1f89a901

//rNfcIODelayCtrl
memw32    (REG_BASE+0x1038)    0

//rNfcDDrDlyComp
memw32    (REG_BASE+0x1078)    0

//rPMU20	= 0x2
memw32    (REG_BASE+0x1f20)    0x2

//rNfcNfdmaCfg |= (1<<18);
memw32    (REG_BASE+0x10a0)    (0x1<<10)|(0x1<<2)|(0x1<<1)|(0x1<<3)

//rNfcOtfbAdsBase |= (1 << 30);
memw32    (REG_BASE+0x1018)    0x41ff0200

//dbg signals
memw32    (REG_BASE+0x0050)    0x3E1E00
memw32    (REG_BASE+0x0054)    0x1E0E0
memw32    (REG_BASE+0x1020)    0x1010
memw32    (REG_BASE+0x1024)    0x00330004
memw32    (REG_BASE+0x1028)    0x10331004

