AR5K_AR5210,VAR_0
AR5K_ASSERT_ENTRY,FUNC_0
AR5K_BSR,VAR_1
AR5K_CR,VAR_2
AR5K_CR_TXD0,VAR_3
AR5K_CR_TXD1,VAR_4
AR5K_CR_TXE0,VAR_5
AR5K_DIAG_SW_5211,VAR_6
AR5K_DIAG_SW_CHANNEL_IDLE_HIGH,VAR_7
AR5K_QCU_MISC_DCU_EARLY,VAR_8
AR5K_QCU_STS_FRMPENDCNT,VAR_9
AR5K_QCU_TXD,VAR_10
AR5K_QCU_TXE,VAR_11
AR5K_QUEUE_MISC,FUNC_1
AR5K_QUEUE_STATUS,FUNC_2
AR5K_QUIET_CTL1,VAR_12
AR5K_QUIET_CTL1_NEXT_QT_TSF,VAR_13
AR5K_QUIET_CTL1_QT_EN,VAR_14
AR5K_QUIET_CTL2,VAR_15
AR5K_QUIET_CTL2_QT_DUR,VAR_16
AR5K_QUIET_CTL2_QT_PER,VAR_17
AR5K_REG_DISABLE_BITS,FUNC_3
AR5K_REG_ENABLE_BITS,FUNC_4
AR5K_REG_READ_Q,FUNC_5
AR5K_REG_SM,FUNC_6
AR5K_REG_WRITE_Q,FUNC_7
AR5K_SREV_AR2414,VAR_18
AR5K_TSF_L32_5211,VAR_19
AR5K_TX_QUEUE_INACTIVE,VAR_20
ATH5K_DBG,FUNC_8
ATH5K_DEBUG_DMA,VAR_21
EBUSY,VAR_22
EINVAL,VAR_23
ath5k_hw_reg_read,FUNC_9
ath5k_hw_reg_write,FUNC_10
udelay,FUNC_11
ath5k_hw_stop_tx_dma,FUNC_12
ah,VAR_24
queue,VAR_25
i,VAR_26
tx_queue,VAR_27
pending,VAR_28
