

================================================================
== Vitis HLS Report for 'reduce_accum4_ii_is_3'
================================================================
* Date:           Sun Jul 10 12:43:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9252|     9252|  46.260 us|  46.260 us|  9252|  9252|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                 |                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                    |                 Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_reduce_accum4_ii_is_3_Pipeline_1_fu_66       |reduce_accum4_ii_is_3_Pipeline_1       |        6|        6|  30.000 ns|  30.000 ns|     6|     6|       no|
        |grp_reduce_accum4_ii_is_3_Pipeline_accum4_fu_78  |reduce_accum4_ii_is_3_Pipeline_accum4  |     9219|     9219|  46.095 us|  46.095 us|  9219|  9219|       no|
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%accum_load_loc = alloca i64 1"   --->   Operation 29 'alloca' 'accum_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accum_load_9_loc = alloca i64 1"   --->   Operation 30 'alloca' 'accum_load_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accum_load_10_loc = alloca i64 1"   --->   Operation 31 'alloca' 'accum_load_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%accum_load_11_loc = alloca i64 1"   --->   Operation 32 'alloca' 'accum_load_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accum_load33_loc = alloca i64 1"   --->   Operation 33 'alloca' 'accum_load33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%accum_load_937_loc = alloca i64 1"   --->   Operation 34 'alloca' 'accum_load_937_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%accum_load_1041_loc = alloca i64 1"   --->   Operation 35 'alloca' 'accum_load_1041_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%accum_load_1145_loc = alloca i64 1"   --->   Operation 36 'alloca' 'accum_load_1145_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%accum_0_0_loc = alloca i64 1"   --->   Operation 37 'alloca' 'accum_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%accum_1_0_loc = alloca i64 1"   --->   Operation 38 'alloca' 'accum_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%accum_2_0_loc = alloca i64 1"   --->   Operation 39 'alloca' 'accum_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%accum_3_0_loc = alloca i64 1"   --->   Operation 40 'alloca' 'accum_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @reduce_accum4_ii_is_3_Pipeline_1, i32 %accum_3_0_loc, i32 %accum_2_0_loc, i32 %accum_1_0_loc, i32 %accum_0_0_loc, i32 %accum_load_1145_loc, i32 %accum_load_1041_loc, i32 %accum_load_937_loc, i32 %accum_load33_loc"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.01>
ST_2 : Operation 42 [1/2] (1.01ns)   --->   "%call_ln0 = call void @reduce_accum4_ii_is_3_Pipeline_1, i32 %accum_3_0_loc, i32 %accum_2_0_loc, i32 %accum_1_0_loc, i32 %accum_0_0_loc, i32 %accum_load_1145_loc, i32 %accum_load_1041_loc, i32 %accum_load_937_loc, i32 %accum_load33_loc"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%accum_3_0_loc_load = load i32 %accum_3_0_loc"   --->   Operation 43 'load' 'accum_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%accum_2_0_loc_load = load i32 %accum_2_0_loc"   --->   Operation 44 'load' 'accum_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%accum_1_0_loc_load = load i32 %accum_1_0_loc"   --->   Operation 45 'load' 'accum_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%accum_0_0_loc_load = load i32 %accum_0_0_loc"   --->   Operation 46 'load' 'accum_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%accum_load = load i32 %accum_load_1145_loc"   --->   Operation 47 'load' 'accum_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%accum_load_11 = load i32 %accum_load_1041_loc"   --->   Operation 48 'load' 'accum_load_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%accum_load_12 = load i32 %accum_load_937_loc"   --->   Operation 49 'load' 'accum_load_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%accum_load_13 = load i32 %accum_load33_loc"   --->   Operation 50 'load' 'accum_load_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.42ns)   --->   "%call_ln0 = call void @reduce_accum4_ii_is_3_Pipeline_accum4, i32 %accum_3_0_loc_load, i32 %accum_2_0_loc_load, i32 %accum_1_0_loc_load, i32 %accum_0_0_loc_load, i32 %accum_load, i32 %accum_load_11, i32 %accum_load_12, i32 %accum_load_13, i32 %A, i32 %accum_load_11_loc, i32 %accum_load_10_loc, i32 %accum_load_9_loc, i32 %accum_load_loc"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @reduce_accum4_ii_is_3_Pipeline_accum4, i32 %accum_3_0_loc_load, i32 %accum_2_0_loc_load, i32 %accum_1_0_loc_load, i32 %accum_0_0_loc_load, i32 %accum_load, i32 %accum_load_11, i32 %accum_load_12, i32 %accum_load_13, i32 %A, i32 %accum_load_11_loc, i32 %accum_load_10_loc, i32 %accum_load_9_loc, i32 %accum_load_loc"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%accum_load_16 = load i32 %accum_load_9_loc"   --->   Operation 53 'load' 'accum_load_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%accum_load_17 = load i32 %accum_load_loc"   --->   Operation 54 'load' 'accum_load_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [8/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 55 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 56 [7/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 56 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.45>
ST_7 : Operation 57 [6/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 57 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 58 [5/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 58 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 59 [4/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 59 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 60 [3/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 60 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.45>
ST_11 : Operation 61 [2/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 61 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.45>
ST_12 : Operation 62 [1/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 62 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.45>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%accum_load_15 = load i32 %accum_load_10_loc"   --->   Operation 63 'load' 'accum_load_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [8/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 64 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.45>
ST_14 : Operation 65 [7/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 65 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.45>
ST_15 : Operation 66 [6/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 66 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 67 [5/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 67 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 68 [4/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 68 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 69 [3/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 69 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 70 [2/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 70 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.45>
ST_20 : Operation 71 [1/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 71 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.45>
ST_21 : Operation 72 [1/1] (0.00ns)   --->   "%accum_load_14 = load i32 %accum_load_11_loc"   --->   Operation 72 'load' 'accum_load_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 73 [8/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 73 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.45>
ST_22 : Operation 74 [7/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 74 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.45>
ST_23 : Operation 75 [6/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 75 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.45>
ST_24 : Operation 76 [5/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 76 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.45>
ST_25 : Operation 77 [4/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 77 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.45>
ST_26 : Operation 78 [3/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 78 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.45>
ST_27 : Operation 79 [2/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 79 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.45>
ST_28 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 81 [1/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 81 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln47 = ret i32 %add9" [reduce.cpp:47]   --->   Operation 82 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
accum_load_loc      (alloca       ) [ 00111100000000000000000000000]
accum_load_9_loc    (alloca       ) [ 00111100000000000000000000000]
accum_load_10_loc   (alloca       ) [ 00111111111111000000000000000]
accum_load_11_loc   (alloca       ) [ 00111111111111111111110000000]
accum_load33_loc    (alloca       ) [ 01110000000000000000000000000]
accum_load_937_loc  (alloca       ) [ 01110000000000000000000000000]
accum_load_1041_loc (alloca       ) [ 01110000000000000000000000000]
accum_load_1145_loc (alloca       ) [ 01110000000000000000000000000]
accum_0_0_loc       (alloca       ) [ 01110000000000000000000000000]
accum_1_0_loc       (alloca       ) [ 01110000000000000000000000000]
accum_2_0_loc       (alloca       ) [ 01110000000000000000000000000]
accum_3_0_loc       (alloca       ) [ 01110000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000]
accum_3_0_loc_load  (load         ) [ 00001000000000000000000000000]
accum_2_0_loc_load  (load         ) [ 00001000000000000000000000000]
accum_1_0_loc_load  (load         ) [ 00001000000000000000000000000]
accum_0_0_loc_load  (load         ) [ 00001000000000000000000000000]
accum_load          (load         ) [ 00001000000000000000000000000]
accum_load_11       (load         ) [ 00001000000000000000000000000]
accum_load_12       (load         ) [ 00001000000000000000000000000]
accum_load_13       (load         ) [ 00001000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000]
accum_load_16       (load         ) [ 00000011111110000000000000000]
accum_load_17       (load         ) [ 00000011111110000000000000000]
add5                (fadd         ) [ 00000000000001111111100000000]
accum_load_15       (load         ) [ 00000000000000111111100000000]
add7                (fadd         ) [ 00000000000000000000011111111]
accum_load_14       (load         ) [ 00000000000000000000001111111]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000]
add9                (fadd         ) [ 00000000000000000000000000000]
ret_ln47            (ret          ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce_accum4_ii_is_3_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce_accum4_ii_is_3_Pipeline_accum4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="accum_load_loc_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_load_loc/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="accum_load_9_loc_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_load_9_loc/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="accum_load_10_loc_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_load_10_loc/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="accum_load_11_loc_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_load_11_loc/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="accum_load33_loc_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_load33_loc/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="accum_load_937_loc_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_load_937_loc/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="accum_load_1041_loc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_load_1041_loc/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="accum_load_1145_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_load_1145_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="accum_0_0_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_0_0_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="accum_1_0_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_1_0_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="accum_2_0_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_2_0_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="accum_3_0_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_3_0_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_reduce_accum4_ii_is_3_Pipeline_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="0" index="4" bw="32" slack="0"/>
<pin id="72" dir="0" index="5" bw="32" slack="0"/>
<pin id="73" dir="0" index="6" bw="32" slack="0"/>
<pin id="74" dir="0" index="7" bw="32" slack="0"/>
<pin id="75" dir="0" index="8" bw="32" slack="0"/>
<pin id="76" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_reduce_accum4_ii_is_3_Pipeline_accum4_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="0" index="3" bw="32" slack="0"/>
<pin id="83" dir="0" index="4" bw="32" slack="0"/>
<pin id="84" dir="0" index="5" bw="32" slack="0"/>
<pin id="85" dir="0" index="6" bw="32" slack="0"/>
<pin id="86" dir="0" index="7" bw="32" slack="0"/>
<pin id="87" dir="0" index="8" bw="32" slack="0"/>
<pin id="88" dir="0" index="9" bw="32" slack="0"/>
<pin id="89" dir="0" index="10" bw="32" slack="2"/>
<pin id="90" dir="0" index="11" bw="32" slack="2"/>
<pin id="91" dir="0" index="12" bw="32" slack="2"/>
<pin id="92" dir="0" index="13" bw="32" slack="2"/>
<pin id="93" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add5/5 add7/13 add9/21 "/>
</bind>
</comp>

<comp id="100" class="1005" name="reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add5 add7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="accum_3_0_loc_load_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_3_0_loc_load/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="accum_2_0_loc_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="2"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_2_0_loc_load/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="accum_1_0_loc_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="2"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_0_loc_load/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="accum_0_0_loc_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_0_0_loc_load/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="accum_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="accum_load_11_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load_11/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="accum_load_12_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load_12/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="accum_load_13_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load_13/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="accum_load_16_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="4"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load_16/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="accum_load_17_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="4"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load_17/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="accum_load_15_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="12"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load_15/13 "/>
</bind>
</comp>

<comp id="149" class="1004" name="accum_load_14_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="20"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load_14/21 "/>
</bind>
</comp>

<comp id="153" class="1005" name="accum_load_loc_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2"/>
<pin id="155" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accum_load_loc "/>
</bind>
</comp>

<comp id="159" class="1005" name="accum_load_9_loc_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2"/>
<pin id="161" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accum_load_9_loc "/>
</bind>
</comp>

<comp id="165" class="1005" name="accum_load_10_loc_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2"/>
<pin id="167" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accum_load_10_loc "/>
</bind>
</comp>

<comp id="171" class="1005" name="accum_load_11_loc_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2"/>
<pin id="173" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accum_load_11_loc "/>
</bind>
</comp>

<comp id="177" class="1005" name="accum_load33_loc_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_load33_loc "/>
</bind>
</comp>

<comp id="183" class="1005" name="accum_load_937_loc_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_load_937_loc "/>
</bind>
</comp>

<comp id="189" class="1005" name="accum_load_1041_loc_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_load_1041_loc "/>
</bind>
</comp>

<comp id="195" class="1005" name="accum_load_1145_loc_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_load_1145_loc "/>
</bind>
</comp>

<comp id="201" class="1005" name="accum_0_0_loc_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_0_0_loc "/>
</bind>
</comp>

<comp id="207" class="1005" name="accum_1_0_loc_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_1_0_loc "/>
</bind>
</comp>

<comp id="213" class="1005" name="accum_2_0_loc_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_2_0_loc "/>
</bind>
</comp>

<comp id="219" class="1005" name="accum_3_0_loc_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_3_0_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="2" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="78" pin=9"/></net>

<net id="103"><net_src comp="96" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="105" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="112"><net_src comp="109" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="116"><net_src comp="113" pin="1"/><net_sink comp="78" pin=3"/></net>

<net id="120"><net_src comp="117" pin="1"/><net_sink comp="78" pin=4"/></net>

<net id="124"><net_src comp="121" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="128"><net_src comp="125" pin="1"/><net_sink comp="78" pin=6"/></net>

<net id="132"><net_src comp="129" pin="1"/><net_sink comp="78" pin=7"/></net>

<net id="136"><net_src comp="133" pin="1"/><net_sink comp="78" pin=8"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="144"><net_src comp="141" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="148"><net_src comp="145" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="152"><net_src comp="149" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="156"><net_src comp="18" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="78" pin=13"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="162"><net_src comp="22" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="78" pin=12"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="168"><net_src comp="26" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="78" pin=11"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="174"><net_src comp="30" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="78" pin=10"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="180"><net_src comp="34" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="66" pin=8"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="186"><net_src comp="38" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="66" pin=7"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="192"><net_src comp="42" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="66" pin=6"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="198"><net_src comp="46" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="66" pin=5"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="204"><net_src comp="50" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="66" pin=4"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="210"><net_src comp="54" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="66" pin=3"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="216"><net_src comp="58" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="222"><net_src comp="62" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: reduce_accum4_ii_is_3 : A | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		add5 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add7 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		add9 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		ret_ln47 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   call   |    grp_reduce_accum4_ii_is_3_Pipeline_1_fu_66   |    0    |    0    |   259   |    18   |
|          | grp_reduce_accum4_ii_is_3_Pipeline_accum4_fu_78 |    2    |  0.854  |   704   |   306   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_96                    |    2    |    0    |   296   |   239   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    4    |  0.854  |   1259  |   563   |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   accum_0_0_loc_reg_201   |   32   |
|   accum_1_0_loc_reg_207   |   32   |
|   accum_2_0_loc_reg_213   |   32   |
|   accum_3_0_loc_reg_219   |   32   |
|  accum_load33_loc_reg_177 |   32   |
|accum_load_1041_loc_reg_189|   32   |
| accum_load_10_loc_reg_165 |   32   |
|accum_load_1145_loc_reg_195|   32   |
| accum_load_11_loc_reg_171 |   32   |
| accum_load_937_loc_reg_183|   32   |
|  accum_load_9_loc_reg_159 |   32   |
|   accum_load_loc_reg_153  |   32   |
|          reg_100          |   32   |
+---------------------------+--------+
|           Total           |   416  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_96 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_96 |  p1  |   3  |  32  |   96   ||    14   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   160  ||  0.903  ||    23   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    0   |  1259  |   563  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   23   |
|  Register |    -   |    -   |   416  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |  1675  |   586  |
+-----------+--------+--------+--------+--------+
