{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596808921023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596808921033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 07 11:02:00 2020 " "Processing started: Fri Aug 07 11:02:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596808921033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808921033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUcounter -c CPUcounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUcounter -c CPUcounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808921033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596808921703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596808921703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/synthesis/CPU.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808935998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808935998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "CPU/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "CPU/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_irq_mapper " "Found entity 1: CPU_irq_mapper" {  } { { "CPU/synthesis/submodules/CPU_irq_mapper.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0 " "Found entity 1: CPU_mm_interconnect_0" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_mux_001 " "Found entity 1: CPU_mm_interconnect_0_rsp_mux_001" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936093 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_mux " "Found entity 1: CPU_mm_interconnect_0_rsp_mux" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_demux_001 " "Found entity 1: CPU_mm_interconnect_0_rsp_demux_001" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_demux " "Found entity 1: CPU_mm_interconnect_0_rsp_demux" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_mux_001 " "Found entity 1: CPU_mm_interconnect_0_cmd_mux_001" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_mux " "Found entity 1: CPU_mm_interconnect_0_cmd_mux" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_demux_001 " "Found entity 1: CPU_mm_interconnect_0_cmd_demux_001" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_demux " "Found entity 1: CPU_mm_interconnect_0_cmd_demux" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "CPU/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "CPU/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936213 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "CPU/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "CPU/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596808936223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596808936223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_003_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_003_default_decode" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936223 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router_003 " "Found entity 2: CPU_mm_interconnect_0_router_003" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596808936223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596808936223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_002_default_decode" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936223 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router_002 " "Found entity 2: CPU_mm_interconnect_0_router_002" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596808936233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596808936233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_001_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_001_default_decode" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936233 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router_001 " "Found entity 2: CPU_mm_interconnect_0_router_001" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596808936243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596808936243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_default_decode" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936243 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router " "Found entity 2: CPU_mm_interconnect_0_router" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "CPU/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "CPU/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "CPU/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "CPU/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_pio " "Found entity 1: CPU_pio" {  } { { "CPU/synthesis/submodules/CPU_pio.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_onchip_memory2 " "Found entity 1: CPU_onchip_memory2" {  } { { "CPU/synthesis/submodules/CPU_onchip_memory2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2 " "Found entity 1: CPU_nios2_gen2" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_cpu_ic_data_module " "Found entity 1: CPU_nios2_gen2_cpu_ic_data_module" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_nios2_gen2_cpu_ic_tag_module " "Found entity 2: CPU_nios2_gen2_cpu_ic_tag_module" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_nios2_gen2_cpu_bht_module " "Found entity 3: CPU_nios2_gen2_cpu_bht_module" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: CPU_nios2_gen2_cpu_register_bank_a_module" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: CPU_nios2_gen2_cpu_register_bank_b_module" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU_nios2_gen2_cpu_dc_tag_module " "Found entity 6: CPU_nios2_gen2_cpu_dc_tag_module" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU_nios2_gen2_cpu_dc_data_module " "Found entity 7: CPU_nios2_gen2_cpu_dc_data_module" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU_nios2_gen2_cpu_dc_victim_module " "Found entity 8: CPU_nios2_gen2_cpu_dc_victim_module" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: CPU_nios2_gen2_cpu_nios2_oci_debug" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: CPU_nios2_gen2_cpu_nios2_oci_break" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: CPU_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: CPU_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: CPU_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: CPU_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: CPU_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: CPU_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: CPU_nios2_gen2_cpu_nios2_oci_pib" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: CPU_nios2_gen2_cpu_nios2_oci_im" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "22 CPU_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: CPU_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "23 CPU_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: CPU_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "24 CPU_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: CPU_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "25 CPU_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: CPU_nios2_gen2_cpu_nios2_ocimem" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "26 CPU_nios2_gen2_cpu_nios2_oci " "Found entity 26: CPU_nios2_gen2_cpu_nios2_oci" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""} { "Info" "ISGN_ENTITY_NAME" "27 CPU_nios2_gen2_cpu " "Found entity 27: CPU_nios2_gen2_cpu" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: CPU_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: CPU_nios2_gen2_cpu_debug_slave_tck" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: CPU_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_cpu_mult_cell " "Found entity 1: CPU_nios2_gen2_cpu_mult_cell" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_cpu_test_bench " "Found entity 1: CPU_nios2_gen2_cpu_test_bench" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_test_bench.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "CPU/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_jtag_uart_sim_scfifo_w " "Found entity 1: CPU_jtag_uart_sim_scfifo_w" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936588 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_jtag_uart_scfifo_w " "Found entity 2: CPU_jtag_uart_scfifo_w" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936588 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_jtag_uart_sim_scfifo_r " "Found entity 3: CPU_jtag_uart_sim_scfifo_r" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936588 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_jtag_uart_scfifo_r " "Found entity 4: CPU_jtag_uart_scfifo_r" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936588 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_jtag_uart " "Found entity 5: CPU_jtag_uart" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpucounter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpucounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUcounter " "Found entity 1: CPUcounter" {  } { { "CPUcounter.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPUcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808936593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808936593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUcounter " "Elaborating entity \"CPUcounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596808936758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU_inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU_inst\"" {  } { { "CPUcounter.v" "CPU_inst" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPUcounter.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808936838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_uart CPU:CPU_inst\|CPU_jtag_uart:jtag_uart " "Elaborating entity \"CPU_jtag_uart\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\"" {  } { { "CPU/synthesis/CPU.v" "jtag_uart" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808936883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_uart_scfifo_w CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w " "Elaborating entity \"CPU_jtag_uart_scfifo_w\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\"" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "the_CPU_jtag_uart_scfifo_w" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808936913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "wfifo" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808937343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808937373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808937373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808937373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808937373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808937373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808937373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808937373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808937373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808937373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808937373 ""}  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808937373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808937453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808937453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808937453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808937493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808937493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808937493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808937533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808937533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808937538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808937625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808937625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808937629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808937738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808937738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808937738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808937843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808937843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808937843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_uart_scfifo_r CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r " "Elaborating entity \"CPU_jtag_uart_scfifo_r\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r\"" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "the_CPU_jtag_uart_scfifo_r" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808937893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\"" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "CPU_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808938333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\"" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808938393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808938393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808938393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808938393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808938393 ""}  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808938393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808939213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808939433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2 " "Elaborating entity \"CPU_nios2_gen2\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\"" {  } { { "CPU/synthesis/CPU.v" "nios2_gen2" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808939521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu " "Elaborating entity \"CPU_nios2_gen2_cpu\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2.v" "cpu" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808939563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_test_bench CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_test_bench:the_CPU_nios2_gen2_cpu_test_bench " "Elaborating entity \"CPU_nios2_gen2_cpu_test_bench\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_test_bench:the_CPU_nios2_gen2_cpu_test_bench\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_test_bench" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 5929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_ic_data_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_data_module:CPU_nios2_gen2_cpu_ic_data " "Elaborating entity \"CPU_nios2_gen2_cpu_ic_data_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_data_module:CPU_nios2_gen2_cpu_ic_data\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_ic_data" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 6931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_data_module:CPU_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_data_module:CPU_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_data_module:CPU_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_data_module:CPU_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_data_module:CPU_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_data_module:CPU_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940513 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808940513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808940583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808940583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_data_module:CPU_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_data_module:CPU_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_ic_tag_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_tag_module:CPU_nios2_gen2_cpu_ic_tag " "Elaborating entity \"CPU_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_tag_module:CPU_nios2_gen2_cpu_ic_tag\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_ic_tag" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 6997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_tag_module:CPU_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_tag_module:CPU_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_tag_module:CPU_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_tag_module:CPU_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_tag_module:CPU_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_tag_module:CPU_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940743 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808940743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_7ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808940808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808940808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_tag_module:CPU_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_ic_tag_module:CPU_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_bht_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_bht_module:CPU_nios2_gen2_cpu_bht " "Elaborating entity \"CPU_nios2_gen2_cpu_bht_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_bht_module:CPU_nios2_gen2_cpu_bht\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_bht" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 7195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_bht_module:CPU_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_bht_module:CPU_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_bht_module:CPU_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_bht_module:CPU_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_bht_module:CPU_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_bht_module:CPU_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808940923 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808940923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808940986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808940986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_bht_module:CPU_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_bht_module:CPU_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808940986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_register_bank_a_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"CPU_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_register_bank_a" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 8136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941103 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808941103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808941163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808941163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_register_bank_b_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_b_module:CPU_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"CPU_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_b_module:CPU_nios2_gen2_cpu_register_bank_b\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_register_bank_b" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 8154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_mult_cell CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell " "Elaborating entity \"CPU_nios2_gen2_cpu_mult_cell\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_mult_cell" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 8611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941423 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808941423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808941503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808941503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808941693 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808941693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941708 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941738 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808941983 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942058 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942088 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942163 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942193 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942343 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942733 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942763 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808942793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_dc_tag_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_tag_module:CPU_nios2_gen2_cpu_dc_tag " "Elaborating entity \"CPU_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_tag_module:CPU_nios2_gen2_cpu_dc_tag\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_dc_tag" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 9033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808943483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_tag_module:CPU_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_tag_module:CPU_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808943693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_tag_module:CPU_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_tag_module:CPU_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808943713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_tag_module:CPU_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_tag_module:CPU_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943713 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808943713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gc1 " "Found entity 1: altsyncram_1gc1" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_1gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808943783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808943783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gc1 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_tag_module:CPU_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1gc1:auto_generated " "Elaborating entity \"altsyncram_1gc1\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_tag_module:CPU_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808943783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_dc_data_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_data_module:CPU_nios2_gen2_cpu_dc_data " "Elaborating entity \"CPU_nios2_gen2_cpu_dc_data_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_data_module:CPU_nios2_gen2_cpu_dc_data\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_dc_data" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 9099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808943813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_data_module:CPU_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_data_module:CPU_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808943903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_data_module:CPU_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_data_module:CPU_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808943933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_data_module:CPU_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_data_module:CPU_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808943933 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808943933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808944013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808944013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_data_module:CPU_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_data_module:CPU_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_dc_victim_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_victim_module:CPU_nios2_gen2_cpu_dc_victim " "Elaborating entity \"CPU_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_victim_module:CPU_nios2_gen2_cpu_dc_victim\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_dc_victim" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 9211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_victim_module:CPU_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_victim_module:CPU_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_victim_module:CPU_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_victim_module:CPU_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_victim_module:CPU_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_victim_module:CPU_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944284 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808944284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808944361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808944361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_victim_module:CPU_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_dc_victim_module:CPU_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_nios2_rtl" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 9790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 9995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_debug CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_debug" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808944873 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808944873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_break CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_break:the_CPU_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_break:the_CPU_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_break" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_xbrk CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_xbrk:the_CPU_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_xbrk:the_CPU_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_xbrk" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_dbrk CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_dbrk:the_CPU_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_dbrk:the_CPU_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_dbrk" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808944973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_itrace CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_itrace:the_CPU_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_itrace:the_CPU_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_dtrace CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_dtrace" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_td_mode CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_cpu_nios2_oci_dtrace\|CPU_nios2_gen2_cpu_nios2_oci_td_mode:CPU_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_cpu_nios2_oci_dtrace\|CPU_nios2_gen2_cpu_nios2_oci_td_mode:CPU_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_fifo CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_fifo" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\|CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\|CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\|CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\|CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\|CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\|CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_pib CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_pib:the_CPU_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_pib:the_CPU_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_pib" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_im CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_im:the_CPU_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_im:the_CPU_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_im" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_avalon_reg CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_avalon_reg:the_CPU_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_avalon_reg:the_CPU_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_avalon_reg" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_ocimem CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_ocimem" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_ociram_sp_ram_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"CPU_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_ociram_sp_ram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945523 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808945523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808945614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808945614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_debug_slave_wrapper CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"CPU_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_debug_slave_wrapper" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_debug_slave_tck CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|CPU_nios2_gen2_cpu_debug_slave_tck:the_CPU_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"CPU_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|CPU_nios2_gen2_cpu_debug_slave_tck:the_CPU_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "the_CPU_nios2_gen2_cpu_debug_slave_tck" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_debug_slave_sysclk CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|CPU_nios2_gen2_cpu_debug_slave_sysclk:the_CPU_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"CPU_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|CPU_nios2_gen2_cpu_debug_slave_sysclk:the_CPU_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "the_CPU_nios2_gen2_cpu_debug_slave_sysclk" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "CPU_nios2_gen2_cpu_debug_slave_phy" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808945913 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808945913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945913 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808945987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_onchip_memory2 CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2 " "Elaborating entity \"CPU_onchip_memory2\" for hierarchy \"CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\"" {  } { { "CPU/synthesis/CPU.v" "onchip_memory2" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808946023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808946113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_onchip_memory2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808946133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_onchip_memory2.hex " "Parameter \"init_file\" = \"CPU_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6500 " "Parameter \"maximum_depth\" = \"6500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6500 " "Parameter \"numwords_a\" = \"6500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808946133 ""}  } { { "CPU/synthesis/submodules/CPU_onchip_memory2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808946133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ajg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ajg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ajg1 " "Found entity 1: altsyncram_ajg1" {  } { { "db/altsyncram_ajg1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_ajg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808946213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808946213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ajg1 CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_ajg1:auto_generated " "Elaborating entity \"altsyncram_ajg1\" for hierarchy \"CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_ajg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808946213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_pio CPU:CPU_inst\|CPU_pio:pio " "Elaborating entity \"CPU_pio\" for hierarchy \"CPU:CPU_inst\|CPU_pio:pio\"" {  } { { "CPU/synthesis/CPU.v" "pio" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808946553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPU_mm_interconnect_0\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\"" {  } { { "CPU/synthesis/CPU.v" "mm_interconnect_0" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808946603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808946933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808946973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808947003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808947043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808947233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "pio_s1_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808947270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808947308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808947503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808947533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPU/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808947825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808947853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router " "Elaborating entity \"CPU_mm_interconnect_0_router\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "router" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808947963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_default_decode CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\|CPU_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_default_decode\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\|CPU_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_001 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"CPU_mm_interconnect_0_router_001\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_001:router_001\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "router_001" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_001_default_decode CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_001:router_001\|CPU_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_001_default_decode\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_001:router_001\|CPU_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_002 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPU_mm_interconnect_0_router_002\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "router_002" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_002_default_decode CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_003 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"CPU_mm_interconnect_0_router_003\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_003:router_003\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "router_003" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_003_default_decode CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_003:router_003\|CPU_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_003_default_decode\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_003:router_003\|CPU_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_demux CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPU_mm_interconnect_0_cmd_demux\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_demux_001 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"CPU_mm_interconnect_0_cmd_demux_001\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_mux CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPU_mm_interconnect_0_cmd_mux\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_mux_001 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"CPU_mm_interconnect_0_cmd_mux_001\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_demux CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPU_mm_interconnect_0_rsp_demux\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_demux_001 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"CPU_mm_interconnect_0_rsp_demux_001\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_mux CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPU_mm_interconnect_0_rsp_mux\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_mux_001 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"CPU_mm_interconnect_0_rsp_mux_001\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_avalon_st_adapter CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPU_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_irq_mapper CPU:CPU_inst\|CPU_irq_mapper:irq_mapper " "Elaborating entity \"CPU_irq_mapper\" for hierarchy \"CPU:CPU_inst\|CPU_irq_mapper:irq_mapper\"" {  } { { "CPU/synthesis/CPU.v" "irq_mapper" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPU:CPU_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPU:CPU_inst\|altera_reset_controller:rst_controller\"" {  } { { "CPU/synthesis/CPU.v" "rst_controller" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU:CPU_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU:CPU_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "CPU/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU:CPU_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU:CPU_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "CPU/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808948883 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1596808951468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.08.07.11:02:37 Progress: Loading slda41778d5/alt_sld_fab_wrapper_hw.tcl " "2020.08.07.11:02:37 Progress: Loading slda41778d5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808957701 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808961888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808962108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808967416 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808967668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808967917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808968179 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808968183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808968183 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1596808968923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda41778d5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda41778d5/alt_sld_fab.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808969243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808969243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808969383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808969383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808969398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808969398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808969483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808969483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808969627 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808969627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808969627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808969723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808969723 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596808975603 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596808975603 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596808975603 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1596808975603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808975703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975703 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808975703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808975769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808975769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808975817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_mult_cell:the_CPU_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596808975817 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596808975817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596808975883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808975883 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1596808977594 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1596808977594 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1596808977770 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1596808977770 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1596808977770 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1596808977770 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1596808977786 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 7601 -1 0 } } { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 4032 -1 0 } } { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 5852 -1 0 } } { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 7610 -1 0 } } { "CPU/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1596808978013 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1596808978013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808980677 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1596808984153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808984510 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1596808984973 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1596808984973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808985213 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/output_files/CPUcounter.map.smsg " "Generated suppressed messages file C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/output_files/CPUcounter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808986363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596808990183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596808990183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3979 " "Implemented 3979 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596808990843 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596808990843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3696 " "Implemented 3696 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596808990843 ""} { "Info" "ICUT_CUT_TM_RAMS" "263 " "Implemented 263 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1596808990843 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1596808990843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596808990843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596808990993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 07 11:03:10 2020 " "Processing ended: Fri Aug 07 11:03:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596808990993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596808990993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596808990993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596808990993 ""}
