var DataHeading = 'Code'; var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR","ref":false,"current":[],"files":[{"name":"iSection.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\iSection.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: iSection\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/iSection\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY iSection IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataInreg                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n        validInreg                        :   IN    std_logic;\n        internalReset                     :   IN    std_logic;\n        integOut_re                       :   OUT   std_logic_vector(22 DOWNTO 0);  -- sfix23\n        integOut_im                       :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23\n        );\nEND iSection;\n\n\nARCHITECTURE rtl OF iSection IS\n\n  -- Signals\n  SIGNAL dataInreg_signed                 : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL iIn_re1                          : signed(34 DOWNTO 0);  -- sfix35_En12\n  SIGNAL iOut_re1                         : signed(34 DOWNTO 0);  -- sfix35_En12\n  SIGNAL adder_add_cast                   : signed(35 DOWNTO 0);  -- sfix36_En12\n  SIGNAL adder_add_cast_1                 : signed(35 DOWNTO 0);  -- sfix36_En12\n  SIGNAL addOut_re1                       : signed(35 DOWNTO 0);  -- sfix36_En12\n  SIGNAL iOutreg_re1                      : signed(35 DOWNTO 0);  -- sfix36_En12\n  SIGNAL iIn_re2                          : signed(27 DOWNTO 0);  -- sfix28_En5\n  SIGNAL iOut_re2                         : signed(27 DOWNTO 0);  -- sfix28_En5\n  SIGNAL adder_add_cast_2                 : signed(28 DOWNTO 0);  -- sfix29_En5\n  SIGNAL adder_add_cast_3                 : signed(28 DOWNTO 0);  -- sfix29_En5\n  SIGNAL addOut_re2                       : signed(28 DOWNTO 0);  -- sfix29_En5\n  SIGNAL iOutreg_re2                      : signed(28 DOWNTO 0);  -- sfix29_En5\n  SIGNAL iIn_re3                          : signed(22 DOWNTO 0);  -- sfix23\n  SIGNAL iOut_re3                         : signed(22 DOWNTO 0);  -- sfix23\n  SIGNAL addOut_re3                       : signed(23 DOWNTO 0);  -- sfix24\n  SIGNAL iOutreg_re3                      : signed(23 DOWNTO 0);  -- sfix24\n  SIGNAL dtc_im                           : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL iIn_im1                          : signed(34 DOWNTO 0);  -- sfix35_En12\n  SIGNAL iOut_im1                         : signed(34 DOWNTO 0);  -- sfix35_En12\n  SIGNAL adder_add_cast_4                 : signed(35 DOWNTO 0);  -- sfix36_En12\n  SIGNAL adder_add_cast_5                 : signed(35 DOWNTO 0);  -- sfix36_En12\n  SIGNAL addOut_im1                       : signed(35 DOWNTO 0);  -- sfix36_En12\n  SIGNAL iOutreg_im1                      : signed(35 DOWNTO 0);  -- sfix36_En12\n  SIGNAL iIn_im2                          : signed(27 DOWNTO 0);  -- sfix28_En5\n  SIGNAL iOut_im2                         : signed(27 DOWNTO 0);  -- sfix28_En5\n  SIGNAL adder_add_cast_6                 : signed(28 DOWNTO 0);  -- sfix29_En5\n  SIGNAL adder_add_cast_7                 : signed(28 DOWNTO 0);  -- sfix29_En5\n  SIGNAL addOut_im2                       : signed(28 DOWNTO 0);  -- sfix29_En5\n  SIGNAL iOutreg_im2                      : signed(28 DOWNTO 0);  -- sfix29_En5\n  SIGNAL iIn_im3                          : signed(22 DOWNTO 0);  -- sfix23\n  SIGNAL iOut_im3                         : signed(22 DOWNTO 0);  -- sfix23\n  SIGNAL addOut_im3                       : signed(23 DOWNTO 0);  -- sfix24\n  SIGNAL iOutreg_im3                      : signed(23 DOWNTO 0);  -- sfix24\n\nBEGIN\n  dataInreg_signed <= signed(dataInreg);\n\n  iIn_re1 <= resize(dataInreg_signed(15 DOWNTO 2), 35);\n\n  adder_add_cast <= resize(iIn_re1, 36);\n  adder_add_cast_1 <= resize(iOut_re1, 36);\n  addOut_re1 <= adder_add_cast + adder_add_cast_1;\n\n  intdelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      iOutreg_re1 <= to_signed(0, 36);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          iOutreg_re1 <= to_signed(0, 36);\n        ELSIF validInreg = '1' THEN\n          iOutreg_re1 <= addOut_re1;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_process;\n\n\n  iOut_re1 <= iOutreg_re1(34 DOWNTO 0);\n\n  iIn_re2 <= iOut_re1(34 DOWNTO 7);\n\n  adder_add_cast_2 <= resize(iIn_re2, 29);\n  adder_add_cast_3 <= resize(iOut_re2, 29);\n  addOut_re2 <= adder_add_cast_2 + adder_add_cast_3;\n\n  intdelay_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      iOutreg_re2 <= to_signed(16#00000000#, 29);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          iOutreg_re2 <= to_signed(16#00000000#, 29);\n        ELSIF validInreg = '1' THEN\n          iOutreg_re2 <= addOut_re2;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_1_process;\n\n\n  iOut_re2 <= iOutreg_re2(27 DOWNTO 0);\n\n  iIn_re3 <= iOut_re2(27 DOWNTO 5);\n\n  addOut_re3 <= resize(iIn_re3, 24) + resize(iOut_re3, 24);\n\n  intdelay_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      iOutreg_re3 <= to_signed(16#000000#, 24);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          iOutreg_re3 <= to_signed(16#000000#, 24);\n        ELSIF validInreg = '1' THEN\n          iOutreg_re3 <= addOut_re3;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_2_process;\n\n\n  iOut_re3 <= iOutreg_re3(22 DOWNTO 0);\n\n  integOut_re <= std_logic_vector(iOut_re3);\n\n  dtc_im <= to_signed(16#0000#, 16);\n\n  iIn_im1 <= resize(dtc_im(15 DOWNTO 2), 35);\n\n  adder_add_cast_4 <= resize(iIn_im1, 36);\n  adder_add_cast_5 <= resize(iOut_im1, 36);\n  addOut_im1 <= adder_add_cast_4 + adder_add_cast_5;\n\n  intdelay_3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      iOutreg_im1 <= to_signed(0, 36);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          iOutreg_im1 <= to_signed(0, 36);\n        ELSIF validInreg = '1' THEN\n          iOutreg_im1 <= addOut_im1;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_3_process;\n\n\n  iOut_im1 <= iOutreg_im1(34 DOWNTO 0);\n\n  iIn_im2 <= iOut_im1(34 DOWNTO 7);\n\n  adder_add_cast_6 <= resize(iIn_im2, 29);\n  adder_add_cast_7 <= resize(iOut_im2, 29);\n  addOut_im2 <= adder_add_cast_6 + adder_add_cast_7;\n\n  intdelay_4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      iOutreg_im2 <= to_signed(16#00000000#, 29);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          iOutreg_im2 <= to_signed(16#00000000#, 29);\n        ELSIF validInreg = '1' THEN\n          iOutreg_im2 <= addOut_im2;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_4_process;\n\n\n  iOut_im2 <= iOutreg_im2(27 DOWNTO 0);\n\n  iIn_im3 <= iOut_im2(27 DOWNTO 5);\n\n  addOut_im3 <= resize(iIn_im3, 24) + resize(iOut_im3, 24);\n\n  intdelay_5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      iOutreg_im3 <= to_signed(16#000000#, 24);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          iOutreg_im3 <= to_signed(16#000000#, 24);\n        ELSIF validInreg = '1' THEN\n          iOutreg_im3 <= addOut_im3;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_5_process;\n\n\n  iOut_im3 <= iOutreg_im3(22 DOWNTO 0);\n\n  integOut_im <= std_logic_vector(iOut_im3);\n\nEND rtl;\n\n"},{"name":"dsSection.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\dsSection.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: dsSection\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/dsSection\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY dsSection IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        integOut_re                       :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23\n        integOut_im                       :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23\n        validInreg                        :   IN    std_logic;\n        downsampleVal                     :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12\n        i_rstout                          :   IN    std_logic;\n        dsOut_re                          :   OUT   std_logic_vector(22 DOWNTO 0);  -- sfix23\n        dsOut_im                          :   OUT   std_logic_vector(22 DOWNTO 0);  -- sfix23\n        ds_vout                           :   OUT   std_logic\n        );\nEND dsSection;\n\n\nARCHITECTURE rtl OF dsSection IS\n\n  -- Signals\n  SIGNAL integOut_re_signed               : signed(22 DOWNTO 0);  -- sfix23\n  SIGNAL integOut_im_signed               : signed(22 DOWNTO 0);  -- sfix23\n  SIGNAL downsampleVal_unsigned           : unsigned(11 DOWNTO 0);  -- ufix12\n  SIGNAL downSampler_count                : unsigned(8 DOWNTO 0);  -- ufix9\n  SIGNAL dsOut_re_tmp                     : signed(22 DOWNTO 0);  -- sfix23\n  SIGNAL dsOut_im_tmp                     : signed(22 DOWNTO 0);  -- sfix23\n  SIGNAL ds_vout_1                        : std_logic;\n\nBEGIN\n  integOut_re_signed <= signed(integOut_re);\n\n  integOut_im_signed <= signed(integOut_im);\n\n  downsampleVal_unsigned <= unsigned(downsampleVal);\n\n  downSampler_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      downSampler_count <= to_unsigned(16#000#, 9);\n      dsOut_re_tmp <= to_signed(16#000000#, 23);\n      dsOut_im_tmp <= to_signed(16#000000#, 23);\n      ds_vout_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF i_rstout /= '0' THEN \n          dsOut_re_tmp <= to_signed(16#000000#, 23);\n        ELSIF (validInreg /= '0') AND (downSampler_count = to_unsigned(16#000#, 9)) THEN \n          dsOut_re_tmp <= integOut_re_signed;\n        END IF;\n        IF i_rstout /= '0' THEN \n          dsOut_im_tmp <= to_signed(16#000000#, 23);\n        ELSIF (validInreg /= '0') AND (downSampler_count = to_unsigned(16#000#, 9)) THEN \n          dsOut_im_tmp <= integOut_im_signed;\n        END IF;\n        IF i_rstout /= '0' THEN \n          ds_vout_1 <= '0';\n        ELSIF (validInreg /= '0') AND (downSampler_count = to_unsigned(16#000#, 9)) THEN \n          ds_vout_1 <= '1';\n        ELSE \n          ds_vout_1 <= '0';\n        END IF;\n        IF i_rstout /= '0' THEN \n          downSampler_count <= to_unsigned(16#000#, 9);\n        ELSIF validInreg /= '0' THEN \n          IF resize(downSampler_count, 12) < to_unsigned(16#07F#, 12) THEN \n            downSampler_count <= downSampler_count + to_unsigned(16#001#, 9);\n          ELSE \n            downSampler_count <= to_unsigned(16#000#, 9);\n          END IF;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS downSampler_process;\n\n\n  dsOut_re <= std_logic_vector(dsOut_re_tmp);\n\n  dsOut_im <= std_logic_vector(dsOut_im_tmp);\n\n  ds_vout <= ds_vout_1;\n\nEND rtl;\n\n"},{"name":"cSection.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\cSection.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: cSection\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/cSection\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY cSection IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dsOut_re                          :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23\n        dsOut_im                          :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23\n        ds_vout                           :   IN    std_logic;\n        internalReset                     :   IN    std_logic;\n        combOut_re                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_E5\n        combOut_im                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_E5\n        c_vout                            :   OUT   std_logic\n        );\nEND cSection;\n\n\nARCHITECTURE rtl OF cSection IS\n\n  -- Signals\n  SIGNAL cBuff_vout1                      : std_logic;\n  SIGNAL cBuff_vout2                      : std_logic;\n  SIGNAL cBuff_vout3                      : std_logic;\n  SIGNAL invalidOut_re_1                  : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL dsOut_re_signed                  : signed(22 DOWNTO 0);  -- sfix23\n  SIGNAL cIn_re1                          : signed(19 DOWNTO 0);  -- sfix20_E3\n  SIGNAL cDelay_re1                       : signed(19 DOWNTO 0);  -- sfix20_E3\n  SIGNAL subtractor_sub_cast              : signed(20 DOWNTO 0);  -- sfix21_E3\n  SIGNAL subtractor_sub_cast_1            : signed(20 DOWNTO 0);  -- sfix21_E3\n  SIGNAL subOut_re1                       : signed(20 DOWNTO 0);  -- sfix21_E3\n  SIGNAL cOut_re1                         : signed(19 DOWNTO 0);  -- sfix20_E3\n  SIGNAL cBuff_re1                        : signed(19 DOWNTO 0);  -- sfix20_E3\n  SIGNAL cIn_re2                          : signed(18 DOWNTO 0);  -- sfix19_E4\n  SIGNAL cDelay_re2                       : signed(18 DOWNTO 0);  -- sfix19_E4\n  SIGNAL subtractor_sub_cast_2            : signed(19 DOWNTO 0);  -- sfix20_E4\n  SIGNAL subtractor_sub_cast_3            : signed(19 DOWNTO 0);  -- sfix20_E4\n  SIGNAL subOut_re2                       : signed(19 DOWNTO 0);  -- sfix20_E4\n  SIGNAL cOut_re2                         : signed(18 DOWNTO 0);  -- sfix19_E4\n  SIGNAL cBuff_re2                        : signed(18 DOWNTO 0);  -- sfix19_E4\n  SIGNAL cIn_re3                          : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL cDelay_re3                       : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL subtractor_sub_cast_4            : signed(18 DOWNTO 0);  -- sfix19_E5\n  SIGNAL subtractor_sub_cast_5            : signed(18 DOWNTO 0);  -- sfix19_E5\n  SIGNAL subOut_re3                       : signed(18 DOWNTO 0);  -- sfix19_E5\n  SIGNAL cOut_re3                         : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL cBuff_re3                        : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL combOutreg_re                    : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL combOut_re_tmp                   : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL invalidOut_im_1                  : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL dsOut_im_signed                  : signed(22 DOWNTO 0);  -- sfix23\n  SIGNAL cIn_im1                          : signed(19 DOWNTO 0);  -- sfix20_E3\n  SIGNAL cDelay_im1                       : signed(19 DOWNTO 0);  -- sfix20_E3\n  SIGNAL subtractor_sub_cast_6            : signed(20 DOWNTO 0);  -- sfix21_E3\n  SIGNAL subtractor_sub_cast_7            : signed(20 DOWNTO 0);  -- sfix21_E3\n  SIGNAL subOut_im1                       : signed(20 DOWNTO 0);  -- sfix21_E3\n  SIGNAL cOut_im1                         : signed(19 DOWNTO 0);  -- sfix20_E3\n  SIGNAL cBuff_im1                        : signed(19 DOWNTO 0);  -- sfix20_E3\n  SIGNAL cIn_im2                          : signed(18 DOWNTO 0);  -- sfix19_E4\n  SIGNAL cDelay_im2                       : signed(18 DOWNTO 0);  -- sfix19_E4\n  SIGNAL subtractor_sub_cast_8            : signed(19 DOWNTO 0);  -- sfix20_E4\n  SIGNAL subtractor_sub_cast_9            : signed(19 DOWNTO 0);  -- sfix20_E4\n  SIGNAL subOut_im2                       : signed(19 DOWNTO 0);  -- sfix20_E4\n  SIGNAL cOut_im2                         : signed(18 DOWNTO 0);  -- sfix19_E4\n  SIGNAL cBuff_im2                        : signed(18 DOWNTO 0);  -- sfix19_E4\n  SIGNAL cIn_im3                          : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL cDelay_im3                       : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL subtractor_sub_cast_10           : signed(18 DOWNTO 0);  -- sfix19_E5\n  SIGNAL subtractor_sub_cast_11           : signed(18 DOWNTO 0);  -- sfix19_E5\n  SIGNAL subOut_im3                       : signed(18 DOWNTO 0);  -- sfix19_E5\n  SIGNAL cOut_im3                         : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL cBuff_im3                        : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL combOutreg_im                    : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL combOut_im_tmp                   : signed(17 DOWNTO 0);  -- sfix18_E5\n\nBEGIN\n  intdelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cBuff_vout1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cBuff_vout1 <= '0';\n        ELSE \n          cBuff_vout1 <= ds_vout;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_process;\n\n\n  intdelay_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cBuff_vout2 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cBuff_vout2 <= '0';\n        ELSE \n          cBuff_vout2 <= cBuff_vout1;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_1_process;\n\n\n  intdelay_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cBuff_vout3 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cBuff_vout3 <= '0';\n        ELSE \n          cBuff_vout3 <= cBuff_vout2;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_2_process;\n\n\n  invalidOut_re_1 <= to_signed(16#00000#, 18);\n\n  dsOut_re_signed <= signed(dsOut_re);\n\n  cIn_re1 <= dsOut_re_signed(22 DOWNTO 3);\n\n  intdelay_3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cDelay_re1 <= to_signed(16#00000#, 20);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cDelay_re1 <= to_signed(16#00000#, 20);\n        ELSIF ds_vout = '1' THEN\n          cDelay_re1 <= cIn_re1;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_3_process;\n\n\n  subtractor_sub_cast <= resize(cIn_re1, 21);\n  subtractor_sub_cast_1 <= resize(cDelay_re1, 21);\n  subOut_re1 <= subtractor_sub_cast - subtractor_sub_cast_1;\n\n  cOut_re1 <= subOut_re1(19 DOWNTO 0);\n\n  intdelay_4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cBuff_re1 <= to_signed(16#00000#, 20);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cBuff_re1 <= to_signed(16#00000#, 20);\n        ELSE \n          cBuff_re1 <= cOut_re1;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_4_process;\n\n\n  cIn_re2 <= cBuff_re1(19 DOWNTO 1);\n\n  intdelay_5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cDelay_re2 <= to_signed(16#00000#, 19);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cDelay_re2 <= to_signed(16#00000#, 19);\n        ELSIF cBuff_vout1 = '1' THEN\n          cDelay_re2 <= cIn_re2;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_5_process;\n\n\n  subtractor_sub_cast_2 <= resize(cIn_re2, 20);\n  subtractor_sub_cast_3 <= resize(cDelay_re2, 20);\n  subOut_re2 <= subtractor_sub_cast_2 - subtractor_sub_cast_3;\n\n  cOut_re2 <= subOut_re2(18 DOWNTO 0);\n\n  intdelay_6_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cBuff_re2 <= to_signed(16#00000#, 19);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cBuff_re2 <= to_signed(16#00000#, 19);\n        ELSE \n          cBuff_re2 <= cOut_re2;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_6_process;\n\n\n  cIn_re3 <= cBuff_re2(18 DOWNTO 1);\n\n  intdelay_7_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cDelay_re3 <= to_signed(16#00000#, 18);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cDelay_re3 <= to_signed(16#00000#, 18);\n        ELSIF cBuff_vout2 = '1' THEN\n          cDelay_re3 <= cIn_re3;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_7_process;\n\n\n  subtractor_sub_cast_4 <= resize(cIn_re3, 19);\n  subtractor_sub_cast_5 <= resize(cDelay_re3, 19);\n  subOut_re3 <= subtractor_sub_cast_4 - subtractor_sub_cast_5;\n\n  cOut_re3 <= subOut_re3(17 DOWNTO 0);\n\n  intdelay_8_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cBuff_re3 <= to_signed(16#00000#, 18);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cBuff_re3 <= to_signed(16#00000#, 18);\n        ELSE \n          cBuff_re3 <= cOut_re3;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_8_process;\n\n\n  \n  combOutreg_re <= invalidOut_re_1 WHEN cBuff_vout3 = '0' ELSE\n      cBuff_re3;\n\n  intdelay_9_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      combOut_re_tmp <= to_signed(16#00000#, 18);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          combOut_re_tmp <= to_signed(16#00000#, 18);\n        ELSE \n          combOut_re_tmp <= combOutreg_re;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_9_process;\n\n\n  combOut_re <= std_logic_vector(combOut_re_tmp);\n\n  invalidOut_im_1 <= to_signed(16#00000#, 18);\n\n  dsOut_im_signed <= signed(dsOut_im);\n\n  cIn_im1 <= dsOut_im_signed(22 DOWNTO 3);\n\n  intdelay_10_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cDelay_im1 <= to_signed(16#00000#, 20);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cDelay_im1 <= to_signed(16#00000#, 20);\n        ELSIF ds_vout = '1' THEN\n          cDelay_im1 <= cIn_im1;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_10_process;\n\n\n  subtractor_sub_cast_6 <= resize(cIn_im1, 21);\n  subtractor_sub_cast_7 <= resize(cDelay_im1, 21);\n  subOut_im1 <= subtractor_sub_cast_6 - subtractor_sub_cast_7;\n\n  cOut_im1 <= subOut_im1(19 DOWNTO 0);\n\n  intdelay_11_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cBuff_im1 <= to_signed(16#00000#, 20);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cBuff_im1 <= to_signed(16#00000#, 20);\n        ELSE \n          cBuff_im1 <= cOut_im1;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_11_process;\n\n\n  cIn_im2 <= cBuff_im1(19 DOWNTO 1);\n\n  intdelay_12_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cDelay_im2 <= to_signed(16#00000#, 19);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cDelay_im2 <= to_signed(16#00000#, 19);\n        ELSIF cBuff_vout1 = '1' THEN\n          cDelay_im2 <= cIn_im2;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_12_process;\n\n\n  subtractor_sub_cast_8 <= resize(cIn_im2, 20);\n  subtractor_sub_cast_9 <= resize(cDelay_im2, 20);\n  subOut_im2 <= subtractor_sub_cast_8 - subtractor_sub_cast_9;\n\n  cOut_im2 <= subOut_im2(18 DOWNTO 0);\n\n  intdelay_13_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cBuff_im2 <= to_signed(16#00000#, 19);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cBuff_im2 <= to_signed(16#00000#, 19);\n        ELSE \n          cBuff_im2 <= cOut_im2;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_13_process;\n\n\n  cIn_im3 <= cBuff_im2(18 DOWNTO 1);\n\n  intdelay_14_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cDelay_im3 <= to_signed(16#00000#, 18);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cDelay_im3 <= to_signed(16#00000#, 18);\n        ELSIF cBuff_vout2 = '1' THEN\n          cDelay_im3 <= cIn_im3;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_14_process;\n\n\n  subtractor_sub_cast_10 <= resize(cIn_im3, 19);\n  subtractor_sub_cast_11 <= resize(cDelay_im3, 19);\n  subOut_im3 <= subtractor_sub_cast_10 - subtractor_sub_cast_11;\n\n  cOut_im3 <= subOut_im3(17 DOWNTO 0);\n\n  intdelay_15_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      cBuff_im3 <= to_signed(16#00000#, 18);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          cBuff_im3 <= to_signed(16#00000#, 18);\n        ELSE \n          cBuff_im3 <= cOut_im3;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_15_process;\n\n\n  \n  combOutreg_im <= invalidOut_im_1 WHEN cBuff_vout3 = '0' ELSE\n      cBuff_im3;\n\n  intdelay_16_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      combOut_im_tmp <= to_signed(16#00000#, 18);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          combOut_im_tmp <= to_signed(16#00000#, 18);\n        ELSE \n          combOut_im_tmp <= combOutreg_im;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_16_process;\n\n\n  combOut_im <= std_logic_vector(combOut_im_tmp);\n\n  intdelay_17_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      c_vout <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          c_vout <= '0';\n        ELSE \n          c_vout <= cBuff_vout3;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_17_process;\n\n\nEND rtl;\n\n"},{"name":"gcSection.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\gcSection.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: gcSection\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/gcSection\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.DECIMATOR_pkg.ALL;\n\nENTITY gcSection IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        combOut_re                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_E5\n        combOut_im                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_E5\n        internalReset                     :   IN    std_logic;\n        gcOut_re                          :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14\n        );\nEND gcSection;\n\n\nARCHITECTURE rtl OF gcSection IS\n\n  -- Signals\n  SIGNAL combOut_re_signed                : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL bShift_re                        : signed(15 DOWNTO 0);  -- sfix16_E7\n  SIGNAL bShiftreg_re                     : signed(36 DOWNTO 0);  -- sfix37_En14\n  SIGNAL bRShift_re                       : signed(36 DOWNTO 0);  -- sfix37_En14\n  SIGNAL coarseGtmpreg_re                 : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL combOut_im_signed                : signed(17 DOWNTO 0);  -- sfix18_E5\n  SIGNAL bShift_im                        : signed(15 DOWNTO 0);  -- sfix16_E7\n  SIGNAL bShiftreg_im                     : signed(36 DOWNTO 0);  -- sfix37_En14\n  SIGNAL bRShift_im                       : signed(36 DOWNTO 0);  -- sfix37_En14\n  SIGNAL coarseGtmpreg_im                 : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL fineMultreg                      : signed(22 DOWNTO 0);  -- sfix23_En21\n  SIGNAL gainCorrection_gainDatareg2_re   : signed(15 DOWNTO 0);  -- sfix16\n  SIGNAL gainCorrection_gainDatareg1_im   : signed(15 DOWNTO 0);  -- sfix16\n  SIGNAL gainCorrection_gainDatareg2_im   : signed(15 DOWNTO 0);  -- sfix16\n  SIGNAL gainCorrection_gainOutareg1_re   : signed(38 DOWNTO 0);  -- sfix39\n  SIGNAL gainCorrection_gainOutareg1_im   : signed(38 DOWNTO 0);  -- sfix39\n  SIGNAL gainCorrection_gainDatareg1_re   : signed(15 DOWNTO 0);  -- sfix16\n  SIGNAL gainCorrection_fineGreg_tmp2     : signed(22 DOWNTO 0);  -- sfix23\n  SIGNAL mulOut_re                        : signed(38 DOWNTO 0);  -- sfix39_En35\n  SIGNAL mulOut_im                        : signed(38 DOWNTO 0);  -- sfix39_En35\n  SIGNAL intdelay_reg                     : vector_of_signed39(0 TO 2);  -- sfix39 [3]\n  SIGNAL mulOutreg_re                     : signed(38 DOWNTO 0);  -- sfix39_En35\n  SIGNAL gcOutreg_re                      : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL intdelay_reg_1                   : vector_of_signed16(0 TO 1);  -- sfix16 [2]\n  SIGNAL gcOut_re_tmp                     : signed(15 DOWNTO 0);  -- sfix16_En14\n\nBEGIN\n  combOut_re_signed <= signed(combOut_re);\n\n  \n  bShift_re <= X\"7FFF\" WHEN (combOut_re_signed(17) = '0') AND (combOut_re_signed(16 DOWNTO 2) = \"111111111111111\") ELSE\n      combOut_re_signed(17 DOWNTO 2) + ('0' & combOut_re_signed(1));\n\n  bShiftreg_re <= bShift_re & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';\n\n  bRShift_re <= SHIFT_RIGHT(bShiftreg_re, 21);\n\n  \n  coarseGtmpreg_re <= X\"7FFF\" WHEN (bRShift_re(36) = '0') AND (bRShift_re(35 DOWNTO 15) /= \"000000000000000000000\") ELSE\n      X\"8000\" WHEN (bRShift_re(36) = '1') AND (bRShift_re(35 DOWNTO 15) /= \"111111111111111111111\") ELSE\n      bRShift_re(15 DOWNTO 0);\n\n  combOut_im_signed <= signed(combOut_im);\n\n  \n  bShift_im <= X\"7FFF\" WHEN (combOut_im_signed(17) = '0') AND (combOut_im_signed(16 DOWNTO 2) = \"111111111111111\") ELSE\n      combOut_im_signed(17 DOWNTO 2) + ('0' & combOut_im_signed(1));\n\n  bShiftreg_im <= bShift_im & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';\n\n  bRShift_im <= SHIFT_RIGHT(bShiftreg_im, 21);\n\n  \n  coarseGtmpreg_im <= X\"7FFF\" WHEN (bRShift_im(36) = '0') AND (bRShift_im(35 DOWNTO 15) /= \"000000000000000000000\") ELSE\n      X\"8000\" WHEN (bRShift_im(36) = '1') AND (bRShift_im(35 DOWNTO 15) /= \"111111111111111111111\") ELSE\n      bRShift_im(15 DOWNTO 0);\n\n  fineMultreg <= to_signed(16#200000#, 23);\n\n  gainCorrection_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      gainCorrection_gainDatareg1_re <= to_signed(16#0000#, 16);\n      gainCorrection_gainDatareg1_im <= to_signed(16#0000#, 16);\n      gainCorrection_gainDatareg2_re <= to_signed(16#0000#, 16);\n      gainCorrection_gainDatareg2_im <= to_signed(16#0000#, 16);\n      gainCorrection_gainOutareg1_re <= to_signed(0, 39);\n      gainCorrection_gainOutareg1_im <= to_signed(0, 39);\n      mulOut_re <= to_signed(0, 39);\n      mulOut_im <= to_signed(0, 39);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF internalReset = '1' THEN\n          gainCorrection_gainDatareg1_re <= to_signed(16#0000#, 16);\n          gainCorrection_gainDatareg1_im <= to_signed(16#0000#, 16);\n          gainCorrection_gainDatareg2_re <= to_signed(16#0000#, 16);\n          gainCorrection_gainDatareg2_im <= to_signed(16#0000#, 16);\n          gainCorrection_gainOutareg1_re <= to_signed(0, 39);\n          gainCorrection_gainOutareg1_im <= to_signed(0, 39);\n          mulOut_re <= to_signed(0, 39);\n          mulOut_im <= to_signed(0, 39);\n        ELSE \n          mulOut_re <= gainCorrection_gainOutareg1_re;\n          mulOut_im <= gainCorrection_gainOutareg1_im;\n          gainCorrection_gainDatareg1_re <= gainCorrection_gainDatareg2_re;\n          gainCorrection_gainDatareg2_re <= coarseGtmpreg_re;\n          gainCorrection_gainDatareg1_im <= gainCorrection_gainDatareg2_im;\n          gainCorrection_gainDatareg2_im <= coarseGtmpreg_im;\n          gainCorrection_gainOutareg1_re <= resize(gainCorrection_gainDatareg1_re & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 39);\n          gainCorrection_gainOutareg1_im <= resize(gainCorrection_gainDatareg1_im & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 39);\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS gainCorrection_process;\n\n  gainCorrection_fineGreg_tmp2 <= fineMultreg;\n\n  intdelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      intdelay_reg <= (OTHERS => to_signed(0, 39));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        intdelay_reg(0) <= mulOut_re;\n        intdelay_reg(1 TO 2) <= intdelay_reg(0 TO 1);\n      END IF;\n    END IF;\n  END PROCESS intdelay_process;\n\n  mulOutreg_re <= intdelay_reg(2);\n\n  \n  gcOutreg_re <= X\"7FFF\" WHEN ((mulOutreg_re(38) = '0') AND (mulOutreg_re(37 DOWNTO 36) /= \"00\")) OR ((mulOutreg_re(38) = '0') AND (mulOutreg_re(36 DOWNTO 21) = X\"7FFF\")) ELSE\n      X\"8000\" WHEN (mulOutreg_re(38) = '1') AND (mulOutreg_re(37 DOWNTO 36) /= \"11\") ELSE\n      mulOutreg_re(36 DOWNTO 21) + ('0' & mulOutreg_re(20));\n\n  intdelay_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      intdelay_reg_1 <= (OTHERS => to_signed(16#0000#, 16));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        intdelay_reg_1(0) <= gcOutreg_re;\n        intdelay_reg_1(1) <= intdelay_reg_1(0);\n      END IF;\n    END IF;\n  END PROCESS intdelay_1_process;\n\n  gcOut_re_tmp <= intdelay_reg_1(1);\n\n  gcOut_re <= std_logic_vector(gcOut_re_tmp);\n\nEND rtl;\n\n"},{"name":"castSection.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\castSection.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: castSection\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/castSection\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY castSection IS\n  PORT( gcOut_re                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n        dataOut_re                        :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14\n        );\nEND castSection;\n\n\nARCHITECTURE rtl OF castSection IS\n\nBEGIN\n  dataOut_re <= gcOut_re;\n\nEND rtl;\n\n"},{"name":"CICDecimation.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\CICDecimation.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: CICDecimation\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation\n-- Hierarchy Level: 1\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY CICDecimation IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n        validIn                           :   IN    std_logic;\n        dataOut                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n        validOut                          :   OUT   std_logic\n        );\nEND CICDecimation;\n\n\nARCHITECTURE rtl OF CICDecimation IS\n\n  -- Component Declarations\n  COMPONENT iSection\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataInreg                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n          validInreg                      :   IN    std_logic;\n          internalReset                   :   IN    std_logic;\n          integOut_re                     :   OUT   std_logic_vector(22 DOWNTO 0);  -- sfix23\n          integOut_im                     :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23\n          );\n  END COMPONENT;\n\n  COMPONENT dsSection\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          integOut_re                     :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23\n          integOut_im                     :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23\n          validInreg                      :   IN    std_logic;\n          downsampleVal                   :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12\n          i_rstout                        :   IN    std_logic;\n          dsOut_re                        :   OUT   std_logic_vector(22 DOWNTO 0);  -- sfix23\n          dsOut_im                        :   OUT   std_logic_vector(22 DOWNTO 0);  -- sfix23\n          ds_vout                         :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT cSection\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dsOut_re                        :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23\n          dsOut_im                        :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23\n          ds_vout                         :   IN    std_logic;\n          internalReset                   :   IN    std_logic;\n          combOut_re                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_E5\n          combOut_im                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_E5\n          c_vout                          :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT gcSection\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          combOut_re                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_E5\n          combOut_im                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_E5\n          internalReset                   :   IN    std_logic;\n          gcOut_re                        :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14\n          );\n  END COMPONENT;\n\n  COMPONENT castSection\n    PORT( gcOut_re                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n          dataOut_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : iSection\n    USE ENTITY work.iSection(rtl);\n\n  FOR ALL : dsSection\n    USE ENTITY work.dsSection(rtl);\n\n  FOR ALL : cSection\n    USE ENTITY work.cSection(rtl);\n\n  FOR ALL : gcSection\n    USE ENTITY work.gcSection(rtl);\n\n  FOR ALL : castSection\n    USE ENTITY work.castSection(rtl);\n\n  -- Signals\n  SIGNAL softReset                        : std_logic;\n  SIGNAL dataIn_signed                    : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL dataInreg                        : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL validInreg                       : std_logic;\n  SIGNAL integOut_re                      : std_logic_vector(22 DOWNTO 0);  -- ufix23\n  SIGNAL integOut_im                      : std_logic_vector(22 DOWNTO 0);  -- ufix23\n  SIGNAL downsampleVal                    : unsigned(11 DOWNTO 0);  -- ufix12\n  SIGNAL dsOut_re                         : std_logic_vector(22 DOWNTO 0);  -- ufix23\n  SIGNAL dsOut_im                         : std_logic_vector(22 DOWNTO 0);  -- ufix23\n  SIGNAL ds_vout                          : std_logic;\n  SIGNAL combOut_re                       : std_logic_vector(17 DOWNTO 0);  -- ufix18\n  SIGNAL combOut_im                       : std_logic_vector(17 DOWNTO 0);  -- ufix18\n  SIGNAL c_vout                           : std_logic;\n  SIGNAL intdelay_reg                     : std_logic_vector(8 DOWNTO 0);  -- ufix1 [9]\n  SIGNAL validOut_1                       : std_logic;\n  SIGNAL invalidOut_1                     : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL gcOut_re                         : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL dataOut_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL dataOut_re_signed                : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL dataOut_tmp                      : signed(15 DOWNTO 0);  -- sfix16_En14\n\nBEGIN\n  u_iSection : iSection\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataInreg => std_logic_vector(dataInreg),  -- sfix16_En14\n              validInreg => validInreg,\n              internalReset => softReset,\n              integOut_re => integOut_re,  -- sfix23\n              integOut_im => integOut_im  -- sfix23\n              );\n\n  u_dsSection : dsSection\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              integOut_re => integOut_re,  -- sfix23\n              integOut_im => integOut_im,  -- sfix23\n              validInreg => validInreg,\n              downsampleVal => std_logic_vector(downsampleVal),  -- ufix12\n              i_rstout => softReset,\n              dsOut_re => dsOut_re,  -- sfix23\n              dsOut_im => dsOut_im,  -- sfix23\n              ds_vout => ds_vout\n              );\n\n  u_cSection : cSection\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dsOut_re => dsOut_re,  -- sfix23\n              dsOut_im => dsOut_im,  -- sfix23\n              ds_vout => ds_vout,\n              internalReset => softReset,\n              combOut_re => combOut_re,  -- sfix18_E5\n              combOut_im => combOut_im,  -- sfix18_E5\n              c_vout => c_vout\n              );\n\n  u_gcSection : gcSection\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              combOut_re => combOut_re,  -- sfix18_E5\n              combOut_im => combOut_im,  -- sfix18_E5\n              internalReset => softReset,\n              gcOut_re => gcOut_re  -- sfix16_En14\n              );\n\n  u_castSection : castSection\n    PORT MAP( gcOut_re => gcOut_re,  -- sfix16_En14\n              dataOut_re => dataOut_re  -- sfix16_En14\n              );\n\n  softReset <= '0';\n\n  dataIn_signed <= signed(dataIn);\n\n  intdelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataInreg <= to_signed(16#0000#, 16);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF softReset = '1' THEN\n          dataInreg <= to_signed(16#0000#, 16);\n        ELSE \n          dataInreg <= dataIn_signed;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_process;\n\n\n  intdelay_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      validInreg <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF softReset = '1' THEN\n          validInreg <= '0';\n        ELSE \n          validInreg <= validIn;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_1_process;\n\n\n  downsampleVal <= to_unsigned(16#080#, 12);\n\n  intdelay_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      intdelay_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF softReset = '1' THEN\n          intdelay_reg <= (OTHERS => '0');\n        ELSE \n          intdelay_reg(0) <= c_vout;\n          intdelay_reg(8 DOWNTO 1) <= intdelay_reg(7 DOWNTO 0);\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_2_process;\n\n  validOut_1 <= intdelay_reg(8);\n\n  invalidOut_1 <= to_signed(16#0000#, 16);\n\n  dataOut_re_signed <= signed(dataOut_re);\n\n  \n  dataOut_tmp <= invalidOut_1 WHEN validOut_1 = '0' ELSE\n      dataOut_re_signed;\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\n  validOut <= validOut_1;\n\nEND rtl;\n\n"},{"name":"FilterCoef.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\FilterCoef.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: FilterCoef\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/FilterCoef\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.DECIMATOR_pkg.ALL;\n\nENTITY FilterCoef IS\n  PORT( CoefOut                           :   OUT   vector_of_std_logic_vector16(0 TO 12)  -- sfix16_En16 [13]\n        );\nEND FilterCoef;\n\n\nARCHITECTURE rtl OF FilterCoef IS\n\n  -- Signals\n  SIGNAL CoefData                         : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefData_1                       : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefData_2                       : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefData_3                       : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefData_4                       : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefData_5                       : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefData_6                       : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefData_7                       : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefData_8                       : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefData_9                       : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefData_10                      : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefData_11                      : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefData_12                      : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL CoefOut_tmp                      : vector_of_signed16(0 TO 12);  -- sfix16_En16 [13]\n\nBEGIN\n  -- CoefReg_1\n  CoefData <= to_signed(16#025D#, 16);\n\n  -- CoefReg_2\n  CoefData_1 <= to_signed(16#02FA#, 16);\n\n  -- CoefReg_3\n  CoefData_2 <= to_signed(-16#085A#, 16);\n\n  -- CoefReg_4\n  CoefData_3 <= to_signed(-16#12CF#, 16);\n\n  -- CoefReg_5\n  CoefData_4 <= to_signed(16#0AB6#, 16);\n\n  -- CoefReg_6\n  CoefData_5 <= to_signed(16#4FA8#, 16);\n\n  -- CoefReg_7\n  CoefData_6 <= to_signed(16#7674#, 16);\n\n  -- CoefReg_8\n  CoefData_7 <= to_signed(16#4FA8#, 16);\n\n  -- CoefReg_9\n  CoefData_8 <= to_signed(16#0AB6#, 16);\n\n  -- CoefReg_10\n  CoefData_9 <= to_signed(-16#12CF#, 16);\n\n  -- CoefReg_11\n  CoefData_10 <= to_signed(-16#085A#, 16);\n\n  -- CoefReg_12\n  CoefData_11 <= to_signed(16#02FA#, 16);\n\n  -- CoefReg_13\n  CoefData_12 <= to_signed(16#025D#, 16);\n\n  CoefOut_tmp(0) <= CoefData;\n  CoefOut_tmp(1) <= CoefData_1;\n  CoefOut_tmp(2) <= CoefData_2;\n  CoefOut_tmp(3) <= CoefData_3;\n  CoefOut_tmp(4) <= CoefData_4;\n  CoefOut_tmp(5) <= CoefData_5;\n  CoefOut_tmp(6) <= CoefData_6;\n  CoefOut_tmp(7) <= CoefData_7;\n  CoefOut_tmp(8) <= CoefData_8;\n  CoefOut_tmp(9) <= CoefData_9;\n  CoefOut_tmp(10) <= CoefData_10;\n  CoefOut_tmp(11) <= CoefData_11;\n  CoefOut_tmp(12) <= CoefData_12;\n\n  outputgen: FOR k IN 0 TO 12 GENERATE\n    CoefOut(k) <= std_logic_vector(CoefOut_tmp(k));\n  END GENERATE;\n\nEND rtl;\n\n"},{"name":"FilterTapSystolicPreAddWvlIn.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\FilterTapSystolicPreAddWvlIn.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: FilterTapSystolicPreAddWvlIn\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/subFilter/FilterTapSystolicPreAddWvlIn\n-- Hierarchy Level: 4\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.DECIMATOR_pkg.ALL;\n\nENTITY FilterTapSystolicPreAddWvlIn IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dinReg2_0_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n        dinPreAdd                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n        coefIn_0                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16\n        addin                             :   IN    std_logic_vector(47 DOWNTO 0);  -- sfix48_En30\n        dinRegVld                         :   IN    std_logic;\n        syncReset                         :   IN    std_logic;\n        dinDly2                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n        tapout                            :   OUT   std_logic_vector(47 DOWNTO 0)  -- sfix48_En30\n        );\nEND FilterTapSystolicPreAddWvlIn;\n\n\nARCHITECTURE rtl OF FilterTapSystolicPreAddWvlIn IS\n\n  -- Signals\n  SIGNAL dinReg2_0_re_signed              : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL dinPreAdd_signed                 : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL coefIn_0_signed                  : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL addin_signed                     : signed(47 DOWNTO 0);  -- sfix48_En30\n  SIGNAL fTap_mult_reg                    : signed(32 DOWNTO 0);  -- sfix33\n  SIGNAL fTap_din1_reg1                   : signed(15 DOWNTO 0);  -- sfix16\n  SIGNAL fTap_din1_reg2                   : signed(15 DOWNTO 0);  -- sfix16\n  SIGNAL fTap_din2_reg1                   : signed(15 DOWNTO 0);  -- sfix16\n  SIGNAL fTap_preAdd_reg                  : signed(16 DOWNTO 0);  -- sfix17\n  SIGNAL fTap_addout_reg                  : signed(47 DOWNTO 0);  -- sfix48\n  SIGNAL fTap_coef_reg1                   : signed(15 DOWNTO 0);  -- sfix16\n  SIGNAL fTap_coef_reg2                   : signed(15 DOWNTO 0);  -- sfix16\n  SIGNAL fTap_mult_reg_next               : signed(32 DOWNTO 0);  -- sfix33_En30\n  SIGNAL fTap_din1_reg1_next              : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL fTap_din1_reg2_next              : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL fTap_din2_reg1_next              : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL fTap_preAdd_reg_next             : signed(16 DOWNTO 0);  -- sfix17_En14\n  SIGNAL fTap_addout_reg_next             : signed(47 DOWNTO 0);  -- sfix48_En30\n  SIGNAL fTap_coef_reg1_next              : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL fTap_coef_reg2_next              : signed(15 DOWNTO 0);  -- sfix16_En16\n  SIGNAL dinDly2_tmp                      : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL tapout_tmp                       : signed(47 DOWNTO 0);  -- sfix48_En30\n\nBEGIN\n  dinReg2_0_re_signed <= signed(dinReg2_0_re);\n\n  dinPreAdd_signed <= signed(dinPreAdd);\n\n  coefIn_0_signed <= signed(coefIn_0);\n\n  addin_signed <= signed(addin);\n\n  -- FilterTapSystolicPreAddWvldIn\n  fTap_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      fTap_din1_reg1 <= to_signed(16#0000#, 16);\n      fTap_din1_reg2 <= to_signed(16#0000#, 16);\n      fTap_din2_reg1 <= to_signed(16#0000#, 16);\n      fTap_preAdd_reg <= to_signed(16#00000#, 17);\n      fTap_coef_reg1 <= to_signed(16#0000#, 16);\n      fTap_coef_reg2 <= to_signed(16#0000#, 16);\n      fTap_mult_reg <= to_signed(0, 33);\n      fTap_addout_reg <= to_signed(0, 48);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          fTap_din1_reg1 <= to_signed(16#0000#, 16);\n          fTap_din1_reg2 <= to_signed(16#0000#, 16);\n          fTap_din2_reg1 <= to_signed(16#0000#, 16);\n          fTap_preAdd_reg <= to_signed(16#00000#, 17);\n          fTap_coef_reg1 <= to_signed(16#0000#, 16);\n          fTap_coef_reg2 <= to_signed(16#0000#, 16);\n          fTap_mult_reg <= to_signed(0, 33);\n          fTap_addout_reg <= to_signed(0, 48);\n        ELSE \n          fTap_mult_reg <= fTap_mult_reg_next;\n          fTap_din1_reg1 <= fTap_din1_reg1_next;\n          fTap_din1_reg2 <= fTap_din1_reg2_next;\n          fTap_din2_reg1 <= fTap_din2_reg1_next;\n          fTap_preAdd_reg <= fTap_preAdd_reg_next;\n          fTap_addout_reg <= fTap_addout_reg_next;\n          fTap_coef_reg1 <= fTap_coef_reg1_next;\n          fTap_coef_reg2 <= fTap_coef_reg2_next;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS fTap_process;\n\n  fTap_output : PROCESS (addin_signed, coefIn_0_signed, dinPreAdd_signed, dinReg2_0_re_signed,\n       dinRegVld, fTap_addout_reg, fTap_coef_reg1, fTap_coef_reg2,\n       fTap_din1_reg1, fTap_din1_reg2, fTap_din2_reg1, fTap_mult_reg,\n       fTap_preAdd_reg)\n    VARIABLE add_cast : signed(47 DOWNTO 0);\n    VARIABLE add_cast_0 : signed(16 DOWNTO 0);\n    VARIABLE add_cast_1 : signed(16 DOWNTO 0);\n  BEGIN\n    add_cast := to_signed(0, 48);\n    add_cast_0 := to_signed(16#00000#, 17);\n    add_cast_1 := to_signed(16#00000#, 17);\n    fTap_mult_reg_next <= fTap_mult_reg;\n    fTap_din1_reg1_next <= fTap_din1_reg1;\n    fTap_din1_reg2_next <= fTap_din1_reg2;\n    fTap_din2_reg1_next <= fTap_din2_reg1;\n    fTap_preAdd_reg_next <= fTap_preAdd_reg;\n    fTap_addout_reg_next <= fTap_addout_reg;\n    fTap_coef_reg1_next <= fTap_coef_reg1;\n    fTap_coef_reg2_next <= fTap_coef_reg2;\n    IF dinRegVld = '1' THEN \n      add_cast := resize(fTap_mult_reg, 48);\n      fTap_addout_reg_next <= add_cast + addin_signed;\n      fTap_mult_reg_next <= fTap_preAdd_reg * fTap_coef_reg2;\n      add_cast_0 := resize(fTap_din1_reg2, 17);\n      add_cast_1 := resize(fTap_din2_reg1, 17);\n      fTap_preAdd_reg_next <= add_cast_0 + add_cast_1;\n      fTap_din1_reg2_next <= fTap_din1_reg1;\n      fTap_din1_reg1_next <= dinReg2_0_re_signed;\n      fTap_din2_reg1_next <= dinPreAdd_signed;\n      fTap_coef_reg2_next <= fTap_coef_reg1;\n      fTap_coef_reg1_next <= coefIn_0_signed;\n    END IF;\n    dinDly2_tmp <= fTap_din1_reg2;\n    tapout_tmp <= fTap_addout_reg;\n  END PROCESS fTap_output;\n\n\n  dinDly2 <= std_logic_vector(dinDly2_tmp);\n\n  tapout <= std_logic_vector(tapout_tmp);\n\nEND rtl;\n\n"},{"name":"subFilter.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\subFilter.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: subFilter\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/subFilter\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.DECIMATOR_pkg.ALL;\n\nENTITY subFilter IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dinReg2_0_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n        coefIn                            :   IN    vector_of_std_logic_vector16(0 TO 12);  -- sfix16_En16 [13]\n        dinRegVld                         :   IN    std_logic;\n        syncReset                         :   IN    std_logic;\n        dout_1_re                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En13\n        doutVld                           :   OUT   std_logic\n        );\nEND subFilter;\n\n\nARCHITECTURE rtl OF subFilter IS\n\n  -- Component Declarations\n  COMPONENT FilterTapSystolicPreAddWvlIn\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dinReg2_0_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n          dinPreAdd                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n          coefIn_0                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16\n          addin                           :   IN    std_logic_vector(47 DOWNTO 0);  -- sfix48_En30\n          dinRegVld                       :   IN    std_logic;\n          syncReset                       :   IN    std_logic;\n          dinDly2                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n          tapout                          :   OUT   std_logic_vector(47 DOWNTO 0)  -- sfix48_En30\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : FilterTapSystolicPreAddWvlIn\n    USE ENTITY work.FilterTapSystolicPreAddWvlIn(rtl);\n\n  -- Signals\n  SIGNAL intdelay_reg                     : std_logic_vector(10 DOWNTO 0);  -- ufix1 [11]\n  SIGNAL vldShift                         : std_logic;\n  SIGNAL vldOutTmp                        : std_logic;\n  SIGNAL ZERO_OUT                         : signed(15 DOWNTO 0);  -- sfix16_En13\n  SIGNAL addin                            : signed(47 DOWNTO 0);  -- sfix48_En30\n  SIGNAL dinPreAdd                        : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL dinDly2                          : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL dinDly2_signed                   : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL dinDly2_1                        : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL tapout                           : std_logic_vector(47 DOWNTO 0);  -- ufix48\n  SIGNAL dinDly2_2                        : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL tapout_1                         : std_logic_vector(47 DOWNTO 0);  -- ufix48\n  SIGNAL dinDly2_3                        : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL tapout_2                         : std_logic_vector(47 DOWNTO 0);  -- ufix48\n  SIGNAL dinDly2_4                        : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL tapout_3                         : std_logic_vector(47 DOWNTO 0);  -- ufix48\n  SIGNAL dinDly2_5                        : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL tapout_4                         : std_logic_vector(47 DOWNTO 0);  -- ufix48\n  SIGNAL tapout_5                         : std_logic_vector(47 DOWNTO 0);  -- ufix48\n  SIGNAL ZERO                             : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL dinDly2deadOut                   : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL tapout_6                         : std_logic_vector(47 DOWNTO 0);  -- ufix48\n  SIGNAL tapout_signed                    : signed(47 DOWNTO 0);  -- sfix48_En30\n  SIGNAL dout_cast                        : signed(15 DOWNTO 0);  -- sfix16_En13\n  SIGNAL muxOut                           : signed(15 DOWNTO 0);  -- sfix16_En13\n  SIGNAL dout_1_re_tmp                    : signed(15 DOWNTO 0);  -- sfix16_En13\n\nBEGIN\n  u_FilterTap_1 : FilterTapSystolicPreAddWvlIn\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dinReg2_0_re => dinReg2_0_re,  -- sfix16_En14\n              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix16_En14\n              coefIn_0 => coefIn(0),  -- sfix16_En16\n              addin => std_logic_vector(addin),  -- sfix48_En30\n              dinRegVld => dinRegVld,\n              syncReset => syncReset,\n              dinDly2 => dinDly2_1,  -- sfix16_En14\n              tapout => tapout  -- sfix48_En30\n              );\n\n  u_FilterTap_2 : FilterTapSystolicPreAddWvlIn\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dinReg2_0_re => dinDly2_1,  -- sfix16_En14\n              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix16_En14\n              coefIn_0 => coefIn(1),  -- sfix16_En16\n              addin => tapout,  -- sfix48_En30\n              dinRegVld => dinRegVld,\n              syncReset => syncReset,\n              dinDly2 => dinDly2_2,  -- sfix16_En14\n              tapout => tapout_1  -- sfix48_En30\n              );\n\n  u_FilterTap_3 : FilterTapSystolicPreAddWvlIn\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dinReg2_0_re => dinDly2_2,  -- sfix16_En14\n              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix16_En14\n              coefIn_0 => coefIn(2),  -- sfix16_En16\n              addin => tapout_1,  -- sfix48_En30\n              dinRegVld => dinRegVld,\n              syncReset => syncReset,\n              dinDly2 => dinDly2_3,  -- sfix16_En14\n              tapout => tapout_2  -- sfix48_En30\n              );\n\n  u_FilterTap_4 : FilterTapSystolicPreAddWvlIn\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dinReg2_0_re => dinDly2_3,  -- sfix16_En14\n              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix16_En14\n              coefIn_0 => coefIn(3),  -- sfix16_En16\n              addin => tapout_2,  -- sfix48_En30\n              dinRegVld => dinRegVld,\n              syncReset => syncReset,\n              dinDly2 => dinDly2_4,  -- sfix16_En14\n              tapout => tapout_3  -- sfix48_En30\n              );\n\n  u_FilterTap_5 : FilterTapSystolicPreAddWvlIn\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dinReg2_0_re => dinDly2_4,  -- sfix16_En14\n              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix16_En14\n              coefIn_0 => coefIn(4),  -- sfix16_En16\n              addin => tapout_3,  -- sfix48_En30\n              dinRegVld => dinRegVld,\n              syncReset => syncReset,\n              dinDly2 => dinDly2_5,  -- sfix16_En14\n              tapout => tapout_4  -- sfix48_En30\n              );\n\n  u_FilterTap_6 : FilterTapSystolicPreAddWvlIn\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dinReg2_0_re => dinDly2_5,  -- sfix16_En14\n              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix16_En14\n              coefIn_0 => coefIn(5),  -- sfix16_En16\n              addin => tapout_4,  -- sfix48_En30\n              dinRegVld => dinRegVld,\n              syncReset => syncReset,\n              dinDly2 => dinDly2,  -- sfix16_En14\n              tapout => tapout_5  -- sfix48_En30\n              );\n\n  u_FilterTap_7 : FilterTapSystolicPreAddWvlIn\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dinReg2_0_re => dinDly2,  -- sfix16_En14\n              dinPreAdd => std_logic_vector(ZERO),  -- sfix16_En14\n              coefIn_0 => coefIn(6),  -- sfix16_En16\n              addin => tapout_5,  -- sfix48_En30\n              dinRegVld => dinRegVld,\n              syncReset => syncReset,\n              dinDly2 => dinDly2deadOut,  -- sfix16_En14\n              tapout => tapout_6  -- sfix48_En30\n              );\n\n  intdelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      intdelay_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          intdelay_reg <= (OTHERS => '0');\n        ELSIF dinRegVld = '1' THEN\n          intdelay_reg(0) <= dinRegVld;\n          intdelay_reg(10 DOWNTO 1) <= intdelay_reg(9 DOWNTO 0);\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_process;\n\n  vldShift <= intdelay_reg(10);\n\n  vldOutTmp <= dinRegVld AND vldShift;\n\n  ZERO_OUT <= to_signed(16#0000#, 16);\n\n  addin <= to_signed(0, 48);\n\n  dinDly2_signed <= signed(dinDly2);\n\n  intdelay_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dinPreAdd <= to_signed(16#0000#, 16);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          dinPreAdd <= to_signed(16#0000#, 16);\n        ELSIF dinRegVld = '1' THEN\n          dinPreAdd <= dinDly2_signed;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_1_process;\n\n\n  ZERO <= to_signed(16#0000#, 16);\n\n  tapout_signed <= signed(tapout_6);\n\n  dout_cast <= tapout_signed(32 DOWNTO 17);\n\n  \n  muxOut <= ZERO_OUT WHEN vldOutTmp = '0' ELSE\n      dout_cast;\n\n  intdelay_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dout_1_re_tmp <= to_signed(16#0000#, 16);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          dout_1_re_tmp <= to_signed(16#0000#, 16);\n        ELSE \n          dout_1_re_tmp <= muxOut;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_2_process;\n\n\n  dout_1_re <= std_logic_vector(dout_1_re_tmp);\n\n  intdelay_3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      doutVld <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          doutVld <= '0';\n        ELSE \n          doutVld <= vldOutTmp;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_3_process;\n\n\nEND rtl;\n\n"},{"name":"Filter.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Filter.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Filter\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.DECIMATOR_pkg.ALL;\n\nENTITY Filter IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n        validIn                           :   IN    std_logic;\n        syncReset                         :   IN    std_logic;\n        dataOut                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En13\n        validOut                          :   OUT   std_logic\n        );\nEND Filter;\n\n\nARCHITECTURE rtl OF Filter IS\n\n  -- Component Declarations\n  COMPONENT FilterCoef\n    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 12)  -- sfix16_En16 [13]\n          );\n  END COMPONENT;\n\n  COMPONENT subFilter\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dinReg2_0_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 12);  -- sfix16_En16 [13]\n          dinRegVld                       :   IN    std_logic;\n          syncReset                       :   IN    std_logic;\n          dout_1_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En13\n          doutVld                         :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : FilterCoef\n    USE ENTITY work.FilterCoef(rtl);\n\n  FOR ALL : subFilter\n    USE ENTITY work.subFilter(rtl);\n\n  -- Signals\n  SIGNAL dinRegVld                        : std_logic;\n  SIGNAL dataIn_signed                    : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL dinReg_0_re                      : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL dinReg2_0_re                     : signed(15 DOWNTO 0);  -- sfix16_En14\n  SIGNAL CoefOut                          : vector_of_std_logic_vector16(0 TO 12);  -- ufix16 [13]\n  SIGNAL dinReg2Vld                       : std_logic;\n  SIGNAL dout_1_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL doutVld                          : std_logic;\n\nBEGIN\n  u_CoefTable_1 : FilterCoef\n    PORT MAP( CoefOut => CoefOut  -- sfix16_En16 [13]\n              );\n\n  u_subFilter_1_re : subFilter\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dinReg2_0_re => std_logic_vector(dinReg2_0_re),  -- sfix16_En14\n              coefIn => CoefOut,  -- sfix16_En16 [13]\n              dinRegVld => dinReg2Vld,\n              syncReset => syncReset,\n              dout_1_re => dout_1_re,  -- sfix16_En13\n              doutVld => doutVld\n              );\n\n  intdelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dinRegVld <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          dinRegVld <= '0';\n        ELSE \n          dinRegVld <= validIn;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_process;\n\n\n  dataIn_signed <= signed(dataIn);\n\n  intdelay_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dinReg_0_re <= to_signed(16#0000#, 16);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          dinReg_0_re <= to_signed(16#0000#, 16);\n        ELSIF validIn = '1' THEN\n          dinReg_0_re <= dataIn_signed;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_1_process;\n\n\n  intdelay_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dinReg2_0_re <= to_signed(16#0000#, 16);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          dinReg2_0_re <= to_signed(16#0000#, 16);\n        ELSIF dinRegVld = '1' THEN\n          dinReg2_0_re <= dinReg_0_re;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_2_process;\n\n\n  intdelay_3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dinReg2Vld <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          dinReg2Vld <= '0';\n        ELSE \n          dinReg2Vld <= dinRegVld;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_3_process;\n\n\n  dataOut <= dout_1_re;\n\n  validOut <= doutVld;\n\nEND rtl;\n\n"},{"name":"DCF.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\DCF.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: DCF\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF\n-- Hierarchy Level: 1\n-- Model version: 17.90\n-- \n-- Discrete FIR Filter\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY DCF IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n        validIn                           :   IN    std_logic;\n        dataOut                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En13\n        validOut                          :   OUT   std_logic\n        );\nEND DCF;\n\n\nARCHITECTURE rtl OF DCF IS\n\n  -- Component Declarations\n  COMPONENT Filter\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n          validIn                         :   IN    std_logic;\n          syncReset                       :   IN    std_logic;\n          dataOut                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En13\n          validOut                        :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : Filter\n    USE ENTITY work.Filter(rtl);\n\n  -- Signals\n  SIGNAL syncReset                        : std_logic;\n  SIGNAL dataOut_tmp                      : std_logic_vector(15 DOWNTO 0);  -- ufix16\n\nBEGIN\n  u_FilterBank : Filter\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => dataIn,  -- sfix16_En14\n              validIn => validIn,\n              syncReset => syncReset,\n              dataOut => dataOut_tmp,  -- sfix16_En13\n              validOut => validOut\n              );\n\n  syncReset <= '0';\n\n  dataOut <= dataOut_tmp;\n\nEND rtl;\n\n"},{"name":"partlySerialCtrl.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\partlySerialCtrl.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: partlySerialCtrl\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/partlySerialCtrl\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY partlySerialCtrl IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        validIn                           :   IN    std_logic;\n        ctrl                              :   OUT   std_logic;\n        ready                             :   OUT   std_logic\n        );\nEND partlySerialCtrl;\n\n\nARCHITECTURE rtl OF partlySerialCtrl IS\n\n  -- Signals\n  SIGNAL CtrlLogic_inputCnt               : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL CtrlLogic_state                  : std_logic;  -- ufix1\n  SIGNAL CtrlLogic_vldOutReg              : std_logic;\n  SIGNAL CtrlLogic_rdyReg                 : std_logic;\n  SIGNAL CtrlLogic_inputCnt_next          : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL CtrlLogic_state_next             : std_logic;  -- ufix1\n  SIGNAL CtrlLogic_vldOutReg_next         : std_logic;\n  SIGNAL CtrlLogic_rdyReg_next            : std_logic;\n\nBEGIN\n  -- CtrlLogic\n  CtrlLogic_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      CtrlLogic_inputCnt <= to_unsigned(16#0#, 2);\n      CtrlLogic_state <= '0';\n      CtrlLogic_vldOutReg <= '0';\n      CtrlLogic_rdyReg <= '1';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        CtrlLogic_inputCnt <= CtrlLogic_inputCnt_next;\n        CtrlLogic_state <= CtrlLogic_state_next;\n        CtrlLogic_vldOutReg <= CtrlLogic_vldOutReg_next;\n        CtrlLogic_rdyReg <= CtrlLogic_rdyReg_next;\n      END IF;\n    END IF;\n  END PROCESS CtrlLogic_process;\n\n  CtrlLogic_output : PROCESS (CtrlLogic_inputCnt, CtrlLogic_rdyReg, CtrlLogic_state, CtrlLogic_vldOutReg,\n       validIn)\n  BEGIN\n    CtrlLogic_inputCnt_next <= CtrlLogic_inputCnt;\n    CASE CtrlLogic_state IS\n      WHEN '0' =>\n        CtrlLogic_state_next <= '0';\n        CtrlLogic_inputCnt_next <= to_unsigned(16#0#, 2);\n        CtrlLogic_vldOutReg_next <= '0';\n        IF (validIn AND CtrlLogic_rdyReg) = '1' THEN \n          CtrlLogic_state_next <= '1';\n          CtrlLogic_inputCnt_next <= to_unsigned(16#1#, 2);\n        END IF;\n      WHEN '1' =>\n        CtrlLogic_state_next <= '1';\n        CtrlLogic_vldOutReg_next <= '0';\n        IF (validIn AND CtrlLogic_rdyReg) = '1' THEN \n          IF CtrlLogic_inputCnt = to_unsigned(16#1#, 2) THEN \n            CtrlLogic_vldOutReg_next <= '1';\n            CtrlLogic_inputCnt_next <= to_unsigned(16#0#, 2);\n            CtrlLogic_state_next <= '0';\n          ELSE \n            CtrlLogic_inputCnt_next <= CtrlLogic_inputCnt + to_unsigned(16#1#, 2);\n          END IF;\n        END IF;\n      WHEN OTHERS => \n        CtrlLogic_state_next <= '0';\n        CtrlLogic_inputCnt_next <= to_unsigned(16#0#, 2);\n        CtrlLogic_vldOutReg_next <= '0';\n    END CASE;\n    CtrlLogic_rdyReg_next <= '1';\n    ctrl <= CtrlLogic_vldOutReg;\n    ready <= CtrlLogic_rdyReg;\n  END PROCESS CtrlLogic_output;\n\n\nEND rtl;\n\n"},{"name":"FirRdyLogic.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\FirRdyLogic.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: FirRdyLogic\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FirRdyLogic\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY FirRdyLogic IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dinSwitch                         :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        dinVldSwitch                      :   IN    std_logic;\n        coeff                             :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        haltProcess                       :   IN    std_logic;\n        dinSM                             :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        dinVldSM                          :   OUT   std_logic\n        );\nEND FirRdyLogic;\n\n\nARCHITECTURE rtl OF FirRdyLogic IS\n\n  -- Signals\n  SIGNAL dinSwitch_signed                 : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL coeff_signed                     : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL syncReset                        : std_logic;\n  SIGNAL firRdy_state                     : std_logic;  -- ufix1\n  SIGNAL firRdy_readyReg                  : std_logic;\n  SIGNAL firRdy_count                     : std_logic;  -- ufix1\n  SIGNAL firRdy_state_next                : std_logic;  -- ufix1\n  SIGNAL firRdy_readyReg_next             : std_logic;\n  SIGNAL firRdy_count_next                : std_logic;  -- ufix1\n  SIGNAL readySM                          : std_logic;\n  SIGNAL dinSM_tmp                        : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL coeffS                           : signed(16 DOWNTO 0);  -- sfix17_En13\n\nBEGIN\n  dinSwitch_signed <= signed(dinSwitch);\n\n  coeff_signed <= signed(coeff);\n\n  syncReset <= '0';\n\n  -- rdyLogic\n  firRdy_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      firRdy_state <= '0';\n      firRdy_readyReg <= '1';\n      firRdy_count <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        firRdy_state <= firRdy_state_next;\n        firRdy_readyReg <= firRdy_readyReg_next;\n        firRdy_count <= firRdy_count_next;\n      END IF;\n    END IF;\n  END PROCESS firRdy_process;\n\n  firRdy_output : PROCESS (coeff_signed, dinSwitch_signed, dinVldSwitch, firRdy_count, firRdy_readyReg,\n       firRdy_state, haltProcess, syncReset)\n    VARIABLE out2 : std_logic;\n    VARIABLE add_cast : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp : unsigned(1 DOWNTO 0);\n  BEGIN\n    add_temp := to_unsigned(16#0#, 2);\n    add_cast := to_unsigned(16#0#, 2);\n    firRdy_count_next <= firRdy_count;\n    IF (( NOT haltProcess) AND ( NOT syncReset)) = '1' THEN \n      CASE firRdy_state IS\n        WHEN '0' =>\n          dinSM_tmp <= dinSwitch_signed;\n          out2 := dinVldSwitch;\n          coeffS <= coeff_signed;\n          firRdy_state_next <= '0';\n          firRdy_readyReg_next <= '1';\n          IF dinVldSwitch = '1' THEN \n            firRdy_state_next <= '1';\n            firRdy_readyReg_next <= '0';\n          END IF;\n        WHEN '1' =>\n          firRdy_readyReg_next <= '1';\n          firRdy_state_next <= '0';\n          dinSM_tmp <= to_signed(16#00000#, 17);\n          coeffS <= to_signed(16#00000#, 17);\n          out2 := '0';\n        WHEN OTHERS => \n          dinSM_tmp <= to_signed(16#00000#, 17);\n          out2 := '0';\n          coeffS <= to_signed(16#00000#, 17);\n          firRdy_state_next <= '0';\n          firRdy_readyReg_next <= '1';\n      END CASE;\n    ELSE \n      firRdy_state_next <= '0';\n      firRdy_readyReg_next <= '0';\n      dinSM_tmp <= to_signed(16#00000#, 17);\n      out2 := '0';\n      coeffS <= to_signed(16#00000#, 17);\n    END IF;\n    IF (dinVldSwitch = '1' OR (firRdy_count > '0')) OR out2 = '1' THEN \n      IF ((firRdy_count = '0') OR haltProcess = '1') OR syncReset = '1' THEN \n        firRdy_count_next <= '0';\n      ELSE \n        add_cast := '0' & firRdy_count;\n        add_temp := add_cast + to_unsigned(16#1#, 2);\n        firRdy_count_next <= add_temp(0);\n      END IF;\n    END IF;\n    readySM <= firRdy_readyReg;\n    dinVldSM <= out2;\n  END PROCESS firRdy_output;\n\n\n  dinSM <= std_logic_vector(dinSM_tmp);\n\nEND rtl;\n\n"},{"name":"Addressable_Delay_Line.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Addressable_Delay_Line\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- Addressable Delay Line\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Addressable_Delay_Line IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        wrEn                              :   IN    std_logic;\n        rdAddr                            :   IN    std_logic;  -- ufix1\n        delayLineEnd                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        dataOut                           :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En13\n        );\nEND Addressable_Delay_Line;\n\n\nARCHITECTURE rtl OF Addressable_Delay_Line IS\n\n  -- Signals\n  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayedSignals1                  : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL switchDataOut                    : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL dataOut_tmp                      : signed(16 DOWNTO 0);  -- sfix17_En13\n\nBEGIN\n  dataIn_signed <= signed(dataIn);\n\n  delay0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals0 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND wrEn = '1' THEN\n        delayedSignals0 <= dataIn_signed;\n      END IF;\n    END IF;\n  END PROCESS delay0_process;\n\n\n  delay1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND wrEn = '1' THEN\n        delayedSignals1 <= delayedSignals0;\n      END IF;\n    END IF;\n  END PROCESS delay1_process;\n\n\n  delayLineEnd <= std_logic_vector(delayedSignals1);\n\n  \n  switchDataOut <= delayedSignals0 WHEN rdAddr = '0' ELSE\n      delayedSignals1;\n\n  dataOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataOut_tmp <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        dataOut_tmp <= switchDataOut;\n      END IF;\n    END IF;\n  END PROCESS dataOutReg_process;\n\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\nEND rtl;\n\n"},{"name":"Addressable_Delay_Line_block.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Addressable_Delay_Line_block\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- Addressable Delay Line\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Addressable_Delay_Line_block IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        wrEn                              :   IN    std_logic;\n        rdAddr                            :   IN    std_logic;  -- ufix1\n        delayLineEnd                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        dataOut                           :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En13\n        );\nEND Addressable_Delay_Line_block;\n\n\nARCHITECTURE rtl OF Addressable_Delay_Line_block IS\n\n  -- Signals\n  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL ZEROCONST                        : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL switchDataOut                    : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL dataOut_tmp                      : signed(16 DOWNTO 0);  -- sfix17_En13\n\nBEGIN\n  dataIn_signed <= signed(dataIn);\n\n  delay0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals0 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND wrEn = '1' THEN\n        delayedSignals0 <= dataIn_signed;\n      END IF;\n    END IF;\n  END PROCESS delay0_process;\n\n\n  delayLineEnd <= std_logic_vector(delayedSignals0);\n\n  ZEROCONST <= to_signed(16#00000#, 17);\n\n  \n  switchDataOut <= delayedSignals0 WHEN rdAddr = '0' ELSE\n      ZEROCONST;\n\n  dataOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataOut_tmp <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        dataOut_tmp <= switchDataOut;\n      END IF;\n    END IF;\n  END PROCESS dataOutReg_process;\n\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\nEND rtl;\n\n"},{"name":"Addressable_Delay_Line_block1.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block1.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Addressable_Delay_Line_block1\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- Addressable Delay Line\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Addressable_Delay_Line_block1 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        validIn                           :   IN    std_logic;\n        lutaddr                           :   IN    std_logic;  -- ufix1\n        delayLineEnd                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        dataOut                           :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En13\n        );\nEND Addressable_Delay_Line_block1;\n\n\nARCHITECTURE rtl OF Addressable_Delay_Line_block1 IS\n\n  -- Signals\n  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL ZEROCONST                        : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL switchDataOut                    : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL dataOut_tmp                      : signed(16 DOWNTO 0);  -- sfix17_En13\n\nBEGIN\n  dataIn_signed <= signed(dataIn);\n\n  delay0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals0 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND validIn = '1' THEN\n        delayedSignals0 <= dataIn_signed;\n      END IF;\n    END IF;\n  END PROCESS delay0_process;\n\n\n  delayLineEnd <= std_logic_vector(delayedSignals0);\n\n  ZEROCONST <= to_signed(16#00000#, 17);\n\n  \n  switchDataOut <= delayedSignals0 WHEN lutaddr = '0' ELSE\n      ZEROCONST;\n\n  dataOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataOut_tmp <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        dataOut_tmp <= switchDataOut;\n      END IF;\n    END IF;\n  END PROCESS dataOutReg_process;\n\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\nEND rtl;\n\n"},{"name":"Addressable_Delay_Line_block2.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block2.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Addressable_Delay_Line_block2\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- Addressable Delay Line\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Addressable_Delay_Line_block2 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        validIn                           :   IN    std_logic;\n        rdAddr                            :   IN    std_logic;  -- ufix1\n        delayLineEnd                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        dataOut                           :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En13\n        );\nEND Addressable_Delay_Line_block2;\n\n\nARCHITECTURE rtl OF Addressable_Delay_Line_block2 IS\n\n  -- Signals\n  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayedSignals1                  : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL switchDataOut                    : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL dataOut_tmp                      : signed(16 DOWNTO 0);  -- sfix17_En13\n\nBEGIN\n  dataIn_signed <= signed(dataIn);\n\n  delay0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals0 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND validIn = '1' THEN\n        delayedSignals0 <= dataIn_signed;\n      END IF;\n    END IF;\n  END PROCESS delay0_process;\n\n\n  delay1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND validIn = '1' THEN\n        delayedSignals1 <= delayedSignals0;\n      END IF;\n    END IF;\n  END PROCESS delay1_process;\n\n\n  delayLineEnd <= std_logic_vector(delayedSignals1);\n\n  \n  switchDataOut <= delayedSignals1 WHEN rdAddr = '0' ELSE\n      delayedSignals0 WHEN rdAddr = '1' ELSE\n      delayedSignals0;\n\n  dataOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataOut_tmp <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        dataOut_tmp <= switchDataOut;\n      END IF;\n    END IF;\n  END PROCESS dataOutReg_process;\n\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\nEND rtl;\n\n"},{"name":"FilterTapSystolicPreAdd.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\FilterTapSystolicPreAdd.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: FilterTapSystolicPreAdd\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FilterTapSystolicPreAdd\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY FilterTapSystolicPreAdd IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        din_re                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        preAddIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        coeff                             :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En16\n        sumIn                             :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33_En29\n        sumOut                            :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En29\n        );\nEND FilterTapSystolicPreAdd;\n\n\nARCHITECTURE rtl OF FilterTapSystolicPreAdd IS\n\n  -- Signals\n  SIGNAL din_re_signed                    : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL preAddIn_signed                  : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL coeff_signed                     : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL sumIn_signed                     : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL fTap_din1_reg1                   : signed(16 DOWNTO 0);  -- sfix17\n  SIGNAL fTap_din1_reg2                   : signed(16 DOWNTO 0);  -- sfix17\n  SIGNAL fTap_din2_reg1                   : signed(16 DOWNTO 0);  -- sfix17\n  SIGNAL fTap_preAdd_reg                  : signed(17 DOWNTO 0);  -- sfix18\n  SIGNAL fTap_mult_reg                    : signed(34 DOWNTO 0);  -- sfix35\n  SIGNAL fTap_addout_reg                  : signed(32 DOWNTO 0);  -- sfix33\n  SIGNAL fTap_coef_reg1                   : signed(16 DOWNTO 0);  -- sfix17\n  SIGNAL fTap_coef_reg2                   : signed(16 DOWNTO 0);  -- sfix17\n  SIGNAL fTap_preAdd_reg_next             : signed(17 DOWNTO 0);  -- sfix18_En13\n  SIGNAL fTap_mult_reg_next               : signed(34 DOWNTO 0);  -- sfix35_En29\n  SIGNAL fTap_addout_reg_next             : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL fTap_add_cast                    : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL fTap_add_cast_1                  : signed(17 DOWNTO 0);  -- sfix18_En13\n  SIGNAL fTap_add_cast_2                  : signed(17 DOWNTO 0);  -- sfix18_En13\n  SIGNAL sumOut_tmp                       : signed(32 DOWNTO 0);  -- sfix33_En29\n\nBEGIN\n  din_re_signed <= signed(din_re);\n\n  preAddIn_signed <= signed(preAddIn);\n\n  coeff_signed <= signed(coeff);\n\n  sumIn_signed <= signed(sumIn);\n\n  -- FilterTapSystolicPreAddS\n  fTap_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      fTap_din1_reg1 <= to_signed(16#00000#, 17);\n      fTap_din1_reg2 <= to_signed(16#00000#, 17);\n      fTap_din2_reg1 <= to_signed(16#00000#, 17);\n      fTap_preAdd_reg <= to_signed(16#00000#, 18);\n      fTap_coef_reg1 <= to_signed(16#00000#, 17);\n      fTap_coef_reg2 <= to_signed(16#00000#, 17);\n      fTap_mult_reg <= to_signed(0, 35);\n      fTap_addout_reg <= to_signed(0, 33);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        fTap_preAdd_reg <= fTap_preAdd_reg_next;\n        fTap_mult_reg <= fTap_mult_reg_next;\n        fTap_addout_reg <= fTap_addout_reg_next;\n        fTap_din1_reg2 <= fTap_din1_reg1;\n        fTap_din1_reg1 <= din_re_signed;\n        fTap_din2_reg1 <= preAddIn_signed;\n        fTap_coef_reg2 <= fTap_coef_reg1;\n        fTap_coef_reg1 <= coeff_signed;\n      END IF;\n    END IF;\n  END PROCESS fTap_process;\n\n  sumOut_tmp <= fTap_addout_reg;\n  fTap_add_cast <= fTap_mult_reg(32 DOWNTO 0);\n  fTap_addout_reg_next <= fTap_add_cast + sumIn_signed;\n  fTap_mult_reg_next <= fTap_preAdd_reg * fTap_coef_reg2;\n  fTap_add_cast_1 <= resize(fTap_din1_reg2, 18);\n  fTap_add_cast_2 <= resize(fTap_din2_reg1, 18);\n  fTap_preAdd_reg_next <= fTap_add_cast_1 + fTap_add_cast_2;\n\n  sumOut <= std_logic_vector(sumOut_tmp);\n\nEND rtl;\n\n"},{"name":"FIRPartlySerial.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\FIRPartlySerial.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: FIRPartlySerial\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY FIRPartlySerial IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        filterInput                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        ctrl                              :   IN    std_logic;\n        subfilterOutTmp_1                 :   OUT   std_logic_vector(33 DOWNTO 0)  -- sfix34_En29\n        );\nEND FIRPartlySerial;\n\n\nARCHITECTURE rtl OF FIRPartlySerial IS\n\n  -- Component Declarations\n  COMPONENT FirRdyLogic\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dinSwitch                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          dinVldSwitch                    :   IN    std_logic;\n          coeff                           :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          haltProcess                     :   IN    std_logic;\n          dinSM                           :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          dinVldSM                        :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT Addressable_Delay_Line\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          wrEn                            :   IN    std_logic;\n          rdAddr                          :   IN    std_logic;  -- ufix1\n          delayLineEnd                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          dataOut                         :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En13\n          );\n  END COMPONENT;\n\n  COMPONENT Addressable_Delay_Line_block\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          wrEn                            :   IN    std_logic;\n          rdAddr                          :   IN    std_logic;  -- ufix1\n          delayLineEnd                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          dataOut                         :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En13\n          );\n  END COMPONENT;\n\n  COMPONENT Addressable_Delay_Line_block1\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          validIn                         :   IN    std_logic;\n          lutaddr                         :   IN    std_logic;  -- ufix1\n          delayLineEnd                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          dataOut                         :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En13\n          );\n  END COMPONENT;\n\n  COMPONENT Addressable_Delay_Line_block2\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          validIn                         :   IN    std_logic;\n          rdAddr                          :   IN    std_logic;  -- ufix1\n          delayLineEnd                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          dataOut                         :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En13\n          );\n  END COMPONENT;\n\n  COMPONENT FilterTapSystolicPreAdd\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          din_re                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          preAddIn                        :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          coeff                           :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En16\n          sumIn                           :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33_En29\n          sumOut                          :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En29\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : FirRdyLogic\n    USE ENTITY work.FirRdyLogic(rtl);\n\n  FOR ALL : Addressable_Delay_Line\n    USE ENTITY work.Addressable_Delay_Line(rtl);\n\n  FOR ALL : Addressable_Delay_Line_block\n    USE ENTITY work.Addressable_Delay_Line_block(rtl);\n\n  FOR ALL : Addressable_Delay_Line_block1\n    USE ENTITY work.Addressable_Delay_Line_block1(rtl);\n\n  FOR ALL : Addressable_Delay_Line_block2\n    USE ENTITY work.Addressable_Delay_Line_block2(rtl);\n\n  FOR ALL : FilterTapSystolicPreAdd\n    USE ENTITY work.FilterTapSystolicPreAdd(rtl);\n\n  -- Functions\n  -- HDLCODER_TO_STDLOGIC \n  FUNCTION hdlcoder_to_stdlogic(arg: boolean) RETURN std_logic IS\n  BEGIN\n    IF arg THEN\n      RETURN '1';\n    ELSE\n      RETURN '0';\n    END IF;\n  END FUNCTION;\n\n\n  -- Signals\n  SIGNAL coeff                            : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL haltProcess                      : std_logic;\n  SIGNAL dinSM                            : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL dinVldSM                         : std_logic;\n  SIGNAL nextDelayLineRdAddrReverse       : std_logic;  -- ufix1\n  SIGNAL rdCountReverse_1                 : std_logic;  -- ufix1\n  SIGNAL nextDelayLineWrAddr              : std_logic;  -- ufix1\n  SIGNAL wrCount_1                        : std_logic;  -- ufix1\n  SIGNAL nextDelayLineRdAddr              : std_logic;  -- ufix1\n  SIGNAL rdCount_1                        : std_logic;  -- ufix1\n  SIGNAL nextSharingCount                 : std_logic;  -- ufix1\n  SIGNAL sharingCount_1                   : std_logic;  -- ufix1\n  SIGNAL delayLineValidInP                : std_logic;\n  SIGNAL lastPhaseStrobe                  : std_logic;\n  SIGNAL delayLineShiftEnP                : std_logic;\n  SIGNAL delayLineShiftEn1_1              : std_logic;\n  SIGNAL delayLineShiftEn2_1              : std_logic;\n  SIGNAL delayLineShiftEn3_1              : std_logic;\n  SIGNAL delayLineShiftEn4_1              : std_logic;\n  SIGNAL validOutLookahead_reg            : std_logic_vector(6 DOWNTO 0);  -- ufix1 [7]\n  SIGNAL validOutLookahead_1              : std_logic;\n  SIGNAL vldOut_1                         : std_logic;\n  SIGNAL notValid                         : std_logic;\n  SIGNAL rdAddr0_1                        : std_logic;  -- ufix1\n  SIGNAL rdAddr1                          : std_logic;  -- ufix1\n  SIGNAL rdAddr2                          : std_logic;  -- ufix1\n  SIGNAL rdAddr3                          : std_logic;  -- ufix1\n  SIGNAL rdAddr4                          : std_logic;  -- ufix1\n  SIGNAL rdAddrEndZero                    : std_logic;\n  SIGNAL finalSumValidPipe_reg            : std_logic_vector(5 DOWNTO 0);  -- ufix1 [6]\n  SIGNAL accumulate                       : std_logic;\n  SIGNAL accDataOut                       : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL delayLineEnd0                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut0                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd0_signed             : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineDataIn1_1               : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineEnd1                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut1                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd1_signed             : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineDataIn2_1               : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineEnd2                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut2                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd2_signed             : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineDataIn3_1               : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineEnd3                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut3                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd3_signed             : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineDataIn4_1               : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineEnd4                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut4                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL coeffTableOut3                   : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffTableRegP3_1                : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17_En16\n  SIGNAL coeffTableReg3_1                 : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL delayLineEnd5                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut5                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL coeffTableOut2                   : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffTableRegP2_1                : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17_En16\n  SIGNAL coeffTableReg2_1                 : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL delayLineEnd6                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut6                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL coeffTableOut1                   : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffTableRegP1_1                : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17_En16\n  SIGNAL coeffTableReg1_1                 : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL delayLineEnd7deadOut             : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut7                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL coeffTableOut0                   : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffTableRegP0_1                : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17_En16\n  SIGNAL coeffTableReg0_1                 : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL sumIn                            : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL sumOut                           : std_logic_vector(32 DOWNTO 0);  -- ufix33\n  SIGNAL sumOut_0                         : std_logic_vector(32 DOWNTO 0);  -- ufix33\n  SIGNAL sumOut_1                         : std_logic_vector(32 DOWNTO 0);  -- ufix33\n  SIGNAL sumOut_2                         : std_logic_vector(32 DOWNTO 0);  -- ufix33\n  SIGNAL sumOut_2_signed                  : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL sumOutReg_1                      : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL accDataOut_1                     : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL accSwitchOut                     : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL accAdderOut                      : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL converterOut                     : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL dout_re_1                        : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL dataZero                         : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL subfilterOutTmp_1_tmp            : signed(33 DOWNTO 0);  -- sfix34_En29\n\nBEGIN\n  u_firRdyLogic : FirRdyLogic\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dinSwitch => filterInput,  -- sfix17_En13\n              dinVldSwitch => ctrl,\n              coeff => std_logic_vector(coeff),  -- sfix17_En13\n              haltProcess => haltProcess,\n              dinSM => dinSM,  -- sfix17_En13\n              dinVldSM => dinVldSM\n              );\n\n  u_delayLine0 : Addressable_Delay_Line\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => dinSM,  -- sfix17_En13\n              wrEn => delayLineValidInP,\n              rdAddr => rdAddr0_1,  -- ufix1\n              delayLineEnd => delayLineEnd0,  -- sfix17_En13\n              dataOut => delayLineDataOut0  -- sfix17_En13\n              );\n\n  u_delayLine1 : Addressable_Delay_Line\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn1_1),  -- sfix17_En13\n              wrEn => delayLineShiftEn1_1,\n              rdAddr => rdAddr1,  -- ufix1\n              delayLineEnd => delayLineEnd1,  -- sfix17_En13\n              dataOut => delayLineDataOut1  -- sfix17_En13\n              );\n\n  u_delayLine2 : Addressable_Delay_Line\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn2_1),  -- sfix17_En13\n              wrEn => delayLineShiftEn2_1,\n              rdAddr => rdAddr2,  -- ufix1\n              delayLineEnd => delayLineEnd2,  -- sfix17_En13\n              dataOut => delayLineDataOut2  -- sfix17_En13\n              );\n\n  u_delayLine3 : Addressable_Delay_Line_block\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn3_1),  -- sfix17_En13\n              wrEn => delayLineShiftEn3_1,\n              rdAddr => rdAddr3,  -- ufix1\n              delayLineEnd => delayLineEnd3,  -- sfix17_En13\n              dataOut => delayLineDataOut3  -- sfix17_En13\n              );\n\n  u_delayLine4 : Addressable_Delay_Line_block1\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn4_1),  -- sfix17_En13\n              validIn => delayLineShiftEn4_1,\n              lutaddr => rdAddr4,  -- ufix1\n              delayLineEnd => delayLineEnd4,  -- sfix17_En13\n              dataOut => delayLineDataOut4  -- sfix17_En13\n              );\n\n  u_delayLine5 : Addressable_Delay_Line_block2\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => delayLineEnd4,  -- sfix17_En13\n              validIn => delayLineShiftEn3_1,\n              rdAddr => rdAddr3,  -- ufix1\n              delayLineEnd => delayLineEnd5,  -- sfix17_En13\n              dataOut => delayLineDataOut5  -- sfix17_En13\n              );\n\n  u_delayLine6 : Addressable_Delay_Line_block2\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => delayLineEnd5,  -- sfix17_En13\n              validIn => delayLineShiftEn2_1,\n              rdAddr => rdAddr2,  -- ufix1\n              delayLineEnd => delayLineEnd6,  -- sfix17_En13\n              dataOut => delayLineDataOut6  -- sfix17_En13\n              );\n\n  u_delayLine7 : Addressable_Delay_Line_block2\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => delayLineEnd6,  -- sfix17_En13\n              validIn => delayLineShiftEn1_1,\n              rdAddr => rdAddr1,  -- ufix1\n              delayLineEnd => delayLineEnd7deadOut,  -- sfix17_En13\n              dataOut => delayLineDataOut7  -- sfix17_En13\n              );\n\n  u_filterTap0 : FilterTapSystolicPreAdd\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              din_re => delayLineDataOut0,  -- sfix17_En13\n              preAddIn => delayLineDataOut7,  -- sfix17_En13\n              coeff => std_logic_vector(coeffTableReg0_1),  -- sfix17_En16\n              sumIn => std_logic_vector(sumIn),  -- sfix33_En29\n              sumOut => sumOut  -- sfix33_En29\n              );\n\n  u_filterTap1 : FilterTapSystolicPreAdd\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              din_re => delayLineDataOut1,  -- sfix17_En13\n              preAddIn => delayLineDataOut6,  -- sfix17_En13\n              coeff => std_logic_vector(coeffTableReg1_1),  -- sfix17_En16\n              sumIn => sumOut,  -- sfix33_En29\n              sumOut => sumOut_0  -- sfix33_En29\n              );\n\n  u_filterTap2 : FilterTapSystolicPreAdd\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              din_re => delayLineDataOut2,  -- sfix17_En13\n              preAddIn => delayLineDataOut5,  -- sfix17_En13\n              coeff => std_logic_vector(coeffTableReg2_1),  -- sfix17_En16\n              sumIn => sumOut_0,  -- sfix33_En29\n              sumOut => sumOut_1  -- sfix33_En29\n              );\n\n  u_filterTap3 : FilterTapSystolicPreAdd\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              din_re => delayLineDataOut3,  -- sfix17_En13\n              preAddIn => delayLineDataOut4,  -- sfix17_En13\n              coeff => std_logic_vector(coeffTableReg3_1),  -- sfix17_En16\n              sumIn => sumOut_1,  -- sfix33_En29\n              sumOut => sumOut_2  -- sfix33_En29\n              );\n\n  coeff <= to_signed(16#00000#, 17);\n\n  haltProcess <= '0';\n\n  rdCountReverse_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdCountReverse_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdCountReverse_1 <= nextDelayLineRdAddrReverse;\n      END IF;\n    END IF;\n  END PROCESS rdCountReverse_process;\n\n\n  wrCount_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      wrCount_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        wrCount_1 <= nextDelayLineWrAddr;\n      END IF;\n    END IF;\n  END PROCESS wrCount_process;\n\n\n  rdCount_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdCount_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdCount_1 <= nextDelayLineRdAddr;\n      END IF;\n    END IF;\n  END PROCESS rdCount_process;\n\n\n  sharingCount_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      sharingCount_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        sharingCount_1 <= nextSharingCount;\n      END IF;\n    END IF;\n  END PROCESS sharingCount_process;\n\n\n  -- Input control counter combinatorial logic\n  InputControl_output : PROCESS (dinVldSM, rdCountReverse_1, rdCount_1, sharingCount_1, wrCount_1)\n    VARIABLE out4 : std_logic;\n    VARIABLE add_cast : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp : unsigned(1 DOWNTO 0);\n    VARIABLE add_cast_0 : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp_0 : unsigned(1 DOWNTO 0);\n    VARIABLE sub_cast : unsigned(1 DOWNTO 0);\n    VARIABLE sub_temp : unsigned(1 DOWNTO 0);\n    VARIABLE add_cast_1 : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp_1 : unsigned(1 DOWNTO 0);\n    VARIABLE add_cast_2 : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp_2 : unsigned(1 DOWNTO 0);\n  BEGIN\n    add_temp := to_unsigned(16#0#, 2);\n    add_temp_0 := to_unsigned(16#0#, 2);\n    sub_temp := to_unsigned(16#0#, 2);\n    add_temp_1 := to_unsigned(16#0#, 2);\n    add_temp_2 := to_unsigned(16#0#, 2);\n    add_cast_2 := to_unsigned(16#0#, 2);\n    add_cast_1 := to_unsigned(16#0#, 2);\n    sub_cast := to_unsigned(16#0#, 2);\n    add_cast_0 := to_unsigned(16#0#, 2);\n    add_cast := to_unsigned(16#0#, 2);\n    delayLineValidInP <= hdlcoder_to_stdlogic((sharingCount_1 = '0') AND (dinVldSM = '1'));\n    lastPhaseStrobe <= sharingCount_1;\n    IF (dinVldSM = '1') OR (sharingCount_1 > '0') THEN \n      IF sharingCount_1 = '1' THEN \n        nextSharingCount <= '0';\n      ELSE \n        add_cast := '0' & sharingCount_1;\n        add_temp := add_cast + to_unsigned(16#1#, 2);\n        nextSharingCount <= add_temp(0);\n      END IF;\n    ELSE \n      nextSharingCount <= sharingCount_1;\n    END IF;\n    IF dinVldSM = '1' THEN \n      IF wrCount_1 = '1' THEN \n        out4 := '0';\n      ELSE \n        add_cast_0 := '0' & wrCount_1;\n        add_temp_0 := add_cast_0 + to_unsigned(16#1#, 2);\n        out4 := add_temp_0(0);\n      END IF;\n    ELSE \n      out4 := wrCount_1;\n    END IF;\n    IF (rdCount_1 /= out4) OR (dinVldSM = '1') THEN \n      IF rdCount_1 = '0' THEN \n        nextDelayLineRdAddr <= '1';\n      ELSE \n        sub_cast := '0' & rdCount_1;\n        sub_temp := sub_cast - to_unsigned(16#1#, 2);\n        nextDelayLineRdAddr <= sub_temp(0);\n      END IF;\n    ELSE \n      nextDelayLineRdAddr <= rdCount_1;\n    END IF;\n    IF (sharingCount_1 > '0') OR (dinVldSM = '1') THEN \n      IF sharingCount_1 = '1' THEN \n        IF wrCount_1 = '1' THEN \n          nextDelayLineRdAddrReverse <= '0';\n        ELSE \n          add_cast_2 := '0' & wrCount_1;\n          add_temp_2 := add_cast_2 + to_unsigned(16#1#, 2);\n          nextDelayLineRdAddrReverse <= add_temp_2(0);\n        END IF;\n      ELSIF rdCountReverse_1 = '1' THEN \n        nextDelayLineRdAddrReverse <= '0';\n      ELSE \n        add_cast_1 := '0' & rdCountReverse_1;\n        add_temp_1 := add_cast_1 + to_unsigned(16#1#, 2);\n        nextDelayLineRdAddrReverse <= add_temp_1(0);\n      END IF;\n    ELSE \n      nextDelayLineRdAddrReverse <= rdCountReverse_1;\n    END IF;\n    nextDelayLineWrAddr <= out4;\n  END PROCESS InputControl_output;\n\n\n  delayLineShiftEn0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEnP <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEnP <= lastPhaseStrobe;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn0_process;\n\n\n  delayLineShiftEn1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn1_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn1_1 <= delayLineShiftEnP;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn1_process;\n\n\n  delayLineShiftEn2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn2_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn2_1 <= delayLineShiftEn1_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn2_process;\n\n\n  delayLineShiftEn3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn3_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn3_1 <= delayLineShiftEn2_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn3_process;\n\n\n  delayLineShiftEn4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn4_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn4_1 <= delayLineShiftEn3_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn4_process;\n\n\n  validOutLookahead_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      validOutLookahead_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        validOutLookahead_reg(0) <= delayLineShiftEn4_1;\n        validOutLookahead_reg(6 DOWNTO 1) <= validOutLookahead_reg(5 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS validOutLookahead_process;\n\n  validOutLookahead_1 <= validOutLookahead_reg(6);\n\n  vldOut_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      vldOut_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        vldOut_1 <= validOutLookahead_1;\n      END IF;\n    END IF;\n  END PROCESS vldOut_process;\n\n\n  notValid <=  NOT vldOut_1;\n\n  rdAddr0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr0_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr0_1 <= sharingCount_1;\n      END IF;\n    END IF;\n  END PROCESS rdAddr0_process;\n\n\n  rdAddr0_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr1 <= rdAddr0_1;\n      END IF;\n    END IF;\n  END PROCESS rdAddr0_2_process;\n\n\n  rdAddr1_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr2 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr2 <= rdAddr1;\n      END IF;\n    END IF;\n  END PROCESS rdAddr1_1_process;\n\n\n  rdAddr2_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr3 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr3 <= rdAddr2;\n      END IF;\n    END IF;\n  END PROCESS rdAddr2_1_process;\n\n\n  rdAddr3_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr4 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr4 <= rdAddr3;\n      END IF;\n    END IF;\n  END PROCESS rdAddr3_1_process;\n\n\n  rdAddrEndZero <=  NOT rdAddr4;\n\n  finalSumValidPipe_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      finalSumValidPipe_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        finalSumValidPipe_reg(0) <= rdAddrEndZero;\n        finalSumValidPipe_reg(5 DOWNTO 1) <= finalSumValidPipe_reg(4 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS finalSumValidPipe_process;\n\n  accumulate <= finalSumValidPipe_reg(5);\n\n  accDataOut <= to_signed(0, 33);\n\n  delayLineEnd0_signed <= signed(delayLineEnd0);\n\n  delayLineDataIn1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn1_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn1_1 <= delayLineEnd0_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn1_process;\n\n\n  delayLineEnd1_signed <= signed(delayLineEnd1);\n\n  delayLineDataIn2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn2_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn2_1 <= delayLineEnd1_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn2_process;\n\n\n  delayLineEnd2_signed <= signed(delayLineEnd2);\n\n  delayLineDataIn3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn3_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn3_1 <= delayLineEnd2_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn3_process;\n\n\n  delayLineEnd3_signed <= signed(delayLineEnd3);\n\n  delayLineDataIn4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn4_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn4_1 <= delayLineEnd3_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn4_process;\n\n\n  -- Coefficient table for multiplier3\n  coeffTable3_output : PROCESS (rdAddr3)\n  BEGIN\n    CASE rdAddr3 IS\n      WHEN '0' =>\n        coeffTableOut3 <= to_signed(16#04F85#, 17);\n      WHEN '1' =>\n        coeffTableOut3 <= to_signed(16#00000#, 17);\n      WHEN OTHERS => \n        coeffTableOut3 <= to_signed(16#00000#, 17);\n    END CASE;\n  END PROCESS coeffTable3_output;\n\n\n  coeffTableRegP3_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableRegP3_1 <= coeffTableOut3;\n      END IF;\n    END IF;\n  END PROCESS coeffTableRegP3_process;\n\n\n  coeffTableReg3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      coeffTableReg3_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableReg3_1 <= coeffTableRegP3_1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableReg3_process;\n\n\n  -- Coefficient table for multiplier2\n  coeffTable2_output : PROCESS (rdAddr2)\n  BEGIN\n    CASE rdAddr2 IS\n      WHEN '0' =>\n        coeffTableOut2 <= to_signed(16#008B4#, 17);\n      WHEN '1' =>\n        coeffTableOut2 <= to_signed(-16#015C2#, 17);\n      WHEN OTHERS => \n        coeffTableOut2 <= to_signed(16#00000#, 17);\n    END CASE;\n  END PROCESS coeffTable2_output;\n\n\n  coeffTableRegP2_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableRegP2_1 <= coeffTableOut2;\n      END IF;\n    END IF;\n  END PROCESS coeffTableRegP2_process;\n\n\n  coeffTableReg2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      coeffTableReg2_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableReg2_1 <= coeffTableRegP2_1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableReg2_process;\n\n\n  -- Coefficient table for multiplier1\n  coeffTable1_output : PROCESS (rdAddr1)\n  BEGIN\n    CASE rdAddr1 IS\n      WHEN '0' =>\n        coeffTableOut1 <= to_signed(16#00105#, 17);\n      WHEN '1' =>\n        coeffTableOut1 <= to_signed(-16#00349#, 17);\n      WHEN OTHERS => \n        coeffTableOut1 <= to_signed(16#00000#, 17);\n    END CASE;\n  END PROCESS coeffTable1_output;\n\n\n  coeffTableRegP1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableRegP1_1 <= coeffTableOut1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableRegP1_process;\n\n\n  coeffTableReg1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      coeffTableReg1_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableReg1_1 <= coeffTableRegP1_1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableReg1_process;\n\n\n  -- Coefficient table for multiplier0\n  coeffTable0_output : PROCESS (rdAddr0_1)\n  BEGIN\n    CASE rdAddr0_1 IS\n      WHEN '0' =>\n        coeffTableOut0 <= to_signed(16#00007#, 17);\n      WHEN '1' =>\n        coeffTableOut0 <= to_signed(-16#0003B#, 17);\n      WHEN OTHERS => \n        coeffTableOut0 <= to_signed(16#00000#, 17);\n    END CASE;\n  END PROCESS coeffTable0_output;\n\n\n  coeffTableRegP0_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableRegP0_1 <= coeffTableOut0;\n      END IF;\n    END IF;\n  END PROCESS coeffTableRegP0_process;\n\n\n  coeffTableReg0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      coeffTableReg0_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableReg0_1 <= coeffTableRegP0_1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableReg0_process;\n\n\n  sumIn <= to_signed(0, 33);\n\n  sumOut_2_signed <= signed(sumOut_2);\n\n  sumOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      sumOutReg_1 <= to_signed(0, 33);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        sumOutReg_1 <= sumOut_2_signed;\n      END IF;\n    END IF;\n  END PROCESS sumOutReg_process;\n\n\n  \n  accSwitchOut <= accDataOut_1 WHEN accumulate = '0' ELSE\n      accDataOut;\n\n  accAdderOut <= accSwitchOut + sumOutReg_1;\n\n  accDataOut_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      accDataOut_1 <= to_signed(0, 33);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        accDataOut_1 <= accAdderOut;\n      END IF;\n    END IF;\n  END PROCESS accDataOut_2_process;\n\n\n  converterOut <= resize(accDataOut_1, 34);\n\n  dout_re_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dout_re_1 <= to_signed(0, 34);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND validOutLookahead_1 = '1' THEN\n        dout_re_1 <= converterOut;\n      END IF;\n    END IF;\n  END PROCESS dout_re_process;\n\n\n  dataZero <= to_signed(0, 34);\n\n  \n  subfilterOutTmp_1_tmp <= dout_re_1 WHEN notValid = '0' ELSE\n      dataZero;\n\n  subfilterOutTmp_1 <= std_logic_vector(subfilterOutTmp_1_tmp);\n\nEND rtl;\n\n"},{"name":"FirRdyLogic_block.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\FirRdyLogic_block.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: FirRdyLogic_block\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FirRdyLogic\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY FirRdyLogic_block IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dinSwitch                         :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        dinVldSwitch                      :   IN    std_logic;\n        coeff                             :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        haltProcess                       :   IN    std_logic;\n        dinSM                             :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        dinVldSM                          :   OUT   std_logic\n        );\nEND FirRdyLogic_block;\n\n\nARCHITECTURE rtl OF FirRdyLogic_block IS\n\n  -- Signals\n  SIGNAL dinSwitch_signed                 : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL coeff_signed                     : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL syncReset                        : std_logic;\n  SIGNAL firRdy_state                     : std_logic;  -- ufix1\n  SIGNAL firRdy_readyReg                  : std_logic;\n  SIGNAL firRdy_count                     : std_logic;  -- ufix1\n  SIGNAL firRdy_state_next                : std_logic;  -- ufix1\n  SIGNAL firRdy_readyReg_next             : std_logic;\n  SIGNAL firRdy_count_next                : std_logic;  -- ufix1\n  SIGNAL readySM                          : std_logic;\n  SIGNAL dinSM_tmp                        : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL coeffS                           : signed(16 DOWNTO 0);  -- sfix17_En13\n\nBEGIN\n  dinSwitch_signed <= signed(dinSwitch);\n\n  coeff_signed <= signed(coeff);\n\n  syncReset <= '0';\n\n  -- rdyLogic\n  firRdy_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      firRdy_state <= '0';\n      firRdy_readyReg <= '1';\n      firRdy_count <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        firRdy_state <= firRdy_state_next;\n        firRdy_readyReg <= firRdy_readyReg_next;\n        firRdy_count <= firRdy_count_next;\n      END IF;\n    END IF;\n  END PROCESS firRdy_process;\n\n  firRdy_output : PROCESS (coeff_signed, dinSwitch_signed, dinVldSwitch, firRdy_count, firRdy_readyReg,\n       firRdy_state, haltProcess, syncReset)\n    VARIABLE out2 : std_logic;\n    VARIABLE add_cast : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp : unsigned(1 DOWNTO 0);\n  BEGIN\n    add_temp := to_unsigned(16#0#, 2);\n    add_cast := to_unsigned(16#0#, 2);\n    firRdy_count_next <= firRdy_count;\n    IF (( NOT haltProcess) AND ( NOT syncReset)) = '1' THEN \n      CASE firRdy_state IS\n        WHEN '0' =>\n          dinSM_tmp <= dinSwitch_signed;\n          out2 := dinVldSwitch;\n          coeffS <= coeff_signed;\n          firRdy_state_next <= '0';\n          firRdy_readyReg_next <= '1';\n          IF dinVldSwitch = '1' THEN \n            firRdy_state_next <= '1';\n            firRdy_readyReg_next <= '0';\n          END IF;\n        WHEN '1' =>\n          firRdy_readyReg_next <= '1';\n          firRdy_state_next <= '0';\n          dinSM_tmp <= to_signed(16#00000#, 17);\n          coeffS <= to_signed(16#00000#, 17);\n          out2 := '0';\n        WHEN OTHERS => \n          dinSM_tmp <= to_signed(16#00000#, 17);\n          out2 := '0';\n          coeffS <= to_signed(16#00000#, 17);\n          firRdy_state_next <= '0';\n          firRdy_readyReg_next <= '1';\n      END CASE;\n    ELSE \n      firRdy_state_next <= '0';\n      firRdy_readyReg_next <= '0';\n      dinSM_tmp <= to_signed(16#00000#, 17);\n      out2 := '0';\n      coeffS <= to_signed(16#00000#, 17);\n    END IF;\n    IF (dinVldSwitch = '1' OR (firRdy_count > '0')) OR out2 = '1' THEN \n      IF ((firRdy_count = '0') OR haltProcess = '1') OR syncReset = '1' THEN \n        firRdy_count_next <= '0';\n      ELSE \n        add_cast := '0' & firRdy_count;\n        add_temp := add_cast + to_unsigned(16#1#, 2);\n        firRdy_count_next <= add_temp(0);\n      END IF;\n    END IF;\n    readySM <= firRdy_readyReg;\n    dinVldSM <= out2;\n  END PROCESS firRdy_output;\n\n\n  dinSM <= std_logic_vector(dinSM_tmp);\n\nEND rtl;\n\n"},{"name":"Addressable_Delay_Line_block3.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block3.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Addressable_Delay_Line_block3\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- Addressable Delay Line\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Addressable_Delay_Line_block3 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        wrEn                              :   IN    std_logic;\n        delayLineEnd                      :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En13\n        );\nEND Addressable_Delay_Line_block3;\n\n\nARCHITECTURE rtl OF Addressable_Delay_Line_block3 IS\n\n  -- Signals\n  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayedSignals1                  : signed(16 DOWNTO 0);  -- sfix17_En13\n\nBEGIN\n  dataIn_signed <= signed(dataIn);\n\n  delay0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals0 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND wrEn = '1' THEN\n        delayedSignals0 <= dataIn_signed;\n      END IF;\n    END IF;\n  END PROCESS delay0_process;\n\n\n  delay1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND wrEn = '1' THEN\n        delayedSignals1 <= delayedSignals0;\n      END IF;\n    END IF;\n  END PROCESS delay1_process;\n\n\n  delayLineEnd <= std_logic_vector(delayedSignals1);\n\nEND rtl;\n\n"},{"name":"Addressable_Delay_Line_block4.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block4.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Addressable_Delay_Line_block4\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable Delay Line\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- Addressable Delay Line\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Addressable_Delay_Line_block4 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        validIn                           :   IN    std_logic;\n        rdAddr                            :   IN    std_logic;  -- ufix1\n        dataOut                           :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En13\n        );\nEND Addressable_Delay_Line_block4;\n\n\nARCHITECTURE rtl OF Addressable_Delay_Line_block4 IS\n\n  -- Signals\n  SIGNAL rdCompare                        : std_logic;\n  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL ZEROCONST                        : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL switchDataOut                    : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL dataOut_tmp                      : signed(16 DOWNTO 0);  -- sfix17_En13\n\nBEGIN\n  \n  rdCompare <= '1' WHEN rdAddr > '0' ELSE\n      '0';\n\n  dataIn_signed <= signed(dataIn);\n\n  delay0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals0 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND validIn = '1' THEN\n        delayedSignals0 <= dataIn_signed;\n      END IF;\n    END IF;\n  END PROCESS delay0_process;\n\n\n  ZEROCONST <= to_signed(16#00000#, 17);\n\n  \n  switchDataOut <= delayedSignals0 WHEN rdCompare = '0' ELSE\n      ZEROCONST;\n\n  dataOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataOut_tmp <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        dataOut_tmp <= switchDataOut;\n      END IF;\n    END IF;\n  END PROCESS dataOutReg_process;\n\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\nEND rtl;\n\n"},{"name":"FIRPartlySerial_block.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\FIRPartlySerial_block.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: FIRPartlySerial_block\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.DECIMATOR_pkg.ALL;\n\nENTITY FIRPartlySerial_block IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        filterInput                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n        ctrl                              :   IN    std_logic;\n        subfilterOutTmp_2                 :   OUT   std_logic_vector(33 DOWNTO 0);  -- sfix34_En29\n        subfilterOutTmp_vld2              :   OUT   std_logic\n        );\nEND FIRPartlySerial_block;\n\n\nARCHITECTURE rtl OF FIRPartlySerial_block IS\n\n  -- Component Declarations\n  COMPONENT FirRdyLogic_block\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dinSwitch                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          dinVldSwitch                    :   IN    std_logic;\n          coeff                           :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          haltProcess                     :   IN    std_logic;\n          dinSM                           :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          dinVldSM                        :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT Addressable_Delay_Line_block3\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          wrEn                            :   IN    std_logic;\n          delayLineEnd                    :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En13\n          );\n  END COMPONENT;\n\n  COMPONENT Addressable_Delay_Line_block4\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          validIn                         :   IN    std_logic;\n          rdAddr                          :   IN    std_logic;  -- ufix1\n          dataOut                         :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En13\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : FirRdyLogic_block\n    USE ENTITY work.FirRdyLogic_block(rtl);\n\n  FOR ALL : Addressable_Delay_Line_block3\n    USE ENTITY work.Addressable_Delay_Line_block3(rtl);\n\n  FOR ALL : Addressable_Delay_Line_block4\n    USE ENTITY work.Addressable_Delay_Line_block4(rtl);\n\n  -- Functions\n  -- HDLCODER_TO_STDLOGIC \n  FUNCTION hdlcoder_to_stdlogic(arg: boolean) RETURN std_logic IS\n  BEGIN\n    IF arg THEN\n      RETURN '1';\n    ELSE\n      RETURN '0';\n    END IF;\n  END FUNCTION;\n\n\n  -- Signals\n  SIGNAL coeff                            : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL haltProcess                      : std_logic;\n  SIGNAL dinSM                            : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL dinVldSM                         : std_logic;\n  SIGNAL nextDelayLineRdAddrReverse       : std_logic;  -- ufix1\n  SIGNAL rdCountReverse_1                 : std_logic;  -- ufix1\n  SIGNAL nextDelayLineWrAddr              : std_logic;  -- ufix1\n  SIGNAL wrCount_1                        : std_logic;  -- ufix1\n  SIGNAL nextDelayLineRdAddr              : std_logic;  -- ufix1\n  SIGNAL rdCount_1                        : std_logic;  -- ufix1\n  SIGNAL nextSharingCount                 : std_logic;  -- ufix1\n  SIGNAL sharingCount_1                   : std_logic;  -- ufix1\n  SIGNAL delayLineValidInP                : std_logic;\n  SIGNAL lastPhaseStrobe                  : std_logic;\n  SIGNAL delayLineShiftEnP                : std_logic;\n  SIGNAL delayLineShiftEn1_1              : std_logic;\n  SIGNAL delayLineShiftEn2_1              : std_logic;\n  SIGNAL delayLineShiftEn3_1              : std_logic;\n  SIGNAL delayLineShiftEn4_1              : std_logic;\n  SIGNAL validOutLookahead_reg            : std_logic_vector(6 DOWNTO 0);  -- ufix1 [7]\n  SIGNAL validOutLookahead_1              : std_logic;\n  SIGNAL vldOut_1                         : std_logic;\n  SIGNAL notValid                         : std_logic;\n  SIGNAL rdAddr0_1                        : std_logic;  -- ufix1\n  SIGNAL rdAddr1                          : std_logic;  -- ufix1\n  SIGNAL rdAddr2                          : std_logic;  -- ufix1\n  SIGNAL rdAddr3                          : std_logic;  -- ufix1\n  SIGNAL rdAddr4                          : std_logic;  -- ufix1\n  SIGNAL rdAddrEndZero                    : std_logic;\n  SIGNAL finalSumValidPipe_reg            : std_logic_vector(5 DOWNTO 0);  -- ufix1 [6]\n  SIGNAL accumulate                       : std_logic;\n  SIGNAL accDataOut                       : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL coeffTableOut3                   : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffTableRegP3_1                : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17_En16\n  SIGNAL coeffTableReg3_1                 : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffNonZero                     : std_logic;\n  SIGNAL gainOut                          : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL delayLineEnd0                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd0_signed             : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineDataIn1_1               : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineEnd1                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd1_signed             : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineDataIn2_1               : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineEnd2                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd2_signed             : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineDataIn3_1               : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLineDataOut3                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut3_signed         : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL gainOut_1                        : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL gainOutDB                        : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL gainOutSwitch                    : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL filterDelay_reg                  : vector_of_signed34(0 TO 3);  -- sfix34 [4]\n  SIGNAL gainOutREG                       : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL sumOut_2                         : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL sumOutReg_1                      : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL accDataOut_1                     : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL accSwitchOut                     : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL accAdderOut                      : signed(32 DOWNTO 0);  -- sfix33_En29\n  SIGNAL converterOut                     : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL dout_re_1                        : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL dataZero                         : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL subfilterOutTmp_2_tmp            : signed(33 DOWNTO 0);  -- sfix34_En29\n\nBEGIN\n  u_firRdyLogic : FirRdyLogic_block\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dinSwitch => filterInput,  -- sfix17_En13\n              dinVldSwitch => ctrl,\n              coeff => std_logic_vector(coeff),  -- sfix17_En13\n              haltProcess => haltProcess,\n              dinSM => dinSM,  -- sfix17_En13\n              dinVldSM => dinVldSM\n              );\n\n  u_delayLine0 : Addressable_Delay_Line_block3\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => dinSM,  -- sfix17_En13\n              wrEn => delayLineValidInP,\n              delayLineEnd => delayLineEnd0  -- sfix17_En13\n              );\n\n  u_delayLine1 : Addressable_Delay_Line_block3\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn1_1),  -- sfix17_En13\n              wrEn => delayLineShiftEn1_1,\n              delayLineEnd => delayLineEnd1  -- sfix17_En13\n              );\n\n  u_delayLine2 : Addressable_Delay_Line_block3\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn2_1),  -- sfix17_En13\n              wrEn => delayLineShiftEn2_1,\n              delayLineEnd => delayLineEnd2  -- sfix17_En13\n              );\n\n  u_delayLine3 : Addressable_Delay_Line_block4\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn3_1),  -- sfix17_En13\n              validIn => delayLineShiftEn3_1,\n              rdAddr => rdAddr3,  -- ufix1\n              dataOut => delayLineDataOut3  -- sfix17_En13\n              );\n\n  coeff <= to_signed(16#00000#, 17);\n\n  haltProcess <= '0';\n\n  rdCountReverse_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdCountReverse_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdCountReverse_1 <= nextDelayLineRdAddrReverse;\n      END IF;\n    END IF;\n  END PROCESS rdCountReverse_process;\n\n\n  wrCount_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      wrCount_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        wrCount_1 <= nextDelayLineWrAddr;\n      END IF;\n    END IF;\n  END PROCESS wrCount_process;\n\n\n  rdCount_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdCount_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdCount_1 <= nextDelayLineRdAddr;\n      END IF;\n    END IF;\n  END PROCESS rdCount_process;\n\n\n  sharingCount_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      sharingCount_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        sharingCount_1 <= nextSharingCount;\n      END IF;\n    END IF;\n  END PROCESS sharingCount_process;\n\n\n  -- Input control counter combinatorial logic\n  InputControl_output : PROCESS (dinVldSM, rdCountReverse_1, rdCount_1, sharingCount_1, wrCount_1)\n    VARIABLE out4 : std_logic;\n    VARIABLE add_cast : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp : unsigned(1 DOWNTO 0);\n    VARIABLE add_cast_0 : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp_0 : unsigned(1 DOWNTO 0);\n    VARIABLE sub_cast : unsigned(1 DOWNTO 0);\n    VARIABLE sub_temp : unsigned(1 DOWNTO 0);\n    VARIABLE add_cast_1 : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp_1 : unsigned(1 DOWNTO 0);\n    VARIABLE add_cast_2 : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp_2 : unsigned(1 DOWNTO 0);\n  BEGIN\n    add_temp := to_unsigned(16#0#, 2);\n    add_temp_0 := to_unsigned(16#0#, 2);\n    sub_temp := to_unsigned(16#0#, 2);\n    add_temp_1 := to_unsigned(16#0#, 2);\n    add_temp_2 := to_unsigned(16#0#, 2);\n    add_cast_2 := to_unsigned(16#0#, 2);\n    add_cast_1 := to_unsigned(16#0#, 2);\n    sub_cast := to_unsigned(16#0#, 2);\n    add_cast_0 := to_unsigned(16#0#, 2);\n    add_cast := to_unsigned(16#0#, 2);\n    delayLineValidInP <= hdlcoder_to_stdlogic((sharingCount_1 = '0') AND (dinVldSM = '1'));\n    lastPhaseStrobe <= sharingCount_1;\n    IF (dinVldSM = '1') OR (sharingCount_1 > '0') THEN \n      IF sharingCount_1 = '1' THEN \n        nextSharingCount <= '0';\n      ELSE \n        add_cast := '0' & sharingCount_1;\n        add_temp := add_cast + to_unsigned(16#1#, 2);\n        nextSharingCount <= add_temp(0);\n      END IF;\n    ELSE \n      nextSharingCount <= sharingCount_1;\n    END IF;\n    IF dinVldSM = '1' THEN \n      IF wrCount_1 = '1' THEN \n        out4 := '0';\n      ELSE \n        add_cast_0 := '0' & wrCount_1;\n        add_temp_0 := add_cast_0 + to_unsigned(16#1#, 2);\n        out4 := add_temp_0(0);\n      END IF;\n    ELSE \n      out4 := wrCount_1;\n    END IF;\n    IF (rdCount_1 /= out4) OR (dinVldSM = '1') THEN \n      IF rdCount_1 = '0' THEN \n        nextDelayLineRdAddr <= '1';\n      ELSE \n        sub_cast := '0' & rdCount_1;\n        sub_temp := sub_cast - to_unsigned(16#1#, 2);\n        nextDelayLineRdAddr <= sub_temp(0);\n      END IF;\n    ELSE \n      nextDelayLineRdAddr <= rdCount_1;\n    END IF;\n    IF (sharingCount_1 > '0') OR (dinVldSM = '1') THEN \n      IF sharingCount_1 = '1' THEN \n        IF wrCount_1 = '1' THEN \n          nextDelayLineRdAddrReverse <= '0';\n        ELSE \n          add_cast_2 := '0' & wrCount_1;\n          add_temp_2 := add_cast_2 + to_unsigned(16#1#, 2);\n          nextDelayLineRdAddrReverse <= add_temp_2(0);\n        END IF;\n      ELSIF rdCountReverse_1 = '1' THEN \n        nextDelayLineRdAddrReverse <= '0';\n      ELSE \n        add_cast_1 := '0' & rdCountReverse_1;\n        add_temp_1 := add_cast_1 + to_unsigned(16#1#, 2);\n        nextDelayLineRdAddrReverse <= add_temp_1(0);\n      END IF;\n    ELSE \n      nextDelayLineRdAddrReverse <= rdCountReverse_1;\n    END IF;\n    nextDelayLineWrAddr <= out4;\n  END PROCESS InputControl_output;\n\n\n  delayLineShiftEn0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEnP <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEnP <= lastPhaseStrobe;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn0_process;\n\n\n  delayLineShiftEn1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn1_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn1_1 <= delayLineShiftEnP;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn1_process;\n\n\n  delayLineShiftEn2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn2_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn2_1 <= delayLineShiftEn1_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn2_process;\n\n\n  delayLineShiftEn3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn3_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn3_1 <= delayLineShiftEn2_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn3_process;\n\n\n  delayLineShiftEn4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn4_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn4_1 <= delayLineShiftEn3_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn4_process;\n\n\n  validOutLookahead_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      validOutLookahead_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        validOutLookahead_reg(0) <= delayLineShiftEn4_1;\n        validOutLookahead_reg(6 DOWNTO 1) <= validOutLookahead_reg(5 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS validOutLookahead_process;\n\n  validOutLookahead_1 <= validOutLookahead_reg(6);\n\n  vldOut_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      vldOut_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        vldOut_1 <= validOutLookahead_1;\n      END IF;\n    END IF;\n  END PROCESS vldOut_process;\n\n\n  notValid <=  NOT vldOut_1;\n\n  rdAddr0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr0_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr0_1 <= sharingCount_1;\n      END IF;\n    END IF;\n  END PROCESS rdAddr0_process;\n\n\n  rdAddr0_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr1 <= rdAddr0_1;\n      END IF;\n    END IF;\n  END PROCESS rdAddr0_2_process;\n\n\n  rdAddr1_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr2 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr2 <= rdAddr1;\n      END IF;\n    END IF;\n  END PROCESS rdAddr1_1_process;\n\n\n  rdAddr2_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr3 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr3 <= rdAddr2;\n      END IF;\n    END IF;\n  END PROCESS rdAddr2_1_process;\n\n\n  rdAddr3_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr4 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr4 <= rdAddr3;\n      END IF;\n    END IF;\n  END PROCESS rdAddr3_1_process;\n\n\n  rdAddrEndZero <=  NOT rdAddr4;\n\n  finalSumValidPipe_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      finalSumValidPipe_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        finalSumValidPipe_reg(0) <= rdAddrEndZero;\n        finalSumValidPipe_reg(5 DOWNTO 1) <= finalSumValidPipe_reg(4 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS finalSumValidPipe_process;\n\n  accumulate <= finalSumValidPipe_reg(5);\n\n  accDataOut <= to_signed(0, 33);\n\n  -- Coefficient table for multiplier3\n  coeffTable3_output : PROCESS (rdAddr3)\n  BEGIN\n    CASE rdAddr3 IS\n      WHEN '0' =>\n        coeffTableOut3 <= to_signed(16#08000#, 17);\n      WHEN '1' =>\n        coeffTableOut3 <= to_signed(16#00000#, 17);\n      WHEN OTHERS => \n        coeffTableOut3 <= to_signed(16#00000#, 17);\n    END CASE;\n  END PROCESS coeffTable3_output;\n\n\n  coeffTableRegP3_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableRegP3_1 <= coeffTableOut3;\n      END IF;\n    END IF;\n  END PROCESS coeffTableRegP3_process;\n\n\n  coeffTableReg3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      coeffTableReg3_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableReg3_1 <= coeffTableRegP3_1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableReg3_process;\n\n\n  \n  coeffNonZero <= '1' WHEN coeffTableReg3_1 /= to_signed(16#00000#, 17) ELSE\n      '0';\n\n  gainOut <= to_signed(0, 34);\n\n  delayLineEnd0_signed <= signed(delayLineEnd0);\n\n  delayLineDataIn1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn1_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn1_1 <= delayLineEnd0_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn1_process;\n\n\n  delayLineEnd1_signed <= signed(delayLineEnd1);\n\n  delayLineDataIn2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn2_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn2_1 <= delayLineEnd1_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn2_process;\n\n\n  delayLineEnd2_signed <= signed(delayLineEnd2);\n\n  delayLineDataIn3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn3_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn3_1 <= delayLineEnd2_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn3_process;\n\n\n  delayLineDataOut3_signed <= signed(delayLineDataOut3);\n\n  gainOut_1 <= resize(delayLineDataOut3_signed & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 34);\n\n  filterDelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      gainOutDB <= to_signed(0, 34);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        gainOutDB <= gainOut_1;\n      END IF;\n    END IF;\n  END PROCESS filterDelay_process;\n\n\n  \n  gainOutSwitch <= gainOut WHEN coeffNonZero = '0' ELSE\n      gainOutDB;\n\n  filterDelay_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      filterDelay_reg <= (OTHERS => to_signed(0, 34));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        filterDelay_reg(0) <= gainOutSwitch;\n        filterDelay_reg(1 TO 3) <= filterDelay_reg(0 TO 2);\n      END IF;\n    END IF;\n  END PROCESS filterDelay_1_process;\n\n  gainOutREG <= filterDelay_reg(3);\n\n  sumOut_2 <= gainOutREG(32 DOWNTO 0);\n\n  sumOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      sumOutReg_1 <= to_signed(0, 33);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        sumOutReg_1 <= sumOut_2;\n      END IF;\n    END IF;\n  END PROCESS sumOutReg_process;\n\n\n  \n  accSwitchOut <= accDataOut_1 WHEN accumulate = '0' ELSE\n      accDataOut;\n\n  accAdderOut <= accSwitchOut + sumOutReg_1;\n\n  accDataOut_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      accDataOut_1 <= to_signed(0, 33);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        accDataOut_1 <= accAdderOut;\n      END IF;\n    END IF;\n  END PROCESS accDataOut_2_process;\n\n\n  converterOut <= resize(accDataOut_1, 34);\n\n  dout_re_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dout_re_1 <= to_signed(0, 34);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND validOutLookahead_1 = '1' THEN\n        dout_re_1 <= converterOut;\n      END IF;\n    END IF;\n  END PROCESS dout_re_process;\n\n\n  dataZero <= to_signed(0, 34);\n\n  \n  subfilterOutTmp_2_tmp <= dout_re_1 WHEN notValid = '0' ELSE\n      dataZero;\n\n  subfilterOutTmp_2 <= std_logic_vector(subfilterOutTmp_2_tmp);\n\n  subfilterOutTmp_vld2 <= vldOut_1;\n\nEND rtl;\n\n"},{"name":"sumTree_firdecim.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\sumTree_firdecim.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: sumTree_firdecim\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/sumTree_firdecim\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.DECIMATOR_pkg.ALL;\n\nENTITY sumTree_firdecim IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        accIn                             :   IN    vector_of_std_logic_vector34(0 TO 1);  -- sfix34_En29 [2]\n        subfilterOut_vld2                 :   IN    std_logic;\n        accOut                            :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En12\n        accOutVld                         :   OUT   std_logic\n        );\nEND sumTree_firdecim;\n\n\nARCHITECTURE rtl OF sumTree_firdecim IS\n\n  -- Signals\n  SIGNAL accIn_0                          : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL accIn_1                          : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL accS_1                           : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL accReg_1                         : signed(33 DOWNTO 0);  -- sfix34_En29\n  SIGNAL dout_cast                        : signed(15 DOWNTO 0);  -- sfix16_En12\n  SIGNAL accOut_tmp                       : signed(15 DOWNTO 0);  -- sfix16_En12\n  SIGNAL intdelay_reg                     : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]\n\nBEGIN\n  accIn_0 <= signed(accIn(0));\n\n  accIn_1 <= signed(accIn(1));\n\n  accS_1 <= accIn_0 + accIn_1;\n\n  intdelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      accReg_1 <= to_signed(0, 34);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        accReg_1 <= accS_1;\n      END IF;\n    END IF;\n  END PROCESS intdelay_process;\n\n\n  dout_cast <= accReg_1(32 DOWNTO 17);\n\n  intdelay_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      accOut_tmp <= to_signed(16#0000#, 16);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        accOut_tmp <= dout_cast;\n      END IF;\n    END IF;\n  END PROCESS intdelay_1_process;\n\n\n  accOut <= std_logic_vector(accOut_tmp);\n\n  intdelay_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      intdelay_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        intdelay_reg(0) <= subfilterOut_vld2;\n        intdelay_reg(1) <= intdelay_reg(0);\n      END IF;\n    END IF;\n  END PROCESS intdelay_2_process;\n\n  accOutVld <= intdelay_reg(1);\n\nEND rtl;\n\n"},{"name":"HBF1.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\HBF1.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: HBF1\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1\n-- Hierarchy Level: 1\n-- Model version: 17.90\n-- \n-- HDL FIR Decimation\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.DECIMATOR_pkg.ALL;\n\nENTITY HBF1 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En13\n        validIn                           :   IN    std_logic;\n        dataOut                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En12\n        validOut                          :   OUT   std_logic\n        );\nEND HBF1;\n\n\nARCHITECTURE rtl OF HBF1 IS\n\n  -- Component Declarations\n  COMPONENT partlySerialCtrl\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          validIn                         :   IN    std_logic;\n          ctrl                            :   OUT   std_logic;\n          ready                           :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT FIRPartlySerial\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          filterInput                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          ctrl                            :   IN    std_logic;\n          subfilterOutTmp_1               :   OUT   std_logic_vector(33 DOWNTO 0)  -- sfix34_En29\n          );\n  END COMPONENT;\n\n  COMPONENT FIRPartlySerial_block\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          filterInput                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13\n          ctrl                            :   IN    std_logic;\n          subfilterOutTmp_2               :   OUT   std_logic_vector(33 DOWNTO 0);  -- sfix34_En29\n          subfilterOutTmp_vld2            :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT sumTree_firdecim\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          accIn                           :   IN    vector_of_std_logic_vector34(0 TO 1);  -- sfix34_En29 [2]\n          subfilterOut_vld2               :   IN    std_logic;\n          accOut                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En12\n          accOutVld                       :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : partlySerialCtrl\n    USE ENTITY work.partlySerialCtrl(rtl);\n\n  FOR ALL : FIRPartlySerial\n    USE ENTITY work.FIRPartlySerial(rtl);\n\n  FOR ALL : FIRPartlySerial_block\n    USE ENTITY work.FIRPartlySerial_block(rtl);\n\n  FOR ALL : sumTree_firdecim\n    USE ENTITY work.sumTree_firdecim(rtl);\n\n  -- Signals\n  SIGNAL syncReset                        : std_logic;\n  SIGNAL ctrl                             : std_logic;\n  SIGNAL ready                            : std_logic;\n  SIGNAL vldAndRdy                        : std_logic;\n  SIGNAL dataIn_signed                    : signed(15 DOWNTO 0);  -- sfix16_En13\n  SIGNAL dataIn_cast                      : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL delayLine                        : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL vldAndRdy_1                      : std_logic;\n  SIGNAL delayLine_1                      : signed(16 DOWNTO 0);  -- sfix17_En13\n  SIGNAL subfilterOutTmp_vld2             : std_logic;\n  SIGNAL accIn                            : vector_of_std_logic_vector34(0 TO 1);  -- ufix34 [2]\n  SIGNAL accOut                           : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL accOutVld                        : std_logic;\n  SIGNAL ZERO_OUT                         : signed(15 DOWNTO 0);  -- sfix16_En12\n  SIGNAL accOut_signed                    : signed(15 DOWNTO 0);  -- sfix16_En12\n  SIGNAL muxOut                           : signed(15 DOWNTO 0);  -- sfix16_En12\n  SIGNAL dataOut_tmp                      : signed(15 DOWNTO 0);  -- sfix16_En12\n\nBEGIN\n  u_partlySerialCtrl : partlySerialCtrl\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              validIn => validIn,\n              ctrl => ctrl,\n              ready => ready\n              );\n\n  u_FIRDecim_phase_1 : FIRPartlySerial\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              filterInput => std_logic_vector(delayLine),  -- sfix17_En13\n              ctrl => ctrl,\n              subfilterOutTmp_1 => accIn(0)  -- sfix34_En29\n              );\n\n  u_FIRDecim_phase_2 : FIRPartlySerial_block\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              filterInput => std_logic_vector(delayLine_1),  -- sfix17_En13\n              ctrl => ctrl,\n              subfilterOutTmp_2 => accIn(1),  -- sfix34_En29\n              subfilterOutTmp_vld2 => subfilterOutTmp_vld2\n              );\n\n  u_FirDecimAccum_2 : sumTree_firdecim\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              accIn => accIn,  -- sfix34_En29 [2]\n              subfilterOut_vld2 => subfilterOutTmp_vld2,\n              accOut => accOut,  -- sfix16_En12\n              accOutVld => accOutVld\n              );\n\n  syncReset <= '0';\n\n  vldAndRdy <= validIn AND ready;\n\n  dataIn_signed <= signed(dataIn);\n\n  dataIn_cast <= resize(dataIn_signed, 17);\n\n  intdelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLine <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          delayLine <= to_signed(16#00000#, 17);\n        ELSIF vldAndRdy = '1' THEN\n          delayLine <= dataIn_cast;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_process;\n\n\n  vldAndRdy_1 <= validIn AND ready;\n\n  intdelay_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLine_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          delayLine_1 <= to_signed(16#00000#, 17);\n        ELSIF vldAndRdy_1 = '1' THEN\n          delayLine_1 <= delayLine;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_1_process;\n\n\n\n  ZERO_OUT <= to_signed(16#0000#, 16);\n\n  accOut_signed <= signed(accOut);\n\n  \n  muxOut <= ZERO_OUT WHEN accOutVld = '0' ELSE\n      accOut_signed;\n\n  intdelay_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataOut_tmp <= to_signed(16#0000#, 16);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          dataOut_tmp <= to_signed(16#0000#, 16);\n        ELSE \n          dataOut_tmp <= muxOut;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_2_process;\n\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\n  intdelay_3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      validOut <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          validOut <= '0';\n        ELSE \n          validOut <= accOutVld;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_3_process;\n\n\nEND rtl;\n\n"},{"name":"partlySerialCtrl_block.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\partlySerialCtrl_block.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: partlySerialCtrl_block\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/partlySerialCtrl\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY partlySerialCtrl_block IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        validIn                           :   IN    std_logic;\n        ctrl                              :   OUT   std_logic;\n        ready                             :   OUT   std_logic\n        );\nEND partlySerialCtrl_block;\n\n\nARCHITECTURE rtl OF partlySerialCtrl_block IS\n\n  -- Signals\n  SIGNAL CtrlLogic_inputCnt               : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL CtrlLogic_state                  : std_logic;  -- ufix1\n  SIGNAL CtrlLogic_vldOutReg              : std_logic;\n  SIGNAL CtrlLogic_rdyReg                 : std_logic;\n  SIGNAL CtrlLogic_inputCnt_next          : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL CtrlLogic_state_next             : std_logic;  -- ufix1\n  SIGNAL CtrlLogic_vldOutReg_next         : std_logic;\n  SIGNAL CtrlLogic_rdyReg_next            : std_logic;\n\nBEGIN\n  -- CtrlLogic\n  CtrlLogic_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      CtrlLogic_inputCnt <= to_unsigned(16#0#, 2);\n      CtrlLogic_state <= '0';\n      CtrlLogic_vldOutReg <= '0';\n      CtrlLogic_rdyReg <= '1';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        CtrlLogic_inputCnt <= CtrlLogic_inputCnt_next;\n        CtrlLogic_state <= CtrlLogic_state_next;\n        CtrlLogic_vldOutReg <= CtrlLogic_vldOutReg_next;\n        CtrlLogic_rdyReg <= CtrlLogic_rdyReg_next;\n      END IF;\n    END IF;\n  END PROCESS CtrlLogic_process;\n\n  CtrlLogic_output : PROCESS (CtrlLogic_inputCnt, CtrlLogic_rdyReg, CtrlLogic_state, CtrlLogic_vldOutReg,\n       validIn)\n  BEGIN\n    CtrlLogic_inputCnt_next <= CtrlLogic_inputCnt;\n    CASE CtrlLogic_state IS\n      WHEN '0' =>\n        CtrlLogic_state_next <= '0';\n        CtrlLogic_inputCnt_next <= to_unsigned(16#0#, 2);\n        CtrlLogic_vldOutReg_next <= '0';\n        IF (validIn AND CtrlLogic_rdyReg) = '1' THEN \n          CtrlLogic_state_next <= '1';\n          CtrlLogic_inputCnt_next <= to_unsigned(16#1#, 2);\n        END IF;\n      WHEN '1' =>\n        CtrlLogic_state_next <= '1';\n        CtrlLogic_vldOutReg_next <= '0';\n        IF (validIn AND CtrlLogic_rdyReg) = '1' THEN \n          IF CtrlLogic_inputCnt = to_unsigned(16#1#, 2) THEN \n            CtrlLogic_vldOutReg_next <= '1';\n            CtrlLogic_inputCnt_next <= to_unsigned(16#0#, 2);\n            CtrlLogic_state_next <= '0';\n          ELSE \n            CtrlLogic_inputCnt_next <= CtrlLogic_inputCnt + to_unsigned(16#1#, 2);\n          END IF;\n        END IF;\n      WHEN OTHERS => \n        CtrlLogic_state_next <= '0';\n        CtrlLogic_inputCnt_next <= to_unsigned(16#0#, 2);\n        CtrlLogic_vldOutReg_next <= '0';\n    END CASE;\n    CtrlLogic_rdyReg_next <= '1';\n    ctrl <= CtrlLogic_vldOutReg;\n    ready <= CtrlLogic_rdyReg;\n  END PROCESS CtrlLogic_output;\n\n\nEND rtl;\n\n"},{"name":"FirRdyLogic_block1.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\FirRdyLogic_block1.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: FirRdyLogic_block1\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/FirRdyLogic\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY FirRdyLogic_block1 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dinSwitch                         :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        dinVldSwitch                      :   IN    std_logic;\n        coeff                             :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        haltProcess                       :   IN    std_logic;\n        dinSM                             :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        dinVldSM                          :   OUT   std_logic\n        );\nEND FirRdyLogic_block1;\n\n\nARCHITECTURE rtl OF FirRdyLogic_block1 IS\n\n  -- Signals\n  SIGNAL dinSwitch_signed                 : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL coeff_signed                     : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL syncReset                        : std_logic;\n  SIGNAL firRdy_state                     : std_logic;  -- ufix1\n  SIGNAL firRdy_readyReg                  : std_logic;\n  SIGNAL firRdy_count                     : std_logic;  -- ufix1\n  SIGNAL firRdy_state_next                : std_logic;  -- ufix1\n  SIGNAL firRdy_readyReg_next             : std_logic;\n  SIGNAL firRdy_count_next                : std_logic;  -- ufix1\n  SIGNAL readySM                          : std_logic;\n  SIGNAL dinSM_tmp                        : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL coeffS                           : signed(16 DOWNTO 0);  -- sfix17_En12\n\nBEGIN\n  dinSwitch_signed <= signed(dinSwitch);\n\n  coeff_signed <= signed(coeff);\n\n  syncReset <= '0';\n\n  -- rdyLogic\n  firRdy_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      firRdy_state <= '0';\n      firRdy_readyReg <= '1';\n      firRdy_count <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        firRdy_state <= firRdy_state_next;\n        firRdy_readyReg <= firRdy_readyReg_next;\n        firRdy_count <= firRdy_count_next;\n      END IF;\n    END IF;\n  END PROCESS firRdy_process;\n\n  firRdy_output : PROCESS (coeff_signed, dinSwitch_signed, dinVldSwitch, firRdy_count, firRdy_readyReg,\n       firRdy_state, haltProcess, syncReset)\n    VARIABLE out2 : std_logic;\n    VARIABLE add_cast : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp : unsigned(1 DOWNTO 0);\n  BEGIN\n    add_temp := to_unsigned(16#0#, 2);\n    add_cast := to_unsigned(16#0#, 2);\n    firRdy_count_next <= firRdy_count;\n    IF (( NOT haltProcess) AND ( NOT syncReset)) = '1' THEN \n      CASE firRdy_state IS\n        WHEN '0' =>\n          dinSM_tmp <= dinSwitch_signed;\n          out2 := dinVldSwitch;\n          coeffS <= coeff_signed;\n          firRdy_state_next <= '0';\n          firRdy_readyReg_next <= '1';\n          IF dinVldSwitch = '1' THEN \n            firRdy_state_next <= '1';\n            firRdy_readyReg_next <= '0';\n          END IF;\n        WHEN '1' =>\n          firRdy_readyReg_next <= '1';\n          firRdy_state_next <= '0';\n          dinSM_tmp <= to_signed(16#00000#, 17);\n          coeffS <= to_signed(16#00000#, 17);\n          out2 := '0';\n        WHEN OTHERS => \n          dinSM_tmp <= to_signed(16#00000#, 17);\n          out2 := '0';\n          coeffS <= to_signed(16#00000#, 17);\n          firRdy_state_next <= '0';\n          firRdy_readyReg_next <= '1';\n      END CASE;\n    ELSE \n      firRdy_state_next <= '0';\n      firRdy_readyReg_next <= '0';\n      dinSM_tmp <= to_signed(16#00000#, 17);\n      out2 := '0';\n      coeffS <= to_signed(16#00000#, 17);\n    END IF;\n    IF (dinVldSwitch = '1' OR (firRdy_count > '0')) OR out2 = '1' THEN \n      IF ((firRdy_count = '0') OR haltProcess = '1') OR syncReset = '1' THEN \n        firRdy_count_next <= '0';\n      ELSE \n        add_cast := '0' & firRdy_count;\n        add_temp := add_cast + to_unsigned(16#1#, 2);\n        firRdy_count_next <= add_temp(0);\n      END IF;\n    END IF;\n    readySM <= firRdy_readyReg;\n    dinVldSM <= out2;\n  END PROCESS firRdy_output;\n\n\n  dinSM <= std_logic_vector(dinSM_tmp);\n\nEND rtl;\n\n"},{"name":"Addressable_Delay_Line_block5.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block5.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Addressable_Delay_Line_block5\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- Addressable Delay Line\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Addressable_Delay_Line_block5 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        wrEn                              :   IN    std_logic;\n        rdAddr                            :   IN    std_logic;  -- ufix1\n        delayLineEnd                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        dataOut                           :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En12\n        );\nEND Addressable_Delay_Line_block5;\n\n\nARCHITECTURE rtl OF Addressable_Delay_Line_block5 IS\n\n  -- Signals\n  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayedSignals1                  : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL switchDataOut                    : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL dataOut_tmp                      : signed(16 DOWNTO 0);  -- sfix17_En12\n\nBEGIN\n  dataIn_signed <= signed(dataIn);\n\n  delay0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals0 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND wrEn = '1' THEN\n        delayedSignals0 <= dataIn_signed;\n      END IF;\n    END IF;\n  END PROCESS delay0_process;\n\n\n  delay1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND wrEn = '1' THEN\n        delayedSignals1 <= delayedSignals0;\n      END IF;\n    END IF;\n  END PROCESS delay1_process;\n\n\n  delayLineEnd <= std_logic_vector(delayedSignals1);\n\n  \n  switchDataOut <= delayedSignals0 WHEN rdAddr = '0' ELSE\n      delayedSignals1;\n\n  dataOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataOut_tmp <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        dataOut_tmp <= switchDataOut;\n      END IF;\n    END IF;\n  END PROCESS dataOutReg_process;\n\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\nEND rtl;\n\n"},{"name":"Addressable_Delay_Line_block6.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block6.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Addressable_Delay_Line_block6\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- Addressable Delay Line\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Addressable_Delay_Line_block6 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        wrEn                              :   IN    std_logic;\n        rdAddr                            :   IN    std_logic;  -- ufix1\n        delayLineEnd                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        dataOut                           :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En12\n        );\nEND Addressable_Delay_Line_block6;\n\n\nARCHITECTURE rtl OF Addressable_Delay_Line_block6 IS\n\n  -- Signals\n  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL ZEROCONST                        : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL switchDataOut                    : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL dataOut_tmp                      : signed(16 DOWNTO 0);  -- sfix17_En12\n\nBEGIN\n  dataIn_signed <= signed(dataIn);\n\n  delay0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals0 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND wrEn = '1' THEN\n        delayedSignals0 <= dataIn_signed;\n      END IF;\n    END IF;\n  END PROCESS delay0_process;\n\n\n  delayLineEnd <= std_logic_vector(delayedSignals0);\n\n  ZEROCONST <= to_signed(16#00000#, 17);\n\n  \n  switchDataOut <= delayedSignals0 WHEN rdAddr = '0' ELSE\n      ZEROCONST;\n\n  dataOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataOut_tmp <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        dataOut_tmp <= switchDataOut;\n      END IF;\n    END IF;\n  END PROCESS dataOutReg_process;\n\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\nEND rtl;\n\n"},{"name":"Addressable_Delay_Line_block7.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block7.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Addressable_Delay_Line_block7\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- Addressable Delay Line\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Addressable_Delay_Line_block7 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        validIn                           :   IN    std_logic;\n        lutaddr                           :   IN    std_logic;  -- ufix1\n        delayLineEnd                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        dataOut                           :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En12\n        );\nEND Addressable_Delay_Line_block7;\n\n\nARCHITECTURE rtl OF Addressable_Delay_Line_block7 IS\n\n  -- Signals\n  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL ZEROCONST                        : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL switchDataOut                    : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL dataOut_tmp                      : signed(16 DOWNTO 0);  -- sfix17_En12\n\nBEGIN\n  dataIn_signed <= signed(dataIn);\n\n  delay0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals0 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND validIn = '1' THEN\n        delayedSignals0 <= dataIn_signed;\n      END IF;\n    END IF;\n  END PROCESS delay0_process;\n\n\n  delayLineEnd <= std_logic_vector(delayedSignals0);\n\n  ZEROCONST <= to_signed(16#00000#, 17);\n\n  \n  switchDataOut <= delayedSignals0 WHEN lutaddr = '0' ELSE\n      ZEROCONST;\n\n  dataOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataOut_tmp <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        dataOut_tmp <= switchDataOut;\n      END IF;\n    END IF;\n  END PROCESS dataOutReg_process;\n\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\nEND rtl;\n\n"},{"name":"Addressable_Delay_Line_block8.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block8.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Addressable_Delay_Line_block8\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- Addressable Delay Line\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Addressable_Delay_Line_block8 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        validIn                           :   IN    std_logic;\n        rdAddr                            :   IN    std_logic;  -- ufix1\n        delayLineEnd                      :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        dataOut                           :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En12\n        );\nEND Addressable_Delay_Line_block8;\n\n\nARCHITECTURE rtl OF Addressable_Delay_Line_block8 IS\n\n  -- Signals\n  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayedSignals1                  : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL switchDataOut                    : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL dataOut_tmp                      : signed(16 DOWNTO 0);  -- sfix17_En12\n\nBEGIN\n  dataIn_signed <= signed(dataIn);\n\n  delay0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals0 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND validIn = '1' THEN\n        delayedSignals0 <= dataIn_signed;\n      END IF;\n    END IF;\n  END PROCESS delay0_process;\n\n\n  delay1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND validIn = '1' THEN\n        delayedSignals1 <= delayedSignals0;\n      END IF;\n    END IF;\n  END PROCESS delay1_process;\n\n\n  delayLineEnd <= std_logic_vector(delayedSignals1);\n\n  \n  switchDataOut <= delayedSignals1 WHEN rdAddr = '0' ELSE\n      delayedSignals0 WHEN rdAddr = '1' ELSE\n      delayedSignals0;\n\n  dataOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataOut_tmp <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        dataOut_tmp <= switchDataOut;\n      END IF;\n    END IF;\n  END PROCESS dataOutReg_process;\n\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\nEND rtl;\n\n"},{"name":"FilterTapSystolicPreAdd_block.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\FilterTapSystolicPreAdd_block.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: FilterTapSystolicPreAdd_block\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/FilterTapSystolicPreAdd\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY FilterTapSystolicPreAdd_block IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        din_re                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        preAddIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        coeff                             :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En16\n        sumIn                             :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33_En28\n        sumOut                            :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En28\n        );\nEND FilterTapSystolicPreAdd_block;\n\n\nARCHITECTURE rtl OF FilterTapSystolicPreAdd_block IS\n\n  -- Signals\n  SIGNAL din_re_signed                    : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL preAddIn_signed                  : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL coeff_signed                     : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL sumIn_signed                     : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL fTap_din1_reg1                   : signed(16 DOWNTO 0);  -- sfix17\n  SIGNAL fTap_din1_reg2                   : signed(16 DOWNTO 0);  -- sfix17\n  SIGNAL fTap_din2_reg1                   : signed(16 DOWNTO 0);  -- sfix17\n  SIGNAL fTap_preAdd_reg                  : signed(17 DOWNTO 0);  -- sfix18\n  SIGNAL fTap_mult_reg                    : signed(34 DOWNTO 0);  -- sfix35\n  SIGNAL fTap_addout_reg                  : signed(32 DOWNTO 0);  -- sfix33\n  SIGNAL fTap_coef_reg1                   : signed(16 DOWNTO 0);  -- sfix17\n  SIGNAL fTap_coef_reg2                   : signed(16 DOWNTO 0);  -- sfix17\n  SIGNAL fTap_preAdd_reg_next             : signed(17 DOWNTO 0);  -- sfix18_En12\n  SIGNAL fTap_mult_reg_next               : signed(34 DOWNTO 0);  -- sfix35_En28\n  SIGNAL fTap_addout_reg_next             : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL fTap_add_cast                    : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL fTap_add_cast_1                  : signed(17 DOWNTO 0);  -- sfix18_En12\n  SIGNAL fTap_add_cast_2                  : signed(17 DOWNTO 0);  -- sfix18_En12\n  SIGNAL sumOut_tmp                       : signed(32 DOWNTO 0);  -- sfix33_En28\n\nBEGIN\n  din_re_signed <= signed(din_re);\n\n  preAddIn_signed <= signed(preAddIn);\n\n  coeff_signed <= signed(coeff);\n\n  sumIn_signed <= signed(sumIn);\n\n  -- FilterTapSystolicPreAddS\n  fTap_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      fTap_din1_reg1 <= to_signed(16#00000#, 17);\n      fTap_din1_reg2 <= to_signed(16#00000#, 17);\n      fTap_din2_reg1 <= to_signed(16#00000#, 17);\n      fTap_preAdd_reg <= to_signed(16#00000#, 18);\n      fTap_coef_reg1 <= to_signed(16#00000#, 17);\n      fTap_coef_reg2 <= to_signed(16#00000#, 17);\n      fTap_mult_reg <= to_signed(0, 35);\n      fTap_addout_reg <= to_signed(0, 33);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        fTap_preAdd_reg <= fTap_preAdd_reg_next;\n        fTap_mult_reg <= fTap_mult_reg_next;\n        fTap_addout_reg <= fTap_addout_reg_next;\n        fTap_din1_reg2 <= fTap_din1_reg1;\n        fTap_din1_reg1 <= din_re_signed;\n        fTap_din2_reg1 <= preAddIn_signed;\n        fTap_coef_reg2 <= fTap_coef_reg1;\n        fTap_coef_reg1 <= coeff_signed;\n      END IF;\n    END IF;\n  END PROCESS fTap_process;\n\n  sumOut_tmp <= fTap_addout_reg;\n  fTap_add_cast <= fTap_mult_reg(32 DOWNTO 0);\n  fTap_addout_reg_next <= fTap_add_cast + sumIn_signed;\n  fTap_mult_reg_next <= fTap_preAdd_reg * fTap_coef_reg2;\n  fTap_add_cast_1 <= resize(fTap_din1_reg2, 18);\n  fTap_add_cast_2 <= resize(fTap_din2_reg1, 18);\n  fTap_preAdd_reg_next <= fTap_add_cast_1 + fTap_add_cast_2;\n\n  sumOut <= std_logic_vector(sumOut_tmp);\n\nEND rtl;\n\n"},{"name":"FIRPartlySerial_block1.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\FIRPartlySerial_block1.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: FIRPartlySerial_block1\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY FIRPartlySerial_block1 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        filterInput                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        ctrl                              :   IN    std_logic;\n        subfilterOutTmp_1                 :   OUT   std_logic_vector(33 DOWNTO 0)  -- sfix34_En28\n        );\nEND FIRPartlySerial_block1;\n\n\nARCHITECTURE rtl OF FIRPartlySerial_block1 IS\n\n  -- Component Declarations\n  COMPONENT FirRdyLogic_block1\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dinSwitch                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          dinVldSwitch                    :   IN    std_logic;\n          coeff                           :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          haltProcess                     :   IN    std_logic;\n          dinSM                           :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          dinVldSM                        :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT Addressable_Delay_Line_block5\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          wrEn                            :   IN    std_logic;\n          rdAddr                          :   IN    std_logic;  -- ufix1\n          delayLineEnd                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          dataOut                         :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En12\n          );\n  END COMPONENT;\n\n  COMPONENT Addressable_Delay_Line_block6\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          wrEn                            :   IN    std_logic;\n          rdAddr                          :   IN    std_logic;  -- ufix1\n          delayLineEnd                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          dataOut                         :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En12\n          );\n  END COMPONENT;\n\n  COMPONENT Addressable_Delay_Line_block7\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          validIn                         :   IN    std_logic;\n          lutaddr                         :   IN    std_logic;  -- ufix1\n          delayLineEnd                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          dataOut                         :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En12\n          );\n  END COMPONENT;\n\n  COMPONENT Addressable_Delay_Line_block8\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          validIn                         :   IN    std_logic;\n          rdAddr                          :   IN    std_logic;  -- ufix1\n          delayLineEnd                    :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          dataOut                         :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En12\n          );\n  END COMPONENT;\n\n  COMPONENT FilterTapSystolicPreAdd_block\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          din_re                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          preAddIn                        :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          coeff                           :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En16\n          sumIn                           :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33_En28\n          sumOut                          :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En28\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : FirRdyLogic_block1\n    USE ENTITY work.FirRdyLogic_block1(rtl);\n\n  FOR ALL : Addressable_Delay_Line_block5\n    USE ENTITY work.Addressable_Delay_Line_block5(rtl);\n\n  FOR ALL : Addressable_Delay_Line_block6\n    USE ENTITY work.Addressable_Delay_Line_block6(rtl);\n\n  FOR ALL : Addressable_Delay_Line_block7\n    USE ENTITY work.Addressable_Delay_Line_block7(rtl);\n\n  FOR ALL : Addressable_Delay_Line_block8\n    USE ENTITY work.Addressable_Delay_Line_block8(rtl);\n\n  FOR ALL : FilterTapSystolicPreAdd_block\n    USE ENTITY work.FilterTapSystolicPreAdd_block(rtl);\n\n  -- Functions\n  -- HDLCODER_TO_STDLOGIC \n  FUNCTION hdlcoder_to_stdlogic(arg: boolean) RETURN std_logic IS\n  BEGIN\n    IF arg THEN\n      RETURN '1';\n    ELSE\n      RETURN '0';\n    END IF;\n  END FUNCTION;\n\n\n  -- Signals\n  SIGNAL coeff                            : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL haltProcess                      : std_logic;\n  SIGNAL dinSM                            : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL dinVldSM                         : std_logic;\n  SIGNAL nextDelayLineRdAddrReverse       : std_logic;  -- ufix1\n  SIGNAL rdCountReverse_1                 : std_logic;  -- ufix1\n  SIGNAL nextDelayLineWrAddr              : std_logic;  -- ufix1\n  SIGNAL wrCount_1                        : std_logic;  -- ufix1\n  SIGNAL nextDelayLineRdAddr              : std_logic;  -- ufix1\n  SIGNAL rdCount_1                        : std_logic;  -- ufix1\n  SIGNAL nextSharingCount                 : std_logic;  -- ufix1\n  SIGNAL sharingCount_1                   : std_logic;  -- ufix1\n  SIGNAL delayLineValidInP                : std_logic;\n  SIGNAL lastPhaseStrobe                  : std_logic;\n  SIGNAL delayLineShiftEnP                : std_logic;\n  SIGNAL delayLineShiftEn1_1              : std_logic;\n  SIGNAL delayLineShiftEn2_1              : std_logic;\n  SIGNAL delayLineShiftEn3_1              : std_logic;\n  SIGNAL delayLineShiftEn4_1              : std_logic;\n  SIGNAL delayLineShiftEn5_1              : std_logic;\n  SIGNAL delayLineShiftEn6_1              : std_logic;\n  SIGNAL delayLineShiftEn7_1              : std_logic;\n  SIGNAL validOutLookahead_reg            : std_logic_vector(6 DOWNTO 0);  -- ufix1 [7]\n  SIGNAL validOutLookahead_1              : std_logic;\n  SIGNAL vldOut_1                         : std_logic;\n  SIGNAL notValid                         : std_logic;\n  SIGNAL rdAddr0_1                        : std_logic;  -- ufix1\n  SIGNAL rdAddr1                          : std_logic;  -- ufix1\n  SIGNAL rdAddr2                          : std_logic;  -- ufix1\n  SIGNAL rdAddr3                          : std_logic;  -- ufix1\n  SIGNAL rdAddr4                          : std_logic;  -- ufix1\n  SIGNAL rdAddr5                          : std_logic;  -- ufix1\n  SIGNAL rdAddr6                          : std_logic;  -- ufix1\n  SIGNAL rdAddr7                          : std_logic;  -- ufix1\n  SIGNAL rdAddrEndZero                    : std_logic;\n  SIGNAL finalSumValidPipe_reg            : std_logic_vector(5 DOWNTO 0);  -- ufix1 [6]\n  SIGNAL accumulate                       : std_logic;\n  SIGNAL accDataOut                       : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL delayLineEnd0                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut0deadOut         : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd0_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn1_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineEnd1                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut1                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd1_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn2_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineEnd2                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut2                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd2_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn3_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineEnd3                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut3                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd3_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn4_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineEnd4                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut4                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd4_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn5_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineEnd5                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut5                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd5_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn6_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineEnd6                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut6                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd6_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn7_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineEnd7                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut7                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL coeffTableOut6                   : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffTableRegP6_1                : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17_En16\n  SIGNAL coeffTableReg6_1                 : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL delayLineEnd8                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut8                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL coeffTableOut5                   : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffTableRegP5_1                : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17_En16\n  SIGNAL coeffTableReg5_1                 : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL delayLineEnd9                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut9                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL coeffTableOut4                   : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffTableRegP4_1                : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17_En16\n  SIGNAL coeffTableReg4_1                 : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL delayLineEnd10                   : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut10               : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL coeffTableOut3                   : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffTableRegP3_1                : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17_En16\n  SIGNAL coeffTableReg3_1                 : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL delayLineEnd11                   : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut11               : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL coeffTableOut2                   : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffTableRegP2_1                : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17_En16\n  SIGNAL coeffTableReg2_1                 : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL delayLineEnd12deadOut            : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut12               : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL coeffTableOut1                   : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffTableRegP1_1                : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17_En16\n  SIGNAL coeffTableReg1_1                 : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL sumIn                            : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL sumOut                           : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL sumOut_0                         : std_logic_vector(32 DOWNTO 0);  -- ufix33\n  SIGNAL sumOut_1                         : std_logic_vector(32 DOWNTO 0);  -- ufix33\n  SIGNAL sumOut_2                         : std_logic_vector(32 DOWNTO 0);  -- ufix33\n  SIGNAL sumOut_3                         : std_logic_vector(32 DOWNTO 0);  -- ufix33\n  SIGNAL sumOut_4                         : std_logic_vector(32 DOWNTO 0);  -- ufix33\n  SIGNAL sumOut_5                         : std_logic_vector(32 DOWNTO 0);  -- ufix33\n  SIGNAL sumOut_5_signed                  : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL sumOutReg_1                      : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL accDataOut_1                     : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL accSwitchOut                     : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL accAdderOut                      : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL converterOut                     : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL dout_re_1                        : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL dataZero                         : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL subfilterOutTmp_1_tmp            : signed(33 DOWNTO 0);  -- sfix34_En28\n\nBEGIN\n  u_firRdyLogic : FirRdyLogic_block1\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dinSwitch => filterInput,  -- sfix17_En12\n              dinVldSwitch => ctrl,\n              coeff => std_logic_vector(coeff),  -- sfix17_En12\n              haltProcess => haltProcess,\n              dinSM => dinSM,  -- sfix17_En12\n              dinVldSM => dinVldSM\n              );\n\n  u_delayLine0 : Addressable_Delay_Line_block5\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => dinSM,  -- sfix17_En12\n              wrEn => delayLineValidInP,\n              rdAddr => rdAddr0_1,  -- ufix1\n              delayLineEnd => delayLineEnd0,  -- sfix17_En12\n              dataOut => delayLineDataOut0deadOut  -- sfix17_En12\n              );\n\n  u_delayLine1 : Addressable_Delay_Line_block5\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn1_1),  -- sfix17_En12\n              wrEn => delayLineShiftEn1_1,\n              rdAddr => rdAddr1,  -- ufix1\n              delayLineEnd => delayLineEnd1,  -- sfix17_En12\n              dataOut => delayLineDataOut1  -- sfix17_En12\n              );\n\n  u_delayLine2 : Addressable_Delay_Line_block5\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn2_1),  -- sfix17_En12\n              wrEn => delayLineShiftEn2_1,\n              rdAddr => rdAddr2,  -- ufix1\n              delayLineEnd => delayLineEnd2,  -- sfix17_En12\n              dataOut => delayLineDataOut2  -- sfix17_En12\n              );\n\n  u_delayLine3 : Addressable_Delay_Line_block5\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn3_1),  -- sfix17_En12\n              wrEn => delayLineShiftEn3_1,\n              rdAddr => rdAddr3,  -- ufix1\n              delayLineEnd => delayLineEnd3,  -- sfix17_En12\n              dataOut => delayLineDataOut3  -- sfix17_En12\n              );\n\n  u_delayLine4 : Addressable_Delay_Line_block5\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn4_1),  -- sfix17_En12\n              wrEn => delayLineShiftEn4_1,\n              rdAddr => rdAddr4,  -- ufix1\n              delayLineEnd => delayLineEnd4,  -- sfix17_En12\n              dataOut => delayLineDataOut4  -- sfix17_En12\n              );\n\n  u_delayLine5 : Addressable_Delay_Line_block5\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn5_1),  -- sfix17_En12\n              wrEn => delayLineShiftEn5_1,\n              rdAddr => rdAddr5,  -- ufix1\n              delayLineEnd => delayLineEnd5,  -- sfix17_En12\n              dataOut => delayLineDataOut5  -- sfix17_En12\n              );\n\n  u_delayLine6 : Addressable_Delay_Line_block6\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn6_1),  -- sfix17_En12\n              wrEn => delayLineShiftEn6_1,\n              rdAddr => rdAddr6,  -- ufix1\n              delayLineEnd => delayLineEnd6,  -- sfix17_En12\n              dataOut => delayLineDataOut6  -- sfix17_En12\n              );\n\n  u_delayLine7 : Addressable_Delay_Line_block7\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn7_1),  -- sfix17_En12\n              validIn => delayLineShiftEn7_1,\n              lutaddr => rdAddr7,  -- ufix1\n              delayLineEnd => delayLineEnd7,  -- sfix17_En12\n              dataOut => delayLineDataOut7  -- sfix17_En12\n              );\n\n  u_delayLine8 : Addressable_Delay_Line_block8\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => delayLineEnd7,  -- sfix17_En12\n              validIn => delayLineShiftEn6_1,\n              rdAddr => rdAddr6,  -- ufix1\n              delayLineEnd => delayLineEnd8,  -- sfix17_En12\n              dataOut => delayLineDataOut8  -- sfix17_En12\n              );\n\n  u_delayLine9 : Addressable_Delay_Line_block8\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => delayLineEnd8,  -- sfix17_En12\n              validIn => delayLineShiftEn5_1,\n              rdAddr => rdAddr5,  -- ufix1\n              delayLineEnd => delayLineEnd9,  -- sfix17_En12\n              dataOut => delayLineDataOut9  -- sfix17_En12\n              );\n\n  u_delayLine10 : Addressable_Delay_Line_block8\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => delayLineEnd9,  -- sfix17_En12\n              validIn => delayLineShiftEn4_1,\n              rdAddr => rdAddr4,  -- ufix1\n              delayLineEnd => delayLineEnd10,  -- sfix17_En12\n              dataOut => delayLineDataOut10  -- sfix17_En12\n              );\n\n  u_delayLine11 : Addressable_Delay_Line_block8\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => delayLineEnd10,  -- sfix17_En12\n              validIn => delayLineShiftEn3_1,\n              rdAddr => rdAddr3,  -- ufix1\n              delayLineEnd => delayLineEnd11,  -- sfix17_En12\n              dataOut => delayLineDataOut11  -- sfix17_En12\n              );\n\n  u_delayLine12 : Addressable_Delay_Line_block8\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => delayLineEnd11,  -- sfix17_En12\n              validIn => delayLineShiftEn2_1,\n              rdAddr => rdAddr2,  -- ufix1\n              delayLineEnd => delayLineEnd12deadOut,  -- sfix17_En12\n              dataOut => delayLineDataOut12  -- sfix17_En12\n              );\n\n  u_filterTap1 : FilterTapSystolicPreAdd_block\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              din_re => delayLineDataOut1,  -- sfix17_En12\n              preAddIn => delayLineDataOut12,  -- sfix17_En12\n              coeff => std_logic_vector(coeffTableReg1_1),  -- sfix17_En16\n              sumIn => std_logic_vector(sumOut),  -- sfix33_En28\n              sumOut => sumOut_0  -- sfix33_En28\n              );\n\n  u_filterTap2 : FilterTapSystolicPreAdd_block\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              din_re => delayLineDataOut2,  -- sfix17_En12\n              preAddIn => delayLineDataOut11,  -- sfix17_En12\n              coeff => std_logic_vector(coeffTableReg2_1),  -- sfix17_En16\n              sumIn => sumOut_0,  -- sfix33_En28\n              sumOut => sumOut_1  -- sfix33_En28\n              );\n\n  u_filterTap3 : FilterTapSystolicPreAdd_block\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              din_re => delayLineDataOut3,  -- sfix17_En12\n              preAddIn => delayLineDataOut10,  -- sfix17_En12\n              coeff => std_logic_vector(coeffTableReg3_1),  -- sfix17_En16\n              sumIn => sumOut_1,  -- sfix33_En28\n              sumOut => sumOut_2  -- sfix33_En28\n              );\n\n  u_filterTap4 : FilterTapSystolicPreAdd_block\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              din_re => delayLineDataOut4,  -- sfix17_En12\n              preAddIn => delayLineDataOut9,  -- sfix17_En12\n              coeff => std_logic_vector(coeffTableReg4_1),  -- sfix17_En16\n              sumIn => sumOut_2,  -- sfix33_En28\n              sumOut => sumOut_3  -- sfix33_En28\n              );\n\n  u_filterTap5 : FilterTapSystolicPreAdd_block\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              din_re => delayLineDataOut5,  -- sfix17_En12\n              preAddIn => delayLineDataOut8,  -- sfix17_En12\n              coeff => std_logic_vector(coeffTableReg5_1),  -- sfix17_En16\n              sumIn => sumOut_3,  -- sfix33_En28\n              sumOut => sumOut_4  -- sfix33_En28\n              );\n\n  u_filterTap6 : FilterTapSystolicPreAdd_block\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              din_re => delayLineDataOut6,  -- sfix17_En12\n              preAddIn => delayLineDataOut7,  -- sfix17_En12\n              coeff => std_logic_vector(coeffTableReg6_1),  -- sfix17_En16\n              sumIn => sumOut_4,  -- sfix33_En28\n              sumOut => sumOut_5  -- sfix33_En28\n              );\n\n  coeff <= to_signed(16#00000#, 17);\n\n  haltProcess <= '0';\n\n  rdCountReverse_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdCountReverse_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdCountReverse_1 <= nextDelayLineRdAddrReverse;\n      END IF;\n    END IF;\n  END PROCESS rdCountReverse_process;\n\n\n  wrCount_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      wrCount_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        wrCount_1 <= nextDelayLineWrAddr;\n      END IF;\n    END IF;\n  END PROCESS wrCount_process;\n\n\n  rdCount_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdCount_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdCount_1 <= nextDelayLineRdAddr;\n      END IF;\n    END IF;\n  END PROCESS rdCount_process;\n\n\n  sharingCount_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      sharingCount_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        sharingCount_1 <= nextSharingCount;\n      END IF;\n    END IF;\n  END PROCESS sharingCount_process;\n\n\n  -- Input control counter combinatorial logic\n  InputControl_output : PROCESS (dinVldSM, rdCountReverse_1, rdCount_1, sharingCount_1, wrCount_1)\n    VARIABLE out4 : std_logic;\n    VARIABLE add_cast : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp : unsigned(1 DOWNTO 0);\n    VARIABLE add_cast_0 : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp_0 : unsigned(1 DOWNTO 0);\n    VARIABLE sub_cast : unsigned(1 DOWNTO 0);\n    VARIABLE sub_temp : unsigned(1 DOWNTO 0);\n    VARIABLE add_cast_1 : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp_1 : unsigned(1 DOWNTO 0);\n    VARIABLE add_cast_2 : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp_2 : unsigned(1 DOWNTO 0);\n  BEGIN\n    add_temp := to_unsigned(16#0#, 2);\n    add_temp_0 := to_unsigned(16#0#, 2);\n    sub_temp := to_unsigned(16#0#, 2);\n    add_temp_1 := to_unsigned(16#0#, 2);\n    add_temp_2 := to_unsigned(16#0#, 2);\n    add_cast_2 := to_unsigned(16#0#, 2);\n    add_cast_1 := to_unsigned(16#0#, 2);\n    sub_cast := to_unsigned(16#0#, 2);\n    add_cast_0 := to_unsigned(16#0#, 2);\n    add_cast := to_unsigned(16#0#, 2);\n    delayLineValidInP <= hdlcoder_to_stdlogic((sharingCount_1 = '0') AND (dinVldSM = '1'));\n    lastPhaseStrobe <= sharingCount_1;\n    IF (dinVldSM = '1') OR (sharingCount_1 > '0') THEN \n      IF sharingCount_1 = '1' THEN \n        nextSharingCount <= '0';\n      ELSE \n        add_cast := '0' & sharingCount_1;\n        add_temp := add_cast + to_unsigned(16#1#, 2);\n        nextSharingCount <= add_temp(0);\n      END IF;\n    ELSE \n      nextSharingCount <= sharingCount_1;\n    END IF;\n    IF dinVldSM = '1' THEN \n      IF wrCount_1 = '1' THEN \n        out4 := '0';\n      ELSE \n        add_cast_0 := '0' & wrCount_1;\n        add_temp_0 := add_cast_0 + to_unsigned(16#1#, 2);\n        out4 := add_temp_0(0);\n      END IF;\n    ELSE \n      out4 := wrCount_1;\n    END IF;\n    IF (rdCount_1 /= out4) OR (dinVldSM = '1') THEN \n      IF rdCount_1 = '0' THEN \n        nextDelayLineRdAddr <= '1';\n      ELSE \n        sub_cast := '0' & rdCount_1;\n        sub_temp := sub_cast - to_unsigned(16#1#, 2);\n        nextDelayLineRdAddr <= sub_temp(0);\n      END IF;\n    ELSE \n      nextDelayLineRdAddr <= rdCount_1;\n    END IF;\n    IF (sharingCount_1 > '0') OR (dinVldSM = '1') THEN \n      IF sharingCount_1 = '1' THEN \n        IF wrCount_1 = '1' THEN \n          nextDelayLineRdAddrReverse <= '0';\n        ELSE \n          add_cast_2 := '0' & wrCount_1;\n          add_temp_2 := add_cast_2 + to_unsigned(16#1#, 2);\n          nextDelayLineRdAddrReverse <= add_temp_2(0);\n        END IF;\n      ELSIF rdCountReverse_1 = '1' THEN \n        nextDelayLineRdAddrReverse <= '0';\n      ELSE \n        add_cast_1 := '0' & rdCountReverse_1;\n        add_temp_1 := add_cast_1 + to_unsigned(16#1#, 2);\n        nextDelayLineRdAddrReverse <= add_temp_1(0);\n      END IF;\n    ELSE \n      nextDelayLineRdAddrReverse <= rdCountReverse_1;\n    END IF;\n    nextDelayLineWrAddr <= out4;\n  END PROCESS InputControl_output;\n\n\n  delayLineShiftEn0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEnP <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEnP <= lastPhaseStrobe;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn0_process;\n\n\n  delayLineShiftEn1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn1_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn1_1 <= delayLineShiftEnP;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn1_process;\n\n\n  delayLineShiftEn2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn2_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn2_1 <= delayLineShiftEn1_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn2_process;\n\n\n  delayLineShiftEn3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn3_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn3_1 <= delayLineShiftEn2_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn3_process;\n\n\n  delayLineShiftEn4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn4_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn4_1 <= delayLineShiftEn3_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn4_process;\n\n\n  delayLineShiftEn5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn5_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn5_1 <= delayLineShiftEn4_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn5_process;\n\n\n  delayLineShiftEn6_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn6_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn6_1 <= delayLineShiftEn5_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn6_process;\n\n\n  delayLineShiftEn7_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn7_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn7_1 <= delayLineShiftEn6_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn7_process;\n\n\n  validOutLookahead_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      validOutLookahead_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        validOutLookahead_reg(0) <= delayLineShiftEn7_1;\n        validOutLookahead_reg(6 DOWNTO 1) <= validOutLookahead_reg(5 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS validOutLookahead_process;\n\n  validOutLookahead_1 <= validOutLookahead_reg(6);\n\n  vldOut_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      vldOut_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        vldOut_1 <= validOutLookahead_1;\n      END IF;\n    END IF;\n  END PROCESS vldOut_process;\n\n\n  notValid <=  NOT vldOut_1;\n\n  rdAddr0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr0_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr0_1 <= sharingCount_1;\n      END IF;\n    END IF;\n  END PROCESS rdAddr0_process;\n\n\n  rdAddr0_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr1 <= rdAddr0_1;\n      END IF;\n    END IF;\n  END PROCESS rdAddr0_2_process;\n\n\n  rdAddr1_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr2 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr2 <= rdAddr1;\n      END IF;\n    END IF;\n  END PROCESS rdAddr1_1_process;\n\n\n  rdAddr2_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr3 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr3 <= rdAddr2;\n      END IF;\n    END IF;\n  END PROCESS rdAddr2_1_process;\n\n\n  rdAddr3_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr4 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr4 <= rdAddr3;\n      END IF;\n    END IF;\n  END PROCESS rdAddr3_1_process;\n\n\n  rdAddr4_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr5 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr5 <= rdAddr4;\n      END IF;\n    END IF;\n  END PROCESS rdAddr4_1_process;\n\n\n  rdAddr5_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr6 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr6 <= rdAddr5;\n      END IF;\n    END IF;\n  END PROCESS rdAddr5_1_process;\n\n\n  rdAddr6_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr7 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr7 <= rdAddr6;\n      END IF;\n    END IF;\n  END PROCESS rdAddr6_1_process;\n\n\n  rdAddrEndZero <=  NOT rdAddr7;\n\n  finalSumValidPipe_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      finalSumValidPipe_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        finalSumValidPipe_reg(0) <= rdAddrEndZero;\n        finalSumValidPipe_reg(5 DOWNTO 1) <= finalSumValidPipe_reg(4 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS finalSumValidPipe_process;\n\n  accumulate <= finalSumValidPipe_reg(5);\n\n  accDataOut <= to_signed(0, 33);\n\n  delayLineEnd0_signed <= signed(delayLineEnd0);\n\n  delayLineDataIn1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn1_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn1_1 <= delayLineEnd0_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn1_process;\n\n\n  delayLineEnd1_signed <= signed(delayLineEnd1);\n\n  delayLineDataIn2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn2_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn2_1 <= delayLineEnd1_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn2_process;\n\n\n  delayLineEnd2_signed <= signed(delayLineEnd2);\n\n  delayLineDataIn3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn3_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn3_1 <= delayLineEnd2_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn3_process;\n\n\n  delayLineEnd3_signed <= signed(delayLineEnd3);\n\n  delayLineDataIn4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn4_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn4_1 <= delayLineEnd3_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn4_process;\n\n\n  delayLineEnd4_signed <= signed(delayLineEnd4);\n\n  delayLineDataIn5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn5_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn5_1 <= delayLineEnd4_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn5_process;\n\n\n  delayLineEnd5_signed <= signed(delayLineEnd5);\n\n  delayLineDataIn6_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn6_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn6_1 <= delayLineEnd5_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn6_process;\n\n\n  delayLineEnd6_signed <= signed(delayLineEnd6);\n\n  delayLineDataIn7_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn7_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn7_1 <= delayLineEnd6_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn7_process;\n\n\n  -- Coefficient table for multiplier6\n  coeffTable6_output : PROCESS (rdAddr6)\n  BEGIN\n    CASE rdAddr6 IS\n      WHEN '0' =>\n        coeffTableOut6 <= to_signed(16#05068#, 17);\n      WHEN '1' =>\n        coeffTableOut6 <= to_signed(16#00000#, 17);\n      WHEN OTHERS => \n        coeffTableOut6 <= to_signed(16#00000#, 17);\n    END CASE;\n  END PROCESS coeffTable6_output;\n\n\n  coeffTableRegP6_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableRegP6_1 <= coeffTableOut6;\n      END IF;\n    END IF;\n  END PROCESS coeffTableRegP6_process;\n\n\n  coeffTableReg6_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      coeffTableReg6_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableReg6_1 <= coeffTableRegP6_1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableReg6_process;\n\n\n  -- Coefficient table for multiplier5\n  coeffTable5_output : PROCESS (rdAddr5)\n  BEGIN\n    CASE rdAddr5 IS\n      WHEN '0' =>\n        coeffTableOut5 <= to_signed(16#00BA3#, 17);\n      WHEN '1' =>\n        coeffTableOut5 <= to_signed(-16#01813#, 17);\n      WHEN OTHERS => \n        coeffTableOut5 <= to_signed(16#00000#, 17);\n    END CASE;\n  END PROCESS coeffTable5_output;\n\n\n  coeffTableRegP5_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableRegP5_1 <= coeffTableOut5;\n      END IF;\n    END IF;\n  END PROCESS coeffTableRegP5_process;\n\n\n  coeffTableReg5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      coeffTableReg5_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableReg5_1 <= coeffTableRegP5_1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableReg5_process;\n\n\n  -- Coefficient table for multiplier4\n  coeffTable4_output : PROCESS (rdAddr4)\n  BEGIN\n    CASE rdAddr4 IS\n      WHEN '0' =>\n        coeffTableOut4 <= to_signed(16#002FB#, 17);\n      WHEN '1' =>\n        coeffTableOut4 <= to_signed(-16#005FC#, 17);\n      WHEN OTHERS => \n        coeffTableOut4 <= to_signed(16#00000#, 17);\n    END CASE;\n  END PROCESS coeffTable4_output;\n\n\n  coeffTableRegP4_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableRegP4_1 <= coeffTableOut4;\n      END IF;\n    END IF;\n  END PROCESS coeffTableRegP4_process;\n\n\n  coeffTableReg4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      coeffTableReg4_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableReg4_1 <= coeffTableRegP4_1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableReg4_process;\n\n\n  -- Coefficient table for multiplier3\n  coeffTable3_output : PROCESS (rdAddr3)\n  BEGIN\n    CASE rdAddr3 IS\n      WHEN '0' =>\n        coeffTableOut3 <= to_signed(16#00093#, 17);\n      WHEN '1' =>\n        coeffTableOut3 <= to_signed(-16#00161#, 17);\n      WHEN OTHERS => \n        coeffTableOut3 <= to_signed(16#00000#, 17);\n    END CASE;\n  END PROCESS coeffTable3_output;\n\n\n  coeffTableRegP3_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableRegP3_1 <= coeffTableOut3;\n      END IF;\n    END IF;\n  END PROCESS coeffTableRegP3_process;\n\n\n  coeffTableReg3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      coeffTableReg3_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableReg3_1 <= coeffTableRegP3_1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableReg3_process;\n\n\n  -- Coefficient table for multiplier2\n  coeffTable2_output : PROCESS (rdAddr2)\n  BEGIN\n    CASE rdAddr2 IS\n      WHEN '0' =>\n        coeffTableOut2 <= to_signed(16#00011#, 17);\n      WHEN '1' =>\n        coeffTableOut2 <= to_signed(-16#00036#, 17);\n      WHEN OTHERS => \n        coeffTableOut2 <= to_signed(16#00000#, 17);\n    END CASE;\n  END PROCESS coeffTable2_output;\n\n\n  coeffTableRegP2_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableRegP2_1 <= coeffTableOut2;\n      END IF;\n    END IF;\n  END PROCESS coeffTableRegP2_process;\n\n\n  coeffTableReg2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      coeffTableReg2_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableReg2_1 <= coeffTableRegP2_1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableReg2_process;\n\n\n  -- Coefficient table for multiplier1\n  coeffTable1_output : PROCESS (rdAddr1)\n  BEGIN\n    CASE rdAddr1 IS\n      WHEN '0' =>\n        coeffTableOut1 <= to_signed(16#00001#, 17);\n      WHEN '1' =>\n        coeffTableOut1 <= to_signed(-16#00004#, 17);\n      WHEN OTHERS => \n        coeffTableOut1 <= to_signed(16#00000#, 17);\n    END CASE;\n  END PROCESS coeffTable1_output;\n\n\n  coeffTableRegP1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableRegP1_1 <= coeffTableOut1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableRegP1_process;\n\n\n  coeffTableReg1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      coeffTableReg1_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableReg1_1 <= coeffTableRegP1_1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableReg1_process;\n\n\n  sumIn <= to_signed(0, 33);\n\n  filterDelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      sumOut <= to_signed(0, 33);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        sumOut <= sumIn;\n      END IF;\n    END IF;\n  END PROCESS filterDelay_process;\n\n\n  sumOut_5_signed <= signed(sumOut_5);\n\n  sumOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      sumOutReg_1 <= to_signed(0, 33);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        sumOutReg_1 <= sumOut_5_signed;\n      END IF;\n    END IF;\n  END PROCESS sumOutReg_process;\n\n\n  \n  accSwitchOut <= accDataOut_1 WHEN accumulate = '0' ELSE\n      accDataOut;\n\n  accAdderOut <= accSwitchOut + sumOutReg_1;\n\n  accDataOut_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      accDataOut_1 <= to_signed(0, 33);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        accDataOut_1 <= accAdderOut;\n      END IF;\n    END IF;\n  END PROCESS accDataOut_2_process;\n\n\n  converterOut <= resize(accDataOut_1, 34);\n\n  dout_re_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dout_re_1 <= to_signed(0, 34);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND validOutLookahead_1 = '1' THEN\n        dout_re_1 <= converterOut;\n      END IF;\n    END IF;\n  END PROCESS dout_re_process;\n\n\n  dataZero <= to_signed(0, 34);\n\n  \n  subfilterOutTmp_1_tmp <= dout_re_1 WHEN notValid = '0' ELSE\n      dataZero;\n\n  subfilterOutTmp_1 <= std_logic_vector(subfilterOutTmp_1_tmp);\n\nEND rtl;\n\n"},{"name":"FirRdyLogic_block2.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\FirRdyLogic_block2.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: FirRdyLogic_block2\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/FirRdyLogic\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY FirRdyLogic_block2 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dinSwitch                         :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        dinVldSwitch                      :   IN    std_logic;\n        coeff                             :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        haltProcess                       :   IN    std_logic;\n        dinSM                             :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        dinVldSM                          :   OUT   std_logic\n        );\nEND FirRdyLogic_block2;\n\n\nARCHITECTURE rtl OF FirRdyLogic_block2 IS\n\n  -- Signals\n  SIGNAL dinSwitch_signed                 : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL coeff_signed                     : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL syncReset                        : std_logic;\n  SIGNAL firRdy_state                     : std_logic;  -- ufix1\n  SIGNAL firRdy_readyReg                  : std_logic;\n  SIGNAL firRdy_count                     : std_logic;  -- ufix1\n  SIGNAL firRdy_state_next                : std_logic;  -- ufix1\n  SIGNAL firRdy_readyReg_next             : std_logic;\n  SIGNAL firRdy_count_next                : std_logic;  -- ufix1\n  SIGNAL readySM                          : std_logic;\n  SIGNAL dinSM_tmp                        : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL coeffS                           : signed(16 DOWNTO 0);  -- sfix17_En12\n\nBEGIN\n  dinSwitch_signed <= signed(dinSwitch);\n\n  coeff_signed <= signed(coeff);\n\n  syncReset <= '0';\n\n  -- rdyLogic\n  firRdy_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      firRdy_state <= '0';\n      firRdy_readyReg <= '1';\n      firRdy_count <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        firRdy_state <= firRdy_state_next;\n        firRdy_readyReg <= firRdy_readyReg_next;\n        firRdy_count <= firRdy_count_next;\n      END IF;\n    END IF;\n  END PROCESS firRdy_process;\n\n  firRdy_output : PROCESS (coeff_signed, dinSwitch_signed, dinVldSwitch, firRdy_count, firRdy_readyReg,\n       firRdy_state, haltProcess, syncReset)\n    VARIABLE out2 : std_logic;\n    VARIABLE add_cast : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp : unsigned(1 DOWNTO 0);\n  BEGIN\n    add_temp := to_unsigned(16#0#, 2);\n    add_cast := to_unsigned(16#0#, 2);\n    firRdy_count_next <= firRdy_count;\n    IF (( NOT haltProcess) AND ( NOT syncReset)) = '1' THEN \n      CASE firRdy_state IS\n        WHEN '0' =>\n          dinSM_tmp <= dinSwitch_signed;\n          out2 := dinVldSwitch;\n          coeffS <= coeff_signed;\n          firRdy_state_next <= '0';\n          firRdy_readyReg_next <= '1';\n          IF dinVldSwitch = '1' THEN \n            firRdy_state_next <= '1';\n            firRdy_readyReg_next <= '0';\n          END IF;\n        WHEN '1' =>\n          firRdy_readyReg_next <= '1';\n          firRdy_state_next <= '0';\n          dinSM_tmp <= to_signed(16#00000#, 17);\n          coeffS <= to_signed(16#00000#, 17);\n          out2 := '0';\n        WHEN OTHERS => \n          dinSM_tmp <= to_signed(16#00000#, 17);\n          out2 := '0';\n          coeffS <= to_signed(16#00000#, 17);\n          firRdy_state_next <= '0';\n          firRdy_readyReg_next <= '1';\n      END CASE;\n    ELSE \n      firRdy_state_next <= '0';\n      firRdy_readyReg_next <= '0';\n      dinSM_tmp <= to_signed(16#00000#, 17);\n      out2 := '0';\n      coeffS <= to_signed(16#00000#, 17);\n    END IF;\n    IF (dinVldSwitch = '1' OR (firRdy_count > '0')) OR out2 = '1' THEN \n      IF ((firRdy_count = '0') OR haltProcess = '1') OR syncReset = '1' THEN \n        firRdy_count_next <= '0';\n      ELSE \n        add_cast := '0' & firRdy_count;\n        add_temp := add_cast + to_unsigned(16#1#, 2);\n        firRdy_count_next <= add_temp(0);\n      END IF;\n    END IF;\n    readySM <= firRdy_readyReg;\n    dinVldSM <= out2;\n  END PROCESS firRdy_output;\n\n\n  dinSM <= std_logic_vector(dinSM_tmp);\n\nEND rtl;\n\n"},{"name":"Addressable_Delay_Line_block9.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block9.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Addressable_Delay_Line_block9\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- Addressable Delay Line\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Addressable_Delay_Line_block9 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        wrEn                              :   IN    std_logic;\n        delayLineEnd                      :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En12\n        );\nEND Addressable_Delay_Line_block9;\n\n\nARCHITECTURE rtl OF Addressable_Delay_Line_block9 IS\n\n  -- Signals\n  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayedSignals1                  : signed(16 DOWNTO 0);  -- sfix17_En12\n\nBEGIN\n  dataIn_signed <= signed(dataIn);\n\n  delay0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals0 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND wrEn = '1' THEN\n        delayedSignals0 <= dataIn_signed;\n      END IF;\n    END IF;\n  END PROCESS delay0_process;\n\n\n  delay1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND wrEn = '1' THEN\n        delayedSignals1 <= delayedSignals0;\n      END IF;\n    END IF;\n  END PROCESS delay1_process;\n\n\n  delayLineEnd <= std_logic_vector(delayedSignals1);\n\nEND rtl;\n\n"},{"name":"Addressable_Delay_Line_block10.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block10.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Addressable_Delay_Line_block10\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable Delay Line\n-- Hierarchy Level: 3\n-- Model version: 17.90\n-- \n-- Addressable Delay Line\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Addressable_Delay_Line_block10 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        validIn                           :   IN    std_logic;\n        rdAddr                            :   IN    std_logic;  -- ufix1\n        dataOut                           :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En12\n        );\nEND Addressable_Delay_Line_block10;\n\n\nARCHITECTURE rtl OF Addressable_Delay_Line_block10 IS\n\n  -- Signals\n  SIGNAL rdCompare                        : std_logic;\n  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL ZEROCONST                        : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL switchDataOut                    : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL dataOut_tmp                      : signed(16 DOWNTO 0);  -- sfix17_En12\n\nBEGIN\n  \n  rdCompare <= '1' WHEN rdAddr > '0' ELSE\n      '0';\n\n  dataIn_signed <= signed(dataIn);\n\n  delay0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayedSignals0 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND validIn = '1' THEN\n        delayedSignals0 <= dataIn_signed;\n      END IF;\n    END IF;\n  END PROCESS delay0_process;\n\n\n  ZEROCONST <= to_signed(16#00000#, 17);\n\n  \n  switchDataOut <= delayedSignals0 WHEN rdCompare = '0' ELSE\n      ZEROCONST;\n\n  dataOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataOut_tmp <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        dataOut_tmp <= switchDataOut;\n      END IF;\n    END IF;\n  END PROCESS dataOutReg_process;\n\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\nEND rtl;\n\n"},{"name":"FIRPartlySerial_block2.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\FIRPartlySerial_block2.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: FIRPartlySerial_block2\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.DECIMATOR_pkg.ALL;\n\nENTITY FIRPartlySerial_block2 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        filterInput                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n        ctrl                              :   IN    std_logic;\n        subfilterOutTmp_2                 :   OUT   std_logic_vector(33 DOWNTO 0);  -- sfix34_En28\n        subfilterOutTmp_vld2              :   OUT   std_logic\n        );\nEND FIRPartlySerial_block2;\n\n\nARCHITECTURE rtl OF FIRPartlySerial_block2 IS\n\n  -- Component Declarations\n  COMPONENT FirRdyLogic_block2\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dinSwitch                       :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          dinVldSwitch                    :   IN    std_logic;\n          coeff                           :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          haltProcess                     :   IN    std_logic;\n          dinSM                           :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          dinVldSM                        :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT Addressable_Delay_Line_block9\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          wrEn                            :   IN    std_logic;\n          delayLineEnd                    :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En12\n          );\n  END COMPONENT;\n\n  COMPONENT Addressable_Delay_Line_block10\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          validIn                         :   IN    std_logic;\n          rdAddr                          :   IN    std_logic;  -- ufix1\n          dataOut                         :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En12\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : FirRdyLogic_block2\n    USE ENTITY work.FirRdyLogic_block2(rtl);\n\n  FOR ALL : Addressable_Delay_Line_block9\n    USE ENTITY work.Addressable_Delay_Line_block9(rtl);\n\n  FOR ALL : Addressable_Delay_Line_block10\n    USE ENTITY work.Addressable_Delay_Line_block10(rtl);\n\n  -- Functions\n  -- HDLCODER_TO_STDLOGIC \n  FUNCTION hdlcoder_to_stdlogic(arg: boolean) RETURN std_logic IS\n  BEGIN\n    IF arg THEN\n      RETURN '1';\n    ELSE\n      RETURN '0';\n    END IF;\n  END FUNCTION;\n\n\n  -- Signals\n  SIGNAL coeff                            : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL haltProcess                      : std_logic;\n  SIGNAL dinSM                            : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL dinVldSM                         : std_logic;\n  SIGNAL nextDelayLineRdAddrReverse       : std_logic;  -- ufix1\n  SIGNAL rdCountReverse_1                 : std_logic;  -- ufix1\n  SIGNAL nextDelayLineWrAddr              : std_logic;  -- ufix1\n  SIGNAL wrCount_1                        : std_logic;  -- ufix1\n  SIGNAL nextDelayLineRdAddr              : std_logic;  -- ufix1\n  SIGNAL rdCount_1                        : std_logic;  -- ufix1\n  SIGNAL nextSharingCount                 : std_logic;  -- ufix1\n  SIGNAL sharingCount_1                   : std_logic;  -- ufix1\n  SIGNAL delayLineValidInP                : std_logic;\n  SIGNAL lastPhaseStrobe                  : std_logic;\n  SIGNAL delayLineShiftEnP                : std_logic;\n  SIGNAL delayLineShiftEn1_1              : std_logic;\n  SIGNAL delayLineShiftEn2_1              : std_logic;\n  SIGNAL delayLineShiftEn3_1              : std_logic;\n  SIGNAL delayLineShiftEn4_1              : std_logic;\n  SIGNAL delayLineShiftEn5_1              : std_logic;\n  SIGNAL delayLineShiftEn6_1              : std_logic;\n  SIGNAL delayLineShiftEn7_1              : std_logic;\n  SIGNAL validOutLookahead_reg            : std_logic_vector(6 DOWNTO 0);  -- ufix1 [7]\n  SIGNAL validOutLookahead_1              : std_logic;\n  SIGNAL vldOut_1                         : std_logic;\n  SIGNAL notValid                         : std_logic;\n  SIGNAL rdAddr0_1                        : std_logic;  -- ufix1\n  SIGNAL rdAddr1                          : std_logic;  -- ufix1\n  SIGNAL rdAddr2                          : std_logic;  -- ufix1\n  SIGNAL rdAddr3                          : std_logic;  -- ufix1\n  SIGNAL rdAddr4                          : std_logic;  -- ufix1\n  SIGNAL rdAddr5                          : std_logic;  -- ufix1\n  SIGNAL rdAddr6                          : std_logic;  -- ufix1\n  SIGNAL rdAddr7                          : std_logic;  -- ufix1\n  SIGNAL rdAddrEndZero                    : std_logic;\n  SIGNAL finalSumValidPipe_reg            : std_logic_vector(5 DOWNTO 0);  -- ufix1 [6]\n  SIGNAL accumulate                       : std_logic;\n  SIGNAL accDataOut                       : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL coeffTableOut6                   : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffTableRegP6_1                : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17_En16\n  SIGNAL coeffTableReg6_1                 : signed(16 DOWNTO 0);  -- sfix17_En16\n  SIGNAL coeffNonZero                     : std_logic;\n  SIGNAL gainOut                          : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL delayLineEnd0                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd0_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn1_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineEnd1                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd1_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn2_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineEnd2                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd2_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn3_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineEnd3                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd3_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn4_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineEnd4                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd4_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn5_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineEnd5                    : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineEnd5_signed             : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataIn6_1               : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLineDataOut6                : std_logic_vector(16 DOWNTO 0);  -- ufix17\n  SIGNAL delayLineDataOut6_signed         : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL gainOut_1                        : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL gainOutDB                        : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL gainOutSwitch                    : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL filterDelay_reg                  : vector_of_signed34(0 TO 3);  -- sfix34 [4]\n  SIGNAL gainOutREG                       : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL sumOut_5                         : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL sumOutReg_1                      : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL accDataOut_1                     : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL accSwitchOut                     : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL accAdderOut                      : signed(32 DOWNTO 0);  -- sfix33_En28\n  SIGNAL converterOut                     : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL dout_re_1                        : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL dataZero                         : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL subfilterOutTmp_2_tmp            : signed(33 DOWNTO 0);  -- sfix34_En28\n\nBEGIN\n  u_firRdyLogic : FirRdyLogic_block2\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dinSwitch => filterInput,  -- sfix17_En12\n              dinVldSwitch => ctrl,\n              coeff => std_logic_vector(coeff),  -- sfix17_En12\n              haltProcess => haltProcess,\n              dinSM => dinSM,  -- sfix17_En12\n              dinVldSM => dinVldSM\n              );\n\n  u_delayLine0 : Addressable_Delay_Line_block9\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => dinSM,  -- sfix17_En12\n              wrEn => delayLineValidInP,\n              delayLineEnd => delayLineEnd0  -- sfix17_En12\n              );\n\n  u_delayLine1 : Addressable_Delay_Line_block9\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn1_1),  -- sfix17_En12\n              wrEn => delayLineShiftEn1_1,\n              delayLineEnd => delayLineEnd1  -- sfix17_En12\n              );\n\n  u_delayLine2 : Addressable_Delay_Line_block9\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn2_1),  -- sfix17_En12\n              wrEn => delayLineShiftEn2_1,\n              delayLineEnd => delayLineEnd2  -- sfix17_En12\n              );\n\n  u_delayLine3 : Addressable_Delay_Line_block9\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn3_1),  -- sfix17_En12\n              wrEn => delayLineShiftEn3_1,\n              delayLineEnd => delayLineEnd3  -- sfix17_En12\n              );\n\n  u_delayLine4 : Addressable_Delay_Line_block9\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn4_1),  -- sfix17_En12\n              wrEn => delayLineShiftEn4_1,\n              delayLineEnd => delayLineEnd4  -- sfix17_En12\n              );\n\n  u_delayLine5 : Addressable_Delay_Line_block9\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn5_1),  -- sfix17_En12\n              wrEn => delayLineShiftEn5_1,\n              delayLineEnd => delayLineEnd5  -- sfix17_En12\n              );\n\n  u_delayLine6 : Addressable_Delay_Line_block10\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              dataIn => std_logic_vector(delayLineDataIn6_1),  -- sfix17_En12\n              validIn => delayLineShiftEn6_1,\n              rdAddr => rdAddr6,  -- ufix1\n              dataOut => delayLineDataOut6  -- sfix17_En12\n              );\n\n  coeff <= to_signed(16#00000#, 17);\n\n  haltProcess <= '0';\n\n  rdCountReverse_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdCountReverse_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdCountReverse_1 <= nextDelayLineRdAddrReverse;\n      END IF;\n    END IF;\n  END PROCESS rdCountReverse_process;\n\n\n  wrCount_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      wrCount_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        wrCount_1 <= nextDelayLineWrAddr;\n      END IF;\n    END IF;\n  END PROCESS wrCount_process;\n\n\n  rdCount_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdCount_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdCount_1 <= nextDelayLineRdAddr;\n      END IF;\n    END IF;\n  END PROCESS rdCount_process;\n\n\n  sharingCount_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      sharingCount_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        sharingCount_1 <= nextSharingCount;\n      END IF;\n    END IF;\n  END PROCESS sharingCount_process;\n\n\n  -- Input control counter combinatorial logic\n  InputControl_output : PROCESS (dinVldSM, rdCountReverse_1, rdCount_1, sharingCount_1, wrCount_1)\n    VARIABLE out4 : std_logic;\n    VARIABLE add_cast : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp : unsigned(1 DOWNTO 0);\n    VARIABLE add_cast_0 : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp_0 : unsigned(1 DOWNTO 0);\n    VARIABLE sub_cast : unsigned(1 DOWNTO 0);\n    VARIABLE sub_temp : unsigned(1 DOWNTO 0);\n    VARIABLE add_cast_1 : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp_1 : unsigned(1 DOWNTO 0);\n    VARIABLE add_cast_2 : unsigned(1 DOWNTO 0);\n    VARIABLE add_temp_2 : unsigned(1 DOWNTO 0);\n  BEGIN\n    add_temp := to_unsigned(16#0#, 2);\n    add_temp_0 := to_unsigned(16#0#, 2);\n    sub_temp := to_unsigned(16#0#, 2);\n    add_temp_1 := to_unsigned(16#0#, 2);\n    add_temp_2 := to_unsigned(16#0#, 2);\n    add_cast_2 := to_unsigned(16#0#, 2);\n    add_cast_1 := to_unsigned(16#0#, 2);\n    sub_cast := to_unsigned(16#0#, 2);\n    add_cast_0 := to_unsigned(16#0#, 2);\n    add_cast := to_unsigned(16#0#, 2);\n    delayLineValidInP <= hdlcoder_to_stdlogic((sharingCount_1 = '0') AND (dinVldSM = '1'));\n    lastPhaseStrobe <= sharingCount_1;\n    IF (dinVldSM = '1') OR (sharingCount_1 > '0') THEN \n      IF sharingCount_1 = '1' THEN \n        nextSharingCount <= '0';\n      ELSE \n        add_cast := '0' & sharingCount_1;\n        add_temp := add_cast + to_unsigned(16#1#, 2);\n        nextSharingCount <= add_temp(0);\n      END IF;\n    ELSE \n      nextSharingCount <= sharingCount_1;\n    END IF;\n    IF dinVldSM = '1' THEN \n      IF wrCount_1 = '1' THEN \n        out4 := '0';\n      ELSE \n        add_cast_0 := '0' & wrCount_1;\n        add_temp_0 := add_cast_0 + to_unsigned(16#1#, 2);\n        out4 := add_temp_0(0);\n      END IF;\n    ELSE \n      out4 := wrCount_1;\n    END IF;\n    IF (rdCount_1 /= out4) OR (dinVldSM = '1') THEN \n      IF rdCount_1 = '0' THEN \n        nextDelayLineRdAddr <= '1';\n      ELSE \n        sub_cast := '0' & rdCount_1;\n        sub_temp := sub_cast - to_unsigned(16#1#, 2);\n        nextDelayLineRdAddr <= sub_temp(0);\n      END IF;\n    ELSE \n      nextDelayLineRdAddr <= rdCount_1;\n    END IF;\n    IF (sharingCount_1 > '0') OR (dinVldSM = '1') THEN \n      IF sharingCount_1 = '1' THEN \n        IF wrCount_1 = '1' THEN \n          nextDelayLineRdAddrReverse <= '0';\n        ELSE \n          add_cast_2 := '0' & wrCount_1;\n          add_temp_2 := add_cast_2 + to_unsigned(16#1#, 2);\n          nextDelayLineRdAddrReverse <= add_temp_2(0);\n        END IF;\n      ELSIF rdCountReverse_1 = '1' THEN \n        nextDelayLineRdAddrReverse <= '0';\n      ELSE \n        add_cast_1 := '0' & rdCountReverse_1;\n        add_temp_1 := add_cast_1 + to_unsigned(16#1#, 2);\n        nextDelayLineRdAddrReverse <= add_temp_1(0);\n      END IF;\n    ELSE \n      nextDelayLineRdAddrReverse <= rdCountReverse_1;\n    END IF;\n    nextDelayLineWrAddr <= out4;\n  END PROCESS InputControl_output;\n\n\n  delayLineShiftEn0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEnP <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEnP <= lastPhaseStrobe;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn0_process;\n\n\n  delayLineShiftEn1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn1_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn1_1 <= delayLineShiftEnP;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn1_process;\n\n\n  delayLineShiftEn2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn2_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn2_1 <= delayLineShiftEn1_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn2_process;\n\n\n  delayLineShiftEn3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn3_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn3_1 <= delayLineShiftEn2_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn3_process;\n\n\n  delayLineShiftEn4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn4_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn4_1 <= delayLineShiftEn3_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn4_process;\n\n\n  delayLineShiftEn5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn5_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn5_1 <= delayLineShiftEn4_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn5_process;\n\n\n  delayLineShiftEn6_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn6_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn6_1 <= delayLineShiftEn5_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn6_process;\n\n\n  delayLineShiftEn7_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineShiftEn7_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineShiftEn7_1 <= delayLineShiftEn6_1;\n      END IF;\n    END IF;\n  END PROCESS delayLineShiftEn7_process;\n\n\n  validOutLookahead_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      validOutLookahead_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        validOutLookahead_reg(0) <= delayLineShiftEn7_1;\n        validOutLookahead_reg(6 DOWNTO 1) <= validOutLookahead_reg(5 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS validOutLookahead_process;\n\n  validOutLookahead_1 <= validOutLookahead_reg(6);\n\n  vldOut_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      vldOut_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        vldOut_1 <= validOutLookahead_1;\n      END IF;\n    END IF;\n  END PROCESS vldOut_process;\n\n\n  notValid <=  NOT vldOut_1;\n\n  rdAddr0_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr0_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr0_1 <= sharingCount_1;\n      END IF;\n    END IF;\n  END PROCESS rdAddr0_process;\n\n\n  rdAddr0_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr1 <= rdAddr0_1;\n      END IF;\n    END IF;\n  END PROCESS rdAddr0_2_process;\n\n\n  rdAddr1_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr2 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr2 <= rdAddr1;\n      END IF;\n    END IF;\n  END PROCESS rdAddr1_1_process;\n\n\n  rdAddr2_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr3 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr3 <= rdAddr2;\n      END IF;\n    END IF;\n  END PROCESS rdAddr2_1_process;\n\n\n  rdAddr3_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr4 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr4 <= rdAddr3;\n      END IF;\n    END IF;\n  END PROCESS rdAddr3_1_process;\n\n\n  rdAddr4_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr5 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr5 <= rdAddr4;\n      END IF;\n    END IF;\n  END PROCESS rdAddr4_1_process;\n\n\n  rdAddr5_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr6 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr6 <= rdAddr5;\n      END IF;\n    END IF;\n  END PROCESS rdAddr5_1_process;\n\n\n  rdAddr6_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      rdAddr7 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        rdAddr7 <= rdAddr6;\n      END IF;\n    END IF;\n  END PROCESS rdAddr6_1_process;\n\n\n  rdAddrEndZero <=  NOT rdAddr7;\n\n  finalSumValidPipe_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      finalSumValidPipe_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        finalSumValidPipe_reg(0) <= rdAddrEndZero;\n        finalSumValidPipe_reg(5 DOWNTO 1) <= finalSumValidPipe_reg(4 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS finalSumValidPipe_process;\n\n  accumulate <= finalSumValidPipe_reg(5);\n\n  accDataOut <= to_signed(0, 33);\n\n  -- Coefficient table for multiplier6\n  coeffTable6_output : PROCESS (rdAddr6)\n  BEGIN\n    CASE rdAddr6 IS\n      WHEN '0' =>\n        coeffTableOut6 <= to_signed(16#08000#, 17);\n      WHEN '1' =>\n        coeffTableOut6 <= to_signed(16#00000#, 17);\n      WHEN OTHERS => \n        coeffTableOut6 <= to_signed(16#00000#, 17);\n    END CASE;\n  END PROCESS coeffTable6_output;\n\n\n  coeffTableRegP6_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableRegP6_1 <= coeffTableOut6;\n      END IF;\n    END IF;\n  END PROCESS coeffTableRegP6_process;\n\n\n  coeffTableReg6_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      coeffTableReg6_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        coeffTableReg6_1 <= coeffTableRegP6_1;\n      END IF;\n    END IF;\n  END PROCESS coeffTableReg6_process;\n\n\n  \n  coeffNonZero <= '1' WHEN coeffTableReg6_1 /= to_signed(16#00000#, 17) ELSE\n      '0';\n\n  gainOut <= to_signed(0, 34);\n\n  delayLineEnd0_signed <= signed(delayLineEnd0);\n\n  delayLineDataIn1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn1_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn1_1 <= delayLineEnd0_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn1_process;\n\n\n  delayLineEnd1_signed <= signed(delayLineEnd1);\n\n  delayLineDataIn2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn2_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn2_1 <= delayLineEnd1_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn2_process;\n\n\n  delayLineEnd2_signed <= signed(delayLineEnd2);\n\n  delayLineDataIn3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn3_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn3_1 <= delayLineEnd2_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn3_process;\n\n\n  delayLineEnd3_signed <= signed(delayLineEnd3);\n\n  delayLineDataIn4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn4_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn4_1 <= delayLineEnd3_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn4_process;\n\n\n  delayLineEnd4_signed <= signed(delayLineEnd4);\n\n  delayLineDataIn5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn5_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn5_1 <= delayLineEnd4_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn5_process;\n\n\n  delayLineEnd5_signed <= signed(delayLineEnd5);\n\n  delayLineDataIn6_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLineDataIn6_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayLineDataIn6_1 <= delayLineEnd5_signed;\n      END IF;\n    END IF;\n  END PROCESS delayLineDataIn6_process;\n\n\n  delayLineDataOut6_signed <= signed(delayLineDataOut6);\n\n  gainOut_1 <= resize(delayLineDataOut6_signed & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 34);\n\n  filterDelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      gainOutDB <= to_signed(0, 34);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        gainOutDB <= gainOut_1;\n      END IF;\n    END IF;\n  END PROCESS filterDelay_process;\n\n\n  \n  gainOutSwitch <= gainOut WHEN coeffNonZero = '0' ELSE\n      gainOutDB;\n\n  filterDelay_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      filterDelay_reg <= (OTHERS => to_signed(0, 34));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        filterDelay_reg(0) <= gainOutSwitch;\n        filterDelay_reg(1 TO 3) <= filterDelay_reg(0 TO 2);\n      END IF;\n    END IF;\n  END PROCESS filterDelay_1_process;\n\n  gainOutREG <= filterDelay_reg(3);\n\n  sumOut_5 <= gainOutREG(32 DOWNTO 0);\n\n  sumOutReg_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      sumOutReg_1 <= to_signed(0, 33);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        sumOutReg_1 <= sumOut_5;\n      END IF;\n    END IF;\n  END PROCESS sumOutReg_process;\n\n\n  \n  accSwitchOut <= accDataOut_1 WHEN accumulate = '0' ELSE\n      accDataOut;\n\n  accAdderOut <= accSwitchOut + sumOutReg_1;\n\n  accDataOut_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      accDataOut_1 <= to_signed(0, 33);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        accDataOut_1 <= accAdderOut;\n      END IF;\n    END IF;\n  END PROCESS accDataOut_2_process;\n\n\n  converterOut <= resize(accDataOut_1, 34);\n\n  dout_re_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dout_re_1 <= to_signed(0, 34);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND validOutLookahead_1 = '1' THEN\n        dout_re_1 <= converterOut;\n      END IF;\n    END IF;\n  END PROCESS dout_re_process;\n\n\n  dataZero <= to_signed(0, 34);\n\n  \n  subfilterOutTmp_2_tmp <= dout_re_1 WHEN notValid = '0' ELSE\n      dataZero;\n\n  subfilterOutTmp_2 <= std_logic_vector(subfilterOutTmp_2_tmp);\n\n  subfilterOutTmp_vld2 <= vldOut_1;\n\nEND rtl;\n\n"},{"name":"sumTree_firdecim_block.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\sumTree_firdecim_block.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: sumTree_firdecim_block\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/sumTree_firdecim\n-- Hierarchy Level: 2\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.DECIMATOR_pkg.ALL;\n\nENTITY sumTree_firdecim_block IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        accIn                             :   IN    vector_of_std_logic_vector34(0 TO 1);  -- sfix34_En28 [2]\n        subfilterOut_vld2                 :   IN    std_logic;\n        accOut                            :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En11\n        accOutVld                         :   OUT   std_logic\n        );\nEND sumTree_firdecim_block;\n\n\nARCHITECTURE rtl OF sumTree_firdecim_block IS\n\n  -- Signals\n  SIGNAL accIn_0                          : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL accIn_1                          : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL accS_1                           : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL accReg_1                         : signed(33 DOWNTO 0);  -- sfix34_En28\n  SIGNAL dout_cast                        : signed(15 DOWNTO 0);  -- sfix16_En11\n  SIGNAL accOut_tmp                       : signed(15 DOWNTO 0);  -- sfix16_En11\n  SIGNAL intdelay_reg                     : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]\n\nBEGIN\n  accIn_0 <= signed(accIn(0));\n\n  accIn_1 <= signed(accIn(1));\n\n  accS_1 <= accIn_0 + accIn_1;\n\n  intdelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      accReg_1 <= to_signed(0, 34);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        accReg_1 <= accS_1;\n      END IF;\n    END IF;\n  END PROCESS intdelay_process;\n\n\n  dout_cast <= accReg_1(32 DOWNTO 17);\n\n  intdelay_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      accOut_tmp <= to_signed(16#0000#, 16);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        accOut_tmp <= dout_cast;\n      END IF;\n    END IF;\n  END PROCESS intdelay_1_process;\n\n\n  accOut <= std_logic_vector(accOut_tmp);\n\n  intdelay_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      intdelay_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        intdelay_reg(0) <= subfilterOut_vld2;\n        intdelay_reg(1) <= intdelay_reg(0);\n      END IF;\n    END IF;\n  END PROCESS intdelay_2_process;\n\n  accOutVld <= intdelay_reg(1);\n\nEND rtl;\n\n"},{"name":"HBF2.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\HBF2.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: HBF2\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2\n-- Hierarchy Level: 1\n-- Model version: 17.90\n-- \n-- HDL FIR Decimation\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.DECIMATOR_pkg.ALL;\n\nENTITY HBF2 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        dataIn                            :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En12\n        validIn                           :   IN    std_logic;\n        dataOut                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En11\n        validOut                          :   OUT   std_logic\n        );\nEND HBF2;\n\n\nARCHITECTURE rtl OF HBF2 IS\n\n  -- Component Declarations\n  COMPONENT partlySerialCtrl_block\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          validIn                         :   IN    std_logic;\n          ctrl                            :   OUT   std_logic;\n          ready                           :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT FIRPartlySerial_block1\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          filterInput                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          ctrl                            :   IN    std_logic;\n          subfilterOutTmp_1               :   OUT   std_logic_vector(33 DOWNTO 0)  -- sfix34_En28\n          );\n  END COMPONENT;\n\n  COMPONENT FIRPartlySerial_block2\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          filterInput                     :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En12\n          ctrl                            :   IN    std_logic;\n          subfilterOutTmp_2               :   OUT   std_logic_vector(33 DOWNTO 0);  -- sfix34_En28\n          subfilterOutTmp_vld2            :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT sumTree_firdecim_block\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          accIn                           :   IN    vector_of_std_logic_vector34(0 TO 1);  -- sfix34_En28 [2]\n          subfilterOut_vld2               :   IN    std_logic;\n          accOut                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En11\n          accOutVld                       :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : partlySerialCtrl_block\n    USE ENTITY work.partlySerialCtrl_block(rtl);\n\n  FOR ALL : FIRPartlySerial_block1\n    USE ENTITY work.FIRPartlySerial_block1(rtl);\n\n  FOR ALL : FIRPartlySerial_block2\n    USE ENTITY work.FIRPartlySerial_block2(rtl);\n\n  FOR ALL : sumTree_firdecim_block\n    USE ENTITY work.sumTree_firdecim_block(rtl);\n\n  -- Signals\n  SIGNAL syncReset                        : std_logic;\n  SIGNAL ctrl                             : std_logic;\n  SIGNAL ready                            : std_logic;\n  SIGNAL vldAndRdy                        : std_logic;\n  SIGNAL dataIn_signed                    : signed(15 DOWNTO 0);  -- sfix16_En12\n  SIGNAL dataIn_cast                      : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL delayLine                        : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL vldAndRdy_1                      : std_logic;\n  SIGNAL delayLine_1                      : signed(16 DOWNTO 0);  -- sfix17_En12\n  SIGNAL subfilterOutTmp_vld2             : std_logic;\n  SIGNAL accIn                            : vector_of_std_logic_vector34(0 TO 1);  -- ufix34 [2]\n  SIGNAL accOut                           : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL accOutVld                        : std_logic;\n  SIGNAL ZERO_OUT                         : signed(15 DOWNTO 0);  -- sfix16_En11\n  SIGNAL accOut_signed                    : signed(15 DOWNTO 0);  -- sfix16_En11\n  SIGNAL muxOut                           : signed(15 DOWNTO 0);  -- sfix16_En11\n  SIGNAL dataOut_tmp                      : signed(15 DOWNTO 0);  -- sfix16_En11\n\nBEGIN\n  u_partlySerialCtrl : partlySerialCtrl_block\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              validIn => validIn,\n              ctrl => ctrl,\n              ready => ready\n              );\n\n  u_FIRDecim_phase_1 : FIRPartlySerial_block1\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              filterInput => std_logic_vector(delayLine),  -- sfix17_En12\n              ctrl => ctrl,\n              subfilterOutTmp_1 => accIn(0)  -- sfix34_En28\n              );\n\n  u_FIRDecim_phase_2 : FIRPartlySerial_block2\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              filterInput => std_logic_vector(delayLine_1),  -- sfix17_En12\n              ctrl => ctrl,\n              subfilterOutTmp_2 => accIn(1),  -- sfix34_En28\n              subfilterOutTmp_vld2 => subfilterOutTmp_vld2\n              );\n\n  u_FirDecimAccum_2 : sumTree_firdecim_block\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              accIn => accIn,  -- sfix34_En28 [2]\n              subfilterOut_vld2 => subfilterOutTmp_vld2,\n              accOut => accOut,  -- sfix16_En11\n              accOutVld => accOutVld\n              );\n\n  syncReset <= '0';\n\n  vldAndRdy <= validIn AND ready;\n\n  dataIn_signed <= signed(dataIn);\n\n  dataIn_cast <= resize(dataIn_signed, 17);\n\n  intdelay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLine <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          delayLine <= to_signed(16#00000#, 17);\n        ELSIF vldAndRdy = '1' THEN\n          delayLine <= dataIn_cast;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_process;\n\n\n  vldAndRdy_1 <= validIn AND ready;\n\n  intdelay_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayLine_1 <= to_signed(16#00000#, 17);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          delayLine_1 <= to_signed(16#00000#, 17);\n        ELSIF vldAndRdy_1 = '1' THEN\n          delayLine_1 <= delayLine;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_1_process;\n\n\n\n  ZERO_OUT <= to_signed(16#0000#, 16);\n\n  accOut_signed <= signed(accOut);\n\n  \n  muxOut <= ZERO_OUT WHEN accOutVld = '0' ELSE\n      accOut_signed;\n\n  intdelay_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      dataOut_tmp <= to_signed(16#0000#, 16);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          dataOut_tmp <= to_signed(16#0000#, 16);\n        ELSE \n          dataOut_tmp <= muxOut;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_2_process;\n\n\n  dataOut <= std_logic_vector(dataOut_tmp);\n\n  intdelay_3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      validOut <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF syncReset = '1' THEN\n          validOut <= '0';\n        ELSE \n          validOut <= accOutVld;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS intdelay_3_process;\n\n\nEND rtl;\n\n"},{"name":"DECIMATOR.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\DECIMATOR.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- \n-- -------------------------------------------------------------\n-- Rate and Clocking Details\n-- -------------------------------------------------------------\n-- Model base rate: 1e-06\n-- Target subsystem base rate: 1e-06\n-- \n-- \n-- Clock Enable  Sample Time\n-- -------------------------------------------------------------\n-- ce_out        1e-06\n-- -------------------------------------------------------------\n-- \n-- \n-- Output Signal                 Clock Enable  Sample Time\n-- -------------------------------------------------------------\n-- Out2                          ce_out        1e-06\n-- Out1                          ce_out        1e-06\n-- -------------------------------------------------------------\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: DECIMATOR\n-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR\n-- Hierarchy Level: 0\n-- Model version: 17.90\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY DECIMATOR IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        clk_enable                        :   IN    std_logic;\n        In1                               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n        In2                               :   IN    std_logic;\n        ce_out                            :   OUT   std_logic;\n        Out2                              :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En11\n        Out1                              :   OUT   std_logic\n        );\nEND DECIMATOR;\n\n\nARCHITECTURE rtl OF DECIMATOR IS\n\n  -- Component Declarations\n  COMPONENT CICDecimation\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n          validIn                         :   IN    std_logic;\n          dataOut                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n          validOut                        :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT DCF\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14\n          validIn                         :   IN    std_logic;\n          dataOut                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En13\n          validOut                        :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT HBF1\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En13\n          validIn                         :   IN    std_logic;\n          dataOut                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En12\n          validOut                        :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  COMPONENT HBF2\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          dataIn                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En12\n          validIn                         :   IN    std_logic;\n          dataOut                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En11\n          validOut                        :   OUT   std_logic\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : CICDecimation\n    USE ENTITY work.CICDecimation(rtl);\n\n  FOR ALL : DCF\n    USE ENTITY work.DCF(rtl);\n\n  FOR ALL : HBF1\n    USE ENTITY work.HBF1(rtl);\n\n  FOR ALL : HBF2\n    USE ENTITY work.HBF2(rtl);\n\n  -- Signals\n  SIGNAL CIC_Decimator_out1               : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL CIC_Decimator_out2               : std_logic;\n  SIGNAL DCF_out1                         : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL DCF_out2                         : std_logic;\n  SIGNAL HBF1_out1                        : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL HBF1_out2                        : std_logic;\n  SIGNAL HBF2_out1                        : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL HBF2_out2                        : std_logic;\n\nBEGIN\n  -- StartHere\n  u_CIC_Decimator_inst : CICDecimation\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => clk_enable,\n              dataIn => In1,  -- sfix16_En14\n              validIn => In2,\n              dataOut => CIC_Decimator_out1,  -- sfix16_En14\n              validOut => CIC_Decimator_out2\n              );\n\n  u_DCF : DCF\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => clk_enable,\n              dataIn => CIC_Decimator_out1,  -- sfix16_En14\n              validIn => CIC_Decimator_out2,\n              dataOut => DCF_out1,  -- sfix16_En13\n              validOut => DCF_out2\n              );\n\n  u_HBF1 : HBF1\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => clk_enable,\n              dataIn => DCF_out1,  -- sfix16_En13\n              validIn => DCF_out2,\n              dataOut => HBF1_out1,  -- sfix16_En12\n              validOut => HBF1_out2\n              );\n\n  u_HBF2 : HBF2\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => clk_enable,\n              dataIn => HBF1_out1,  -- sfix16_En12\n              validIn => HBF1_out2,\n              dataOut => HBF2_out1,  -- sfix16_En11\n              validOut => HBF2_out2\n              );\n\n  ce_out <= clk_enable;\n\n  Out2 <= HBF2_out1;\n\n  Out1 <= HBF2_out2;\n\nEND rtl;\n\n"},{"name":"DECIMATOR_pkg.vhd","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\DECIMATOR_pkg.vhd\n-- Created: 2026-01-30 11:58:51\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nPACKAGE DECIMATOR_pkg IS\n  TYPE vector_of_signed39 IS ARRAY (NATURAL RANGE <>) OF signed(38 DOWNTO 0);\n  TYPE vector_of_signed16 IS ARRAY (NATURAL RANGE <>) OF signed(15 DOWNTO 0);\n  TYPE vector_of_std_logic_vector16 IS ARRAY (NATURAL RANGE <>) OF std_logic_vector(15 DOWNTO 0);\n  TYPE vector_of_signed8 IS ARRAY (NATURAL RANGE <>) OF signed(7 DOWNTO 0);\n  TYPE vector_of_signed34 IS ARRAY (NATURAL RANGE <>) OF signed(33 DOWNTO 0);\n  TYPE vector_of_std_logic_vector34 IS ARRAY (NATURAL RANGE <>) OF std_logic_vector(33 DOWNTO 0);\nEND DECIMATOR_pkg;\n\n"},{"name":"DECIMATOR_compile.do","type":"scripts","group":"scripts","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\DECIMATOR_compile.do","tag":"","groupDisplay":"scripts","code":"vlib work\nvcom  DECIMATOR_pkg.vhd\nvcom  iSection.vhd\nvcom  dsSection.vhd\nvcom  cSection.vhd\nvcom  gcSection.vhd\nvcom  castSection.vhd\nvcom  CICDecimation.vhd\nvcom  FilterCoef.vhd\nvcom  FilterTapSystolicPreAddWvlIn.vhd\nvcom  subFilter.vhd\nvcom  Filter.vhd\nvcom  DCF.vhd\nvcom  partlySerialCtrl.vhd\nvcom  FirRdyLogic.vhd\nvcom  Addressable_Delay_Line.vhd\nvcom  Addressable_Delay_Line_block.vhd\nvcom  Addressable_Delay_Line_block1.vhd\nvcom  Addressable_Delay_Line_block2.vhd\nvcom  FilterTapSystolicPreAdd.vhd\nvcom  FIRPartlySerial.vhd\nvcom  FirRdyLogic_block.vhd\nvcom  Addressable_Delay_Line_block3.vhd\nvcom  Addressable_Delay_Line_block4.vhd\nvcom  FIRPartlySerial_block.vhd\nvcom  sumTree_firdecim.vhd\nvcom  HBF1.vhd\nvcom  partlySerialCtrl_block.vhd\nvcom  FirRdyLogic_block1.vhd\nvcom  Addressable_Delay_Line_block5.vhd\nvcom  Addressable_Delay_Line_block6.vhd\nvcom  Addressable_Delay_Line_block7.vhd\nvcom  Addressable_Delay_Line_block8.vhd\nvcom  FilterTapSystolicPreAdd_block.vhd\nvcom  FIRPartlySerial_block1.vhd\nvcom  FirRdyLogic_block2.vhd\nvcom  Addressable_Delay_Line_block9.vhd\nvcom  Addressable_Delay_Line_block10.vhd\nvcom  FIRPartlySerial_block2.vhd\nvcom  sumTree_firdecim_block.vhd\nvcom  HBF2.vhd\nvcom  DECIMATOR.vhd\n"},{"name":"DECIMATOR_map.txt","type":"scripts","group":"scripts","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\VHDL\\dsm_l2_sim_deci_cic_HDLgeneration\\DECIMATOR_map.txt","tag":"","groupDisplay":"scripts","code":" --> DECIMATOR_pkg\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/iSection --> iSection\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/dsSection --> dsSection\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/cSection --> cSection\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/gcSection --> gcSection\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/castSection --> castSection\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation --> CICDecimation\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/FilterCoef --> FilterCoef\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/subFilter/FilterTapSystolicPreAddWvlIn --> FilterTapSystolicPreAddWvlIn\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/subFilter --> subFilter\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter --> Filter\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF --> DCF\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/partlySerialCtrl --> partlySerialCtrl\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FirRdyLogic --> FirRdyLogic\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block1\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block2\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FilterTapSystolicPreAdd --> FilterTapSystolicPreAdd\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial --> FIRPartlySerial\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FirRdyLogic --> FirRdyLogic_block\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block3\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable Delay Line --> Addressable_Delay_Line_block4\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial --> FIRPartlySerial_block\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/sumTree_firdecim --> sumTree_firdecim\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1 --> HBF1\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/partlySerialCtrl --> partlySerialCtrl_block\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/FirRdyLogic --> FirRdyLogic_block1\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block5\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block6\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block7\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block8\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/FilterTapSystolicPreAdd --> FilterTapSystolicPreAdd_block\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial --> FIRPartlySerial_block1\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/FirRdyLogic --> FirRdyLogic_block2\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block9\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable Delay Line --> Addressable_Delay_Line_block10\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial --> FIRPartlySerial_block2\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/sumTree_firdecim --> sumTree_firdecim_block\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2 --> HBF2\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR --> DECIMATOR\n"},[],[],[]],"blocks":[],"rptComponent":"HDL"};