// Seed: 403523848
module module_0 (
    input tri1 id_0
);
  task id_2;
    input id_3;
  endtask
  always $display(1);
  wor id_4, id_5, id_6;
  wire id_7;
  wire id_8;
  wire id_9, id_10;
  tri0 id_11, id_12, id_13;
  assign id_12 = 1;
  assign id_11 = id_11;
  id_14 :
  assert property (@(id_7) id_3)
  else id_5 = id_5 == 1;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input wire id_2
);
  assign id_1 = id_0;
  id_4 :
  assert property (@(1) 1) disable id_5;
  final id_5 += id_2;
  id_6(
      .id_0(id_2),
      .id_1(id_5),
      .id_2(id_1),
      .id_3(id_0),
      .id_4(),
      .id_5(id_5),
      .id_6(1),
      .id_7(1),
      .id_8(),
      .id_9(id_4)
  );
  wire id_7;
  assign id_5 = (id_5);
  assign id_1 = id_2;
  wire id_8;
  assign id_4 = id_5;
  supply1 id_9, id_10;
  reg id_11;
  wire id_12, id_13;
  module_0(
      id_0
  ); id_14(
      .id_0(id_12 !=? 1),
      .id_1(""),
      .id_2(id_12),
      .id_3(1),
      .id_4(1),
      .id_5(1 << id_11),
      .id_6((1'b0) || id_9),
      .id_7(id_5),
      .id_8(id_12),
      .id_9(),
      .id_10(1'b0)
  );
  always $display(|id_9, id_12);
  wire id_15;
  wire id_16;
  always @(posedge id_9 + 1'd0) begin
    id_11 <= 1;
  end
endmodule
