/*
 * ACP_2_2 Wegistew documentation
 *
 * Copywight (C) 2014  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */

#ifndef ACP_2_2_SH_MASK_H
#define ACP_2_2_SH_MASK_H

#define ACP_DMA_CNTW_0__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_0__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_0__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_0__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_0__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_0__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_0__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_0__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_0__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_0__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_1__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_1__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_1__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_1__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_1__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_1__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_1__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_1__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_1__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_1__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_2__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_2__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_2__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_2__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_2__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_2__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_2__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_2__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_2__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_2__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_3__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_3__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_3__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_3__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_3__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_3__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_3__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_3__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_3__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_3__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_4__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_4__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_4__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_4__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_4__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_4__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_4__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_4__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_4__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_4__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_5__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_5__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_5__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_5__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_5__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_5__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_5__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_5__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_5__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_5__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_6__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_6__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_6__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_6__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_6__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_6__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_6__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_6__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_6__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_6__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_7__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_7__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_7__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_7__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_7__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_7__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_7__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_7__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_7__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_7__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_8__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_8__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_8__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_8__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_8__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_8__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_8__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_8__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_8__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_8__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_9__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_9__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_9__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_9__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_9__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_9__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_9__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_9__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_9__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_9__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_10__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_10__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_10__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_10__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_10__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_10__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_10__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_10__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_10__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_10__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_11__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_11__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_11__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_11__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_11__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_11__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_11__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_11__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_11__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_11__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_12__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_12__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_12__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_12__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_12__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_12__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_12__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_12__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_12__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_12__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_13__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_13__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_13__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_13__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_13__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_13__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_13__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_13__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_13__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_13__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_14__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_14__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_14__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_14__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_14__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_14__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_14__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_14__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_14__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_14__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_CNTW_15__DMAChWst_MASK 0x1
#define ACP_DMA_CNTW_15__DMAChWst__SHIFT 0x0
#define ACP_DMA_CNTW_15__DMAChWun_MASK 0x2
#define ACP_DMA_CNTW_15__DMAChWun__SHIFT 0x1
#define ACP_DMA_CNTW_15__DMAChIOCEn_MASK 0x4
#define ACP_DMA_CNTW_15__DMAChIOCEn__SHIFT 0x2
#define ACP_DMA_CNTW_15__Ciwcuwaw_DMA_En_MASK 0x8
#define ACP_DMA_CNTW_15__Ciwcuwaw_DMA_En__SHIFT 0x3
#define ACP_DMA_CNTW_15__DMAChGwacefuwWstEn_MASK 0x10
#define ACP_DMA_CNTW_15__DMAChGwacefuwWstEn__SHIFT 0x4
#define ACP_DMA_DSCW_STWT_IDX_0__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_0__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_1__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_1__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_2__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_2__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_3__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_3__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_4__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_4__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_5__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_5__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_6__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_6__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_7__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_7__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_8__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_8__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_9__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_9__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_10__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_10__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_11__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_11__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_12__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_12__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_13__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_13__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_14__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_14__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_STWT_IDX_15__DMAChDscwStwtIdx_MASK 0x3ff
#define ACP_DMA_DSCW_STWT_IDX_15__DMAChDscwStwtIdx__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_0__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_0__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_1__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_1__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_2__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_2__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_3__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_3__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_4__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_4__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_5__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_5__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_6__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_6__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_7__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_7__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_8__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_8__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_9__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_9__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_10__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_10__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_11__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_11__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_12__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_12__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_13__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_13__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_14__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_14__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_DSCW_CNT_15__DMAChDscwCnt_MASK 0x3ff
#define ACP_DMA_DSCW_CNT_15__DMAChDscwCnt__SHIFT 0x0
#define ACP_DMA_PWIO_0__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_0__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_1__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_1__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_2__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_2__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_3__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_3__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_4__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_4__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_5__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_5__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_6__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_6__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_7__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_7__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_8__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_8__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_9__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_9__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_10__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_10__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_11__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_11__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_12__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_12__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_13__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_13__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_14__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_14__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_PWIO_15__DMAChPwioWvw_MASK 0x1
#define ACP_DMA_PWIO_15__DMAChPwioWvw__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_0__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_0__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_1__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_1__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_2__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_2__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_3__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_3__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_4__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_4__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_5__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_5__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_6__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_6__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_7__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_7__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_8__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_8__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_9__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_9__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_10__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_10__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_11__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_11__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_12__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_12__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_13__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_13__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_14__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_14__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_DSCW_15__DMAChCuwDscwIdx_MASK 0x3ff
#define ACP_DMA_CUW_DSCW_15__DMAChCuwDscwIdx__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_0__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_0__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_1__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_1__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_2__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_2__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_3__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_3__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_4__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_4__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_5__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_5__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_6__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_6__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_7__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_7__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_8__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_8__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_9__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_9__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_10__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_10__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_11__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_11__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_12__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_12__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_13__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_13__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_14__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_14__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_CUW_TWANS_CNT_15__DMAChCuwTwansCnt_MASK 0x1ffff
#define ACP_DMA_CUW_TWANS_CNT_15__DMAChCuwTwansCnt__SHIFT 0x0
#define ACP_DMA_EWW_STS_0__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_0__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_0__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_0__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_1__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_1__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_1__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_1__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_2__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_2__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_2__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_2__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_3__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_3__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_3__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_3__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_4__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_4__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_4__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_4__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_5__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_5__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_5__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_5__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_6__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_6__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_6__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_6__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_7__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_7__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_7__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_7__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_8__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_8__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_8__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_8__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_9__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_9__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_9__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_9__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_10__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_10__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_10__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_10__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_11__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_11__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_11__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_11__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_12__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_12__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_12__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_12__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_13__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_13__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_13__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_13__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_14__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_14__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_14__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_14__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_EWW_STS_15__DMAChTewmEww_MASK 0x1
#define ACP_DMA_EWW_STS_15__DMAChTewmEww__SHIFT 0x0
#define ACP_DMA_EWW_STS_15__DMAChEwwCode_MASK 0x1e
#define ACP_DMA_EWW_STS_15__DMAChEwwCode__SHIFT 0x1
#define ACP_DMA_DESC_BASE_ADDW__DescwiptowBaseAddw_MASK 0xffffffff
#define ACP_DMA_DESC_BASE_ADDW__DescwiptowBaseAddw__SHIFT 0x0
#define ACP_DMA_DESC_MAX_NUM_DSCW__MaximumNumbewDescw_MASK 0xf
#define ACP_DMA_DESC_MAX_NUM_DSCW__MaximumNumbewDescw__SHIFT 0x0
#define ACP_DMA_CH_STS__DMAChSts_MASK 0xffff
#define ACP_DMA_CH_STS__DMAChSts__SHIFT 0x0
#define ACP_DMA_CH_GWOUP__DMAChanewGwouping_MASK 0x1
#define ACP_DMA_CH_GWOUP__DMAChanewGwouping__SHIFT 0x0
#define ACP_DSP0_CACHE_OFFSET0__Offset_MASK 0xfffffff
#define ACP_DSP0_CACHE_OFFSET0__Offset__SHIFT 0x0
#define ACP_DSP0_CACHE_OFFSET0__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP0_CACHE_OFFSET0__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP0_CACHE_SIZE0__Size_MASK 0xffffff
#define ACP_DSP0_CACHE_SIZE0__Size__SHIFT 0x0
#define ACP_DSP0_CACHE_SIZE0__PageEnabwe_MASK 0x80000000
#define ACP_DSP0_CACHE_SIZE0__PageEnabwe__SHIFT 0x1f
#define ACP_DSP0_CACHE_OFFSET1__Offset_MASK 0xfffffff
#define ACP_DSP0_CACHE_OFFSET1__Offset__SHIFT 0x0
#define ACP_DSP0_CACHE_OFFSET1__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP0_CACHE_OFFSET1__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP0_CACHE_SIZE1__Size_MASK 0xffffff
#define ACP_DSP0_CACHE_SIZE1__Size__SHIFT 0x0
#define ACP_DSP0_CACHE_SIZE1__PageEnabwe_MASK 0x80000000
#define ACP_DSP0_CACHE_SIZE1__PageEnabwe__SHIFT 0x1f
#define ACP_DSP0_CACHE_OFFSET2__Offset_MASK 0xfffffff
#define ACP_DSP0_CACHE_OFFSET2__Offset__SHIFT 0x0
#define ACP_DSP0_CACHE_OFFSET2__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP0_CACHE_OFFSET2__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP0_CACHE_SIZE2__Size_MASK 0xffffff
#define ACP_DSP0_CACHE_SIZE2__Size__SHIFT 0x0
#define ACP_DSP0_CACHE_SIZE2__PageEnabwe_MASK 0x80000000
#define ACP_DSP0_CACHE_SIZE2__PageEnabwe__SHIFT 0x1f
#define ACP_DSP0_CACHE_OFFSET3__Offset_MASK 0xfffffff
#define ACP_DSP0_CACHE_OFFSET3__Offset__SHIFT 0x0
#define ACP_DSP0_CACHE_OFFSET3__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP0_CACHE_OFFSET3__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP0_CACHE_SIZE3__Size_MASK 0xffffff
#define ACP_DSP0_CACHE_SIZE3__Size__SHIFT 0x0
#define ACP_DSP0_CACHE_SIZE3__PageEnabwe_MASK 0x80000000
#define ACP_DSP0_CACHE_SIZE3__PageEnabwe__SHIFT 0x1f
#define ACP_DSP0_CACHE_OFFSET4__Offset_MASK 0xfffffff
#define ACP_DSP0_CACHE_OFFSET4__Offset__SHIFT 0x0
#define ACP_DSP0_CACHE_OFFSET4__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP0_CACHE_OFFSET4__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP0_CACHE_SIZE4__Size_MASK 0xffffff
#define ACP_DSP0_CACHE_SIZE4__Size__SHIFT 0x0
#define ACP_DSP0_CACHE_SIZE4__PageEnabwe_MASK 0x80000000
#define ACP_DSP0_CACHE_SIZE4__PageEnabwe__SHIFT 0x1f
#define ACP_DSP0_CACHE_OFFSET5__Offset_MASK 0xfffffff
#define ACP_DSP0_CACHE_OFFSET5__Offset__SHIFT 0x0
#define ACP_DSP0_CACHE_OFFSET5__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP0_CACHE_OFFSET5__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP0_CACHE_SIZE5__Size_MASK 0xffffff
#define ACP_DSP0_CACHE_SIZE5__Size__SHIFT 0x0
#define ACP_DSP0_CACHE_SIZE5__PageEnabwe_MASK 0x80000000
#define ACP_DSP0_CACHE_SIZE5__PageEnabwe__SHIFT 0x1f
#define ACP_DSP0_CACHE_OFFSET6__Offset_MASK 0xfffffff
#define ACP_DSP0_CACHE_OFFSET6__Offset__SHIFT 0x0
#define ACP_DSP0_CACHE_OFFSET6__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP0_CACHE_OFFSET6__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP0_CACHE_SIZE6__Size_MASK 0xffffff
#define ACP_DSP0_CACHE_SIZE6__Size__SHIFT 0x0
#define ACP_DSP0_CACHE_SIZE6__PageEnabwe_MASK 0x80000000
#define ACP_DSP0_CACHE_SIZE6__PageEnabwe__SHIFT 0x1f
#define ACP_DSP0_CACHE_OFFSET7__Offset_MASK 0xfffffff
#define ACP_DSP0_CACHE_OFFSET7__Offset__SHIFT 0x0
#define ACP_DSP0_CACHE_OFFSET7__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP0_CACHE_OFFSET7__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP0_CACHE_SIZE7__Size_MASK 0xffffff
#define ACP_DSP0_CACHE_SIZE7__Size__SHIFT 0x0
#define ACP_DSP0_CACHE_SIZE7__PageEnabwe_MASK 0x80000000
#define ACP_DSP0_CACHE_SIZE7__PageEnabwe__SHIFT 0x1f
#define ACP_DSP0_CACHE_OFFSET8__Offset_MASK 0xfffffff
#define ACP_DSP0_CACHE_OFFSET8__Offset__SHIFT 0x0
#define ACP_DSP0_CACHE_OFFSET8__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP0_CACHE_OFFSET8__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP0_CACHE_SIZE8__Size_MASK 0xffffff
#define ACP_DSP0_CACHE_SIZE8__Size__SHIFT 0x0
#define ACP_DSP0_CACHE_SIZE8__PageEnabwe_MASK 0x80000000
#define ACP_DSP0_CACHE_SIZE8__PageEnabwe__SHIFT 0x1f
#define ACP_DSP0_NONCACHE_OFFSET0__Offset_MASK 0xfffffff
#define ACP_DSP0_NONCACHE_OFFSET0__Offset__SHIFT 0x0
#define ACP_DSP0_NONCACHE_OFFSET0__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP0_NONCACHE_OFFSET0__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP0_NONCACHE_SIZE0__Size_MASK 0xffffff
#define ACP_DSP0_NONCACHE_SIZE0__Size__SHIFT 0x0
#define ACP_DSP0_NONCACHE_SIZE0__PageEnabwe_MASK 0x80000000
#define ACP_DSP0_NONCACHE_SIZE0__PageEnabwe__SHIFT 0x1f
#define ACP_DSP0_NONCACHE_OFFSET1__Offset_MASK 0xfffffff
#define ACP_DSP0_NONCACHE_OFFSET1__Offset__SHIFT 0x0
#define ACP_DSP0_NONCACHE_OFFSET1__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP0_NONCACHE_OFFSET1__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP0_NONCACHE_SIZE1__Size_MASK 0xffffff
#define ACP_DSP0_NONCACHE_SIZE1__Size__SHIFT 0x0
#define ACP_DSP0_NONCACHE_SIZE1__PageEnabwe_MASK 0x80000000
#define ACP_DSP0_NONCACHE_SIZE1__PageEnabwe__SHIFT 0x1f
#define ACP_DSP0_DEBUG_PC__DebugPC_MASK 0xffffffff
#define ACP_DSP0_DEBUG_PC__DebugPC__SHIFT 0x0
#define ACP_DSP0_NMI_SEW__NMISew_MASK 0x1
#define ACP_DSP0_NMI_SEW__NMISew__SHIFT 0x0
#define ACP_DSP0_CWKWST_CNTW__CwkEn_MASK 0x1
#define ACP_DSP0_CWKWST_CNTW__CwkEn__SHIFT 0x0
#define ACP_DSP0_CWKWST_CNTW__SoftWesetDSP_MASK 0x2
#define ACP_DSP0_CWKWST_CNTW__SoftWesetDSP__SHIFT 0x1
#define ACP_DSP0_CWKWST_CNTW__IntewnawSoftWesetMode_MASK 0x4
#define ACP_DSP0_CWKWST_CNTW__IntewnawSoftWesetMode__SHIFT 0x2
#define ACP_DSP0_CWKWST_CNTW__ExtewnawSoftWesetMode_MASK 0x8
#define ACP_DSP0_CWKWST_CNTW__ExtewnawSoftWesetMode__SHIFT 0x3
#define ACP_DSP0_CWKWST_CNTW__SoftWesetDSPDone_MASK 0x10
#define ACP_DSP0_CWKWST_CNTW__SoftWesetDSPDone__SHIFT 0x4
#define ACP_DSP0_CWKWST_CNTW__Cwk_ON_Status_MASK 0x20
#define ACP_DSP0_CWKWST_CNTW__Cwk_ON_Status__SHIFT 0x5
#define ACP_DSP0_WUNSTAWW__WunStawwCntw_MASK 0x1
#define ACP_DSP0_WUNSTAWW__WunStawwCntw__SHIFT 0x0
#define ACP_DSP0_OCD_HAWT_ON_WST__OCD_HAWT_ON_WST_MASK 0x1
#define ACP_DSP0_OCD_HAWT_ON_WST__OCD_HAWT_ON_WST__SHIFT 0x0
#define ACP_DSP0_WAIT_MODE__WaitMode_MASK 0x1
#define ACP_DSP0_WAIT_MODE__WaitMode__SHIFT 0x0
#define ACP_DSP0_VECT_SEW__StaticVectowSew_MASK 0x1
#define ACP_DSP0_VECT_SEW__StaticVectowSew__SHIFT 0x0
#define ACP_DSP0_DEBUG_WEG1__ACP_DSP_DEBUG_WEG1_MASK 0xffffffff
#define ACP_DSP0_DEBUG_WEG1__ACP_DSP_DEBUG_WEG1__SHIFT 0x0
#define ACP_DSP0_DEBUG_WEG2__ACP_DSP_DEBUG_WEG2_MASK 0xffffffff
#define ACP_DSP0_DEBUG_WEG2__ACP_DSP_DEBUG_WEG2__SHIFT 0x0
#define ACP_DSP0_DEBUG_WEG3__ACP_DSP_DEBUG_WEG3_MASK 0xffffffff
#define ACP_DSP0_DEBUG_WEG3__ACP_DSP_DEBUG_WEG3__SHIFT 0x0
#define ACP_DSP1_CACHE_OFFSET0__Offset_MASK 0xfffffff
#define ACP_DSP1_CACHE_OFFSET0__Offset__SHIFT 0x0
#define ACP_DSP1_CACHE_OFFSET0__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP1_CACHE_OFFSET0__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP1_CACHE_SIZE0__Size_MASK 0xffffff
#define ACP_DSP1_CACHE_SIZE0__Size__SHIFT 0x0
#define ACP_DSP1_CACHE_SIZE0__PageEnabwe_MASK 0x80000000
#define ACP_DSP1_CACHE_SIZE0__PageEnabwe__SHIFT 0x1f
#define ACP_DSP1_CACHE_OFFSET1__Offset_MASK 0xfffffff
#define ACP_DSP1_CACHE_OFFSET1__Offset__SHIFT 0x0
#define ACP_DSP1_CACHE_OFFSET1__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP1_CACHE_OFFSET1__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP1_CACHE_SIZE1__Size_MASK 0xffffff
#define ACP_DSP1_CACHE_SIZE1__Size__SHIFT 0x0
#define ACP_DSP1_CACHE_SIZE1__PageEnabwe_MASK 0x80000000
#define ACP_DSP1_CACHE_SIZE1__PageEnabwe__SHIFT 0x1f
#define ACP_DSP1_CACHE_OFFSET2__Offset_MASK 0xfffffff
#define ACP_DSP1_CACHE_OFFSET2__Offset__SHIFT 0x0
#define ACP_DSP1_CACHE_OFFSET2__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP1_CACHE_OFFSET2__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP1_CACHE_SIZE2__Size_MASK 0xffffff
#define ACP_DSP1_CACHE_SIZE2__Size__SHIFT 0x0
#define ACP_DSP1_CACHE_SIZE2__PageEnabwe_MASK 0x80000000
#define ACP_DSP1_CACHE_SIZE2__PageEnabwe__SHIFT 0x1f
#define ACP_DSP1_CACHE_OFFSET3__Offset_MASK 0xfffffff
#define ACP_DSP1_CACHE_OFFSET3__Offset__SHIFT 0x0
#define ACP_DSP1_CACHE_OFFSET3__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP1_CACHE_OFFSET3__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP1_CACHE_SIZE3__Size_MASK 0xffffff
#define ACP_DSP1_CACHE_SIZE3__Size__SHIFT 0x0
#define ACP_DSP1_CACHE_SIZE3__PageEnabwe_MASK 0x80000000
#define ACP_DSP1_CACHE_SIZE3__PageEnabwe__SHIFT 0x1f
#define ACP_DSP1_CACHE_OFFSET4__Offset_MASK 0xfffffff
#define ACP_DSP1_CACHE_OFFSET4__Offset__SHIFT 0x0
#define ACP_DSP1_CACHE_OFFSET4__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP1_CACHE_OFFSET4__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP1_CACHE_SIZE4__Size_MASK 0xffffff
#define ACP_DSP1_CACHE_SIZE4__Size__SHIFT 0x0
#define ACP_DSP1_CACHE_SIZE4__PageEnabwe_MASK 0x80000000
#define ACP_DSP1_CACHE_SIZE4__PageEnabwe__SHIFT 0x1f
#define ACP_DSP1_CACHE_OFFSET5__Offset_MASK 0xfffffff
#define ACP_DSP1_CACHE_OFFSET5__Offset__SHIFT 0x0
#define ACP_DSP1_CACHE_OFFSET5__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP1_CACHE_OFFSET5__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP1_CACHE_SIZE5__Size_MASK 0xffffff
#define ACP_DSP1_CACHE_SIZE5__Size__SHIFT 0x0
#define ACP_DSP1_CACHE_SIZE5__PageEnabwe_MASK 0x80000000
#define ACP_DSP1_CACHE_SIZE5__PageEnabwe__SHIFT 0x1f
#define ACP_DSP1_CACHE_OFFSET6__Offset_MASK 0xfffffff
#define ACP_DSP1_CACHE_OFFSET6__Offset__SHIFT 0x0
#define ACP_DSP1_CACHE_OFFSET6__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP1_CACHE_OFFSET6__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP1_CACHE_SIZE6__Size_MASK 0xffffff
#define ACP_DSP1_CACHE_SIZE6__Size__SHIFT 0x0
#define ACP_DSP1_CACHE_SIZE6__PageEnabwe_MASK 0x80000000
#define ACP_DSP1_CACHE_SIZE6__PageEnabwe__SHIFT 0x1f
#define ACP_DSP1_CACHE_OFFSET7__Offset_MASK 0xfffffff
#define ACP_DSP1_CACHE_OFFSET7__Offset__SHIFT 0x0
#define ACP_DSP1_CACHE_OFFSET7__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP1_CACHE_OFFSET7__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP1_CACHE_SIZE7__Size_MASK 0xffffff
#define ACP_DSP1_CACHE_SIZE7__Size__SHIFT 0x0
#define ACP_DSP1_CACHE_SIZE7__PageEnabwe_MASK 0x80000000
#define ACP_DSP1_CACHE_SIZE7__PageEnabwe__SHIFT 0x1f
#define ACP_DSP1_CACHE_OFFSET8__Offset_MASK 0xfffffff
#define ACP_DSP1_CACHE_OFFSET8__Offset__SHIFT 0x0
#define ACP_DSP1_CACHE_OFFSET8__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP1_CACHE_OFFSET8__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP1_CACHE_SIZE8__Size_MASK 0xffffff
#define ACP_DSP1_CACHE_SIZE8__Size__SHIFT 0x0
#define ACP_DSP1_CACHE_SIZE8__PageEnabwe_MASK 0x80000000
#define ACP_DSP1_CACHE_SIZE8__PageEnabwe__SHIFT 0x1f
#define ACP_DSP1_NONCACHE_OFFSET0__Offset_MASK 0xfffffff
#define ACP_DSP1_NONCACHE_OFFSET0__Offset__SHIFT 0x0
#define ACP_DSP1_NONCACHE_OFFSET0__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP1_NONCACHE_OFFSET0__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP1_NONCACHE_SIZE0__Size_MASK 0xffffff
#define ACP_DSP1_NONCACHE_SIZE0__Size__SHIFT 0x0
#define ACP_DSP1_NONCACHE_SIZE0__PageEnabwe_MASK 0x80000000
#define ACP_DSP1_NONCACHE_SIZE0__PageEnabwe__SHIFT 0x1f
#define ACP_DSP1_NONCACHE_OFFSET1__Offset_MASK 0xfffffff
#define ACP_DSP1_NONCACHE_OFFSET1__Offset__SHIFT 0x0
#define ACP_DSP1_NONCACHE_OFFSET1__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP1_NONCACHE_OFFSET1__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP1_NONCACHE_SIZE1__Size_MASK 0xffffff
#define ACP_DSP1_NONCACHE_SIZE1__Size__SHIFT 0x0
#define ACP_DSP1_NONCACHE_SIZE1__PageEnabwe_MASK 0x80000000
#define ACP_DSP1_NONCACHE_SIZE1__PageEnabwe__SHIFT 0x1f
#define ACP_DSP1_DEBUG_PC__DebugPC_MASK 0xffffffff
#define ACP_DSP1_DEBUG_PC__DebugPC__SHIFT 0x0
#define ACP_DSP1_NMI_SEW__NMISew_MASK 0x1
#define ACP_DSP1_NMI_SEW__NMISew__SHIFT 0x0
#define ACP_DSP1_CWKWST_CNTW__CwkEn_MASK 0x1
#define ACP_DSP1_CWKWST_CNTW__CwkEn__SHIFT 0x0
#define ACP_DSP1_CWKWST_CNTW__SoftWesetDSP_MASK 0x2
#define ACP_DSP1_CWKWST_CNTW__SoftWesetDSP__SHIFT 0x1
#define ACP_DSP1_CWKWST_CNTW__IntewnawSoftWesetMode_MASK 0x4
#define ACP_DSP1_CWKWST_CNTW__IntewnawSoftWesetMode__SHIFT 0x2
#define ACP_DSP1_CWKWST_CNTW__ExtewnawSoftWesetMode_MASK 0x8
#define ACP_DSP1_CWKWST_CNTW__ExtewnawSoftWesetMode__SHIFT 0x3
#define ACP_DSP1_CWKWST_CNTW__SoftWesetDSPDone_MASK 0x10
#define ACP_DSP1_CWKWST_CNTW__SoftWesetDSPDone__SHIFT 0x4
#define ACP_DSP1_CWKWST_CNTW__Cwk_ON_Status_MASK 0x20
#define ACP_DSP1_CWKWST_CNTW__Cwk_ON_Status__SHIFT 0x5
#define ACP_DSP1_WUNSTAWW__WunStawwCntw_MASK 0x1
#define ACP_DSP1_WUNSTAWW__WunStawwCntw__SHIFT 0x0
#define ACP_DSP1_OCD_HAWT_ON_WST__OCD_HAWT_ON_WST_MASK 0x1
#define ACP_DSP1_OCD_HAWT_ON_WST__OCD_HAWT_ON_WST__SHIFT 0x0
#define ACP_DSP1_WAIT_MODE__WaitMode_MASK 0x1
#define ACP_DSP1_WAIT_MODE__WaitMode__SHIFT 0x0
#define ACP_DSP1_VECT_SEW__StaticVectowSew_MASK 0x1
#define ACP_DSP1_VECT_SEW__StaticVectowSew__SHIFT 0x0
#define ACP_DSP1_DEBUG_WEG1__ACP_DSP_DEBUG_WEG1_MASK 0xffffffff
#define ACP_DSP1_DEBUG_WEG1__ACP_DSP_DEBUG_WEG1__SHIFT 0x0
#define ACP_DSP1_DEBUG_WEG2__ACP_DSP_DEBUG_WEG2_MASK 0xffffffff
#define ACP_DSP1_DEBUG_WEG2__ACP_DSP_DEBUG_WEG2__SHIFT 0x0
#define ACP_DSP1_DEBUG_WEG3__ACP_DSP_DEBUG_WEG3_MASK 0xffffffff
#define ACP_DSP1_DEBUG_WEG3__ACP_DSP_DEBUG_WEG3__SHIFT 0x0
#define ACP_DSP2_CACHE_OFFSET0__Offset_MASK 0xfffffff
#define ACP_DSP2_CACHE_OFFSET0__Offset__SHIFT 0x0
#define ACP_DSP2_CACHE_OFFSET0__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP2_CACHE_OFFSET0__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP2_CACHE_SIZE0__Size_MASK 0xffffff
#define ACP_DSP2_CACHE_SIZE0__Size__SHIFT 0x0
#define ACP_DSP2_CACHE_SIZE0__PageEnabwe_MASK 0x80000000
#define ACP_DSP2_CACHE_SIZE0__PageEnabwe__SHIFT 0x1f
#define ACP_DSP2_CACHE_OFFSET1__Offset_MASK 0xfffffff
#define ACP_DSP2_CACHE_OFFSET1__Offset__SHIFT 0x0
#define ACP_DSP2_CACHE_OFFSET1__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP2_CACHE_OFFSET1__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP2_CACHE_SIZE1__Size_MASK 0xffffff
#define ACP_DSP2_CACHE_SIZE1__Size__SHIFT 0x0
#define ACP_DSP2_CACHE_SIZE1__PageEnabwe_MASK 0x80000000
#define ACP_DSP2_CACHE_SIZE1__PageEnabwe__SHIFT 0x1f
#define ACP_DSP2_CACHE_OFFSET2__Offset_MASK 0xfffffff
#define ACP_DSP2_CACHE_OFFSET2__Offset__SHIFT 0x0
#define ACP_DSP2_CACHE_OFFSET2__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP2_CACHE_OFFSET2__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP2_CACHE_SIZE2__Size_MASK 0xffffff
#define ACP_DSP2_CACHE_SIZE2__Size__SHIFT 0x0
#define ACP_DSP2_CACHE_SIZE2__PageEnabwe_MASK 0x80000000
#define ACP_DSP2_CACHE_SIZE2__PageEnabwe__SHIFT 0x1f
#define ACP_DSP2_CACHE_OFFSET3__Offset_MASK 0xfffffff
#define ACP_DSP2_CACHE_OFFSET3__Offset__SHIFT 0x0
#define ACP_DSP2_CACHE_OFFSET3__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP2_CACHE_OFFSET3__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP2_CACHE_SIZE3__Size_MASK 0xffffff
#define ACP_DSP2_CACHE_SIZE3__Size__SHIFT 0x0
#define ACP_DSP2_CACHE_SIZE3__PageEnabwe_MASK 0x80000000
#define ACP_DSP2_CACHE_SIZE3__PageEnabwe__SHIFT 0x1f
#define ACP_DSP2_CACHE_OFFSET4__Offset_MASK 0xfffffff
#define ACP_DSP2_CACHE_OFFSET4__Offset__SHIFT 0x0
#define ACP_DSP2_CACHE_OFFSET4__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP2_CACHE_OFFSET4__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP2_CACHE_SIZE4__Size_MASK 0xffffff
#define ACP_DSP2_CACHE_SIZE4__Size__SHIFT 0x0
#define ACP_DSP2_CACHE_SIZE4__PageEnabwe_MASK 0x80000000
#define ACP_DSP2_CACHE_SIZE4__PageEnabwe__SHIFT 0x1f
#define ACP_DSP2_CACHE_OFFSET5__Offset_MASK 0xfffffff
#define ACP_DSP2_CACHE_OFFSET5__Offset__SHIFT 0x0
#define ACP_DSP2_CACHE_OFFSET5__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP2_CACHE_OFFSET5__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP2_CACHE_SIZE5__Size_MASK 0xffffff
#define ACP_DSP2_CACHE_SIZE5__Size__SHIFT 0x0
#define ACP_DSP2_CACHE_SIZE5__PageEnabwe_MASK 0x80000000
#define ACP_DSP2_CACHE_SIZE5__PageEnabwe__SHIFT 0x1f
#define ACP_DSP2_CACHE_OFFSET6__Offset_MASK 0xfffffff
#define ACP_DSP2_CACHE_OFFSET6__Offset__SHIFT 0x0
#define ACP_DSP2_CACHE_OFFSET6__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP2_CACHE_OFFSET6__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP2_CACHE_SIZE6__Size_MASK 0xffffff
#define ACP_DSP2_CACHE_SIZE6__Size__SHIFT 0x0
#define ACP_DSP2_CACHE_SIZE6__PageEnabwe_MASK 0x80000000
#define ACP_DSP2_CACHE_SIZE6__PageEnabwe__SHIFT 0x1f
#define ACP_DSP2_CACHE_OFFSET7__Offset_MASK 0xfffffff
#define ACP_DSP2_CACHE_OFFSET7__Offset__SHIFT 0x0
#define ACP_DSP2_CACHE_OFFSET7__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP2_CACHE_OFFSET7__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP2_CACHE_SIZE7__Size_MASK 0xffffff
#define ACP_DSP2_CACHE_SIZE7__Size__SHIFT 0x0
#define ACP_DSP2_CACHE_SIZE7__PageEnabwe_MASK 0x80000000
#define ACP_DSP2_CACHE_SIZE7__PageEnabwe__SHIFT 0x1f
#define ACP_DSP2_CACHE_OFFSET8__Offset_MASK 0xfffffff
#define ACP_DSP2_CACHE_OFFSET8__Offset__SHIFT 0x0
#define ACP_DSP2_CACHE_OFFSET8__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP2_CACHE_OFFSET8__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP2_CACHE_SIZE8__Size_MASK 0xffffff
#define ACP_DSP2_CACHE_SIZE8__Size__SHIFT 0x0
#define ACP_DSP2_CACHE_SIZE8__PageEnabwe_MASK 0x80000000
#define ACP_DSP2_CACHE_SIZE8__PageEnabwe__SHIFT 0x1f
#define ACP_DSP2_NONCACHE_OFFSET0__Offset_MASK 0xfffffff
#define ACP_DSP2_NONCACHE_OFFSET0__Offset__SHIFT 0x0
#define ACP_DSP2_NONCACHE_OFFSET0__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP2_NONCACHE_OFFSET0__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP2_NONCACHE_SIZE0__Size_MASK 0xffffff
#define ACP_DSP2_NONCACHE_SIZE0__Size__SHIFT 0x0
#define ACP_DSP2_NONCACHE_SIZE0__PageEnabwe_MASK 0x80000000
#define ACP_DSP2_NONCACHE_SIZE0__PageEnabwe__SHIFT 0x1f
#define ACP_DSP2_NONCACHE_OFFSET1__Offset_MASK 0xfffffff
#define ACP_DSP2_NONCACHE_OFFSET1__Offset__SHIFT 0x0
#define ACP_DSP2_NONCACHE_OFFSET1__OnionGawwicSew_MASK 0x80000000
#define ACP_DSP2_NONCACHE_OFFSET1__OnionGawwicSew__SHIFT 0x1f
#define ACP_DSP2_NONCACHE_SIZE1__Size_MASK 0xffffff
#define ACP_DSP2_NONCACHE_SIZE1__Size__SHIFT 0x0
#define ACP_DSP2_NONCACHE_SIZE1__PageEnabwe_MASK 0x80000000
#define ACP_DSP2_NONCACHE_SIZE1__PageEnabwe__SHIFT 0x1f
#define ACP_DSP2_DEBUG_PC__DebugPC_MASK 0xffffffff
#define ACP_DSP2_DEBUG_PC__DebugPC__SHIFT 0x0
#define ACP_DSP2_NMI_SEW__NMISew_MASK 0x1
#define ACP_DSP2_NMI_SEW__NMISew__SHIFT 0x0
#define ACP_DSP2_CWKWST_CNTW__CwkEn_MASK 0x1
#define ACP_DSP2_CWKWST_CNTW__CwkEn__SHIFT 0x0
#define ACP_DSP2_CWKWST_CNTW__SoftWesetDSP_MASK 0x2
#define ACP_DSP2_CWKWST_CNTW__SoftWesetDSP__SHIFT 0x1
#define ACP_DSP2_CWKWST_CNTW__IntewnawSoftWesetMode_MASK 0x4
#define ACP_DSP2_CWKWST_CNTW__IntewnawSoftWesetMode__SHIFT 0x2
#define ACP_DSP2_CWKWST_CNTW__ExtewnawSoftWesetMode_MASK 0x8
#define ACP_DSP2_CWKWST_CNTW__ExtewnawSoftWesetMode__SHIFT 0x3
#define ACP_DSP2_CWKWST_CNTW__SoftWesetDSPDone_MASK 0x10
#define ACP_DSP2_CWKWST_CNTW__SoftWesetDSPDone__SHIFT 0x4
#define ACP_DSP2_CWKWST_CNTW__Cwk_ON_Status_MASK 0x20
#define ACP_DSP2_CWKWST_CNTW__Cwk_ON_Status__SHIFT 0x5
#define ACP_DSP2_WUNSTAWW__WunStawwCntw_MASK 0x1
#define ACP_DSP2_WUNSTAWW__WunStawwCntw__SHIFT 0x0
#define ACP_DSP2_OCD_HAWT_ON_WST__OCD_HAWT_ON_WST_MASK 0x1
#define ACP_DSP2_OCD_HAWT_ON_WST__OCD_HAWT_ON_WST__SHIFT 0x0
#define ACP_DSP2_WAIT_MODE__WaitMode_MASK 0x1
#define ACP_DSP2_WAIT_MODE__WaitMode__SHIFT 0x0
#define ACP_DSP2_VECT_SEW__StaticVectowSew_MASK 0x1
#define ACP_DSP2_VECT_SEW__StaticVectowSew__SHIFT 0x0
#define ACP_DSP2_DEBUG_WEG1__ACP_DSP_DEBUG_WEG1_MASK 0xffffffff
#define ACP_DSP2_DEBUG_WEG1__ACP_DSP_DEBUG_WEG1__SHIFT 0x0
#define ACP_DSP2_DEBUG_WEG2__ACP_DSP_DEBUG_WEG2_MASK 0xffffffff
#define ACP_DSP2_DEBUG_WEG2__ACP_DSP_DEBUG_WEG2__SHIFT 0x0
#define ACP_DSP2_DEBUG_WEG3__ACP_DSP_DEBUG_WEG3_MASK 0xffffffff
#define ACP_DSP2_DEBUG_WEG3__ACP_DSP_DEBUG_WEG3__SHIFT 0x0
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBDataSwap_MASK 0x3
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBDataSwap__SHIFT 0x0
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBEnbMuwtWdWeq_MASK 0x4
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBEnbMuwtWdWeq__SHIFT 0x2
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBEnbMuwtWwWeq_MASK 0x18
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBEnbMuwtWwWeq__SHIFT 0x3
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBMaxWeadBuwst_MASK 0x60
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBMaxWeadBuwst__SHIFT 0x5
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBStawwEnb_MASK 0x80
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBStawwEnb__SHIFT 0x7
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBNackChkEnb_MASK 0x100
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBNackChkEnb__SHIFT 0x8
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBAdwWinViowChkEnb_MASK 0x200
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBAdwWinViowChkEnb__SHIFT 0x9
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBUwgEnb_MASK 0x400
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBUwgEnb__SHIFT 0xa
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBUwgCntMuwt_MASK 0x1800
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBUwgCntMuwt__SHIFT 0xb
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBStawwMode_MASK 0x2000
#define ACP_AXI2DAGB_ONION_CNTW__AXI2DAGBStawwMode__SHIFT 0xd
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WW__AXI2DAGBAdwWinViowOvew_MASK 0x2000000
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WW__AXI2DAGBAdwWinViowOvew__SHIFT 0x19
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WW__AXI2DAGBAdwWinViowSouwce_MASK 0x1c000000
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WW__AXI2DAGBAdwWinViowSouwce__SHIFT 0x1a
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WW__AXI2DAGBAdwWinViow_MASK 0x20000000
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WW__AXI2DAGBAdwWinViow__SHIFT 0x1d
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WW__AXI2DAGBNackOvew_MASK 0x40000000
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WW__AXI2DAGBNackOvew__SHIFT 0x1e
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WW__AXI2DAGBNackVaw_MASK 0x80000000
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WW__AXI2DAGBNackVaw__SHIFT 0x1f
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WD__AXI2DAGBAdwWinViowOvew_MASK 0x2000000
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WD__AXI2DAGBAdwWinViowOvew__SHIFT 0x19
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WD__AXI2DAGBAdwWinViowSouwce_MASK 0x1c000000
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WD__AXI2DAGBAdwWinViowSouwce__SHIFT 0x1a
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WD__AXI2DAGBAdwWinViow_MASK 0x20000000
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WD__AXI2DAGBAdwWinViow__SHIFT 0x1d
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WD__AXI2DAGBNackOvew_MASK 0x40000000
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WD__AXI2DAGBNackOvew__SHIFT 0x1e
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WD__AXI2DAGBNackVaw_MASK 0x80000000
#define ACP_AXI2DAGB_ONION_EWW_STATUS_WD__AXI2DAGBNackVaw__SHIFT 0x1f
#define ACP_DAGB_Onion_TwansPewf_Countew_Contwow__EnbDAGBTwansPewfCntw_MASK 0x1
#define ACP_DAGB_Onion_TwansPewf_Countew_Contwow__EnbDAGBTwansPewfCntw__SHIFT 0x0
#define ACP_DAGB_Onion_Ww_TwansPewf_Countew_Cuwwent__CuwDAGBTwansPewfCntwTime_MASK 0x1ffff
#define ACP_DAGB_Onion_Ww_TwansPewf_Countew_Cuwwent__CuwDAGBTwansPewfCntwTime__SHIFT 0x0
#define ACP_DAGB_Onion_Ww_TwansPewf_Countew_Cuwwent__CwwCuwDAGBTwansPewfCntw_MASK 0x80000000
#define ACP_DAGB_Onion_Ww_TwansPewf_Countew_Cuwwent__CwwCuwDAGBTwansPewfCntw__SHIFT 0x1f
#define ACP_DAGB_Onion_Ww_TwansPewf_Countew_Peak__PeakDAGBTwansPewfCntwTime_MASK 0x1ffff
#define ACP_DAGB_Onion_Ww_TwansPewf_Countew_Peak__PeakDAGBTwansPewfCntwTime__SHIFT 0x0
#define ACP_DAGB_Onion_Ww_TwansPewf_Countew_Peak__CwwPeakDAGBTwansPewfCntw_MASK 0x80000000
#define ACP_DAGB_Onion_Ww_TwansPewf_Countew_Peak__CwwPeakDAGBTwansPewfCntw__SHIFT 0x1f
#define ACP_DAGB_Onion_Wd_TwansPewf_Countew_Cuwwent__CuwDAGBTwansPewfCntwTime_MASK 0x1ffff
#define ACP_DAGB_Onion_Wd_TwansPewf_Countew_Cuwwent__CuwDAGBTwansPewfCntwTime__SHIFT 0x0
#define ACP_DAGB_Onion_Wd_TwansPewf_Countew_Cuwwent__CwwCuwDAGBTwansPewfCntw_MASK 0x80000000
#define ACP_DAGB_Onion_Wd_TwansPewf_Countew_Cuwwent__CwwCuwDAGBTwansPewfCntw__SHIFT 0x1f
#define ACP_DAGB_Onion_Wd_TwansPewf_Countew_Peak__PeakDAGBTwansPewfCntwTime_MASK 0x1ffff
#define ACP_DAGB_Onion_Wd_TwansPewf_Countew_Peak__PeakDAGBTwansPewfCntwTime__SHIFT 0x0
#define ACP_DAGB_Onion_Wd_TwansPewf_Countew_Peak__CwwPeakDAGBTwansPewfCntw_MASK 0x80000000
#define ACP_DAGB_Onion_Wd_TwansPewf_Countew_Peak__CwwPeakDAGBTwansPewfCntw__SHIFT 0x1f
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBDataSwap_MASK 0x3
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBDataSwap__SHIFT 0x0
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBEnbMuwtWdWeq_MASK 0x4
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBEnbMuwtWdWeq__SHIFT 0x2
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBEnbMuwtWwWeq_MASK 0x18
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBEnbMuwtWwWeq__SHIFT 0x3
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBMaxWeadBuwst_MASK 0x60
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBMaxWeadBuwst__SHIFT 0x5
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBStawwEnb_MASK 0x80
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBStawwEnb__SHIFT 0x7
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBNackChkEnb_MASK 0x100
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBNackChkEnb__SHIFT 0x8
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBAdwWinViowChkEnb_MASK 0x200
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBAdwWinViowChkEnb__SHIFT 0x9
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBUwgEnb_MASK 0x400
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBUwgEnb__SHIFT 0xa
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBUwgCntMuwt_MASK 0x1800
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBUwgCntMuwt__SHIFT 0xb
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBStawwMode_MASK 0x2000
#define ACP_AXI2DAGB_GAWWIC_CNTW__AXI2DAGBStawwMode__SHIFT 0xd
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WW__AXI2DAGBAdwWinViowOvew_MASK 0x2000000
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WW__AXI2DAGBAdwWinViowOvew__SHIFT 0x19
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WW__AXI2DAGBAdwWinViowSouwce_MASK 0x1c000000
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WW__AXI2DAGBAdwWinViowSouwce__SHIFT 0x1a
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WW__AXI2DAGBAdwWinViow_MASK 0x20000000
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WW__AXI2DAGBAdwWinViow__SHIFT 0x1d
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WW__AXI2DAGBNackOvew_MASK 0x40000000
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WW__AXI2DAGBNackOvew__SHIFT 0x1e
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WW__AXI2DAGBNackVaw_MASK 0x80000000
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WW__AXI2DAGBNackVaw__SHIFT 0x1f
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WD__AXI2DAGBAdwWinViowOvew_MASK 0x2000000
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WD__AXI2DAGBAdwWinViowOvew__SHIFT 0x19
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WD__AXI2DAGBAdwWinViowSouwce_MASK 0x1c000000
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WD__AXI2DAGBAdwWinViowSouwce__SHIFT 0x1a
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WD__AXI2DAGBAdwWinViow_MASK 0x20000000
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WD__AXI2DAGBAdwWinViow__SHIFT 0x1d
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WD__AXI2DAGBNackOvew_MASK 0x40000000
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WD__AXI2DAGBNackOvew__SHIFT 0x1e
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WD__AXI2DAGBNackVaw_MASK 0x80000000
#define ACP_AXI2DAGB_GAWWIC_EWW_STATUS_WD__AXI2DAGBNackVaw__SHIFT 0x1f
#define ACP_DAGB_Gawwic_TwansPewf_Countew_Contwow__EnbDAGBTwansPewfCntw_MASK 0x1
#define ACP_DAGB_Gawwic_TwansPewf_Countew_Contwow__EnbDAGBTwansPewfCntw__SHIFT 0x0
#define ACP_DAGB_Gawwic_Ww_TwansPewf_Countew_Cuwwent__CuwDAGBTwansPewfCntwTime_MASK 0x1ffff
#define ACP_DAGB_Gawwic_Ww_TwansPewf_Countew_Cuwwent__CuwDAGBTwansPewfCntwTime__SHIFT 0x0
#define ACP_DAGB_Gawwic_Ww_TwansPewf_Countew_Cuwwent__CwwCuwDAGBTwansPewfCntw_MASK 0x80000000
#define ACP_DAGB_Gawwic_Ww_TwansPewf_Countew_Cuwwent__CwwCuwDAGBTwansPewfCntw__SHIFT 0x1f
#define ACP_DAGB_Gawwic_Ww_TwansPewf_Countew_Peak__PeakDAGBTwansPewfCntwTime_MASK 0x1ffff
#define ACP_DAGB_Gawwic_Ww_TwansPewf_Countew_Peak__PeakDAGBTwansPewfCntwTime__SHIFT 0x0
#define ACP_DAGB_Gawwic_Ww_TwansPewf_Countew_Peak__CwwPeakDAGBTwansPewfCntw_MASK 0x80000000
#define ACP_DAGB_Gawwic_Ww_TwansPewf_Countew_Peak__CwwPeakDAGBTwansPewfCntw__SHIFT 0x1f
#define ACP_DAGB_Gawwic_Wd_TwansPewf_Countew_Cuwwent__CuwDAGBTwansPewfCntwTime_MASK 0x1ffff
#define ACP_DAGB_Gawwic_Wd_TwansPewf_Countew_Cuwwent__CuwDAGBTwansPewfCntwTime__SHIFT 0x0
#define ACP_DAGB_Gawwic_Wd_TwansPewf_Countew_Cuwwent__CwwCuwDAGBTwansPewfCntw_MASK 0x80000000
#define ACP_DAGB_Gawwic_Wd_TwansPewf_Countew_Cuwwent__CwwCuwDAGBTwansPewfCntw__SHIFT 0x1f
#define ACP_DAGB_Gawwic_Wd_TwansPewf_Countew_Peak__PeakDAGBTwansPewfCntwTime_MASK 0x1ffff
#define ACP_DAGB_Gawwic_Wd_TwansPewf_Countew_Peak__PeakDAGBTwansPewfCntwTime__SHIFT 0x0
#define ACP_DAGB_Gawwic_Wd_TwansPewf_Countew_Peak__CwwPeakDAGBTwansPewfCntw_MASK 0x80000000
#define ACP_DAGB_Gawwic_Wd_TwansPewf_Countew_Peak__CwwPeakDAGBTwansPewfCntw__SHIFT 0x1f
#define ACP_DAGB_PAGE_SIZE_GWP_1__AXI2DAGBPageSize_MASK 0x3
#define ACP_DAGB_PAGE_SIZE_GWP_1__AXI2DAGBPageSize__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_1__AXI2DAGBBaseAddw_MASK 0xfffffff
#define ACP_DAGB_BASE_ADDW_GWP_1__AXI2DAGBBaseAddw__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_1__AXI2DAGBSnoopSew_MASK 0x20000000
#define ACP_DAGB_BASE_ADDW_GWP_1__AXI2DAGBSnoopSew__SHIFT 0x1d
#define ACP_DAGB_BASE_ADDW_GWP_1__AXI2DAGBTawgetMemSew_MASK 0x40000000
#define ACP_DAGB_BASE_ADDW_GWP_1__AXI2DAGBTawgetMemSew__SHIFT 0x1e
#define ACP_DAGB_BASE_ADDW_GWP_1__AXI2DAGBGwpEnabwe_MASK 0x80000000
#define ACP_DAGB_BASE_ADDW_GWP_1__AXI2DAGBGwpEnabwe__SHIFT 0x1f
#define ACP_DAGB_PAGE_SIZE_GWP_2__AXI2DAGBPageSize_MASK 0x3
#define ACP_DAGB_PAGE_SIZE_GWP_2__AXI2DAGBPageSize__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_2__AXI2DAGBBaseAddw_MASK 0xfffffff
#define ACP_DAGB_BASE_ADDW_GWP_2__AXI2DAGBBaseAddw__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_2__AXI2DAGBSnoopSew_MASK 0x20000000
#define ACP_DAGB_BASE_ADDW_GWP_2__AXI2DAGBSnoopSew__SHIFT 0x1d
#define ACP_DAGB_BASE_ADDW_GWP_2__AXI2DAGBTawgetMemSew_MASK 0x40000000
#define ACP_DAGB_BASE_ADDW_GWP_2__AXI2DAGBTawgetMemSew__SHIFT 0x1e
#define ACP_DAGB_BASE_ADDW_GWP_2__AXI2DAGBGwpEnabwe_MASK 0x80000000
#define ACP_DAGB_BASE_ADDW_GWP_2__AXI2DAGBGwpEnabwe__SHIFT 0x1f
#define ACP_DAGB_PAGE_SIZE_GWP_3__AXI2DAGBPageSize_MASK 0x3
#define ACP_DAGB_PAGE_SIZE_GWP_3__AXI2DAGBPageSize__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_3__AXI2DAGBBaseAddw_MASK 0xfffffff
#define ACP_DAGB_BASE_ADDW_GWP_3__AXI2DAGBBaseAddw__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_3__AXI2DAGBSnoopSew_MASK 0x20000000
#define ACP_DAGB_BASE_ADDW_GWP_3__AXI2DAGBSnoopSew__SHIFT 0x1d
#define ACP_DAGB_BASE_ADDW_GWP_3__AXI2DAGBTawgetMemSew_MASK 0x40000000
#define ACP_DAGB_BASE_ADDW_GWP_3__AXI2DAGBTawgetMemSew__SHIFT 0x1e
#define ACP_DAGB_BASE_ADDW_GWP_3__AXI2DAGBGwpEnabwe_MASK 0x80000000
#define ACP_DAGB_BASE_ADDW_GWP_3__AXI2DAGBGwpEnabwe__SHIFT 0x1f
#define ACP_DAGB_PAGE_SIZE_GWP_4__AXI2DAGBPageSize_MASK 0x3
#define ACP_DAGB_PAGE_SIZE_GWP_4__AXI2DAGBPageSize__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_4__AXI2DAGBBaseAddw_MASK 0xfffffff
#define ACP_DAGB_BASE_ADDW_GWP_4__AXI2DAGBBaseAddw__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_4__AXI2DAGBSnoopSew_MASK 0x20000000
#define ACP_DAGB_BASE_ADDW_GWP_4__AXI2DAGBSnoopSew__SHIFT 0x1d
#define ACP_DAGB_BASE_ADDW_GWP_4__AXI2DAGBTawgetMemSew_MASK 0x40000000
#define ACP_DAGB_BASE_ADDW_GWP_4__AXI2DAGBTawgetMemSew__SHIFT 0x1e
#define ACP_DAGB_BASE_ADDW_GWP_4__AXI2DAGBGwpEnabwe_MASK 0x80000000
#define ACP_DAGB_BASE_ADDW_GWP_4__AXI2DAGBGwpEnabwe__SHIFT 0x1f
#define ACP_DAGB_PAGE_SIZE_GWP_5__AXI2DAGBPageSize_MASK 0x3
#define ACP_DAGB_PAGE_SIZE_GWP_5__AXI2DAGBPageSize__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_5__AXI2DAGBBaseAddw_MASK 0xfffffff
#define ACP_DAGB_BASE_ADDW_GWP_5__AXI2DAGBBaseAddw__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_5__AXI2DAGBSnoopSew_MASK 0x20000000
#define ACP_DAGB_BASE_ADDW_GWP_5__AXI2DAGBSnoopSew__SHIFT 0x1d
#define ACP_DAGB_BASE_ADDW_GWP_5__AXI2DAGBTawgetMemSew_MASK 0x40000000
#define ACP_DAGB_BASE_ADDW_GWP_5__AXI2DAGBTawgetMemSew__SHIFT 0x1e
#define ACP_DAGB_BASE_ADDW_GWP_5__AXI2DAGBGwpEnabwe_MASK 0x80000000
#define ACP_DAGB_BASE_ADDW_GWP_5__AXI2DAGBGwpEnabwe__SHIFT 0x1f
#define ACP_DAGB_PAGE_SIZE_GWP_6__AXI2DAGBPageSize_MASK 0x3
#define ACP_DAGB_PAGE_SIZE_GWP_6__AXI2DAGBPageSize__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_6__AXI2DAGBBaseAddw_MASK 0xfffffff
#define ACP_DAGB_BASE_ADDW_GWP_6__AXI2DAGBBaseAddw__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_6__AXI2DAGBSnoopSew_MASK 0x20000000
#define ACP_DAGB_BASE_ADDW_GWP_6__AXI2DAGBSnoopSew__SHIFT 0x1d
#define ACP_DAGB_BASE_ADDW_GWP_6__AXI2DAGBTawgetMemSew_MASK 0x40000000
#define ACP_DAGB_BASE_ADDW_GWP_6__AXI2DAGBTawgetMemSew__SHIFT 0x1e
#define ACP_DAGB_BASE_ADDW_GWP_6__AXI2DAGBGwpEnabwe_MASK 0x80000000
#define ACP_DAGB_BASE_ADDW_GWP_6__AXI2DAGBGwpEnabwe__SHIFT 0x1f
#define ACP_DAGB_PAGE_SIZE_GWP_7__AXI2DAGBPageSize_MASK 0x3
#define ACP_DAGB_PAGE_SIZE_GWP_7__AXI2DAGBPageSize__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_7__AXI2DAGBBaseAddw_MASK 0xfffffff
#define ACP_DAGB_BASE_ADDW_GWP_7__AXI2DAGBBaseAddw__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_7__AXI2DAGBSnoopSew_MASK 0x20000000
#define ACP_DAGB_BASE_ADDW_GWP_7__AXI2DAGBSnoopSew__SHIFT 0x1d
#define ACP_DAGB_BASE_ADDW_GWP_7__AXI2DAGBTawgetMemSew_MASK 0x40000000
#define ACP_DAGB_BASE_ADDW_GWP_7__AXI2DAGBTawgetMemSew__SHIFT 0x1e
#define ACP_DAGB_BASE_ADDW_GWP_7__AXI2DAGBGwpEnabwe_MASK 0x80000000
#define ACP_DAGB_BASE_ADDW_GWP_7__AXI2DAGBGwpEnabwe__SHIFT 0x1f
#define ACP_DAGB_PAGE_SIZE_GWP_8__AXI2DAGBPageSize_MASK 0x3
#define ACP_DAGB_PAGE_SIZE_GWP_8__AXI2DAGBPageSize__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_8__AXI2DAGBBaseAddw_MASK 0xfffffff
#define ACP_DAGB_BASE_ADDW_GWP_8__AXI2DAGBBaseAddw__SHIFT 0x0
#define ACP_DAGB_BASE_ADDW_GWP_8__AXI2DAGBSnoopSew_MASK 0x20000000
#define ACP_DAGB_BASE_ADDW_GWP_8__AXI2DAGBSnoopSew__SHIFT 0x1d
#define ACP_DAGB_BASE_ADDW_GWP_8__AXI2DAGBTawgetMemSew_MASK 0x40000000
#define ACP_DAGB_BASE_ADDW_GWP_8__AXI2DAGBTawgetMemSew__SHIFT 0x1e
#define ACP_DAGB_BASE_ADDW_GWP_8__AXI2DAGBGwpEnabwe_MASK 0x80000000
#define ACP_DAGB_BASE_ADDW_GWP_8__AXI2DAGBGwpEnabwe__SHIFT 0x1f
#define ACP_DAGB_ATU_CTWW__AXI2DAGBCacheInvawidate_MASK 0x1
#define ACP_DAGB_ATU_CTWW__AXI2DAGBCacheInvawidate__SHIFT 0x0
#define ACP_CONTWOW__CwkEn_MASK 0x1
#define ACP_CONTWOW__CwkEn__SHIFT 0x0
#define ACP_CONTWOW__JtagEn_MASK 0x400
#define ACP_CONTWOW__JtagEn__SHIFT 0xa
#define ACP_STATUS__CwkOn_MASK 0x1
#define ACP_STATUS__CwkOn__SHIFT 0x0
#define ACP_STATUS__ACPWefCwkSpd_MASK 0x2
#define ACP_STATUS__ACPWefCwkSpd__SHIFT 0x1
#define ACP_STATUS__SMUStuttewWastEdge_MASK 0x4
#define ACP_STATUS__SMUStuttewWastEdge__SHIFT 0x2
#define ACP_STATUS__MCStuttewWastEdge_MASK 0x8
#define ACP_STATUS__MCStuttewWastEdge__SHIFT 0x3
#define ACP_SOFT_WESET__SoftWesetAud_MASK 0x100
#define ACP_SOFT_WESET__SoftWesetAud__SHIFT 0x8
#define ACP_SOFT_WESET__SoftWesetDMA_MASK 0x200
#define ACP_SOFT_WESET__SoftWesetDMA__SHIFT 0x9
#define ACP_SOFT_WESET__IntewnawSoftWesetMode_MASK 0x4000
#define ACP_SOFT_WESET__IntewnawSoftWesetMode__SHIFT 0xe
#define ACP_SOFT_WESET__ExtewnawSoftWesetMode_MASK 0x8000
#define ACP_SOFT_WESET__ExtewnawSoftWesetMode__SHIFT 0xf
#define ACP_SOFT_WESET__SoftWesetAudDone_MASK 0x1000000
#define ACP_SOFT_WESET__SoftWesetAudDone__SHIFT 0x18
#define ACP_SOFT_WESET__SoftWesetDMADone_MASK 0x2000000
#define ACP_SOFT_WESET__SoftWesetDMADone__SHIFT 0x19
#define ACP_PwwMgmt_CNTW__SCWKSweepCntw_MASK 0x3
#define ACP_PwwMgmt_CNTW__SCWKSweepCntw__SHIFT 0x0
#define ACP_CAC_INDICATOW_CONTWOW__ACP_Cac_Indicatow_Countew_MASK 0xffff
#define ACP_CAC_INDICATOW_CONTWOW__ACP_Cac_Indicatow_Countew__SHIFT 0x0
#define ACP_SMU_MAIWBOX__ACP_SMU_Maiwbox_MASK 0xffffffff
#define ACP_SMU_MAIWBOX__ACP_SMU_Maiwbox__SHIFT 0x0
#define ACP_FUTUWE_WEG_SCWK_0__ACPFutuweWeg_MASK 0xffffffff
#define ACP_FUTUWE_WEG_SCWK_0__ACPFutuweWeg__SHIFT 0x0
#define ACP_FUTUWE_WEG_SCWK_1__ACPFutuweWeg_MASK 0xffffffff
#define ACP_FUTUWE_WEG_SCWK_1__ACPFutuweWeg__SHIFT 0x0
#define ACP_FUTUWE_WEG_SCWK_2__ACPFutuweWeg_MASK 0xffffffff
#define ACP_FUTUWE_WEG_SCWK_2__ACPFutuweWeg__SHIFT 0x0
#define ACP_FUTUWE_WEG_SCWK_3__ACPFutuweWeg_MASK 0xffffffff
#define ACP_FUTUWE_WEG_SCWK_3__ACPFutuweWeg__SHIFT 0x0
#define ACP_FUTUWE_WEG_SCWK_4__ACPFutuweWeg_MASK 0xffffffff
#define ACP_FUTUWE_WEG_SCWK_4__ACPFutuweWeg__SHIFT 0x0
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_ww_ask_cnt_enabwe_MASK 0x1
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_ww_ask_cnt_enabwe__SHIFT 0x0
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_ww_go_cnt_enabwe_MASK 0x2
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_ww_go_cnt_enabwe__SHIFT 0x1
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_ww_exp_wespcnt_enabwe_MASK 0x4
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_ww_exp_wespcnt_enabwe__SHIFT 0x2
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_ww_actuaw_wespcnt_enabwe_MASK 0x8
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_ww_actuaw_wespcnt_enabwe__SHIFT 0x3
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_wd_ask_cnt_enabwe_MASK 0x10
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_wd_ask_cnt_enabwe__SHIFT 0x4
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_wd_go_cnt_enabwe_MASK 0x20
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_wd_go_cnt_enabwe__SHIFT 0x5
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_wd_exp_wespcnt_enabwe_MASK 0x40
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_wd_exp_wespcnt_enabwe__SHIFT 0x6
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_wd_actuaw_wespcnt_enabwe_MASK 0x80
#define ACP_DAGB_DEBUG_CNT_ENABWE__gawwic_wd_actuaw_wespcnt_enabwe__SHIFT 0x7
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_ww_ask_cnt_enabwe_MASK 0x100
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_ww_ask_cnt_enabwe__SHIFT 0x8
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_ww_go_cnt_enabwe_MASK 0x200
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_ww_go_cnt_enabwe__SHIFT 0x9
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_ww_exp_wespcnt_enabwe_MASK 0x400
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_ww_exp_wespcnt_enabwe__SHIFT 0xa
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_ww_actuaw_wespcnt_enabwe_MASK 0x800
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_ww_actuaw_wespcnt_enabwe__SHIFT 0xb
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_wd_ask_cnt_enabwe_MASK 0x1000
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_wd_ask_cnt_enabwe__SHIFT 0xc
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_wd_go_cnt_enabwe_MASK 0x2000
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_wd_go_cnt_enabwe__SHIFT 0xd
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_wd_exp_wespcnt_enabwe_MASK 0x4000
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_wd_exp_wespcnt_enabwe__SHIFT 0xe
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_wd_actuaw_wespcnt_enabwe_MASK 0x8000
#define ACP_DAGB_DEBUG_CNT_ENABWE__onion_wd_actuaw_wespcnt_enabwe__SHIFT 0xf
#define ACP_DAGBG_WW_ASK_CNT__gawwic_ww_onwy_ask_cnt_MASK 0xffff
#define ACP_DAGBG_WW_ASK_CNT__gawwic_ww_onwy_ask_cnt__SHIFT 0x0
#define ACP_DAGBG_WW_GO_CNT__gawwic_ww_onwy_go_cnt_MASK 0xffff
#define ACP_DAGBG_WW_GO_CNT__gawwic_ww_onwy_go_cnt__SHIFT 0x0
#define ACP_DAGBG_WW_EXP_WESP_CNT__gawwic_ww_exp_wesp_cnt_MASK 0xffff
#define ACP_DAGBG_WW_EXP_WESP_CNT__gawwic_ww_exp_wesp_cnt__SHIFT 0x0
#define ACP_DAGBG_WW_ACTUAW_WESP_CNT__gawwic_ww_actuaw_wesp_cnt_MASK 0xffff
#define ACP_DAGBG_WW_ACTUAW_WESP_CNT__gawwic_ww_actuaw_wesp_cnt__SHIFT 0x0
#define ACP_DAGBG_WD_ASK_CNT__gawwic_wd_onwy_ask_cnt_MASK 0xffff
#define ACP_DAGBG_WD_ASK_CNT__gawwic_wd_onwy_ask_cnt__SHIFT 0x0
#define ACP_DAGBG_WD_GO_CNT__gawwic_wd_onwy_go_cnt_MASK 0xffff
#define ACP_DAGBG_WD_GO_CNT__gawwic_wd_onwy_go_cnt__SHIFT 0x0
#define ACP_DAGBG_WD_EXP_WESP_CNT__gawwic_wd_exp_wesp_cnt_MASK 0xffff
#define ACP_DAGBG_WD_EXP_WESP_CNT__gawwic_wd_exp_wesp_cnt__SHIFT 0x0
#define ACP_DAGBG_WD_ACTUAW_WESP_CNT__gawwic_wd_actuaw_wesp_cnt_MASK 0xffff
#define ACP_DAGBG_WD_ACTUAW_WESP_CNT__gawwic_wd_actuaw_wesp_cnt__SHIFT 0x0
#define ACP_DAGBO_WW_ASK_CNT__onion_ww_onwy_ask_cnt_MASK 0xffff
#define ACP_DAGBO_WW_ASK_CNT__onion_ww_onwy_ask_cnt__SHIFT 0x0
#define ACP_DAGBO_WW_GO_CNT__onion_ww_onwy_go_cnt_MASK 0xffff
#define ACP_DAGBO_WW_GO_CNT__onion_ww_onwy_go_cnt__SHIFT 0x0
#define ACP_DAGBO_WW_EXP_WESP_CNT__onion_ww_exp_wesp_cnt_MASK 0xffff
#define ACP_DAGBO_WW_EXP_WESP_CNT__onion_ww_exp_wesp_cnt__SHIFT 0x0
#define ACP_DAGBO_WW_ACTUAW_WESP_CNT__onion_ww_actuaw_wesp_cnt_MASK 0xffff
#define ACP_DAGBO_WW_ACTUAW_WESP_CNT__onion_ww_actuaw_wesp_cnt__SHIFT 0x0
#define ACP_DAGBO_WD_ASK_CNT__onion_wd_onwy_ask_cnt_MASK 0xffff
#define ACP_DAGBO_WD_ASK_CNT__onion_wd_onwy_ask_cnt__SHIFT 0x0
#define ACP_DAGBO_WD_GO_CNT__onion_wd_onwy_go_cnt_MASK 0xffff
#define ACP_DAGBO_WD_GO_CNT__onion_wd_onwy_go_cnt__SHIFT 0x0
#define ACP_DAGBO_WD_EXP_WESP_CNT__onion_wd_exp_wesp_cnt_MASK 0xffff
#define ACP_DAGBO_WD_EXP_WESP_CNT__onion_wd_exp_wesp_cnt__SHIFT 0x0
#define ACP_DAGBO_WD_ACTUAW_WESP_CNT__onion_wd_actuaw_wesp_cnt_MASK 0xffff
#define ACP_DAGBO_WD_ACTUAW_WESP_CNT__onion_wd_actuaw_wesp_cnt__SHIFT 0x0
#define ACP_BWB_CONTWOW__BWB_BwockShawedWAMAwbCntww_MASK 0xf
#define ACP_BWB_CONTWOW__BWB_BwockShawedWAMAwbCntww__SHIFT 0x0
#define ACP_EXTEWNAW_INTW_ENB__ACPExtIntwEnb_MASK 0x1
#define ACP_EXTEWNAW_INTW_ENB__ACPExtIntwEnb__SHIFT 0x0
#define ACP_EXTEWNAW_INTW_CNTW__ACPEwwMask_MASK 0x1
#define ACP_EXTEWNAW_INTW_CNTW__ACPEwwMask__SHIFT 0x0
#define ACP_EXTEWNAW_INTW_CNTW__I2SMicDataAvMask_MASK 0x2
#define ACP_EXTEWNAW_INTW_CNTW__I2SMicDataAvMask__SHIFT 0x1
#define ACP_EXTEWNAW_INTW_CNTW__I2SSpkw0DataEmptyMask_MASK 0x4
#define ACP_EXTEWNAW_INTW_CNTW__I2SSpkw0DataEmptyMask__SHIFT 0x2
#define ACP_EXTEWNAW_INTW_CNTW__I2SSpkw1DataEmptyMask_MASK 0x8
#define ACP_EXTEWNAW_INTW_CNTW__I2SSpkw1DataEmptyMask__SHIFT 0x3
#define ACP_EXTEWNAW_INTW_CNTW__I2SBTDataAvMask_MASK 0x10
#define ACP_EXTEWNAW_INTW_CNTW__I2SBTDataAvMask__SHIFT 0x4
#define ACP_EXTEWNAW_INTW_CNTW__AzawiaIntwMask_MASK 0x40
#define ACP_EXTEWNAW_INTW_CNTW__AzawiaIntwMask__SHIFT 0x6
#define ACP_EXTEWNAW_INTW_CNTW__DSP0TimeoutMask_MASK 0x100
#define ACP_EXTEWNAW_INTW_CNTW__DSP0TimeoutMask__SHIFT 0x8
#define ACP_EXTEWNAW_INTW_CNTW__DSP1TimeoutMask_MASK 0x200
#define ACP_EXTEWNAW_INTW_CNTW__DSP1TimeoutMask__SHIFT 0x9
#define ACP_EXTEWNAW_INTW_CNTW__DSP2TimeoutMask_MASK 0x400
#define ACP_EXTEWNAW_INTW_CNTW__DSP2TimeoutMask__SHIFT 0xa
#define ACP_EXTEWNAW_INTW_CNTW__I2SBTDataEmptyMask_MASK 0x800
#define ACP_EXTEWNAW_INTW_CNTW__I2SBTDataEmptyMask__SHIFT 0xb
#define ACP_EXTEWNAW_INTW_CNTW__DMAIOCMask_MASK 0xffff0000
#define ACP_EXTEWNAW_INTW_CNTW__DMAIOCMask__SHIFT 0x10
#define ACP_EWWOW_SOUWCE_STS__ACPWegUdefADDWEww_MASK 0x1
#define ACP_EWWOW_SOUWCE_STS__ACPWegUdefADDWEww__SHIFT 0x0
#define ACP_EWWOW_SOUWCE_STS__ACPWegUdefADDWEwwSouwce_MASK 0xe
#define ACP_EWWOW_SOUWCE_STS__ACPWegUdefADDWEwwSouwce__SHIFT 0x1
#define ACP_EWWOW_SOUWCE_STS__ACPWegUdefADDWEwwSouwceOvew_MASK 0x10
#define ACP_EWWOW_SOUWCE_STS__ACPWegUdefADDWEwwSouwceOvew__SHIFT 0x4
#define ACP_EWWOW_SOUWCE_STS__BWBAddwEww_MASK 0x20
#define ACP_EWWOW_SOUWCE_STS__BWBAddwEww__SHIFT 0x5
#define ACP_EWWOW_SOUWCE_STS__BWBAddwEwwSouwce_MASK 0x3c0
#define ACP_EWWOW_SOUWCE_STS__BWBAddwEwwSouwce__SHIFT 0x6
#define ACP_EWWOW_SOUWCE_STS__BWBAddwEwwSouwceOvew_MASK 0x400
#define ACP_EWWOW_SOUWCE_STS__BWBAddwEwwSouwceOvew__SHIFT 0xa
#define ACP_EWWOW_SOUWCE_STS__I2SMicOvewFwowEww_MASK 0x800
#define ACP_EWWOW_SOUWCE_STS__I2SMicOvewFwowEww__SHIFT 0xb
#define ACP_EWWOW_SOUWCE_STS__I2SSpeakew0OvewFwowEww_MASK 0x1000
#define ACP_EWWOW_SOUWCE_STS__I2SSpeakew0OvewFwowEww__SHIFT 0xc
#define ACP_EWWOW_SOUWCE_STS__I2SSpeakew1OvewFwowEww_MASK 0x2000
#define ACP_EWWOW_SOUWCE_STS__I2SSpeakew1OvewFwowEww__SHIFT 0xd
#define ACP_EWWOW_SOUWCE_STS__I2SBTWxFifoOvewFwowEww_MASK 0x4000
#define ACP_EWWOW_SOUWCE_STS__I2SBTWxFifoOvewFwowEww__SHIFT 0xe
#define ACP_EWWOW_SOUWCE_STS__DSPAdwTwansWangeEww_MASK 0x8000
#define ACP_EWWOW_SOUWCE_STS__DSPAdwTwansWangeEww__SHIFT 0xf
#define ACP_EWWOW_SOUWCE_STS__DSPAdwTwansWangeEwwSouwce_MASK 0x70000
#define ACP_EWWOW_SOUWCE_STS__DSPAdwTwansWangeEwwSouwce__SHIFT 0x10
#define ACP_EWWOW_SOUWCE_STS__DSPAdwTwansWangeEwwSouwceOvew_MASK 0x80000
#define ACP_EWWOW_SOUWCE_STS__DSPAdwTwansWangeEwwSouwceOvew__SHIFT 0x13
#define ACP_EWWOW_SOUWCE_STS__DAGBEww_MASK 0x100000
#define ACP_EWWOW_SOUWCE_STS__DAGBEww__SHIFT 0x14
#define ACP_EWWOW_SOUWCE_STS__DAGBEwwSouwce_MASK 0x1e00000
#define ACP_EWWOW_SOUWCE_STS__DAGBEwwSouwce__SHIFT 0x15
#define ACP_EWWOW_SOUWCE_STS__DAGBEwwSouwceOvew_MASK 0x2000000
#define ACP_EWWOW_SOUWCE_STS__DAGBEwwSouwceOvew__SHIFT 0x19
#define ACP_EWWOW_SOUWCE_STS__DMATewmOnEww_MASK 0x4000000
#define ACP_EWWOW_SOUWCE_STS__DMATewmOnEww__SHIFT 0x1a
#define ACP_EWWOW_SOUWCE_STS__I2SBTTxFifoOvewFwowEww_MASK 0x10000000
#define ACP_EWWOW_SOUWCE_STS__I2SBTTxFifoOvewFwowEww__SHIFT 0x1c
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntHostDSP0_MASK 0x1
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntHostDSP0__SHIFT 0x0
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntHostDSP1_MASK 0x2
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntHostDSP1__SHIFT 0x1
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntHostDSP2_MASK 0x4
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntHostDSP2__SHIFT 0x2
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntDSPnDSP0_MASK 0x100
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntDSPnDSP0__SHIFT 0x8
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntDSPnDSP1_MASK 0x200
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntDSPnDSP1__SHIFT 0x9
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntDSPnDSP2_MASK 0x400
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntDSPnDSP2__SHIFT 0xa
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntDSP0Host_MASK 0x10000
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntDSP0Host__SHIFT 0x10
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntDSP1Host_MASK 0x20000
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntDSP1Host__SHIFT 0x11
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntDSP2Host_MASK 0x40000
#define ACP_DSP_SW_INTW_TWIG__TwigSWIntDSP2Host__SHIFT 0x12
#define ACP_DSP_SW_INTW_CNTW__EnbSWIntHostDSP0_MASK 0x1
#define ACP_DSP_SW_INTW_CNTW__EnbSWIntHostDSP0__SHIFT 0x0
#define ACP_DSP_SW_INTW_CNTW__EnbSWIntHostDSP1_MASK 0x2
#define ACP_DSP_SW_INTW_CNTW__EnbSWIntHostDSP1__SHIFT 0x1
#define ACP_DSP_SW_INTW_CNTW__EnbSWIntHostDSP2_MASK 0x4
#define ACP_DSP_SW_INTW_CNTW__EnbSWIntHostDSP2__SHIFT 0x2
#define ACP_DSP_SW_INTW_CNTW__EnbSWIntDSPnDSP0_MASK 0x100
#define ACP_DSP_SW_INTW_CNTW__EnbSWIntDSPnDSP0__SHIFT 0x8
#define ACP_DSP_SW_INTW_CNTW__EnbSWIntDSPnDSP1_MASK 0x200
#define ACP_DSP_SW_INTW_CNTW__EnbSWIntDSPnDSP1__SHIFT 0x9
#define ACP_DSP_SW_INTW_CNTW__EnbSWIntDSPnDSP2_MASK 0x400
#define ACP_DSP_SW_INTW_CNTW__EnbSWIntDSPnDSP2__SHIFT 0xa
#define ACP_DSP_SW_INTW_CNTW__EnbKewnewIntwDSP0Mask_MASK 0x10000
#define ACP_DSP_SW_INTW_CNTW__EnbKewnewIntwDSP0Mask__SHIFT 0x10
#define ACP_DSP_SW_INTW_CNTW__EmbKewnewIntwDSP1Mask_MASK 0x20000
#define ACP_DSP_SW_INTW_CNTW__EmbKewnewIntwDSP1Mask__SHIFT 0x11
#define ACP_DSP_SW_INTW_CNTW__EmbKewnewIntwDSP2Mask_MASK 0x40000
#define ACP_DSP_SW_INTW_CNTW__EmbKewnewIntwDSP2Mask__SHIFT 0x12
#define ACP_DAGBG_TIMEOUT_CNTW__DAGBGTimeoutVawue_MASK 0x3ffff
#define ACP_DAGBG_TIMEOUT_CNTW__DAGBGTimeoutVawue__SHIFT 0x0
#define ACP_DAGBG_TIMEOUT_CNTW__CntEn_MASK 0x80000000
#define ACP_DAGBG_TIMEOUT_CNTW__CntEn__SHIFT 0x1f
#define ACP_DAGBO_TIMEOUT_CNTW__DAGBOTimeoutVawue_MASK 0x3ffff
#define ACP_DAGBO_TIMEOUT_CNTW__DAGBOTimeoutVawue__SHIFT 0x0
#define ACP_DAGBO_TIMEOUT_CNTW__CntEn_MASK 0x80000000
#define ACP_DAGBO_TIMEOUT_CNTW__CntEn__SHIFT 0x1f
#define ACP_EXTEWNAW_INTW_STAT__ACPEwwStat_MASK 0x1
#define ACP_EXTEWNAW_INTW_STAT__ACPEwwStat__SHIFT 0x0
#define ACP_EXTEWNAW_INTW_STAT__ACPEwwAck_MASK 0x1
#define ACP_EXTEWNAW_INTW_STAT__ACPEwwAck__SHIFT 0x0
#define ACP_EXTEWNAW_INTW_STAT__I2SMicDataAvStat_MASK 0x2
#define ACP_EXTEWNAW_INTW_STAT__I2SMicDataAvStat__SHIFT 0x1
#define ACP_EXTEWNAW_INTW_STAT__I2SMicDataAvAck_MASK 0x2
#define ACP_EXTEWNAW_INTW_STAT__I2SMicDataAvAck__SHIFT 0x1
#define ACP_EXTEWNAW_INTW_STAT__I2SSpkw0DataEmptyStat_MASK 0x4
#define ACP_EXTEWNAW_INTW_STAT__I2SSpkw0DataEmptyStat__SHIFT 0x2
#define ACP_EXTEWNAW_INTW_STAT__I2SSpkw0DataEmptyAck_MASK 0x4
#define ACP_EXTEWNAW_INTW_STAT__I2SSpkw0DataEmptyAck__SHIFT 0x2
#define ACP_EXTEWNAW_INTW_STAT__I2SSpkw1DataEmptyStat_MASK 0x8
#define ACP_EXTEWNAW_INTW_STAT__I2SSpkw1DataEmptyStat__SHIFT 0x3
#define ACP_EXTEWNAW_INTW_STAT__I2SSpkw1DataEmptyAck_MASK 0x8
#define ACP_EXTEWNAW_INTW_STAT__I2SSpkw1DataEmptyAck__SHIFT 0x3
#define ACP_EXTEWNAW_INTW_STAT__I2SBTDataAvStat_MASK 0x10
#define ACP_EXTEWNAW_INTW_STAT__I2SBTDataAvStat__SHIFT 0x4
#define ACP_EXTEWNAW_INTW_STAT__I2SBTDataAvAck_MASK 0x10
#define ACP_EXTEWNAW_INTW_STAT__I2SBTDataAvAck__SHIFT 0x4
#define ACP_EXTEWNAW_INTW_STAT__AzawiaIntwStat_MASK 0x40
#define ACP_EXTEWNAW_INTW_STAT__AzawiaIntwStat__SHIFT 0x6
#define ACP_EXTEWNAW_INTW_STAT__AzawiaIntwAck_MASK 0x40
#define ACP_EXTEWNAW_INTW_STAT__AzawiaIntwAck__SHIFT 0x6
#define ACP_EXTEWNAW_INTW_STAT__DSP0TimeoutStat_MASK 0x100
#define ACP_EXTEWNAW_INTW_STAT__DSP0TimeoutStat__SHIFT 0x8
#define ACP_EXTEWNAW_INTW_STAT__DSP0TimeoutAck_MASK 0x100
#define ACP_EXTEWNAW_INTW_STAT__DSP0TimeoutAck__SHIFT 0x8
#define ACP_EXTEWNAW_INTW_STAT__DSP1TimeoutStat_MASK 0x200
#define ACP_EXTEWNAW_INTW_STAT__DSP1TimeoutStat__SHIFT 0x9
#define ACP_EXTEWNAW_INTW_STAT__DSP1TimeoutAck_MASK 0x200
#define ACP_EXTEWNAW_INTW_STAT__DSP1TimeoutAck__SHIFT 0x9
#define ACP_EXTEWNAW_INTW_STAT__DSP2TimeoutStat_MASK 0x400
#define ACP_EXTEWNAW_INTW_STAT__DSP2TimeoutStat__SHIFT 0xa
#define ACP_EXTEWNAW_INTW_STAT__DSP2TimeoutAck_MASK 0x400
#define ACP_EXTEWNAW_INTW_STAT__DSP2TimeoutAck__SHIFT 0xa
#define ACP_EXTEWNAW_INTW_STAT__I2SBTDataEmptyStat_MASK 0x800
#define ACP_EXTEWNAW_INTW_STAT__I2SBTDataEmptyStat__SHIFT 0xb
#define ACP_EXTEWNAW_INTW_STAT__I2SBTDataEmptyAck_MASK 0x800
#define ACP_EXTEWNAW_INTW_STAT__I2SBTDataEmptyAck__SHIFT 0xb
#define ACP_EXTEWNAW_INTW_STAT__DMAIOCStat_MASK 0xffff0000
#define ACP_EXTEWNAW_INTW_STAT__DMAIOCStat__SHIFT 0x10
#define ACP_EXTEWNAW_INTW_STAT__DMAIOCAck_MASK 0xffff0000
#define ACP_EXTEWNAW_INTW_STAT__DMAIOCAck__SHIFT 0x10
#define ACP_DSP_SW_INTW_STAT__SWIntHostDSP0Stat_MASK 0x1
#define ACP_DSP_SW_INTW_STAT__SWIntHostDSP0Stat__SHIFT 0x0
#define ACP_DSP_SW_INTW_STAT__SWIntHostDSP0Ack_MASK 0x1
#define ACP_DSP_SW_INTW_STAT__SWIntHostDSP0Ack__SHIFT 0x0
#define ACP_DSP_SW_INTW_STAT__SWIntHostDSP1Stat_MASK 0x2
#define ACP_DSP_SW_INTW_STAT__SWIntHostDSP1Stat__SHIFT 0x1
#define ACP_DSP_SW_INTW_STAT__SWIntHostDSP1Ack_MASK 0x2
#define ACP_DSP_SW_INTW_STAT__SWIntHostDSP1Ack__SHIFT 0x1
#define ACP_DSP_SW_INTW_STAT__SWIntHostDSP2Stat_MASK 0x4
#define ACP_DSP_SW_INTW_STAT__SWIntHostDSP2Stat__SHIFT 0x2
#define ACP_DSP_SW_INTW_STAT__SWIntHostDSP2Ack_MASK 0x4
#define ACP_DSP_SW_INTW_STAT__SWIntHostDSP2Ack__SHIFT 0x2
#define ACP_DSP_SW_INTW_STAT__SWIntDSPnDSP0Stat_MASK 0x100
#define ACP_DSP_SW_INTW_STAT__SWIntDSPnDSP0Stat__SHIFT 0x8
#define ACP_DSP_SW_INTW_STAT__SWIntDSPnDSP0Ack_MASK 0x100
#define ACP_DSP_SW_INTW_STAT__SWIntDSPnDSP0Ack__SHIFT 0x8
#define ACP_DSP_SW_INTW_STAT__SWIntDSPnDSP1Stat_MASK 0x200
#define ACP_DSP_SW_INTW_STAT__SWIntDSPnDSP1Stat__SHIFT 0x9
#define ACP_DSP_SW_INTW_STAT__SWIntDSPnDSP1Ack_MASK 0x200
#define ACP_DSP_SW_INTW_STAT__SWIntDSPnDSP1Ack__SHIFT 0x9
#define ACP_DSP_SW_INTW_STAT__SWIntDSPnDSP2Stat_MASK 0x400
#define ACP_DSP_SW_INTW_STAT__SWIntDSPnDSP2Stat__SHIFT 0xa
#define ACP_DSP_SW_INTW_STAT__SWIntDSPnDSP2Ack_MASK 0x400
#define ACP_DSP_SW_INTW_STAT__SWIntDSPnDSP2Ack__SHIFT 0xa
#define ACP_DSP_SW_INTW_STAT__SWKewnewIntwDSP0Stat_MASK 0x10000
#define ACP_DSP_SW_INTW_STAT__SWKewnewIntwDSP0Stat__SHIFT 0x10
#define ACP_DSP_SW_INTW_STAT__SWKewnewIntwDSP0Ack_MASK 0x10000
#define ACP_DSP_SW_INTW_STAT__SWKewnewIntwDSP0Ack__SHIFT 0x10
#define ACP_DSP_SW_INTW_STAT__SWKewnewIntwDSP1Stat_MASK 0x20000
#define ACP_DSP_SW_INTW_STAT__SWKewnewIntwDSP1Stat__SHIFT 0x11
#define ACP_DSP_SW_INTW_STAT__SWKewnewIntwDSP1Ack_MASK 0x20000
#define ACP_DSP_SW_INTW_STAT__SWKewnewIntwDSP1Ack__SHIFT 0x11
#define ACP_DSP_SW_INTW_STAT__SWKewnewIntwDSP2Stat_MASK 0x40000
#define ACP_DSP_SW_INTW_STAT__SWKewnewIntwDSP2Stat__SHIFT 0x12
#define ACP_DSP_SW_INTW_STAT__SWKewnewIntwDSP2Ack_MASK 0x40000
#define ACP_DSP_SW_INTW_STAT__SWKewnewIntwDSP2Ack__SHIFT 0x12
#define ACP_DSP0_INTW_CNTW__ACPEwwMask_MASK 0x1
#define ACP_DSP0_INTW_CNTW__ACPEwwMask__SHIFT 0x0
#define ACP_DSP0_INTW_CNTW__I2SMicDataAvMask_MASK 0x2
#define ACP_DSP0_INTW_CNTW__I2SMicDataAvMask__SHIFT 0x1
#define ACP_DSP0_INTW_CNTW__I2SSpkw0DataEmptyMask_MASK 0x4
#define ACP_DSP0_INTW_CNTW__I2SSpkw0DataEmptyMask__SHIFT 0x2
#define ACP_DSP0_INTW_CNTW__I2SSpkw1DataEmptyMask_MASK 0x8
#define ACP_DSP0_INTW_CNTW__I2SSpkw1DataEmptyMask__SHIFT 0x3
#define ACP_DSP0_INTW_CNTW__I2SBTDataAvMask_MASK 0x10
#define ACP_DSP0_INTW_CNTW__I2SBTDataAvMask__SHIFT 0x4
#define ACP_DSP0_INTW_CNTW__AzawiaIntwMask_MASK 0x40
#define ACP_DSP0_INTW_CNTW__AzawiaIntwMask__SHIFT 0x6
#define ACP_DSP0_INTW_CNTW__SMUMaiwboxWwiteMask_MASK 0x100
#define ACP_DSP0_INTW_CNTW__SMUMaiwboxWwiteMask__SHIFT 0x8
#define ACP_DSP0_INTW_CNTW__SMUStuttewStatusMask_MASK 0x200
#define ACP_DSP0_INTW_CNTW__SMUStuttewStatusMask__SHIFT 0x9
#define ACP_DSP0_INTW_CNTW__MCStuttewStatusMask_MASK 0x400
#define ACP_DSP0_INTW_CNTW__MCStuttewStatusMask__SHIFT 0xa
#define ACP_DSP0_INTW_CNTW__DSPExtTimewMask_MASK 0x800
#define ACP_DSP0_INTW_CNTW__DSPExtTimewMask__SHIFT 0xb
#define ACP_DSP0_INTW_CNTW__DSPSemWespMask_MASK 0x1000
#define ACP_DSP0_INTW_CNTW__DSPSemWespMask__SHIFT 0xc
#define ACP_DSP0_INTW_CNTW__I2SBTDataEmptyMask_MASK 0x2000
#define ACP_DSP0_INTW_CNTW__I2SBTDataEmptyMask__SHIFT 0xd
#define ACP_DSP0_INTW_CNTW__DMAIOCMask_MASK 0xffff0000
#define ACP_DSP0_INTW_CNTW__DMAIOCMask__SHIFT 0x10
#define ACP_DSP0_INTW_STAT__ACPEwwStat_MASK 0x1
#define ACP_DSP0_INTW_STAT__ACPEwwStat__SHIFT 0x0
#define ACP_DSP0_INTW_STAT__ACPEwwAck_MASK 0x1
#define ACP_DSP0_INTW_STAT__ACPEwwAck__SHIFT 0x0
#define ACP_DSP0_INTW_STAT__I2SMicDataAvStat_MASK 0x2
#define ACP_DSP0_INTW_STAT__I2SMicDataAvStat__SHIFT 0x1
#define ACP_DSP0_INTW_STAT__I2SMicDataAvAck_MASK 0x2
#define ACP_DSP0_INTW_STAT__I2SMicDataAvAck__SHIFT 0x1
#define ACP_DSP0_INTW_STAT__I2SSpkw0DataEmptyStat_MASK 0x4
#define ACP_DSP0_INTW_STAT__I2SSpkw0DataEmptyStat__SHIFT 0x2
#define ACP_DSP0_INTW_STAT__I2SSpkw0DataEmptyAck_MASK 0x4
#define ACP_DSP0_INTW_STAT__I2SSpkw0DataEmptyAck__SHIFT 0x2
#define ACP_DSP0_INTW_STAT__I2SSpkw1DataEmptyStat_MASK 0x8
#define ACP_DSP0_INTW_STAT__I2SSpkw1DataEmptyStat__SHIFT 0x3
#define ACP_DSP0_INTW_STAT__I2SSpkw1DataEmptyAck_MASK 0x8
#define ACP_DSP0_INTW_STAT__I2SSpkw1DataEmptyAck__SHIFT 0x3
#define ACP_DSP0_INTW_STAT__I2SBTDataAvStat_MASK 0x10
#define ACP_DSP0_INTW_STAT__I2SBTDataAvStat__SHIFT 0x4
#define ACP_DSP0_INTW_STAT__I2SBTDataAvAck_MASK 0x10
#define ACP_DSP0_INTW_STAT__I2SBTDataAvAck__SHIFT 0x4
#define ACP_DSP0_INTW_STAT__AzawiaIntwStat_MASK 0x40
#define ACP_DSP0_INTW_STAT__AzawiaIntwStat__SHIFT 0x6
#define ACP_DSP0_INTW_STAT__AzawiaIntwAck_MASK 0x40
#define ACP_DSP0_INTW_STAT__AzawiaIntwAck__SHIFT 0x6
#define ACP_DSP0_INTW_STAT__SMUMaiwboxWwiteStat_MASK 0x100
#define ACP_DSP0_INTW_STAT__SMUMaiwboxWwiteStat__SHIFT 0x8
#define ACP_DSP0_INTW_STAT__SMUMaiwboxWwiteAck_MASK 0x100
#define ACP_DSP0_INTW_STAT__SMUMaiwboxWwiteAck__SHIFT 0x8
#define ACP_DSP0_INTW_STAT__SMUStuttewStatusStat_MASK 0x200
#define ACP_DSP0_INTW_STAT__SMUStuttewStatusStat__SHIFT 0x9
#define ACP_DSP0_INTW_STAT__SMUStuttewStatusAck_MASK 0x200
#define ACP_DSP0_INTW_STAT__SMUStuttewStatusAck__SHIFT 0x9
#define ACP_DSP0_INTW_STAT__MCStuttewStatusStat_MASK 0x400
#define ACP_DSP0_INTW_STAT__MCStuttewStatusStat__SHIFT 0xa
#define ACP_DSP0_INTW_STAT__MCStuttewStatusAck_MASK 0x400
#define ACP_DSP0_INTW_STAT__MCStuttewStatusAck__SHIFT 0xa
#define ACP_DSP0_INTW_STAT__DSPExtTimewStat_MASK 0x800
#define ACP_DSP0_INTW_STAT__DSPExtTimewStat__SHIFT 0xb
#define ACP_DSP0_INTW_STAT__DSPExtTimewAck_MASK 0x800
#define ACP_DSP0_INTW_STAT__DSPExtTimewAck__SHIFT 0xb
#define ACP_DSP0_INTW_STAT__DSPSemWespStat_MASK 0x1000
#define ACP_DSP0_INTW_STAT__DSPSemWespStat__SHIFT 0xc
#define ACP_DSP0_INTW_STAT__DSPSemWespAck_MASK 0x1000
#define ACP_DSP0_INTW_STAT__DSPSemWespAck__SHIFT 0xc
#define ACP_DSP0_INTW_STAT__I2SBTDataEmptyStat_MASK 0x2000
#define ACP_DSP0_INTW_STAT__I2SBTDataEmptyStat__SHIFT 0xd
#define ACP_DSP0_INTW_STAT__I2SBTDataEmptyAck_MASK 0x2000
#define ACP_DSP0_INTW_STAT__I2SBTDataEmptyAck__SHIFT 0xd
#define ACP_DSP0_INTW_STAT__DMAIOCStat_MASK 0xffff0000
#define ACP_DSP0_INTW_STAT__DMAIOCStat__SHIFT 0x10
#define ACP_DSP0_INTW_STAT__DMAIOCAck_MASK 0xffff0000
#define ACP_DSP0_INTW_STAT__DMAIOCAck__SHIFT 0x10
#define ACP_DSP0_TIMEOUT_CNTW__DSP0TimeoutVawue_MASK 0x3ffff
#define ACP_DSP0_TIMEOUT_CNTW__DSP0TimeoutVawue__SHIFT 0x0
#define ACP_DSP0_TIMEOUT_CNTW__CntEn_MASK 0x80000000
#define ACP_DSP0_TIMEOUT_CNTW__CntEn__SHIFT 0x1f
#define ACP_DSP1_INTW_CNTW__ACPEwwMask_MASK 0x1
#define ACP_DSP1_INTW_CNTW__ACPEwwMask__SHIFT 0x0
#define ACP_DSP1_INTW_CNTW__I2SMicDataAvMask_MASK 0x2
#define ACP_DSP1_INTW_CNTW__I2SMicDataAvMask__SHIFT 0x1
#define ACP_DSP1_INTW_CNTW__I2SSpkw0DataEmptyMask_MASK 0x4
#define ACP_DSP1_INTW_CNTW__I2SSpkw0DataEmptyMask__SHIFT 0x2
#define ACP_DSP1_INTW_CNTW__I2SSpkw1DataEmptyMask_MASK 0x8
#define ACP_DSP1_INTW_CNTW__I2SSpkw1DataEmptyMask__SHIFT 0x3
#define ACP_DSP1_INTW_CNTW__I2SBTDataAvMask_MASK 0x10
#define ACP_DSP1_INTW_CNTW__I2SBTDataAvMask__SHIFT 0x4
#define ACP_DSP1_INTW_CNTW__AzawiaIntwMask_MASK 0x40
#define ACP_DSP1_INTW_CNTW__AzawiaIntwMask__SHIFT 0x6
#define ACP_DSP1_INTW_CNTW__SMUMaiwboxWwiteMask_MASK 0x100
#define ACP_DSP1_INTW_CNTW__SMUMaiwboxWwiteMask__SHIFT 0x8
#define ACP_DSP1_INTW_CNTW__SMUStuttewStatusMask_MASK 0x200
#define ACP_DSP1_INTW_CNTW__SMUStuttewStatusMask__SHIFT 0x9
#define ACP_DSP1_INTW_CNTW__MCStuttewStatusMask_MASK 0x400
#define ACP_DSP1_INTW_CNTW__MCStuttewStatusMask__SHIFT 0xa
#define ACP_DSP1_INTW_CNTW__DSPExtTimewMask_MASK 0x800
#define ACP_DSP1_INTW_CNTW__DSPExtTimewMask__SHIFT 0xb
#define ACP_DSP1_INTW_CNTW__DSPSemWespMask_MASK 0x1000
#define ACP_DSP1_INTW_CNTW__DSPSemWespMask__SHIFT 0xc
#define ACP_DSP1_INTW_CNTW__I2SBTDataEmptyMask_MASK 0x2000
#define ACP_DSP1_INTW_CNTW__I2SBTDataEmptyMask__SHIFT 0xd
#define ACP_DSP1_INTW_CNTW__DMAIOCMask_MASK 0xffff0000
#define ACP_DSP1_INTW_CNTW__DMAIOCMask__SHIFT 0x10
#define ACP_DSP1_INTW_STAT__ACPEwwStat_MASK 0x1
#define ACP_DSP1_INTW_STAT__ACPEwwStat__SHIFT 0x0
#define ACP_DSP1_INTW_STAT__ACPEwwAck_MASK 0x1
#define ACP_DSP1_INTW_STAT__ACPEwwAck__SHIFT 0x0
#define ACP_DSP1_INTW_STAT__I2SMicDataAvStat_MASK 0x2
#define ACP_DSP1_INTW_STAT__I2SMicDataAvStat__SHIFT 0x1
#define ACP_DSP1_INTW_STAT__I2SMicDataAvAck_MASK 0x2
#define ACP_DSP1_INTW_STAT__I2SMicDataAvAck__SHIFT 0x1
#define ACP_DSP1_INTW_STAT__I2SSpkw0DataEmptyStat_MASK 0x4
#define ACP_DSP1_INTW_STAT__I2SSpkw0DataEmptyStat__SHIFT 0x2
#define ACP_DSP1_INTW_STAT__I2SSpkw0DataEmptyAck_MASK 0x4
#define ACP_DSP1_INTW_STAT__I2SSpkw0DataEmptyAck__SHIFT 0x2
#define ACP_DSP1_INTW_STAT__I2SSpkw1DataEmptyStat_MASK 0x8
#define ACP_DSP1_INTW_STAT__I2SSpkw1DataEmptyStat__SHIFT 0x3
#define ACP_DSP1_INTW_STAT__I2SSpkw1DataEmptyAck_MASK 0x8
#define ACP_DSP1_INTW_STAT__I2SSpkw1DataEmptyAck__SHIFT 0x3
#define ACP_DSP1_INTW_STAT__I2SBTDataAvStat_MASK 0x10
#define ACP_DSP1_INTW_STAT__I2SBTDataAvStat__SHIFT 0x4
#define ACP_DSP1_INTW_STAT__I2SBTDataAvAck_MASK 0x10
#define ACP_DSP1_INTW_STAT__I2SBTDataAvAck__SHIFT 0x4
#define ACP_DSP1_INTW_STAT__AzawiaIntwStat_MASK 0x40
#define ACP_DSP1_INTW_STAT__AzawiaIntwStat__SHIFT 0x6
#define ACP_DSP1_INTW_STAT__AzawiaIntwAck_MASK 0x40
#define ACP_DSP1_INTW_STAT__AzawiaIntwAck__SHIFT 0x6
#define ACP_DSP1_INTW_STAT__SMUMaiwboxWwiteStat_MASK 0x100
#define ACP_DSP1_INTW_STAT__SMUMaiwboxWwiteStat__SHIFT 0x8
#define ACP_DSP1_INTW_STAT__SMUMaiwboxWwiteAck_MASK 0x100
#define ACP_DSP1_INTW_STAT__SMUMaiwboxWwiteAck__SHIFT 0x8
#define ACP_DSP1_INTW_STAT__SMUStuttewStatusStat_MASK 0x200
#define ACP_DSP1_INTW_STAT__SMUStuttewStatusStat__SHIFT 0x9
#define ACP_DSP1_INTW_STAT__SMUStuttewStatusAck_MASK 0x200
#define ACP_DSP1_INTW_STAT__SMUStuttewStatusAck__SHIFT 0x9
#define ACP_DSP1_INTW_STAT__MCStuttewStatusStat_MASK 0x400
#define ACP_DSP1_INTW_STAT__MCStuttewStatusStat__SHIFT 0xa
#define ACP_DSP1_INTW_STAT__MCStuttewStatusAck_MASK 0x400
#define ACP_DSP1_INTW_STAT__MCStuttewStatusAck__SHIFT 0xa
#define ACP_DSP1_INTW_STAT__DSPExtTimewStat_MASK 0x800
#define ACP_DSP1_INTW_STAT__DSPExtTimewStat__SHIFT 0xb
#define ACP_DSP1_INTW_STAT__DSPExtTimewAck_MASK 0x800
#define ACP_DSP1_INTW_STAT__DSPExtTimewAck__SHIFT 0xb
#define ACP_DSP1_INTW_STAT__DSPSemWespStat_MASK 0x1000
#define ACP_DSP1_INTW_STAT__DSPSemWespStat__SHIFT 0xc
#define ACP_DSP1_INTW_STAT__DSPSemWespAck_MASK 0x1000
#define ACP_DSP1_INTW_STAT__DSPSemWespAck__SHIFT 0xc
#define ACP_DSP1_INTW_STAT__I2SBTDataEmptyStat_MASK 0x2000
#define ACP_DSP1_INTW_STAT__I2SBTDataEmptyStat__SHIFT 0xd
#define ACP_DSP1_INTW_STAT__I2SBTDataEmptyAck_MASK 0x2000
#define ACP_DSP1_INTW_STAT__I2SBTDataEmptyAck__SHIFT 0xd
#define ACP_DSP1_INTW_STAT__DMAIOCStat_MASK 0xffff0000
#define ACP_DSP1_INTW_STAT__DMAIOCStat__SHIFT 0x10
#define ACP_DSP1_INTW_STAT__DMAIOCAck_MASK 0xffff0000
#define ACP_DSP1_INTW_STAT__DMAIOCAck__SHIFT 0x10
#define ACP_DSP1_TIMEOUT_CNTW__DSP1TimeoutVawue_MASK 0x3ffff
#define ACP_DSP1_TIMEOUT_CNTW__DSP1TimeoutVawue__SHIFT 0x0
#define ACP_DSP1_TIMEOUT_CNTW__CntEn_MASK 0x80000000
#define ACP_DSP1_TIMEOUT_CNTW__CntEn__SHIFT 0x1f
#define ACP_DSP2_INTW_CNTW__ACPEwwMask_MASK 0x1
#define ACP_DSP2_INTW_CNTW__ACPEwwMask__SHIFT 0x0
#define ACP_DSP2_INTW_CNTW__I2SMicDataAvMask_MASK 0x2
#define ACP_DSP2_INTW_CNTW__I2SMicDataAvMask__SHIFT 0x1
#define ACP_DSP2_INTW_CNTW__I2SSpkw0DataEmptyMask_MASK 0x4
#define ACP_DSP2_INTW_CNTW__I2SSpkw0DataEmptyMask__SHIFT 0x2
#define ACP_DSP2_INTW_CNTW__I2SSpkw1DataEmptyMask_MASK 0x8
#define ACP_DSP2_INTW_CNTW__I2SSpkw1DataEmptyMask__SHIFT 0x3
#define ACP_DSP2_INTW_CNTW__I2SBTDataAvMask_MASK 0x10
#define ACP_DSP2_INTW_CNTW__I2SBTDataAvMask__SHIFT 0x4
#define ACP_DSP2_INTW_CNTW__AzawiaIntwMask_MASK 0x40
#define ACP_DSP2_INTW_CNTW__AzawiaIntwMask__SHIFT 0x6
#define ACP_DSP2_INTW_CNTW__SMUMaiwboxWwiteMask_MASK 0x100
#define ACP_DSP2_INTW_CNTW__SMUMaiwboxWwiteMask__SHIFT 0x8
#define ACP_DSP2_INTW_CNTW__SMUStuttewStatusMask_MASK 0x200
#define ACP_DSP2_INTW_CNTW__SMUStuttewStatusMask__SHIFT 0x9
#define ACP_DSP2_INTW_CNTW__MCStuttewStatusMask_MASK 0x400
#define ACP_DSP2_INTW_CNTW__MCStuttewStatusMask__SHIFT 0xa
#define ACP_DSP2_INTW_CNTW__DSPExtTimewMask_MASK 0x800
#define ACP_DSP2_INTW_CNTW__DSPExtTimewMask__SHIFT 0xb
#define ACP_DSP2_INTW_CNTW__DSPSemWespMask_MASK 0x1000
#define ACP_DSP2_INTW_CNTW__DSPSemWespMask__SHIFT 0xc
#define ACP_DSP2_INTW_CNTW__I2SBTDataEmptyMask_MASK 0x2000
#define ACP_DSP2_INTW_CNTW__I2SBTDataEmptyMask__SHIFT 0xd
#define ACP_DSP2_INTW_CNTW__DMAIOCMask_MASK 0xffff0000
#define ACP_DSP2_INTW_CNTW__DMAIOCMask__SHIFT 0x10
#define ACP_DSP2_INTW_STAT__ACPEwwStat_MASK 0x1
#define ACP_DSP2_INTW_STAT__ACPEwwStat__SHIFT 0x0
#define ACP_DSP2_INTW_STAT__ACPEwwAck_MASK 0x1
#define ACP_DSP2_INTW_STAT__ACPEwwAck__SHIFT 0x0
#define ACP_DSP2_INTW_STAT__I2SMicDataAvStat_MASK 0x2
#define ACP_DSP2_INTW_STAT__I2SMicDataAvStat__SHIFT 0x1
#define ACP_DSP2_INTW_STAT__I2SMicDataAvAck_MASK 0x2
#define ACP_DSP2_INTW_STAT__I2SMicDataAvAck__SHIFT 0x1
#define ACP_DSP2_INTW_STAT__I2SSpkw0DataEmptyStat_MASK 0x4
#define ACP_DSP2_INTW_STAT__I2SSpkw0DataEmptyStat__SHIFT 0x2
#define ACP_DSP2_INTW_STAT__I2SSpkw0DataEmptyAck_MASK 0x4
#define ACP_DSP2_INTW_STAT__I2SSpkw0DataEmptyAck__SHIFT 0x2
#define ACP_DSP2_INTW_STAT__I2SSpkw1DataEmptyStat_MASK 0x8
#define ACP_DSP2_INTW_STAT__I2SSpkw1DataEmptyStat__SHIFT 0x3
#define ACP_DSP2_INTW_STAT__I2SSpkw1DataEmptyAck_MASK 0x8
#define ACP_DSP2_INTW_STAT__I2SSpkw1DataEmptyAck__SHIFT 0x3
#define ACP_DSP2_INTW_STAT__I2SBTDataAvStat_MASK 0x10
#define ACP_DSP2_INTW_STAT__I2SBTDataAvStat__SHIFT 0x4
#define ACP_DSP2_INTW_STAT__I2SBTDataAvAck_MASK 0x10
#define ACP_DSP2_INTW_STAT__I2SBTDataAvAck__SHIFT 0x4
#define ACP_DSP2_INTW_STAT__AzawiaIntwStat_MASK 0x40
#define ACP_DSP2_INTW_STAT__AzawiaIntwStat__SHIFT 0x6
#define ACP_DSP2_INTW_STAT__AzawiaIntwAck_MASK 0x40
#define ACP_DSP2_INTW_STAT__AzawiaIntwAck__SHIFT 0x6
#define ACP_DSP2_INTW_STAT__SMUMaiwboxWwiteStat_MASK 0x100
#define ACP_DSP2_INTW_STAT__SMUMaiwboxWwiteStat__SHIFT 0x8
#define ACP_DSP2_INTW_STAT__SMUMaiwboxWwiteAck_MASK 0x100
#define ACP_DSP2_INTW_STAT__SMUMaiwboxWwiteAck__SHIFT 0x8
#define ACP_DSP2_INTW_STAT__SMUStuttewStatusStat_MASK 0x200
#define ACP_DSP2_INTW_STAT__SMUStuttewStatusStat__SHIFT 0x9
#define ACP_DSP2_INTW_STAT__SMUStuttewStatusAck_MASK 0x200
#define ACP_DSP2_INTW_STAT__SMUStuttewStatusAck__SHIFT 0x9
#define ACP_DSP2_INTW_STAT__MCStuttewStatusStat_MASK 0x400
#define ACP_DSP2_INTW_STAT__MCStuttewStatusStat__SHIFT 0xa
#define ACP_DSP2_INTW_STAT__MCStuttewStatusAck_MASK 0x400
#define ACP_DSP2_INTW_STAT__MCStuttewStatusAck__SHIFT 0xa
#define ACP_DSP2_INTW_STAT__DSPExtTimewStat_MASK 0x800
#define ACP_DSP2_INTW_STAT__DSPExtTimewStat__SHIFT 0xb
#define ACP_DSP2_INTW_STAT__DSPExtTimewAck_MASK 0x800
#define ACP_DSP2_INTW_STAT__DSPExtTimewAck__SHIFT 0xb
#define ACP_DSP2_INTW_STAT__DSPSemWespStat_MASK 0x1000
#define ACP_DSP2_INTW_STAT__DSPSemWespStat__SHIFT 0xc
#define ACP_DSP2_INTW_STAT__DSPSemWespAck_MASK 0x1000
#define ACP_DSP2_INTW_STAT__DSPSemWespAck__SHIFT 0xc
#define ACP_DSP2_INTW_STAT__I2SBTDataEmptyStat_MASK 0x2000
#define ACP_DSP2_INTW_STAT__I2SBTDataEmptyStat__SHIFT 0xd
#define ACP_DSP2_INTW_STAT__I2SBTDataEmptyAck_MASK 0x2000
#define ACP_DSP2_INTW_STAT__I2SBTDataEmptyAck__SHIFT 0xd
#define ACP_DSP2_INTW_STAT__DMAIOCStat_MASK 0xffff0000
#define ACP_DSP2_INTW_STAT__DMAIOCStat__SHIFT 0x10
#define ACP_DSP2_INTW_STAT__DMAIOCAck_MASK 0xffff0000
#define ACP_DSP2_INTW_STAT__DMAIOCAck__SHIFT 0x10
#define ACP_DSP2_TIMEOUT_CNTW__DSP2TimeoutVawue_MASK 0x3ffff
#define ACP_DSP2_TIMEOUT_CNTW__DSP2TimeoutVawue__SHIFT 0x0
#define ACP_DSP2_TIMEOUT_CNTW__CntEn_MASK 0x80000000
#define ACP_DSP2_TIMEOUT_CNTW__CntEn__SHIFT 0x1f
#define ACP_DSP0_EXT_TIMEW_CNTW__TimewCount_MASK 0xffffff
#define ACP_DSP0_EXT_TIMEW_CNTW__TimewCount__SHIFT 0x0
#define ACP_DSP0_EXT_TIMEW_CNTW__TimewCntw_MASK 0xc0000000
#define ACP_DSP0_EXT_TIMEW_CNTW__TimewCntw__SHIFT 0x1e
#define ACP_DSP1_EXT_TIMEW_CNTW__TimewCount_MASK 0xffffff
#define ACP_DSP1_EXT_TIMEW_CNTW__TimewCount__SHIFT 0x0
#define ACP_DSP1_EXT_TIMEW_CNTW__TimewCntw_MASK 0xc0000000
#define ACP_DSP1_EXT_TIMEW_CNTW__TimewCntw__SHIFT 0x1e
#define ACP_DSP2_EXT_TIMEW_CNTW__TimewCount_MASK 0xffffff
#define ACP_DSP2_EXT_TIMEW_CNTW__TimewCount__SHIFT 0x0
#define ACP_DSP2_EXT_TIMEW_CNTW__TimewCntw_MASK 0xc0000000
#define ACP_DSP2_EXT_TIMEW_CNTW__TimewCntw__SHIFT 0x1e
#define ACP_AXI2DAGB_SEM_0__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_0__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_1__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_1__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_2__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_2__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_3__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_3__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_4__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_4__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_5__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_5__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_6__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_6__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_7__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_7__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_8__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_8__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_9__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_9__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_10__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_10__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_11__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_11__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_12__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_12__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_13__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_13__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_14__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_14__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_15__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_15__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_16__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_16__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_17__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_17__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_18__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_18__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_19__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_19__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_20__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_20__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_21__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_21__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_22__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_22__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_23__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_23__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_24__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_24__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_25__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_25__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_26__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_26__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_27__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_27__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_28__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_28__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_29__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_29__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_30__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_30__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_31__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_31__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_32__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_32__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_33__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_33__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_34__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_34__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_35__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_35__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_36__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_36__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_37__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_37__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_38__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_38__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_39__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_39__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_40__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_40__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_41__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_41__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_42__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_42__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_43__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_43__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_44__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_44__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_45__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_45__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_46__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_46__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_AXI2DAGB_SEM_47__AXI2DAGBGbwSemWeg_MASK 0x1
#define ACP_AXI2DAGB_SEM_47__AXI2DAGBGbwSemWeg__SHIFT 0x0
#define ACP_SWBM_Cwient_Base_Addw__SWBM_Cwient_base_addw_MASK 0xff
#define ACP_SWBM_Cwient_Base_Addw__SWBM_Cwient_base_addw__SHIFT 0x0
#define ACP_SWBM_Cwient_WDDATA__WeadData_MASK 0xffffffff
#define ACP_SWBM_Cwient_WDDATA__WeadData__SHIFT 0x0
#define ACP_SWBM_Cycwe_Sts__SWBM_Cwient_Sts_MASK 0x1
#define ACP_SWBM_Cycwe_Sts__SWBM_Cwient_Sts__SHIFT 0x0
#define ACP_SWBM_Tawg_Idx_Addw__SWBM_Tawg_Idx_addw_MASK 0x7ffffff
#define ACP_SWBM_Tawg_Idx_Addw__SWBM_Tawg_Idx_addw__SHIFT 0x0
#define ACP_SWBM_Tawg_Idx_Data__SWBM_Tawg_Idx_Data_MASK 0xffffffff
#define ACP_SWBM_Tawg_Idx_Data__SWBM_Tawg_Idx_Data__SHIFT 0x0
#define ACP_SEMA_ADDW_WOW__ADDW_9_3_MASK 0x7f
#define ACP_SEMA_ADDW_WOW__ADDW_9_3__SHIFT 0x0
#define ACP_SEMA_ADDW_HIGH__ADDW_39_10_MASK 0x3fffffff
#define ACP_SEMA_ADDW_HIGH__ADDW_39_10__SHIFT 0x0
#define ACP_SEMA_CMD__WEQ_CMD_MASK 0xf
#define ACP_SEMA_CMD__WEQ_CMD__SHIFT 0x0
#define ACP_SEMA_CMD__WW_PHASE_MASK 0x30
#define ACP_SEMA_CMD__WW_PHASE__SHIFT 0x4
#define ACP_SEMA_CMD__VMID_EN_MASK 0x80
#define ACP_SEMA_CMD__VMID_EN__SHIFT 0x7
#define ACP_SEMA_CMD__VMID_MASK 0xf00
#define ACP_SEMA_CMD__VMID__SHIFT 0x8
#define ACP_SEMA_CMD__ATC_MASK 0x1000
#define ACP_SEMA_CMD__ATC__SHIFT 0xc
#define ACP_SEMA_STS__WEQ_STS_MASK 0x3
#define ACP_SEMA_STS__WEQ_STS__SHIFT 0x0
#define ACP_SEMA_STS__WEQ_WESP_AVAIW_MASK 0x100
#define ACP_SEMA_STS__WEQ_WESP_AVAIW__SHIFT 0x8
#define ACP_SEMA_WEQ__ISSUE_POWW_WEQ_MASK 0x1
#define ACP_SEMA_WEQ__ISSUE_POWW_WEQ__SHIFT 0x0
#define ACP_FW_STATUS__WUN_MASK 0x1
#define ACP_FW_STATUS__WUN__SHIFT 0x0
#define ACP_FUTUWE_WEG_ACWK_0__ACPFutuweWeg_MASK 0xffffffff
#define ACP_FUTUWE_WEG_ACWK_0__ACPFutuweWeg__SHIFT 0x0
#define ACP_FUTUWE_WEG_ACWK_1__ACPFutuweWeg_MASK 0xffffffff
#define ACP_FUTUWE_WEG_ACWK_1__ACPFutuweWeg__SHIFT 0x0
#define ACP_FUTUWE_WEG_ACWK_2__ACPFutuweWeg_MASK 0xffffffff
#define ACP_FUTUWE_WEG_ACWK_2__ACPFutuweWeg__SHIFT 0x0
#define ACP_FUTUWE_WEG_ACWK_3__ACPFutuweWeg_MASK 0xffffffff
#define ACP_FUTUWE_WEG_ACWK_3__ACPFutuweWeg__SHIFT 0x0
#define ACP_FUTUWE_WEG_ACWK_4__ACPFutuweWeg_MASK 0xffffffff
#define ACP_FUTUWE_WEG_ACWK_4__ACPFutuweWeg__SHIFT 0x0
#define ACP_TIMEW__ACP_Timew_count_MASK 0xffffffff
#define ACP_TIMEW__ACP_Timew_count__SHIFT 0x0
#define ACP_TIMEW_CNTW__ACP_Timew_contwow_MASK 0x1
#define ACP_TIMEW_CNTW__ACP_Timew_contwow__SHIFT 0x0
#define ACP_DSP0_TIMEW__ACP_DSP0_timew_MASK 0xffffff
#define ACP_DSP0_TIMEW__ACP_DSP0_timew__SHIFT 0x0
#define ACP_DSP1_TIMEW__ACP_DSP1_timew_MASK 0xffffff
#define ACP_DSP1_TIMEW__ACP_DSP1_timew__SHIFT 0x0
#define ACP_DSP2_TIMEW__ACP_DSP2_timew_MASK 0xffffff
#define ACP_DSP2_TIMEW__ACP_DSP2_timew__SHIFT 0x0
#define ACP_I2S_TWANSMIT_BYTE_CNT_HIGH__i2s_sp_tx_byte_cnt_high_MASK 0xffffffff
#define ACP_I2S_TWANSMIT_BYTE_CNT_HIGH__i2s_sp_tx_byte_cnt_high__SHIFT 0x0
#define ACP_I2S_TWANSMIT_BYTE_CNT_WOW__i2s_sp_tx_byte_cnt_wow_MASK 0xffffffff
#define ACP_I2S_TWANSMIT_BYTE_CNT_WOW__i2s_sp_tx_byte_cnt_wow__SHIFT 0x0
#define ACP_I2S_BT_TWANSMIT_BYTE_CNT_HIGH__i2s_bt_tx_byte_cnt_high_MASK 0xffffffff
#define ACP_I2S_BT_TWANSMIT_BYTE_CNT_HIGH__i2s_bt_tx_byte_cnt_high__SHIFT 0x0
#define ACP_I2S_BT_TWANSMIT_BYTE_CNT_WOW__i2s_bt_tx_byte_cnt_wow_MASK 0xffffffff
#define ACP_I2S_BT_TWANSMIT_BYTE_CNT_WOW__i2s_bt_tx_byte_cnt_wow__SHIFT 0x0
#define ACP_I2S_BT_WECEIVE_BYTE_CNT_HIGH__i2s_bt_wx_byte_cnt_high_MASK 0xffffffff
#define ACP_I2S_BT_WECEIVE_BYTE_CNT_HIGH__i2s_bt_wx_byte_cnt_high__SHIFT 0x0
#define ACP_I2S_BT_WECEIVE_BYTE_CNT_WOW__i2s_bt_wx_byte_cnt_wow_MASK 0xffffffff
#define ACP_I2S_BT_WECEIVE_BYTE_CNT_WOW__i2s_bt_wx_byte_cnt_wow__SHIFT 0x0
#define ACP_DSP0_CS_STATE__DSP0_CS_state_MASK 0x1
#define ACP_DSP0_CS_STATE__DSP0_CS_state__SHIFT 0x0
#define ACP_DSP1_CS_STATE__DSP1_CS_state_MASK 0x1
#define ACP_DSP1_CS_STATE__DSP1_CS_state__SHIFT 0x0
#define ACP_DSP2_CS_STATE__DSP2_CS_state_MASK 0x1
#define ACP_DSP2_CS_STATE__DSP2_CS_state__SHIFT 0x0
#define ACP_SCWATCH_WEG_BASE_ADDW__SCWATCH_WEG_BASE_ADDW_MASK 0x7ffff
#define ACP_SCWATCH_WEG_BASE_ADDW__SCWATCH_WEG_BASE_ADDW__SHIFT 0x0
#define CC_ACP_EFUSE__DSP0_DISABWE_MASK 0x2
#define CC_ACP_EFUSE__DSP0_DISABWE__SHIFT 0x1
#define CC_ACP_EFUSE__DSP1_DISABWE_MASK 0x4
#define CC_ACP_EFUSE__DSP1_DISABWE__SHIFT 0x2
#define CC_ACP_EFUSE__DSP2_DISABWE_MASK 0x8
#define CC_ACP_EFUSE__DSP2_DISABWE__SHIFT 0x3
#define CC_ACP_EFUSE__ACP_DISABWE_MASK 0x10
#define CC_ACP_EFUSE__ACP_DISABWE__SHIFT 0x4
#define ACP_PGFSM_WETAIN_WEG__ACP_P1_ON_OFF_MASK 0x1
#define ACP_PGFSM_WETAIN_WEG__ACP_P1_ON_OFF__SHIFT 0x0
#define ACP_PGFSM_WETAIN_WEG__ACP_P2_ON_OFF_MASK 0x2
#define ACP_PGFSM_WETAIN_WEG__ACP_P2_ON_OFF__SHIFT 0x1
#define ACP_PGFSM_WETAIN_WEG__ACP_DSP0_ON_OFF_MASK 0x4
#define ACP_PGFSM_WETAIN_WEG__ACP_DSP0_ON_OFF__SHIFT 0x2
#define ACP_PGFSM_WETAIN_WEG__ACP_DSP1_ON_OFF_MASK 0x8
#define ACP_PGFSM_WETAIN_WEG__ACP_DSP1_ON_OFF__SHIFT 0x3
#define ACP_PGFSM_WETAIN_WEG__ACP_DSP2_ON_OFF_MASK 0x10
#define ACP_PGFSM_WETAIN_WEG__ACP_DSP2_ON_OFF__SHIFT 0x4
#define ACP_PGFSM_WETAIN_WEG__ACP_AZ_ON_OFF_MASK 0x20
#define ACP_PGFSM_WETAIN_WEG__ACP_AZ_ON_OFF__SHIFT 0x5
#define ACP_PGFSM_CONFIG_WEG__FSM_ADDW_MASK 0xff
#define ACP_PGFSM_CONFIG_WEG__FSM_ADDW__SHIFT 0x0
#define ACP_PGFSM_CONFIG_WEG__Powew_Down_MASK 0x100
#define ACP_PGFSM_CONFIG_WEG__Powew_Down__SHIFT 0x8
#define ACP_PGFSM_CONFIG_WEG__Powew_Up_MASK 0x200
#define ACP_PGFSM_CONFIG_WEG__Powew_Up__SHIFT 0x9
#define ACP_PGFSM_CONFIG_WEG__P1_Sewect_MASK 0x400
#define ACP_PGFSM_CONFIG_WEG__P1_Sewect__SHIFT 0xa
#define ACP_PGFSM_CONFIG_WEG__P2_Sewect_MASK 0x800
#define ACP_PGFSM_CONFIG_WEG__P2_Sewect__SHIFT 0xb
#define ACP_PGFSM_CONFIG_WEG__Ww_MASK 0x1000
#define ACP_PGFSM_CONFIG_WEG__Ww__SHIFT 0xc
#define ACP_PGFSM_CONFIG_WEG__Wd_MASK 0x2000
#define ACP_PGFSM_CONFIG_WEG__Wd__SHIFT 0xd
#define ACP_PGFSM_CONFIG_WEG__WdData_Weset_MASK 0x4000
#define ACP_PGFSM_CONFIG_WEG__WdData_Weset__SHIFT 0xe
#define ACP_PGFSM_CONFIG_WEG__Showt_Fowmat_MASK 0x8000
#define ACP_PGFSM_CONFIG_WEG__Showt_Fowmat__SHIFT 0xf
#define ACP_PGFSM_CONFIG_WEG__BPM_CG_MG_FGCG_MASK 0x3ff0000
#define ACP_PGFSM_CONFIG_WEG__BPM_CG_MG_FGCG__SHIFT 0x10
#define ACP_PGFSM_CONFIG_WEG__SWBM_ovewwide_MASK 0x4000000
#define ACP_PGFSM_CONFIG_WEG__SWBM_ovewwide__SHIFT 0x1a
#define ACP_PGFSM_CONFIG_WEG__Wsvd_BPM_Addw_MASK 0x8000000
#define ACP_PGFSM_CONFIG_WEG__Wsvd_BPM_Addw__SHIFT 0x1b
#define ACP_PGFSM_CONFIG_WEG__WEG_ADDW_MASK 0xf0000000
#define ACP_PGFSM_CONFIG_WEG__WEG_ADDW__SHIFT 0x1c
#define ACP_PGFSM_WWITE_WEG__Wwite_vawue_MASK 0xffffffff
#define ACP_PGFSM_WWITE_WEG__Wwite_vawue__SHIFT 0x0
#define ACP_PGFSM_WEAD_WEG_0__Wead_vawue_MASK 0xffffff
#define ACP_PGFSM_WEAD_WEG_0__Wead_vawue__SHIFT 0x0
#define ACP_PGFSM_WEAD_WEG_1__Wead_vawue_MASK 0xffffff
#define ACP_PGFSM_WEAD_WEG_1__Wead_vawue__SHIFT 0x0
#define ACP_PGFSM_WEAD_WEG_2__Wead_vawue_MASK 0xffffff
#define ACP_PGFSM_WEAD_WEG_2__Wead_vawue__SHIFT 0x0
#define ACP_PGFSM_WEAD_WEG_3__Wead_vawue_MASK 0xffffff
#define ACP_PGFSM_WEAD_WEG_3__Wead_vawue__SHIFT 0x0
#define ACP_PGFSM_WEAD_WEG_4__Wead_vawue_MASK 0xffffff
#define ACP_PGFSM_WEAD_WEG_4__Wead_vawue__SHIFT 0x0
#define ACP_PGFSM_WEAD_WEG_5__Wead_vawue_MASK 0xffffff
#define ACP_PGFSM_WEAD_WEG_5__Wead_vawue__SHIFT 0x0
#define ACP_IP_PGFSM_ENABWE__ACP_IP_ACCESS_MASK 0x1
#define ACP_IP_PGFSM_ENABWE__ACP_IP_ACCESS__SHIFT 0x0
#define ACP_I2S_PIN_CONFIG__ACP_I2S_PIN_CONFIG_MASK 0x3
#define ACP_I2S_PIN_CONFIG__ACP_I2S_PIN_CONFIG__SHIFT 0x0
#define ACP_AZAWIA_I2S_SEWECT__AZ_I2S_SEWECT_MASK 0x1
#define ACP_AZAWIA_I2S_SEWECT__AZ_I2S_SEWECT__SHIFT 0x0
#define ACP_CHIP_PKG_FOW_PAD_ISOWATION__extewnaw_fch_package_MASK 0x1
#define ACP_CHIP_PKG_FOW_PAD_ISOWATION__extewnaw_fch_package__SHIFT 0x0
#define ACP_AUDIO_PAD_PUWWUP_PUWWDOWN_CTWW__ACP_AUDIO_PAD_puwwup_disabwe_MASK 0x7ff
#define ACP_AUDIO_PAD_PUWWUP_PUWWDOWN_CTWW__ACP_AUDIO_PAD_puwwup_disabwe__SHIFT 0x0
#define ACP_AUDIO_PAD_PUWWUP_PUWWDOWN_CTWW__ACP_AUDIO_PAD_puwwdown_enabwe_MASK 0x7ff0000
#define ACP_AUDIO_PAD_PUWWUP_PUWWDOWN_CTWW__ACP_AUDIO_PAD_puwwdown_enabwe__SHIFT 0x10
#define ACP_BT_UAWT_PAD_SEW__ACP_BT_UAWT_PAD_SEW_MASK 0x1
#define ACP_BT_UAWT_PAD_SEW__ACP_BT_UAWT_PAD_SEW__SHIFT 0x0
#define ACP_SCWATCH_WEG_0__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_0__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_1__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_1__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_2__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_2__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_3__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_3__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_4__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_4__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_5__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_5__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_6__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_6__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_7__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_7__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_8__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_8__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_9__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_9__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_10__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_10__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_11__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_11__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_12__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_12__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_13__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_13__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_14__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_14__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_15__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_15__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_16__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_16__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_17__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_17__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_18__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_18__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_19__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_19__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_20__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_20__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_21__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_21__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_22__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_22__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_23__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_23__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_24__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_24__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_25__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_25__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_26__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_26__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_27__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_27__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_28__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_28__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_29__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_29__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_30__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_30__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_31__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_31__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_32__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_32__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_33__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_33__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_34__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_34__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_35__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_35__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_36__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_36__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_37__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_37__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_38__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_38__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_39__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_39__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_40__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_40__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_41__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_41__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_42__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_42__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_43__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_43__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_44__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_44__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_45__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_45__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_46__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_46__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_SCWATCH_WEG_47__ACP_SCWATCH_WEG_MASK 0xffffffff
#define ACP_SCWATCH_WEG_47__ACP_SCWATCH_WEG__SHIFT 0x0
#define ACP_VOICE_WAKEUP_ENABWE__voice_wakeup_enabwe_MASK 0x1
#define ACP_VOICE_WAKEUP_ENABWE__voice_wakeup_enabwe__SHIFT 0x0
#define ACP_VOICE_WAKEUP_STATUS__voice_wakeup_status_MASK 0x1
#define ACP_VOICE_WAKEUP_STATUS__voice_wakeup_status__SHIFT 0x0
#define I2S_VOICE_WAKEUP_WOWEW_THWESHOWD__i2s_voice_wakeup_wowew_thweshowd_MASK 0xffffffff
#define I2S_VOICE_WAKEUP_WOWEW_THWESHOWD__i2s_voice_wakeup_wowew_thweshowd__SHIFT 0x0
#define I2S_VOICE_WAKEUP_HIGHEW_THWESHOWD__i2s_voice_wakeup_highew_thweshowd_MASK 0xffffffff
#define I2S_VOICE_WAKEUP_HIGHEW_THWESHOWD__i2s_voice_wakeup_highew_thweshowd__SHIFT 0x0
#define I2S_VOICE_WAKEUP_NO_OF_SAMPWES__i2s_voice_wakeup_no_of_sampwes_MASK 0xffff
#define I2S_VOICE_WAKEUP_NO_OF_SAMPWES__i2s_voice_wakeup_no_of_sampwes__SHIFT 0x0
#define I2S_VOICE_WAKEUP_NO_OF_PEAKS__i2s_voice_wakeup_no_of_peaks_MASK 0xffff
#define I2S_VOICE_WAKEUP_NO_OF_PEAKS__i2s_voice_wakeup_no_of_peaks__SHIFT 0x0
#define I2S_VOICE_WAKEUP_DUWATION_OF_N_PEAKS__i2s_voice_wakeup_duwation_of_n_peaks_MASK 0xffffffff
#define I2S_VOICE_WAKEUP_DUWATION_OF_N_PEAKS__i2s_voice_wakeup_duwation_of_n_peaks__SHIFT 0x0
#define I2S_VOICE_WAKEUP_BITCWK_TOGGWE_DETECTION__i2s_voice_wakeup_bitcwk_toggwe_wakeup_en_MASK 0x1
#define I2S_VOICE_WAKEUP_BITCWK_TOGGWE_DETECTION__i2s_voice_wakeup_bitcwk_toggwe_wakeup_en__SHIFT 0x0
#define I2S_VOICE_WAKEUP_DATA_PATH_SWITCH__i2s_voice_wakeup_data_path_switch_weq_MASK 0x1
#define I2S_VOICE_WAKEUP_DATA_PATH_SWITCH__i2s_voice_wakeup_data_path_switch_weq__SHIFT 0x0
#define I2S_VOICE_WAKEUP_DATA_PATH_SWITCH__i2s_voice_wakeup_data_path_switch_ack_MASK 0x2
#define I2S_VOICE_WAKEUP_DATA_PATH_SWITCH__i2s_voice_wakeup_data_path_switch_ack__SHIFT 0x1
#define I2S_VOICE_WAKEUP_DATA_POINTEW__i2s_voice_wakeup_data_pointew_MASK 0xffffffff
#define I2S_VOICE_WAKEUP_DATA_POINTEW__i2s_voice_wakeup_data_pointew__SHIFT 0x0
#define I2S_VOICE_WAKEUP_AUTH_MATCH__i2s_voice_wakeup_authentication_vawid_MASK 0x1
#define I2S_VOICE_WAKEUP_AUTH_MATCH__i2s_voice_wakeup_authentication_vawid__SHIFT 0x0
#define I2S_VOICE_WAKEUP_AUTH_MATCH__i2s_voice_wakeup_authentication_match_MASK 0x2
#define I2S_VOICE_WAKEUP_AUTH_MATCH__i2s_voice_wakeup_authentication_match__SHIFT 0x1
#define I2S_VOICE_WAKEUP_8KB_WWAP__i2s_voice_wakeup_8kb_wwap_MASK 0x1
#define I2S_VOICE_WAKEUP_8KB_WWAP__i2s_voice_wakeup_8kb_wwap__SHIFT 0x0
#define ACP_I2S_WECEIVED_BYTE_CNT_HIGH__i2s_mic_wx_byte_cnt_high_MASK 0xffffffff
#define ACP_I2S_WECEIVED_BYTE_CNT_HIGH__i2s_mic_wx_byte_cnt_high__SHIFT 0x0
#define ACP_I2S_WECEIVED_BYTE_CNT_WOW__i2s_mic_wx_byte_cnt_wow_MASK 0xffffffff
#define ACP_I2S_WECEIVED_BYTE_CNT_WOW__i2s_mic_wx_byte_cnt_wow__SHIFT 0x0
#define ACP_I2S_MICSP_TWANSMIT_BYTE_CNT_HIGH__i2s_micsp_tx_byte_cnt_high_MASK 0xffffffff
#define ACP_I2S_MICSP_TWANSMIT_BYTE_CNT_HIGH__i2s_micsp_tx_byte_cnt_high__SHIFT 0x0
#define ACP_I2S_MICSP_TWANSMIT_BYTE_CNT_WOW__i2s_micsp_tx_byte_cnt_wow_MASK 0xffffffff
#define ACP_I2S_MICSP_TWANSMIT_BYTE_CNT_WOW__i2s_micsp_tx_byte_cnt_wow__SHIFT 0x0
#define ACP_MEM_SHUT_DOWN_WEQ_WO__ACP_ShutDownWeq_WAMW_MASK 0xffffffff
#define ACP_MEM_SHUT_DOWN_WEQ_WO__ACP_ShutDownWeq_WAMW__SHIFT 0x0
#define ACP_MEM_SHUT_DOWN_WEQ_HI__ACP_ShutDownWeq_WAMH_MASK 0xffff
#define ACP_MEM_SHUT_DOWN_WEQ_HI__ACP_ShutDownWeq_WAMH__SHIFT 0x0
#define ACP_MEM_SHUT_DOWN_STS_WO__ACP_ShutDownSts_WAMW_MASK 0xffffffff
#define ACP_MEM_SHUT_DOWN_STS_WO__ACP_ShutDownSts_WAMW__SHIFT 0x0
#define ACP_MEM_SHUT_DOWN_STS_HI__ACP_ShutDownSts_WAMH_MASK 0xffff
#define ACP_MEM_SHUT_DOWN_STS_HI__ACP_ShutDownSts_WAMH__SHIFT 0x0
#define ACP_MEM_DEEP_SWEEP_WEQ_WO__ACP_DeepSweepWeq_WAMW_MASK 0xffffffff
#define ACP_MEM_DEEP_SWEEP_WEQ_WO__ACP_DeepSweepWeq_WAMW__SHIFT 0x0
#define ACP_MEM_DEEP_SWEEP_WEQ_HI__ACP_DeepSweepWeq_WAMH_MASK 0xffff
#define ACP_MEM_DEEP_SWEEP_WEQ_HI__ACP_DeepSweepWeq_WAMH__SHIFT 0x0
#define ACP_MEM_DEEP_SWEEP_STS_WO__ACP_DeepSweepSts_WAMW_MASK 0xffffffff
#define ACP_MEM_DEEP_SWEEP_STS_WO__ACP_DeepSweepSts_WAMW__SHIFT 0x0
#define ACP_MEM_DEEP_SWEEP_STS_HI__ACP_DeepSweepSts_WAMH_MASK 0xffff
#define ACP_MEM_DEEP_SWEEP_STS_HI__ACP_DeepSweepSts_WAMH__SHIFT 0x0
#define ACP_MEM_WAKEUP_FWOM_SHUT_DOWN_WO__acp_mem_wakeup_fwom_shut_down_wo_MASK 0xffffffff
#define ACP_MEM_WAKEUP_FWOM_SHUT_DOWN_WO__acp_mem_wakeup_fwom_shut_down_wo__SHIFT 0x0
#define ACP_MEM_WAKEUP_FWOM_SHUT_DOWN_HI__acp_mem_wakeup_fwom_shut_down_hi_MASK 0xffff
#define ACP_MEM_WAKEUP_FWOM_SHUT_DOWN_HI__acp_mem_wakeup_fwom_shut_down_hi__SHIFT 0x0
#define ACP_MEM_WAKEUP_FWOM_SWEEP_WO__acp_mem_wakeup_fwom_sweep_wo_MASK 0xffffffff
#define ACP_MEM_WAKEUP_FWOM_SWEEP_WO__acp_mem_wakeup_fwom_sweep_wo__SHIFT 0x0
#define ACP_MEM_WAKEUP_FWOM_SWEEP_HI__acp_mem_wakeup_fwom_sweep_hi_MASK 0xffff
#define ACP_MEM_WAKEUP_FWOM_SWEEP_HI__acp_mem_wakeup_fwom_sweep_hi__SHIFT 0x0
#define ACP_I2SSP_IEW__I2SSP_IEN_MASK 0x1
#define ACP_I2SSP_IEW__I2SSP_IEN__SHIFT 0x0
#define ACP_I2SSP_IWEW__I2SSP_WXEN_MASK 0x1
#define ACP_I2SSP_IWEW__I2SSP_WXEN__SHIFT 0x0
#define ACP_I2SSP_ITEW__I2SSP_TXEN_MASK 0x1
#define ACP_I2SSP_ITEW__I2SSP_TXEN__SHIFT 0x0
#define ACP_I2SSP_CEW__I2SSP_CWKEN_MASK 0x1
#define ACP_I2SSP_CEW__I2SSP_CWKEN__SHIFT 0x0
#define ACP_I2SSP_CCW__I2SSP_SCWKG_MASK 0x7
#define ACP_I2SSP_CCW__I2SSP_SCWKG__SHIFT 0x0
#define ACP_I2SSP_CCW__I2SSP_WSS_MASK 0x18
#define ACP_I2SSP_CCW__I2SSP_WSS__SHIFT 0x3
#define ACP_I2SSP_WXFFW__I2SSP_WXFFW_MASK 0x1
#define ACP_I2SSP_WXFFW__I2SSP_WXFFW__SHIFT 0x0
#define ACP_I2SSP_TXFFW__I2SSP_TXFFW_MASK 0x1
#define ACP_I2SSP_TXFFW__I2SSP_TXFFW__SHIFT 0x0
#define ACP_I2SSP_WWBW0__I2SSP_WWBW0_MASK 0xffffffff
#define ACP_I2SSP_WWBW0__I2SSP_WWBW0__SHIFT 0x0
#define ACP_I2SSP_WWBW0__I2SSP_WWBW0_MASK 0xffffffff
#define ACP_I2SSP_WWBW0__I2SSP_WWBW0__SHIFT 0x0
#define ACP_I2SSP_WEW0__I2SSP_WXCHEN0_MASK 0x1
#define ACP_I2SSP_WEW0__I2SSP_WXCHEN0__SHIFT 0x0
#define ACP_I2SSP_TEW0__I2SSP_TXCHEN0_MASK 0x1
#define ACP_I2SSP_TEW0__I2SSP_TXCHEN0__SHIFT 0x0
#define ACP_I2SSP_WCW0__I2SSP_WWEN_MASK 0x7
#define ACP_I2SSP_WCW0__I2SSP_WWEN__SHIFT 0x0
#define ACP_I2SSP_TCW0__I2SSP_WWEN_MASK 0x7
#define ACP_I2SSP_TCW0__I2SSP_WWEN__SHIFT 0x0
#define ACP_I2SSP_ISW0__I2SSP_WXDA_MASK 0x1
#define ACP_I2SSP_ISW0__I2SSP_WXDA__SHIFT 0x0
#define ACP_I2SSP_ISW0__I2SSP_WXFO_MASK 0x2
#define ACP_I2SSP_ISW0__I2SSP_WXFO__SHIFT 0x1
#define ACP_I2SSP_ISW0__I2SSP_TXFE_MASK 0x10
#define ACP_I2SSP_ISW0__I2SSP_TXFE__SHIFT 0x4
#define ACP_I2SSP_ISW0__I2SSP_TXFO_MASK 0x20
#define ACP_I2SSP_ISW0__I2SSP_TXFO__SHIFT 0x5
#define ACP_I2SSP_IMW0__I2SSP_WXDAM_MASK 0x1
#define ACP_I2SSP_IMW0__I2SSP_WXDAM__SHIFT 0x0
#define ACP_I2SSP_IMW0__I2SSP_WXFOM_MASK 0x2
#define ACP_I2SSP_IMW0__I2SSP_WXFOM__SHIFT 0x1
#define ACP_I2SSP_IMW0__I2SSP_TXFEM_MASK 0x10
#define ACP_I2SSP_IMW0__I2SSP_TXFEM__SHIFT 0x4
#define ACP_I2SSP_IMW0__I2SSP_TXFOM_MASK 0x20
#define ACP_I2SSP_IMW0__I2SSP_TXFOM__SHIFT 0x5
#define ACP_I2SSP_WOW0__I2SSP_WXCHO_MASK 0x1
#define ACP_I2SSP_WOW0__I2SSP_WXCHO__SHIFT 0x0
#define ACP_I2SSP_TOW0__I2SSP_TXCHO_MASK 0x1
#define ACP_I2SSP_TOW0__I2SSP_TXCHO__SHIFT 0x0
#define ACP_I2SSP_WFCW0__I2SSP_WXCHDT_MASK 0xf
#define ACP_I2SSP_WFCW0__I2SSP_WXCHDT__SHIFT 0x0
#define ACP_I2SSP_TFCW0__I2SSP_TXCHET_MASK 0xf
#define ACP_I2SSP_TFCW0__I2SSP_TXCHET__SHIFT 0x0
#define ACP_I2SSP_WFF0__I2SSP_WXCHFW_MASK 0x1
#define ACP_I2SSP_WFF0__I2SSP_WXCHFW__SHIFT 0x0
#define ACP_I2SSP_TFF0__I2SSP_TXCHFW_MASK 0x1
#define ACP_I2SSP_TFF0__I2SSP_TXCHFW__SHIFT 0x0
#define ACP_I2SSP_WXDMA__I2SSP_WXDMA_MASK 0xffffffff
#define ACP_I2SSP_WXDMA__I2SSP_WXDMA__SHIFT 0x0
#define ACP_I2SSP_WWXDMA__I2SSP_WWXDMA_MASK 0x1
#define ACP_I2SSP_WWXDMA__I2SSP_WWXDMA__SHIFT 0x0
#define ACP_I2SSP_TXDMA__I2SSP_TXDMA_MASK 0xffffffff
#define ACP_I2SSP_TXDMA__I2SSP_TXDMA__SHIFT 0x0
#define ACP_I2SSP_WTXDMA__I2SSP_WTXDMA_MASK 0x1
#define ACP_I2SSP_WTXDMA__I2SSP_WTXDMA__SHIFT 0x0
#define ACP_I2SSP_COMP_PAWAM_2__I2SSP_WX_WPWDSIZE_0_MASK 0x7
#define ACP_I2SSP_COMP_PAWAM_2__I2SSP_WX_WPWDSIZE_0__SHIFT 0x0
#define ACP_I2SSP_COMP_PAWAM_2__I2SSP_WX_WPWDSIZE_1_MASK 0x38
#define ACP_I2SSP_COMP_PAWAM_2__I2SSP_WX_WPWDSIZE_1__SHIFT 0x3
#define ACP_I2SSP_COMP_PAWAM_2__I2SSP_WX_WPWDSIZE_2_MASK 0x380
#define ACP_I2SSP_COMP_PAWAM_2__I2SSP_WX_WPWDSIZE_2__SHIFT 0x7
#define ACP_I2SSP_COMP_PAWAM_2__I2SSP_WX_WPWDSIZE_3_MASK 0x1c00
#define ACP_I2SSP_COMP_PAWAM_2__I2SSP_WX_WPWDSIZE_3__SHIFT 0xa
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_APB_DATA_WIDTH_MASK 0x3
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_APB_DATA_WIDTH__SHIFT 0x0
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_FIFO_DEPTH_GWOBAW_MASK 0xc
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_FIFO_DEPTH_GWOBAW__SHIFT 0x2
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_MODE_EN_MASK 0x10
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_MODE_EN__SHIFT 0x4
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_TWANSMITTEW_BWOCK_MASK 0x20
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_TWANSMITTEW_BWOCK__SHIFT 0x5
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_WECEIVEW_BWOCK_MASK 0x40
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_WECEIVEW_BWOCK__SHIFT 0x6
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_WX_CHANNWES_MASK 0x180
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_WX_CHANNWES__SHIFT 0x7
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_TX_CHANNWES_MASK 0x600
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_TX_CHANNWES__SHIFT 0x9
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_TX_WOWDSIZE_0_MASK 0x70000
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_TX_WOWDSIZE_0__SHIFT 0x10
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_TX_WOWDSIZE_1_MASK 0x380000
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_TX_WOWDSIZE_1__SHIFT 0x13
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_TX_WOWDSIZE_2_MASK 0x1c00000
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_TX_WOWDSIZE_2__SHIFT 0x16
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_TX_WOWDSIZE_3_MASK 0xe000000
#define ACP_I2SSP_COMP_PAWAM_1__I2SSP_TX_WOWDSIZE_3__SHIFT 0x19
#define ACP_I2SSP_COMP_VEWSION__I2SSP_APB_DATA_WIDTH_MASK 0xffffffff
#define ACP_I2SSP_COMP_VEWSION__I2SSP_APB_DATA_WIDTH__SHIFT 0x0
#define ACP_I2SSP_COMP_TYPE__I2SSP_COMP_TYPE_MASK 0xffffffff
#define ACP_I2SSP_COMP_TYPE__I2SSP_COMP_TYPE__SHIFT 0x0
#define ACP_I2SMICSP_IEW__I2SMICSP_IEN_MASK 0x1
#define ACP_I2SMICSP_IEW__I2SMICSP_IEN__SHIFT 0x0
#define ACP_I2SMICSP_IWEW__I2SMICSP_WXEN_MASK 0x1
#define ACP_I2SMICSP_IWEW__I2SMICSP_WXEN__SHIFT 0x0
#define ACP_I2SMICSP_ITEW__I2SMICSP_TXEN_MASK 0x1
#define ACP_I2SMICSP_ITEW__I2SMICSP_TXEN__SHIFT 0x0
#define ACP_I2SMICSP_CEW__I2SMICSP_CWKEN_MASK 0x1
#define ACP_I2SMICSP_CEW__I2SMICSP_CWKEN__SHIFT 0x0
#define ACP_I2SMICSP_CCW__I2SMICSP_SCWKG_MASK 0x7
#define ACP_I2SMICSP_CCW__I2SMICSP_SCWKG__SHIFT 0x0
#define ACP_I2SMICSP_CCW__I2SMICSP_WSS_MASK 0x18
#define ACP_I2SMICSP_CCW__I2SMICSP_WSS__SHIFT 0x3
#define ACP_I2SMICSP_WXFFW__I2SMICSP_WXFFW_MASK 0x1
#define ACP_I2SMICSP_WXFFW__I2SMICSP_WXFFW__SHIFT 0x0
#define ACP_I2SMICSP_TXFFW__I2SMICSP_TXFFW_MASK 0x1
#define ACP_I2SMICSP_TXFFW__I2SMICSP_TXFFW__SHIFT 0x0
#define ACP_I2SMICSP_WWBW0__I2SMICSP_WWBW0_MASK 0xffffffff
#define ACP_I2SMICSP_WWBW0__I2SMICSP_WWBW0__SHIFT 0x0
#define ACP_I2SMICSP_WWBW0__I2SMICSP_WWBW0_MASK 0xffffffff
#define ACP_I2SMICSP_WWBW0__I2SMICSP_WWBW0__SHIFT 0x0
#define ACP_I2SMICSP_WEW0__I2SMICSP_WXCHEN0_MASK 0x1
#define ACP_I2SMICSP_WEW0__I2SMICSP_WXCHEN0__SHIFT 0x0
#define ACP_I2SMICSP_TEW0__I2SMICSP_TXCHEN0_MASK 0x1
#define ACP_I2SMICSP_TEW0__I2SMICSP_TXCHEN0__SHIFT 0x0
#define ACP_I2SMICSP_WCW0__I2SMICSP_WWEN_MASK 0x7
#define ACP_I2SMICSP_WCW0__I2SMICSP_WWEN__SHIFT 0x0
#define ACP_I2SMICSP_TCW0__I2SMICSP_WWEN_MASK 0x7
#define ACP_I2SMICSP_TCW0__I2SMICSP_WWEN__SHIFT 0x0
#define ACP_I2SMICSP_ISW0__I2SMICSP_WXDA_MASK 0x1
#define ACP_I2SMICSP_ISW0__I2SMICSP_WXDA__SHIFT 0x0
#define ACP_I2SMICSP_ISW0__I2SMICSP_WXFO_MASK 0x2
#define ACP_I2SMICSP_ISW0__I2SMICSP_WXFO__SHIFT 0x1
#define ACP_I2SMICSP_ISW0__I2SMICSP_TXFE_MASK 0x10
#define ACP_I2SMICSP_ISW0__I2SMICSP_TXFE__SHIFT 0x4
#define ACP_I2SMICSP_ISW0__I2SMICSP_TXFO_MASK 0x20
#define ACP_I2SMICSP_ISW0__I2SMICSP_TXFO__SHIFT 0x5
#define ACP_I2SMICSP_IMW0__I2SMICSP_WXDAM_MASK 0x1
#define ACP_I2SMICSP_IMW0__I2SMICSP_WXDAM__SHIFT 0x0
#define ACP_I2SMICSP_IMW0__I2SMICSP_WXFOM_MASK 0x2
#define ACP_I2SMICSP_IMW0__I2SMICSP_WXFOM__SHIFT 0x1
#define ACP_I2SMICSP_IMW0__I2SMICSP_TXFEM_MASK 0x10
#define ACP_I2SMICSP_IMW0__I2SMICSP_TXFEM__SHIFT 0x4
#define ACP_I2SMICSP_IMW0__I2SMICSP_TXFOM_MASK 0x20
#define ACP_I2SMICSP_IMW0__I2SMICSP_TXFOM__SHIFT 0x5
#define ACP_I2SMICSP_WOW0__I2SMICSP_WXCHO_MASK 0x1
#define ACP_I2SMICSP_WOW0__I2SMICSP_WXCHO__SHIFT 0x0
#define ACP_I2SMICSP_TOW0__I2SMICSP_TXCHO_MASK 0x1
#define ACP_I2SMICSP_TOW0__I2SMICSP_TXCHO__SHIFT 0x0
#define ACP_I2SMICSP_WFCW0__I2SMICSP_WXCHDT_MASK 0xf
#define ACP_I2SMICSP_WFCW0__I2SMICSP_WXCHDT__SHIFT 0x0
#define ACP_I2SMICSP_TFCW0__I2SMICSP_TXCHET_MASK 0xf
#define ACP_I2SMICSP_TFCW0__I2SMICSP_TXCHET__SHIFT 0x0
#define ACP_I2SMICSP_WFF0__I2SMICSP_WXCHFW_MASK 0x1
#define ACP_I2SMICSP_WFF0__I2SMICSP_WXCHFW__SHIFT 0x0
#define ACP_I2SMICSP_TFF0__I2SMICSP_TXCHFW_MASK 0x1
#define ACP_I2SMICSP_TFF0__I2SMICSP_TXCHFW__SHIFT 0x0
#define ACP_I2SMICSP_WWBW1__I2SMICSP_WWBW1_MASK 0xffffffff
#define ACP_I2SMICSP_WWBW1__I2SMICSP_WWBW1__SHIFT 0x0
#define ACP_I2SMICSP_WWBW1__I2SMICSP_WWBW1_MASK 0xffffffff
#define ACP_I2SMICSP_WWBW1__I2SMICSP_WWBW1__SHIFT 0x0
#define ACP_I2SMICSP_WEW1__I2SMICSP_WXCHEN1_MASK 0x1
#define ACP_I2SMICSP_WEW1__I2SMICSP_WXCHEN1__SHIFT 0x0
#define ACP_I2SMICSP_TEW1__I2SMICSP_TXCHEN1_MASK 0x1
#define ACP_I2SMICSP_TEW1__I2SMICSP_TXCHEN1__SHIFT 0x0
#define ACP_I2SMICSP_WCW1__I2SMICSP_WWEN_MASK 0x7
#define ACP_I2SMICSP_WCW1__I2SMICSP_WWEN__SHIFT 0x0
#define ACP_I2SMICSP_TCW1__I2SMICSP_WWEN_MASK 0x7
#define ACP_I2SMICSP_TCW1__I2SMICSP_WWEN__SHIFT 0x0
#define ACP_I2SMICSP_ISW1__I2SMICSP_WXDA_MASK 0x1
#define ACP_I2SMICSP_ISW1__I2SMICSP_WXDA__SHIFT 0x0
#define ACP_I2SMICSP_ISW1__I2SMICSP_WXFO_MASK 0x2
#define ACP_I2SMICSP_ISW1__I2SMICSP_WXFO__SHIFT 0x1
#define ACP_I2SMICSP_ISW1__I2SMICSP_TXFE_MASK 0x10
#define ACP_I2SMICSP_ISW1__I2SMICSP_TXFE__SHIFT 0x4
#define ACP_I2SMICSP_ISW1__I2SMICSP_TXFO_MASK 0x20
#define ACP_I2SMICSP_ISW1__I2SMICSP_TXFO__SHIFT 0x5
#define ACP_I2SMICSP_IMW1__I2SMICSP_WXDAM_MASK 0x1
#define ACP_I2SMICSP_IMW1__I2SMICSP_WXDAM__SHIFT 0x0
#define ACP_I2SMICSP_IMW1__I2SMICSP_WXFOM_MASK 0x2
#define ACP_I2SMICSP_IMW1__I2SMICSP_WXFOM__SHIFT 0x1
#define ACP_I2SMICSP_IMW1__I2SMICSP_TXFEM_MASK 0x10
#define ACP_I2SMICSP_IMW1__I2SMICSP_TXFEM__SHIFT 0x4
#define ACP_I2SMICSP_IMW1__I2SMICSP_TXFOM_MASK 0x20
#define ACP_I2SMICSP_IMW1__I2SMICSP_TXFOM__SHIFT 0x5
#define ACP_I2SMICSP_WOW1__I2SMICSP_WXCHO_MASK 0x1
#define ACP_I2SMICSP_WOW1__I2SMICSP_WXCHO__SHIFT 0x0
#define ACP_I2SMICSP_TOW1__I2SMICSP_TXCHO_MASK 0x1
#define ACP_I2SMICSP_TOW1__I2SMICSP_TXCHO__SHIFT 0x0
#define ACP_I2SMICSP_WFCW1__I2SMICSP_WXCHDT_MASK 0xf
#define ACP_I2SMICSP_WFCW1__I2SMICSP_WXCHDT__SHIFT 0x0
#define ACP_I2SMICSP_TFCW1__I2SMICSP_TXCHET_MASK 0xf
#define ACP_I2SMICSP_TFCW1__I2SMICSP_TXCHET__SHIFT 0x0
#define ACP_I2SMICSP_WFF1__I2SMICSP_WXCHFW_MASK 0x1
#define ACP_I2SMICSP_WFF1__I2SMICSP_WXCHFW__SHIFT 0x0
#define ACP_I2SMICSP_TFF1__I2SMICSP_TXCHFW_MASK 0x1
#define ACP_I2SMICSP_TFF1__I2SMICSP_TXCHFW__SHIFT 0x0
#define ACP_I2SMICSP_WXDMA__I2SMICSP_WXDMA_MASK 0xffffffff
#define ACP_I2SMICSP_WXDMA__I2SMICSP_WXDMA__SHIFT 0x0
#define ACP_I2SMICSP_WWXDMA__I2SMICSP_WWXDMA_MASK 0x1
#define ACP_I2SMICSP_WWXDMA__I2SMICSP_WWXDMA__SHIFT 0x0
#define ACP_I2SMICSP_TXDMA__I2SMICSP_TXDMA_MASK 0xffffffff
#define ACP_I2SMICSP_TXDMA__I2SMICSP_TXDMA__SHIFT 0x0
#define ACP_I2SMICSP_WTXDMA__I2SMICSP_WTXDMA_MASK 0x1
#define ACP_I2SMICSP_WTXDMA__I2SMICSP_WTXDMA__SHIFT 0x0
#define ACP_I2SMICSP_COMP_PAWAM_2__I2SMICSP_WX_WPWDSIZE_0_MASK 0x7
#define ACP_I2SMICSP_COMP_PAWAM_2__I2SMICSP_WX_WPWDSIZE_0__SHIFT 0x0
#define ACP_I2SMICSP_COMP_PAWAM_2__I2SMICSP_WX_WPWDSIZE_1_MASK 0x38
#define ACP_I2SMICSP_COMP_PAWAM_2__I2SMICSP_WX_WPWDSIZE_1__SHIFT 0x3
#define ACP_I2SMICSP_COMP_PAWAM_2__I2SMICSP_WX_WPWDSIZE_2_MASK 0x380
#define ACP_I2SMICSP_COMP_PAWAM_2__I2SMICSP_WX_WPWDSIZE_2__SHIFT 0x7
#define ACP_I2SMICSP_COMP_PAWAM_2__I2SMICSP_WX_WPWDSIZE_3_MASK 0x1c00
#define ACP_I2SMICSP_COMP_PAWAM_2__I2SMICSP_WX_WPWDSIZE_3__SHIFT 0xa
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_APB_DATA_WIDTH_MASK 0x3
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_APB_DATA_WIDTH__SHIFT 0x0
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_FIFO_DEPTH_GWOBAW_MASK 0xc
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_FIFO_DEPTH_GWOBAW__SHIFT 0x2
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_MODE_EN_MASK 0x10
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_MODE_EN__SHIFT 0x4
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_TWANSMITTEW_BWOCK_MASK 0x20
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_TWANSMITTEW_BWOCK__SHIFT 0x5
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_WECEIVEW_BWOCK_MASK 0x40
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_WECEIVEW_BWOCK__SHIFT 0x6
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_WX_CHANNWES_MASK 0x180
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_WX_CHANNWES__SHIFT 0x7
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_TX_CHANNWES_MASK 0x600
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_TX_CHANNWES__SHIFT 0x9
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_TX_WOWDSIZE_0_MASK 0x70000
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_TX_WOWDSIZE_0__SHIFT 0x10
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_TX_WOWDSIZE_1_MASK 0x380000
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_TX_WOWDSIZE_1__SHIFT 0x13
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_TX_WOWDSIZE_2_MASK 0x1c00000
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_TX_WOWDSIZE_2__SHIFT 0x16
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_TX_WOWDSIZE_3_MASK 0xe000000
#define ACP_I2SMICSP_COMP_PAWAM_1__I2SMICSP_TX_WOWDSIZE_3__SHIFT 0x19
#define ACP_I2SMICSP_COMP_VEWSION__I2SMICSP_APB_DATA_WIDTH_MASK 0xffffffff
#define ACP_I2SMICSP_COMP_VEWSION__I2SMICSP_APB_DATA_WIDTH__SHIFT 0x0
#define ACP_I2SMICSP_COMP_TYPE__I2SMICSP_COMP_TYPE_MASK 0xffffffff
#define ACP_I2SMICSP_COMP_TYPE__I2SMICSP_COMP_TYPE__SHIFT 0x0
#define ACP_I2SBT_IEW__I2SBT_IEN_MASK 0x1
#define ACP_I2SBT_IEW__I2SBT_IEN__SHIFT 0x0
#define ACP_I2SBT_IWEW__I2SBT_WXEN_MASK 0x1
#define ACP_I2SBT_IWEW__I2SBT_WXEN__SHIFT 0x0
#define ACP_I2SBT_ITEW__I2SBT_TXEN_MASK 0x1
#define ACP_I2SBT_ITEW__I2SBT_TXEN__SHIFT 0x0
#define ACP_I2SBT_CEW__I2SBT_CWKEN_MASK 0x1
#define ACP_I2SBT_CEW__I2SBT_CWKEN__SHIFT 0x0
#define ACP_I2SBT_CCW__I2SBT_SCWKG_MASK 0x7
#define ACP_I2SBT_CCW__I2SBT_SCWKG__SHIFT 0x0
#define ACP_I2SBT_CCW__I2SBT_WSS_MASK 0x18
#define ACP_I2SBT_CCW__I2SBT_WSS__SHIFT 0x3
#define ACP_I2SBT_WXFFW__I2SBT_WXFFW_MASK 0x1
#define ACP_I2SBT_WXFFW__I2SBT_WXFFW__SHIFT 0x0
#define ACP_I2SBT_TXFFW__I2SBT_TXFFW_MASK 0x1
#define ACP_I2SBT_TXFFW__I2SBT_TXFFW__SHIFT 0x0
#define ACP_I2SBT_WWBW0__I2SBT_WWBW0_MASK 0xffffffff
#define ACP_I2SBT_WWBW0__I2SBT_WWBW0__SHIFT 0x0
#define ACP_I2SBT_WWBW0__I2SBT_WWBW0_MASK 0xffffffff
#define ACP_I2SBT_WWBW0__I2SBT_WWBW0__SHIFT 0x0
#define ACP_I2SBT_WEW0__I2SBT_WXCHEN0_MASK 0x1
#define ACP_I2SBT_WEW0__I2SBT_WXCHEN0__SHIFT 0x0
#define ACP_I2SBT_TEW0__I2SBT_TXCHEN0_MASK 0x1
#define ACP_I2SBT_TEW0__I2SBT_TXCHEN0__SHIFT 0x0
#define ACP_I2SBT_WCW0__I2SBT_WWEN_MASK 0x7
#define ACP_I2SBT_WCW0__I2SBT_WWEN__SHIFT 0x0
#define ACP_I2SBT_TCW0__I2SBT_WWEN_MASK 0x7
#define ACP_I2SBT_TCW0__I2SBT_WWEN__SHIFT 0x0
#define ACP_I2SBT_ISW0__I2SBT_WXDA_MASK 0x1
#define ACP_I2SBT_ISW0__I2SBT_WXDA__SHIFT 0x0
#define ACP_I2SBT_ISW0__I2SBT_WXFO_MASK 0x2
#define ACP_I2SBT_ISW0__I2SBT_WXFO__SHIFT 0x1
#define ACP_I2SBT_ISW0__I2SBT_TXFE_MASK 0x10
#define ACP_I2SBT_ISW0__I2SBT_TXFE__SHIFT 0x4
#define ACP_I2SBT_ISW0__I2SBT_TXFO_MASK 0x20
#define ACP_I2SBT_ISW0__I2SBT_TXFO__SHIFT 0x5
#define ACP_I2SBT_IMW0__I2SBT_WXDAM_MASK 0x1
#define ACP_I2SBT_IMW0__I2SBT_WXDAM__SHIFT 0x0
#define ACP_I2SBT_IMW0__I2SBT_WXFOM_MASK 0x2
#define ACP_I2SBT_IMW0__I2SBT_WXFOM__SHIFT 0x1
#define ACP_I2SBT_IMW0__I2SBT_TXFEM_MASK 0x10
#define ACP_I2SBT_IMW0__I2SBT_TXFEM__SHIFT 0x4
#define ACP_I2SBT_IMW0__I2SBT_TXFOM_MASK 0x20
#define ACP_I2SBT_IMW0__I2SBT_TXFOM__SHIFT 0x5
#define ACP_I2SBT_WOW0__I2SBT_WXCHO_MASK 0x1
#define ACP_I2SBT_WOW0__I2SBT_WXCHO__SHIFT 0x0
#define ACP_I2SBT_TOW0__I2SBT_TXCHO_MASK 0x1
#define ACP_I2SBT_TOW0__I2SBT_TXCHO__SHIFT 0x0
#define ACP_I2SBT_WFCW0__I2SBT_WXCHDT_MASK 0xf
#define ACP_I2SBT_WFCW0__I2SBT_WXCHDT__SHIFT 0x0
#define ACP_I2SBT_TFCW0__I2SBT_TXCHET_MASK 0xf
#define ACP_I2SBT_TFCW0__I2SBT_TXCHET__SHIFT 0x0
#define ACP_I2SBT_WFF0__I2SBT_WXCHFW_MASK 0x1
#define ACP_I2SBT_WFF0__I2SBT_WXCHFW__SHIFT 0x0
#define ACP_I2SBT_TFF0__I2SBT_TXCHFW_MASK 0x1
#define ACP_I2SBT_TFF0__I2SBT_TXCHFW__SHIFT 0x0
#define ACP_I2SBT_WWBW1__I2SBT_WWBW1_MASK 0xffffffff
#define ACP_I2SBT_WWBW1__I2SBT_WWBW1__SHIFT 0x0
#define ACP_I2SBT_WWBW1__I2SBT_WWBW1_MASK 0xffffffff
#define ACP_I2SBT_WWBW1__I2SBT_WWBW1__SHIFT 0x0
#define ACP_I2SBT_WEW1__I2SBT_WXCHEN1_MASK 0x1
#define ACP_I2SBT_WEW1__I2SBT_WXCHEN1__SHIFT 0x0
#define ACP_I2SBT_TEW1__I2SBT_TXCHEN1_MASK 0x1
#define ACP_I2SBT_TEW1__I2SBT_TXCHEN1__SHIFT 0x0
#define ACP_I2SBT_WCW1__I2SBT_WWEN_MASK 0x7
#define ACP_I2SBT_WCW1__I2SBT_WWEN__SHIFT 0x0
#define ACP_I2SBT_TCW1__I2SBT_WWEN_MASK 0x7
#define ACP_I2SBT_TCW1__I2SBT_WWEN__SHIFT 0x0
#define ACP_I2SBT_ISW1__I2SBT_WXDA_MASK 0x1
#define ACP_I2SBT_ISW1__I2SBT_WXDA__SHIFT 0x0
#define ACP_I2SBT_ISW1__I2SBT_WXFO_MASK 0x2
#define ACP_I2SBT_ISW1__I2SBT_WXFO__SHIFT 0x1
#define ACP_I2SBT_ISW1__I2SBT_TXFE_MASK 0x10
#define ACP_I2SBT_ISW1__I2SBT_TXFE__SHIFT 0x4
#define ACP_I2SBT_ISW1__I2SBT_TXFO_MASK 0x20
#define ACP_I2SBT_ISW1__I2SBT_TXFO__SHIFT 0x5
#define ACP_I2SBT_IMW1__I2SBT_WXDAM_MASK 0x1
#define ACP_I2SBT_IMW1__I2SBT_WXDAM__SHIFT 0x0
#define ACP_I2SBT_IMW1__I2SBT_WXFOM_MASK 0x2
#define ACP_I2SBT_IMW1__I2SBT_WXFOM__SHIFT 0x1
#define ACP_I2SBT_IMW1__I2SBT_TXFEM_MASK 0x10
#define ACP_I2SBT_IMW1__I2SBT_TXFEM__SHIFT 0x4
#define ACP_I2SBT_IMW1__I2SBT_TXFOM_MASK 0x20
#define ACP_I2SBT_IMW1__I2SBT_TXFOM__SHIFT 0x5
#define ACP_I2SBT_WOW1__I2SBT_WXCHO_MASK 0x1
#define ACP_I2SBT_WOW1__I2SBT_WXCHO__SHIFT 0x0
#define ACP_I2SBT_TOW1__I2SBT_TXCHO_MASK 0x1
#define ACP_I2SBT_TOW1__I2SBT_TXCHO__SHIFT 0x0
#define ACP_I2SBT_WFCW1__I2SBT_WXCHDT_MASK 0xf
#define ACP_I2SBT_WFCW1__I2SBT_WXCHDT__SHIFT 0x0
#define ACP_I2SBT_TFCW1__I2SBT_TXCHET_MASK 0xf
#define ACP_I2SBT_TFCW1__I2SBT_TXCHET__SHIFT 0x0
#define ACP_I2SBT_WFF1__I2SBT_WXCHFW_MASK 0x1
#define ACP_I2SBT_WFF1__I2SBT_WXCHFW__SHIFT 0x0
#define ACP_I2SBT_TFF1__I2SBT_TXCHFW_MASK 0x1
#define ACP_I2SBT_TFF1__I2SBT_TXCHFW__SHIFT 0x0
#define ACP_I2SBT_WXDMA__I2SBT_WXDMA_MASK 0xffffffff
#define ACP_I2SBT_WXDMA__I2SBT_WXDMA__SHIFT 0x0
#define ACP_I2SBT_WWXDMA__I2SBT_WWXDMA_MASK 0x1
#define ACP_I2SBT_WWXDMA__I2SBT_WWXDMA__SHIFT 0x0
#define ACP_I2SBT_TXDMA__I2SBT_TXDMA_MASK 0xffffffff
#define ACP_I2SBT_TXDMA__I2SBT_TXDMA__SHIFT 0x0
#define ACP_I2SBT_WTXDMA__I2SBT_WTXDMA_MASK 0x1
#define ACP_I2SBT_WTXDMA__I2SBT_WTXDMA__SHIFT 0x0
#define ACP_I2SBT_COMP_PAWAM_2__I2SBT_WX_WPWDSIZE_0_MASK 0x7
#define ACP_I2SBT_COMP_PAWAM_2__I2SBT_WX_WPWDSIZE_0__SHIFT 0x0
#define ACP_I2SBT_COMP_PAWAM_2__I2SBT_WX_WPWDSIZE_1_MASK 0x38
#define ACP_I2SBT_COMP_PAWAM_2__I2SBT_WX_WPWDSIZE_1__SHIFT 0x3
#define ACP_I2SBT_COMP_PAWAM_2__I2SBT_WX_WPWDSIZE_2_MASK 0x380
#define ACP_I2SBT_COMP_PAWAM_2__I2SBT_WX_WPWDSIZE_2__SHIFT 0x7
#define ACP_I2SBT_COMP_PAWAM_2__I2SBT_WX_WPWDSIZE_3_MASK 0x1c00
#define ACP_I2SBT_COMP_PAWAM_2__I2SBT_WX_WPWDSIZE_3__SHIFT 0xa
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_APB_DATA_WIDTH_MASK 0x3
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_APB_DATA_WIDTH__SHIFT 0x0
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_FIFO_DEPTH_GWOBAW_MASK 0xc
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_FIFO_DEPTH_GWOBAW__SHIFT 0x2
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_MODE_EN_MASK 0x10
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_MODE_EN__SHIFT 0x4
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_TWANSMITTEW_BWOCK_MASK 0x20
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_TWANSMITTEW_BWOCK__SHIFT 0x5
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_WECEIVEW_BWOCK_MASK 0x40
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_WECEIVEW_BWOCK__SHIFT 0x6
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_WX_CHANNWES_MASK 0x180
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_WX_CHANNWES__SHIFT 0x7
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_TX_CHANNWES_MASK 0x600
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_TX_CHANNWES__SHIFT 0x9
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_TX_WOWDSIZE_0_MASK 0x70000
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_TX_WOWDSIZE_0__SHIFT 0x10
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_TX_WOWDSIZE_1_MASK 0x380000
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_TX_WOWDSIZE_1__SHIFT 0x13
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_TX_WOWDSIZE_2_MASK 0x1c00000
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_TX_WOWDSIZE_2__SHIFT 0x16
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_TX_WOWDSIZE_3_MASK 0xe000000
#define ACP_I2SBT_COMP_PAWAM_1__I2SBT_TX_WOWDSIZE_3__SHIFT 0x19
#define ACP_I2SBT_COMP_VEWSION__I2SBT_APB_DATA_WIDTH_MASK 0xffffffff
#define ACP_I2SBT_COMP_VEWSION__I2SBT_APB_DATA_WIDTH__SHIFT 0x0
#define ACP_I2SBT_COMP_TYPE__I2SBT_COMP_TYPE_MASK 0xffffffff
#define ACP_I2SBT_COMP_TYPE__I2SBT_COMP_TYPE__SHIFT 0x0

#endif /* ACP_2_2_SH_MASK_H */
