

================================================================
== Vivado HLS Report for 'padding_r_test'
================================================================
* Date:           Thu Jun  6 02:15:19 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        gp_project
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-1lv-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.411|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309770|  309770|  309770|  309770|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  104328|  104328|       324|          -|          -|   322|    no    |
        | + padding_r_label1  |     322|     322|         1|          -|          -|   322|    no    |
        |- Loop 2             |  205440|  205440|       642|          -|          -|   320|    no    |
        | + padding_r_label0  |     640|     640|         2|          -|          -|   320|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
	4  / (exitcond4)
3 --> 
	3  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str26)" [gp_project/conv_test.cpp:5]   --->   Operation 7 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "br label %.loopexit" [gp_project/conv_test.cpp:6]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.02>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %0 ], [ %i_2, %.loopexit.loopexit ]" [gp_project/conv_test.cpp:6]   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%phi_mul = phi i17 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.02ns)   --->   "%next_mul = add i17 %phi_mul, 322"   --->   Operation 11 'add' 'next_mul' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.85ns)   --->   "%exitcond4 = icmp eq i9 %i, -190" [gp_project/conv_test.cpp:6]   --->   Operation 12 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 322, i64 322, i64 322)"   --->   Operation 13 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.92ns)   --->   "%i_2 = add i9 %i, 1" [gp_project/conv_test.cpp:6]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader6.preheader, label %.preheader7.0.preheader" [gp_project/conv_test.cpp:6]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.75ns)   --->   "br label %.preheader7.0" [gp_project/conv_test.cpp:7]   --->   Operation 16 'br' <Predicate = (!exitcond4)> <Delay = 0.75>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str26, i32 %tmp)" [gp_project/conv_test.cpp:11]   --->   Operation 17 'specregionend' 'empty' <Predicate = (exitcond4)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str228)" [gp_project/conv_test.cpp:12]   --->   Operation 18 'specregionbegin' 'tmp_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.75ns)   --->   "br label %.loopexit.0" [gp_project/conv_test.cpp:13]   --->   Operation 19 'br' <Predicate = (exitcond4)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%j = phi i9 [ %j_1, %1 ], [ 0, %.preheader7.0.preheader ]" [gp_project/conv_test.cpp:7]   --->   Operation 20 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.85ns)   --->   "%exitcond3 = icmp eq i9 %j, -190" [gp_project/conv_test.cpp:7]   --->   Operation 21 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 322, i64 322, i64 322)"   --->   Operation 22 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.92ns)   --->   "%j_1 = add i9 %j, 1" [gp_project/conv_test.cpp:7]   --->   Operation 23 'add' 'j_1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %1" [gp_project/conv_test.cpp:7]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str127) nounwind" [gp_project/conv_test.cpp:7]   --->   Operation 25 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i9 %j to i17" [gp_project/conv_test.cpp:8]   --->   Operation 26 'zext' 'tmp_9_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.02ns)   --->   "%tmp_2 = add i17 %phi_mul, %tmp_9_cast" [gp_project/conv_test.cpp:8]   --->   Operation 27 'add' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i17 %tmp_2 to i64" [gp_project/conv_test.cpp:8]   --->   Operation 28 'zext' 'tmp_11_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%image_padded_0_addr = getelementptr [103684 x i32]* %image_padded_0, i64 0, i64 %tmp_11_cast" [gp_project/conv_test.cpp:8]   --->   Operation 29 'getelementptr' 'image_padded_0_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.35ns)   --->   "store i32 0, i32* %image_padded_0_addr, align 4" [gp_project/conv_test.cpp:8]   --->   Operation 30 'store' <Predicate = (!exitcond3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103684> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader7.0" [gp_project/conv_test.cpp:7]   --->   Operation 31 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 32 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.41>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%i2 = phi i9 [ 0, %.preheader6.preheader ], [ %i_1, %.loopexit.0.loopexit ]" [gp_project/conv_test.cpp:15]   --->   Operation 33 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.85ns)   --->   "%exitcond1 = icmp eq i9 %i2, -192" [gp_project/conv_test.cpp:13]   --->   Operation 34 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 35 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.92ns)   --->   "%i_1 = add i9 %i2, 1" [gp_project/conv_test.cpp:15]   --->   Operation 36 'add' 'i_1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader6.1, label %.preheader.preheader.0" [gp_project/conv_test.cpp:13]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_5 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %i2, i8 0)" [gp_project/conv_test.cpp:15]   --->   Operation 38 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i17 %tmp_5 to i18" [gp_project/conv_test.cpp:15]   --->   Operation 39 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %i2, i6 0)" [gp_project/conv_test.cpp:15]   --->   Operation 40 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i15 %tmp_6 to i18" [gp_project/conv_test.cpp:15]   --->   Operation 41 'zext' 'p_shl1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.02ns)   --->   "%tmp_8 = add i18 %p_shl1_cast, %p_shl_cast" [gp_project/conv_test.cpp:15]   --->   Operation 42 'add' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i9 %i_1 to i17" [gp_project/conv_test.cpp:15]   --->   Operation 43 'zext' 'tmp_7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.49ns)   --->   "%tmp_s = mul i17 %tmp_7_cast, 322" [gp_project/conv_test.cpp:15]   --->   Operation 44 'mul' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 2.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.75ns)   --->   "br label %.preheader.0" [gp_project/conv_test.cpp:14]   --->   Operation 45 'br' <Predicate = (!exitcond1)> <Delay = 0.75>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str228, i32 %tmp_1)" [gp_project/conv_test.cpp:18]   --->   Operation 46 'specregionend' 'empty_5' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [gp_project/conv_test.cpp:19]   --->   Operation 47 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.39>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%j3 = phi i9 [ %j_2, %2 ], [ 0, %.preheader.preheader.0 ]" [gp_project/conv_test.cpp:15]   --->   Operation 48 'phi' 'j3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.85ns)   --->   "%exitcond = icmp eq i9 %j3, -192" [gp_project/conv_test.cpp:14]   --->   Operation 49 'icmp' 'exitcond' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 50 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.92ns)   --->   "%j_2 = add i9 %j3, 1" [gp_project/conv_test.cpp:15]   --->   Operation 51 'add' 'j_2' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.0.loopexit, label %2" [gp_project/conv_test.cpp:14]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %j3 to i18" [gp_project/conv_test.cpp:15]   --->   Operation 53 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.03ns)   --->   "%tmp_3 = add i18 %tmp_8, %tmp_cast" [gp_project/conv_test.cpp:15]   --->   Operation 54 'add' 'tmp_3' <Predicate = (!exitcond)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i18 %tmp_3 to i64" [gp_project/conv_test.cpp:15]   --->   Operation 55 'zext' 'tmp_12_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%im_addr = getelementptr [102400 x i32]* %im, i64 0, i64 %tmp_12_cast" [gp_project/conv_test.cpp:15]   --->   Operation 56 'getelementptr' 'im_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (1.35ns)   --->   "%im_load = load i32* %im_addr, align 4" [gp_project/conv_test.cpp:15]   --->   Operation 57 'load' 'im_load' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103684> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i9 %j_2 to i17" [gp_project/conv_test.cpp:15]   --->   Operation 58 'zext' 'tmp_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.02ns)   --->   "%tmp_4 = add i17 %tmp_s, %tmp_2_cast" [gp_project/conv_test.cpp:15]   --->   Operation 59 'add' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %.loopexit.0"   --->   Operation 60 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.70>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str329) nounwind" [gp_project/conv_test.cpp:14]   --->   Operation 61 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/2] (1.35ns)   --->   "%im_load = load i32* %im_addr, align 4" [gp_project/conv_test.cpp:15]   --->   Operation 62 'load' 'im_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103684> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i17 %tmp_4 to i64" [gp_project/conv_test.cpp:15]   --->   Operation 63 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%image_padded_0_addr_1 = getelementptr [103684 x i32]* %image_padded_0, i64 0, i64 %tmp_13_cast" [gp_project/conv_test.cpp:15]   --->   Operation 64 'getelementptr' 'image_padded_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.35ns)   --->   "store i32 %im_load, i32* %image_padded_0_addr_1, align 4" [gp_project/conv_test.cpp:15]   --->   Operation 65 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103684> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader.0" [gp_project/conv_test.cpp:14]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', gp_project/conv_test.cpp:6) with incoming values : ('i_2', gp_project/conv_test.cpp:6) [6]  (0.755 ns)

 <State 2>: 1.03ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [7]  (0 ns)
	'add' operation ('next_mul') [8]  (1.03 ns)

 <State 3>: 2.38ns
The critical path consists of the following:
	'phi' operation ('j', gp_project/conv_test.cpp:7) with incoming values : ('j_1', gp_project/conv_test.cpp:7) [16]  (0 ns)
	'add' operation ('tmp_2', gp_project/conv_test.cpp:8) [24]  (1.03 ns)
	'getelementptr' operation ('image_padded_0_addr', gp_project/conv_test.cpp:8) [26]  (0 ns)
	'store' operation (gp_project/conv_test.cpp:8) of constant 0 on array 'image_padded_0' [27]  (1.35 ns)

 <State 4>: 3.41ns
The critical path consists of the following:
	'phi' operation ('i2', gp_project/conv_test.cpp:15) with incoming values : ('i_1', gp_project/conv_test.cpp:15) [36]  (0 ns)
	'add' operation ('i_1', gp_project/conv_test.cpp:15) [39]  (0.921 ns)
	'mul' operation ('tmp_s', gp_project/conv_test.cpp:15) [48]  (2.49 ns)

 <State 5>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j3', gp_project/conv_test.cpp:15) with incoming values : ('j_2', gp_project/conv_test.cpp:15) [51]  (0 ns)
	'add' operation ('tmp_3', gp_project/conv_test.cpp:15) [59]  (1.04 ns)
	'getelementptr' operation ('im_addr', gp_project/conv_test.cpp:15) [61]  (0 ns)
	'load' operation ('im_load', gp_project/conv_test.cpp:15) on array 'im' [62]  (1.35 ns)

 <State 6>: 2.7ns
The critical path consists of the following:
	'load' operation ('im_load', gp_project/conv_test.cpp:15) on array 'im' [62]  (1.35 ns)
	'store' operation (gp_project/conv_test.cpp:15) of variable 'im_load', gp_project/conv_test.cpp:15 on array 'image_padded_0' [67]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
