Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 7912c2749ff043e790b2d3d3e38c2540 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Rx_Top_TB_behav xil_defaultlib.Rx_Top_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Shift_Register' does not have a parameter named n [/home/it/Final_Project_DSD/Final_Project_DSD.srcs/sources_1/new/Rx_DataPath.sv:160]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'Counter_out' [/home/it/Final_Project_DSD/Final_Project_DSD.srcs/sources_1/new/Rx_DataPath.sv:204]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shift_Register
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.Counter_N_Mod
Compiling module xil_defaultlib.Parity_Checker
Compiling module xil_defaultlib.Stop_bit_Check
Compiling module xil_defaultlib.Rx_DataPath
Compiling module xil_defaultlib.Rx_Control_path
Compiling module xil_defaultlib.Rx_Top
Compiling module xil_defaultlib.Rx_Top_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Rx_Top_TB_behav
