EESchema Schematic File Version 5
EELAYER 33 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title "Izana"
Date "2020-03-18"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
Comment5 ""
Comment6 ""
Comment7 ""
Comment8 ""
Comment9 ""
$EndDescr
Connection ~ 2450 3700
Wire Wire Line
	2100 1100 4200 1100
Wire Wire Line
	2100 1400 4200 1400
Wire Wire Line
	2100 1600 4200 1600
Wire Wire Line
	2100 1800 4200 1800
Wire Wire Line
	2100 2000 4200 2000
Wire Wire Line
	2100 2100 4200 2100
Wire Wire Line
	2100 2300 4200 2300
Wire Wire Line
	2100 2500 4200 2500
Wire Wire Line
	2100 2700 4200 2700
Wire Wire Line
	2100 3300 2700 3300
Wire Wire Line
	2100 3500 2700 3500
Wire Wire Line
	2100 3900 2450 3900
Wire Wire Line
	2450 3000 2450 3700
Wire Wire Line
	2450 3000 4200 3000
Wire Wire Line
	2450 3900 2450 3700
Wire Wire Line
	2700 3400 2100 3400
Wire Wire Line
	2700 3600 2100 3600
Wire Wire Line
	2700 3700 2450 3700
Wire Wire Line
	3700 3300 3950 3300
Wire Wire Line
	3700 3400 4200 3400
Wire Wire Line
	3950 3100 4200 3100
Wire Wire Line
	3950 3300 3950 3100
Wire Wire Line
	4200 1200 2100 1200
Wire Wire Line
	4200 1300 2100 1300
Wire Wire Line
	4200 1500 2100 1500
Wire Wire Line
	4200 1700 2100 1700
Wire Wire Line
	4200 1900 2100 1900
Wire Wire Line
	4200 2200 2100 2200
Wire Wire Line
	4200 2400 2100 2400
Wire Wire Line
	4200 2600 2100 2600
Wire Wire Line
	4200 2800 2100 2800
Wire Wire Line
	4200 2900 2100 2900
Wire Wire Line
	4200 3500 3700 3500
Wire Wire Line
	6050 1100 6500 1100
Wire Wire Line
	6050 1300 6500 1300
Wire Wire Line
	6050 1500 6500 1500
Wire Wire Line
	6050 1700 6500 1700
Wire Wire Line
	6050 1900 6500 1900
Wire Wire Line
	6500 1400 6050 1400
Wire Wire Line
	6500 1600 6050 1600
Wire Wire Line
	6500 1800 6050 1800
Wire Wire Line
	8250 2100 8700 2100
Wire Wire Line
	8250 2300 8700 2300
Wire Wire Line
	8250 2500 8700 2500
Wire Wire Line
	8250 2700 8700 2700
Wire Wire Line
	8250 2900 8700 2900
Wire Wire Line
	8250 3100 8700 3100
Wire Wire Line
	8700 2200 8250 2200
Wire Wire Line
	8700 2400 8250 2400
Wire Wire Line
	8700 2600 8250 2600
Wire Wire Line
	8700 2800 8250 2800
Wire Wire Line
	8700 3200 8250 3200
$Sheet
S 1300 1000 800  3100
U 5E79B6E2
F0 "Izana_Input_Interface" 50
F1 "Izana_Input_Interface.sch" 50
F2 "RMII_TXD0" I R 2100 1100 50 
F3 "RMII_TXD1" I R 2100 1200 50 
F4 "RMII_RXD0" O R 2100 1400 50 
F5 "RMII_RXD1" O R 2100 1500 50 
F6 "RMII_TXEN" I R 2100 1300 50 
F7 "RMII_CRS_DV" O R 2100 1600 50 
F8 "RMII_REF_CLK" O R 2100 1700 50 
F9 "RMII_MDIO" B R 2100 1800 50 
F10 "RMII_MDC" I R 2100 1900 50 
F11 "RMII_~RST" I R 2100 2000 50 
F12 "POE_CT2" O R 2100 3600 50 
F13 "POE_CT1" O R 2100 3500 50 
F14 "POE_SP2" O R 2100 3400 50 
F15 "POE_SP1" O R 2100 3300 50 
F16 "USB_5V" O R 2100 3900 50 
F17 "USB_UART1_TX" O R 2100 2100 50 
F18 "USB_UART1_RX" I R 2100 2200 50 
F19 "USB_UART2_TX" O R 2100 2300 50 
F20 "USB_UART2_RX" I R 2100 2400 50 
F21 "USB_MAIN_P" B R 2100 2500 50 
F22 "USB_MAIN_N" B R 2100 2600 50 
F23 "USB_AUX_P" B R 2100 2700 50 
F24 "USB_AUX_N" B R 2100 2800 50 
F25 "USB_~RST" I R 2100 2900 50 
$EndSheet
$Sheet
S 4200 1000 1850 2700
U 5ED62FBF
F0 "Izana_MCU" 50
F1 "Izana_MCU.sch" 50
F2 "RMII_TXD0" O L 4200 1100 50 
F3 "RMII_TXD1" O L 4200 1200 50 
F4 "RMII_TXEN" O L 4200 1300 50 
F5 "RMII_RXD0" I L 4200 1400 50 
F6 "RMII_RXD1" I L 4200 1500 50 
F7 "RMII_CRS_DV" I L 4200 1600 50 
F8 "RMII_REF_CLK" I L 4200 1700 50 
F9 "RMII_MDIO" B L 4200 1800 50 
F10 "RMII_MDC" O L 4200 1900 50 
F11 "RMII_~RST" O L 4200 2000 50 
F12 "POE_5V" I L 4200 3100 50 
F13 "USB_5V" I L 4200 3000 50 
F14 "POE_EN" O L 4200 3400 50 
F15 "USB_EN" O L 4200 3500 50 
F16 "MCU_UART1_RX" I L 4200 2100 50 
F17 "MCU_UART1_TX" O L 4200 2200 50 
F18 "MCU_UART2_RX" I L 4200 2300 50 
F19 "MCU_UART2_TX" O L 4200 2400 50 
F20 "USB_MAIN_P" B L 4200 2500 50 
F21 "USB_MAIN_N" B L 4200 2600 50 
F22 "USB_AUX_P" B L 4200 2700 50 
F23 "USB_AUX_N" B L 4200 2800 50 
F24 "TARGET1_~RST" O R 6050 1100 50 
F25 "TARGET1_TDO" I R 6050 1400 50 
F26 "TARGET1_TCK" O R 6050 1300 50 
F27 "TARGET1_TDI" O R 6050 1500 50 
F28 "TARGET1_TMS_IN" I R 6050 1600 50 
F29 "TARGET1_TMS_DIR_BUF" O R 6050 1800 50 
F30 "TARGET1_TMS_DIR_OUT" O R 6050 1900 50 
F31 "TARGET2_JTAG_~RST" O R 6050 2100 50 
F32 "TARGET2_JTAG_TRST" O R 6050 2200 50 
F33 "TARGET2_JTAG_TCK" O R 6050 2300 50 
F34 "TARGET2_JTAG_TDO" I R 6050 2400 50 
F35 "TARGET2_JTAG_TDI" O R 6050 2500 50 
F36 "TARGET2_JTAG_TMS" B R 6050 2600 50 
F37 "TARGET2_UART_TX" O R 6050 2800 50 
F38 "TARGET2_UART_RX" I R 6050 2900 50 
F39 "TARGET1_TMS_OUT" O R 6050 1700 50 
F40 "TARGET2_JTAG_TMS_DIR" O R 6050 2700 50 
F41 "TARGET1_CTRL_TX" O R 6050 3100 50 
F42 "TARGET1_CTRL_RX" I R 6050 3200 50 
F43 "USB_~RST" O L 4200 2900 50 
$EndSheet
$Sheet
S 2700 3200 1000 600 
U 5EEC66A9
F0 "Izana_Power" 50
F1 "Izana_Power.sch" 50
F2 "POE_SP1" I L 2700 3300 50 
F3 "POE_SP2" I L 2700 3400 50 
F4 "POE_CT1" I L 2700 3500 50 
F5 "POE_CT2" I L 2700 3600 50 
F6 "POE_5V" O R 3700 3300 50 
F7 "USB_5V" I L 2700 3700 50 
F8 "POE_EN" I R 3700 3400 50 
F9 "USB_EN" I R 3700 3500 50 
$EndSheet
$Sheet
S 6500 1000 1050 2700
U 5E75114D
F0 "Izana_Target" 50
F1 "Izana_Target.sch" 50
F2 "TARGET1_~RST" I L 6500 1100 50 
F3 "TARGET1_TCK" I L 6500 1300 50 
F4 "TARGET1_TDO" O L 6500 1400 50 
F5 "TARGET1_TDI" I L 6500 1500 50 
F6 "TARGET1_TMS_IN" O L 6500 1600 50 
F7 "TARGET1_TMS_OUT" I L 6500 1700 50 
F8 "TARGET1_TMS_DIR_BUF" I L 6500 1800 50 
F9 "TARGET1_TMS_DIR_OUT" I L 6500 1900 50 
F10 "TARGET2_JTAG_~RST" I L 6500 2100 50 
F11 "TARGET2_JTAG_TRST" I L 6500 2200 50 
F12 "TARGET2_JTAG_TCK" I L 6500 2300 50 
F13 "TARGET2_JTAG_TDO" O L 6500 2400 50 
F14 "TARGET2_JTAG_TDI" I L 6500 2500 50 
F15 "TARGET2_JTAG_TMS" B L 6500 2600 50 
F16 "TARGET2_JTAG_TMS_DIR" I L 6500 2700 50 
F17 "TARGET2_UART_RX" I L 6500 2800 50 
F18 "TARGET2_UART_TX" O L 6500 2900 50 
F19 "TARGET1_CTRL_RX" I L 6500 3100 50 
F20 "TARGET1_CTRL_TX" O L 6500 3200 50 
$EndSheet
$EndSCHEMATC
