INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Project_A/Project_A.srcs/sources_1/new/asynchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asynchronous_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Project_A/Project_A.srcs/sources_1/new/fifo_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Project_A/Project_A.srcs/sources_1/new/rptr_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Project_A/Project_A.srcs/sources_1/new/synchroniser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Project_A/Project_A.srcs/sources_1/new/wptr_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Project_A/Project_A.srcs/sim_1/new/async_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Project_A/Project_A.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
