
*** Running vivado
    with args -log TOP_uart.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_uart.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TOP_uart.tcl -notrace
Command: synth_design -top TOP_uart -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.102 ; gain = 96.816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_uart' [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv:2]
	Parameter BAUDRATE bound to: 1085 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_rx.sv:4]
	Parameter BAUDRATE bound to: 1085 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/register.sv:4]
	Parameter SDW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/register.sv:4]
INFO: [Synth 8-6157] synthesizing module 'baudgen_rx' [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_rx.sv:1]
	Parameter BAUDRATE bound to: 1085 - type: integer 
	Parameter N bound to: 11 - type: integer 
	Parameter M2 bound to: 542 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baudgen_rx' (2#1) [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_rx.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/counter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/counter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'sipo' [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/sipo.sv:4]
	Parameter SDW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sipo' (4#1) [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/sipo.sv:4]
INFO: [Synth 8-6157] synthesizing module 'register_en' [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/register_en.sv:4]
	Parameter SDW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_en' (5#1) [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/register_en.sv:4]
INFO: [Synth 8-6157] synthesizing module 'control_rx' [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/control_rx.sv:4]
INFO: [Synth 8-226] default block is never used [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/control_rx.sv:55]
INFO: [Synth 8-226] default block is never used [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/control_rx.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'control_rx' (6#1) [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/control_rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (7#1) [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_tx.sv:2]
	Parameter BAUDRATE bound to: 1085 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/shifter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (8#1) [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/shifter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'baudgen_tx' [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_tx.sv:1]
	Parameter BAUDRATE bound to: 1085 - type: integer 
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baudgen_tx' (9#1) [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_tx.sv:1]
INFO: [Synth 8-6157] synthesizing module 'control_tx' [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/control_tx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'control_tx' (10#1) [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/control_tx.sv:4]
WARNING: [Synth 8-3848] Net ready in module/entity uart_tx does not have driver. [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_tx.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (11#1) [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_tx.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TOP_uart' (12#1) [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv:2]
WARNING: [Synth 8-3331] design uart_tx has unconnected port ready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.766 ; gain = 151.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 465.766 ; gain = 151.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 465.766 ; gain = 151.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/constrs_1/imports/PYNQ/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/constrs_1/imports/PYNQ/pynq-z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/constrs_1/imports/PYNQ/pynq-z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_uart_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_uart_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 823.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 823.512 ; gain = 509.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 823.512 ; gain = 509.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 823.512 ; gain = 509.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_rx'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rcv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bauden" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_tx'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bauden" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                    RECV |                             0010 |                               01
                    LOAD |                             0100 |                               10
                   READY |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 IDLE_TX |                              001 |                               00
                   START |                              010 |                               01
                   TRANS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 823.512 ; gain = 509.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module baudgen_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sipo 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module register_en 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module control_rx 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module shifter 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module baudgen_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control_tx 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (RX0/SIPO_DATA/r_rgstr_reg[0]) is unused and will be removed from module TOP_uart.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 823.512 ; gain = 509.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 823.512 ; gain = 509.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 844.020 ; gain = 529.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 845.168 ; gain = 530.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 845.168 ; gain = 530.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 845.168 ; gain = 530.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 845.168 ; gain = 530.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 845.168 ; gain = 530.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 845.168 ; gain = 530.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 845.168 ; gain = 530.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    16|
|4     |LUT3 |    14|
|5     |LUT4 |    14|
|6     |LUT5 |    15|
|7     |LUT6 |    18|
|8     |FDCE |    40|
|9     |FDPE |    12|
|10    |FDRE |    22|
|11    |IBUF |     3|
|12    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |   157|
|2     |  RX0         |uart_rx       |    70|
|3     |    CONTROL   |control_rx    |     6|
|4     |    COUNT     |counter_0     |     9|
|5     |    REG_DATA  |register_en_1 |     8|
|6     |    REG_RX    |register_2    |     1|
|7     |    SIPO_DATA |sipo          |     9|
|8     |    baudgen0  |baudgen_rx    |    37|
|9     |  TX0         |uart_tx       |    82|
|10    |    BAUD0     |baudgen_tx    |    35|
|11    |    CONTROL   |control_tx    |     9|
|12    |    COUNT     |counter       |     9|
|13    |    REG_DATA  |register_en   |    16|
|14    |    REG_RX    |register      |     1|
|15    |    SHIFTER   |shifter       |    12|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 845.168 ; gain = 530.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 845.168 ; gain = 173.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 845.168 ; gain = 530.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 846.590 ; gain = 545.316
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.runs/synth_1/TOP_uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_uart_utilization_synth.rpt -pb TOP_uart_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 846.590 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 15:26:41 2019...
