Lesson 1 - Intro to Digital System Design
=========================================

	Lesson Outline
	--------------

		- Course introduction
			-- Intro to me/them slides
			-- Syllabus with course goals/objectives
				--- Course website
				--- Time log (must fill out *each lesson*)
			-- Have John provide lab briefing.
			-- Pass out Nexys 2, LogicPort, and Lab Notebooks for each student.
			-- Schedule
				--- Next 8 lessons will be "VHDL Boot Camp"
				--- You can create a VHDL "Cheat Sheet" if you want
				--- First hour will be lecture
				--- Second hour will be used for application (reading/HW/programming)
		- Chapter 1 Slides (see lesson learning outcomes listed above)
		- Review learning outcomes
