Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Jan 25 12:47:23 2021
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.227        0.000                      0                 1895        0.085        0.000                      0                 1895        3.750        0.000                       0                   817  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.227        0.000                      0                 1895        0.085        0.000                      0                 1895        3.750        0.000                       0                   817  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 top/SM_w_mem/r_2p_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/SML2/mac_val_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 5.641ns (57.682%)  route 4.138ns (42.318%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.673     4.732    top/SM_w_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  top/SM_w_mem/r_2p_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.604 r  top/SM_w_mem/r_2p_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.669    top/SM_w_mem/r_2p_reg_0_4_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.094 r  top/SM_w_mem/r_2p_reg_1_4/DOBDO[0]
                         net (fo=36, routed)          1.856     9.951    top/SM_w_mem/data_out_internal[4]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124    10.075 r  top/SM_w_mem/mac_val[3]_i_10__1/O
                         net (fo=2, routed)           0.490    10.564    top/h_t_memory/mac_val[7]_i_13__1[0]
    SLICE_X36Y47         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    11.002 r  top/h_t_memory/mac_val_reg[3]_i_7__1/O[3]
                         net (fo=6, routed)           0.927    11.930    top/SM_w_mem/mac_val_reg[7]_i_7__1_0[0]
    SLICE_X44Y48         LUT4 (Prop_lut4_I0_O)        0.306    12.236 r  top/SM_w_mem/mac_val[7]_i_10__1/O
                         net (fo=1, routed)           0.000    12.236    top/SM_w_mem/mac_val[7]_i_10__1_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.637 r  top/SM_w_mem/mac_val_reg[7]_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    12.637    top/SM_w_mem/mac_val_reg[7]_i_7__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.859 r  top/SM_w_mem/mac_val_reg[11]_i_7__1/O[0]
                         net (fo=1, routed)           0.496    13.355    top/SML2/mac_val_reg[11]_i_2__1_0[0]
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.299    13.654 r  top/SML2/mac_val[7]_i_3__1/O
                         net (fo=1, routed)           0.000    13.654    top/SML2/mac_val[7]_i_3__1_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.902 r  top/SML2/mac_val_reg[7]_i_2__1/O[3]
                         net (fo=1, routed)           0.304    14.205    top/SML2/mac_val0[7]
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.306    14.511 r  top/SML2/mac_val[7]_i_1__1/O
                         net (fo=1, routed)           0.000    14.511    top/SML2/mac_val[7]_i_1__1_n_0
    SLICE_X47Y47         FDRE                                         r  top/SML2/mac_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.676    14.492    top/SML2/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  top/SML2/mac_val_reg[7]/C
                         clock pessimism              0.251    14.743    
                         clock uncertainty           -0.035    14.708    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)        0.031    14.739    top/SML2/mac_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 top/SM_w_mem/r_2p_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/SML1/mac_val_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 5.551ns (56.804%)  route 4.221ns (43.196%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.673     4.732    top/SM_w_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  top/SM_w_mem/r_2p_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.604 r  top/SM_w_mem/r_2p_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.669    top/SM_w_mem/r_2p_reg_0_4_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.094 r  top/SM_w_mem/r_2p_reg_1_4/DOBDO[0]
                         net (fo=36, routed)          2.057    10.151    top/x_t_memory/data_out_internal[4]
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.275 r  top/x_t_memory/mac_val[3]_i_9/O
                         net (fo=1, routed)           0.379    10.654    top/x_t_memory/mac_val[3]_i_9_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.039 r  top/x_t_memory/mac_val_reg[3]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.039    top/x_t_memory/mac_val_reg[3]_i_7__0_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.261 r  top/x_t_memory/mac_val_reg[15]_i_24__0/O[0]
                         net (fo=2, routed)           0.818    12.080    top/x_t_memory/r_2p_reg_1_4[0]
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.299    12.379 r  top/x_t_memory/mac_val[11]_i_11__0/O
                         net (fo=2, routed)           0.311    12.690    top/x_t_memory/mac_val[11]_i_11__0_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.814 r  top/x_t_memory/mac_val[11]_i_15__0/O
                         net (fo=1, routed)           0.000    12.814    top/x_t_memory/mac_val[11]_i_15__0_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.061 r  top/x_t_memory/mac_val_reg[11]_i_7__0/O[0]
                         net (fo=1, routed)           0.291    13.352    top/SML1/mac_val_reg[11]_i_2__0_0[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.299    13.651 r  top/SML1/mac_val[7]_i_3__0/O
                         net (fo=1, routed)           0.000    13.651    top/SML1/mac_val[7]_i_3__0_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.899 r  top/SML1/mac_val_reg[7]_i_2__0/O[3]
                         net (fo=1, routed)           0.300    14.198    top/SML1/mac_val0[7]
    SLICE_X47Y47         LUT6 (Prop_lut6_I0_O)        0.306    14.504 r  top/SML1/mac_val[7]_i_1__0/O
                         net (fo=1, routed)           0.000    14.504    top/SML1/mac_val[7]_i_1__0_n_0
    SLICE_X47Y47         FDRE                                         r  top/SML1/mac_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.676    14.492    top/SML1/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  top/SML1/mac_val_reg[7]/C
                         clock pessimism              0.251    14.743    
                         clock uncertainty           -0.035    14.708    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)        0.032    14.740    top/SML1/mac_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 top/SM_w_mem/r_2p_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/SML0/mac_val_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.710ns  (logic 5.609ns (57.765%)  route 4.101ns (42.235%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 14.494 - 10.000 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.673     4.732    top/SM_w_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  top/SM_w_mem/r_2p_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.604 r  top/SM_w_mem/r_2p_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.669    top/SM_w_mem/r_2p_reg_0_4_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.094 r  top/SM_w_mem/r_2p_reg_1_4/DOBDO[0]
                         net (fo=36, routed)          1.856     9.951    top/SM_w_mem/data_out_internal[4]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124    10.075 r  top/SM_w_mem/mac_val[3]_i_10__1/O
                         net (fo=2, routed)           0.490    10.564    top/h_t_memory/mac_val[7]_i_13__1[0]
    SLICE_X37Y47         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    11.002 r  top/h_t_memory/mac_val_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.935    11.937    top/SM_w_mem/O[0]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.306    12.243 r  top/SM_w_mem/mac_val[7]_i_10/O
                         net (fo=1, routed)           0.000    12.243    top/SM_w_mem/mac_val[7]_i_10_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.619 r  top/SM_w_mem/mac_val_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.619    top/SM_w_mem/mac_val_reg[7]_i_7_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.838 r  top/SM_w_mem/mac_val_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.449    13.288    top/SML0/mac_val_reg[11]_i_2_0[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.295    13.583 r  top/SML0/mac_val[7]_i_3/O
                         net (fo=1, routed)           0.000    13.583    top/SML0/mac_val[7]_i_3_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.831 r  top/SML0/mac_val_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.306    14.136    top/SML0/mac_val0[7]
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.306    14.442 r  top/SML0/mac_val[7]_i_1/O
                         net (fo=1, routed)           0.000    14.442    top/SML0/mac_val[7]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  top/SML0/mac_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.678    14.494    top/SML0/clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  top/SML0/mac_val_reg[7]/C
                         clock pessimism              0.251    14.745    
                         clock uncertainty           -0.035    14.710    
    SLICE_X42Y47         FDRE (Setup_fdre_C_D)        0.079    14.789    top/SML0/mac_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 top/SM_w_mem/r_2p_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/SML1/mac_val_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.585ns  (logic 5.735ns (59.835%)  route 3.850ns (40.165%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 14.493 - 10.000 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.673     4.732    top/SM_w_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  top/SM_w_mem/r_2p_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.604 r  top/SM_w_mem/r_2p_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.669    top/SM_w_mem/r_2p_reg_0_4_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.094 r  top/SM_w_mem/r_2p_reg_1_4/DOBDO[0]
                         net (fo=36, routed)          2.087    10.181    top/SM_w_mem/data_out_internal[4]
    SLICE_X29Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.305 r  top/SM_w_mem/mac_val[3]_i_14/O
                         net (fo=1, routed)           0.000    10.305    top/x_t_memory/mac_val[7]_i_13__0_0[0]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.885 r  top/x_t_memory/mac_val_reg[3]_i_7__0/O[2]
                         net (fo=1, routed)           0.953    11.838    top_n_29
    SLICE_X48Y45         LUT2 (Prop_lut2_I1_O)        0.302    12.140 r  mac_val[7]_i_11__0/O
                         net (fo=1, routed)           0.000    12.140    top/SM_w_mem/mac_val[7]_i_6__0_0[2]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.388 r  top/SM_w_mem/mac_val_reg[7]_i_7__0/O[2]
                         net (fo=1, routed)           0.443    12.831    top/SML1/mac_val_reg[7]_i_2__0_0[1]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.302    13.133 r  top/SML1/mac_val[7]_i_5__0/O
                         net (fo=1, routed)           0.000    13.133    top/SML1/mac_val[7]_i_5__0_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.713 r  top/SML1/mac_val_reg[7]_i_2__0/O[2]
                         net (fo=1, routed)           0.302    14.015    top/SML1/mac_val0[6]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.302    14.317 r  top/SML1/mac_val[6]_i_1__0/O
                         net (fo=1, routed)           0.000    14.317    top/SML1/mac_val[6]_i_1__0_n_0
    SLICE_X45Y46         FDRE                                         r  top/SML1/mac_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.677    14.493    top/SML1/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  top/SML1/mac_val_reg[6]/C
                         clock pessimism              0.251    14.744    
                         clock uncertainty           -0.035    14.709    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.031    14.740    top/SML1/mac_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -14.317    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 top/SM_w_mem/r_2p_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/SML2/mac_val_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 6.104ns (64.027%)  route 3.429ns (35.973%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    4.729ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.670     4.729    top/SM_w_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  top/SM_w_mem/r_2p_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.601 r  top/SM_w_mem/r_2p_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.666    top/SM_w_mem/r_2p_reg_0_2_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.091 r  top/SM_w_mem/r_2p_reg_1_2/DOBDO[0]
                         net (fo=46, routed)          1.663     9.754    top/SM_w_mem/data_out_internal[2]
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.124     9.878 r  top/SM_w_mem/mac_val[3]_i_17__0/O
                         net (fo=2, routed)           0.484    10.362    top/h_t_memory/mac_val[3]_i_6__1[0]
    SLICE_X47Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.760 r  top/h_t_memory/mac_val_reg[3]_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    10.760    top/h_t_memory/mac_val_reg[3]_i_8__1_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.982 r  top/h_t_memory/mac_val_reg[7]_i_9__1/O[0]
                         net (fo=2, routed)           0.612    11.594    top_n_33
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.299    11.893 r  mac_val[7]_i_12__1/O
                         net (fo=1, routed)           0.000    11.893    top/SM_w_mem/mac_val[7]_i_6__1_0[1]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.473 r  top/SM_w_mem/mac_val_reg[7]_i_7__1/O[2]
                         net (fo=1, routed)           0.304    12.777    top/SML2/mac_val_reg[7]_i_2__1_0[1]
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.302    13.079 r  top/SML2/mac_val[7]_i_5__1/O
                         net (fo=1, routed)           0.000    13.079    top/SML2/mac_val[7]_i_5__1_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.659 r  top/SML2/mac_val_reg[7]_i_2__1/O[2]
                         net (fo=1, routed)           0.301    13.960    top/SML2/mac_val0[6]
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.302    14.262 r  top/SML2/mac_val[6]_i_1__1/O
                         net (fo=1, routed)           0.000    14.262    top/SML2/mac_val[6]_i_1__1_n_0
    SLICE_X47Y47         FDRE                                         r  top/SML2/mac_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.676    14.492    top/SML2/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  top/SML2/mac_val_reg[6]/C
                         clock pessimism              0.251    14.743    
                         clock uncertainty           -0.035    14.708    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)        0.031    14.739    top/SML2/mac_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 top/SM_w_mem/r_2p_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/SML0/mac_val_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 5.277ns (55.949%)  route 4.155ns (44.051%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 14.494 - 10.000 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.673     4.732    top/SM_w_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  top/SM_w_mem/r_2p_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.604 r  top/SM_w_mem/r_2p_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.669    top/SM_w_mem/r_2p_reg_0_4_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.094 r  top/SM_w_mem/r_2p_reg_1_4/DOBDO[0]
                         net (fo=36, routed)          1.856     9.951    top/SM_w_mem/data_out_internal[4]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124    10.075 r  top/SM_w_mem/mac_val[3]_i_10__1/O
                         net (fo=2, routed)           0.490    10.564    top/h_t_memory/mac_val[7]_i_13__1[0]
    SLICE_X37Y47         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    11.002 r  top/h_t_memory/mac_val_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.935    11.937    top/SM_w_mem/O[0]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.306    12.243 r  top/SM_w_mem/mac_val[7]_i_10/O
                         net (fo=1, routed)           0.000    12.243    top/SM_w_mem/mac_val[7]_i_10_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.498 r  top/SM_w_mem/mac_val_reg[7]_i_7/O[3]
                         net (fo=1, routed)           0.492    12.990    top/SML0/mac_val_reg[7]_i_2_0[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.307    13.297 r  top/SML0/mac_val[7]_i_4/O
                         net (fo=1, routed)           0.000    13.297    top/SML0/mac_val[7]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.545 r  top/SML0/mac_val_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.317    13.862    top/SML0/mac_val0[6]
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.302    14.164 r  top/SML0/mac_val[6]_i_1/O
                         net (fo=1, routed)           0.000    14.164    top/SML0/mac_val[6]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  top/SML0/mac_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.678    14.494    top/SML0/clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  top/SML0/mac_val_reg[6]/C
                         clock pessimism              0.251    14.745    
                         clock uncertainty           -0.035    14.710    
    SLICE_X42Y47         FDRE (Setup_fdre_C_D)        0.079    14.789    top/SML0/mac_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 top/SM_w_mem/r_2p_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/SML1/mac_val_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 5.383ns (58.279%)  route 3.854ns (41.721%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.673     4.732    top/SM_w_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  top/SM_w_mem/r_2p_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.604 r  top/SM_w_mem/r_2p_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.669    top/SM_w_mem/r_2p_reg_0_4_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.094 r  top/SM_w_mem/r_2p_reg_1_4/DOBDO[0]
                         net (fo=36, routed)          2.087    10.181    top/SM_w_mem/data_out_internal[4]
    SLICE_X29Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.305 r  top/SM_w_mem/mac_val[3]_i_14/O
                         net (fo=1, routed)           0.000    10.305    top/x_t_memory/mac_val[7]_i_13__0_0[0]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.885 r  top/x_t_memory/mac_val_reg[3]_i_7__0/O[2]
                         net (fo=1, routed)           0.953    11.838    top_n_29
    SLICE_X48Y45         LUT2 (Prop_lut2_I1_O)        0.302    12.140 r  mac_val[7]_i_11__0/O
                         net (fo=1, routed)           0.000    12.140    top/SM_w_mem/mac_val[7]_i_6__0_0[2]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.388 r  top/SM_w_mem/mac_val_reg[7]_i_7__0/O[2]
                         net (fo=1, routed)           0.443    12.831    top/SML1/mac_val_reg[7]_i_2__0_0[1]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.302    13.133 r  top/SML1/mac_val[7]_i_5__0/O
                         net (fo=1, routed)           0.000    13.133    top/SML1/mac_val[7]_i_5__0_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.360 r  top/SML1/mac_val_reg[7]_i_2__0/O[1]
                         net (fo=1, routed)           0.306    13.666    top/SML1/mac_val0[5]
    SLICE_X46Y47         LUT6 (Prop_lut6_I0_O)        0.303    13.969 r  top/SML1/mac_val[5]_i_1__0/O
                         net (fo=1, routed)           0.000    13.969    top/SML1/mac_val[5]_i_1__0_n_0
    SLICE_X46Y47         FDRE                                         r  top/SML1/mac_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.676    14.492    top/SML1/clk_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  top/SML1/mac_val_reg[5]/C
                         clock pessimism              0.251    14.743    
                         clock uncertainty           -0.035    14.708    
    SLICE_X46Y47         FDRE (Setup_fdre_C_D)        0.079    14.787    top/SML1/mac_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 top/SM_w_mem/r_2p_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/SML2/mac_val_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 5.619ns (60.944%)  route 3.601ns (39.056%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    4.729ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.670     4.729    top/SM_w_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  top/SM_w_mem/r_2p_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.601 r  top/SM_w_mem/r_2p_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.666    top/SM_w_mem/r_2p_reg_0_2_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.091 r  top/SM_w_mem/r_2p_reg_1_2/DOBDO[0]
                         net (fo=46, routed)          1.663     9.754    top/SM_w_mem/data_out_internal[2]
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.124     9.878 r  top/SM_w_mem/mac_val[3]_i_17__0/O
                         net (fo=2, routed)           0.484    10.362    top/h_t_memory/mac_val[3]_i_6__1[0]
    SLICE_X47Y48         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.800 r  top/h_t_memory/mac_val_reg[3]_i_8__1/O[3]
                         net (fo=3, routed)           0.648    11.448    top_n_34
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.306    11.754 r  mac_val[7]_i_13__1/O
                         net (fo=1, routed)           0.000    11.754    top/SM_w_mem/mac_val[7]_i_6__1_0[0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.178 r  top/SM_w_mem/mac_val_reg[7]_i_7__1/O[1]
                         net (fo=1, routed)           0.426    12.604    top/SML2/mac_val_reg[7]_i_2__1_0[0]
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.303    12.907 r  top/SML2/mac_val[7]_i_6__1/O
                         net (fo=1, routed)           0.000    12.907    top/SML2/mac_val[7]_i_6__1_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.331 r  top/SML2/mac_val_reg[7]_i_2__1/O[1]
                         net (fo=1, routed)           0.315    13.646    top/SML2/mac_val0[5]
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.303    13.949 r  top/SML2/mac_val[5]_i_1__1/O
                         net (fo=1, routed)           0.000    13.949    top/SML2/mac_val[5]_i_1__1_n_0
    SLICE_X46Y47         FDRE                                         r  top/SML2/mac_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.676    14.492    top/SML2/clk_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  top/SML2/mac_val_reg[5]/C
                         clock pessimism              0.251    14.743    
                         clock uncertainty           -0.035    14.708    
    SLICE_X46Y47         FDRE (Setup_fdre_C_D)        0.081    14.789    top/SML2/mac_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -13.949    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 top/lstm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/x_t_memory/r_2p_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.480ns  (logic 4.545ns (53.595%)  route 3.935ns (46.405%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.691ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.631     4.691    top/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  top/lstm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     5.147 r  top/lstm_counter_reg[3]/Q
                         net (fo=8, routed)           0.741     5.888    top/lstm_counter[3]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[5])
                                                      3.841     9.729 r  top/XTM_addrs4/P[5]
                         net (fo=1, routed)           0.997    10.726    top/SML0/P[5]
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.850 r  top/SML0/r_2p_reg_i_33/O
                         net (fo=1, routed)           0.578    11.428    top/SML0/r_2p_reg_i_33_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.552 r  top/SML0/r_2p_reg_i_9__0/O
                         net (fo=2, routed)           1.619    13.171    top/x_t_memory/ADDRARDADDR[5]
    RAMB36_X0Y11         RAMB36E1                                     r  top/x_t_memory/r_2p_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.563    14.379    top/x_t_memory/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  top/x_t_memory/r_2p_reg/CLKARDCLK
                         clock pessimism              0.323    14.702    
                         clock uncertainty           -0.035    14.667    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.101    top/x_t_memory/r_2p_reg
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 top/SM_w_mem/r_2p_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/SML0/mac_val_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 5.749ns (63.689%)  route 3.278ns (36.311%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.497 - 10.000 ) 
    Source Clock Delay      (SCD):    4.729ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.670     4.729    top/SM_w_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  top/SM_w_mem/r_2p_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.601 r  top/SM_w_mem/r_2p_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.666    top/SM_w_mem/r_2p_reg_0_2_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.091 r  top/SM_w_mem/r_2p_reg_1_2/DOBDO[0]
                         net (fo=46, routed)          1.663     9.754    top/SM_w_mem/data_out_internal[2]
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.124     9.878 r  top/SM_w_mem/mac_val[3]_i_17__0/O
                         net (fo=2, routed)           0.501    10.379    top/h_t_memory/mac_val[3]_i_6__1[0]
    SLICE_X45Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.777 r  top/h_t_memory/mac_val_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.777    top/h_t_memory/mac_val_reg[3]_i_8_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.999 r  top/h_t_memory/mac_val_reg[7]_i_9/O[0]
                         net (fo=2, routed)           0.449    11.448    top_n_17
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.299    11.747 r  mac_val[7]_i_12/O
                         net (fo=1, routed)           0.000    11.747    top/SM_w_mem/mac_val[7]_i_6[1]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.325 r  top/SM_w_mem/mac_val_reg[7]_i_7/O[2]
                         net (fo=1, routed)           0.296    12.620    top/SML0/mac_val_reg[7]_i_2_0[1]
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.301    12.921 r  top/SML0/mac_val[7]_i_5/O
                         net (fo=1, routed)           0.000    12.921    top/SML0/mac_val[7]_i_5_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.148 r  top/SML0/mac_val_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.304    13.453    top/SML0/mac_val0[5]
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.303    13.756 r  top/SML0/mac_val[5]_i_1/O
                         net (fo=1, routed)           0.000    13.756    top/SML0/mac_val[5]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  top/SML0/mac_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.681    14.497    top/SML0/clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  top/SML0/mac_val_reg[5]/C
                         clock pessimism              0.251    14.748    
                         clock uncertainty           -0.035    14.713    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.031    14.744    top/SML0/mac_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                  0.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/HT_add_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.256ns (46.059%)  route 0.300ns (53.941%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.573     1.415    top/clk_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  top/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  top/state_reg[2]/Q
                         net (fo=31, routed)          0.300     1.856    top/state[2]
    SLICE_X12Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.901 r  top/HT_add[3]_i_2/O
                         net (fo=1, routed)           0.000     1.901    top/HT_add[3]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.971 r  top/HT_add_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    top/HT_add_reg[3]_i_1_n_7
    SLICE_X12Y49         FDRE                                         r  top/HT_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.915     2.004    top/clk_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  top/HT_add_reg[0]/C
                         clock pessimism             -0.251     1.752    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.134     1.886    top/HT_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top/lstm_module/c_t_address_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/lstm_module/c_t_memory/r_2p_reg_0_7_4_4/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.583%)  route 0.244ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.602     1.444    top/lstm_module/clk_IBUF_BUFG
    SLICE_X4Y52          FDSE                                         r  top/lstm_module/c_t_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDSE (Prop_fdse_C_Q)         0.141     1.585 r  top/lstm_module/c_t_address_reg[2]/Q
                         net (fo=9, routed)           0.244     1.830    top/lstm_module/c_t_memory/r_2p_reg_0_7_4_4/A2
    SLICE_X2Y51          RAMS32                                       r  top/lstm_module/c_t_memory/r_2p_reg_0_7_4_4/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.876     1.965    top/lstm_module/c_t_memory/r_2p_reg_0_7_4_4/WCLK
    SLICE_X2Y51          RAMS32                                       r  top/lstm_module/c_t_memory/r_2p_reg_0_7_4_4/SP/CLK
                         clock pessimism             -0.480     1.484    
    SLICE_X2Y51          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.738    top/lstm_module/c_t_memory/r_2p_reg_0_7_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top/lstm_module/c_t_address_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/lstm_module/c_t_memory/r_2p_reg_0_7_5_5/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.583%)  route 0.244ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.602     1.444    top/lstm_module/clk_IBUF_BUFG
    SLICE_X4Y52          FDSE                                         r  top/lstm_module/c_t_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDSE (Prop_fdse_C_Q)         0.141     1.585 r  top/lstm_module/c_t_address_reg[2]/Q
                         net (fo=9, routed)           0.244     1.830    top/lstm_module/c_t_memory/r_2p_reg_0_7_5_5/A2
    SLICE_X2Y51          RAMS32                                       r  top/lstm_module/c_t_memory/r_2p_reg_0_7_5_5/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.876     1.965    top/lstm_module/c_t_memory/r_2p_reg_0_7_5_5/WCLK
    SLICE_X2Y51          RAMS32                                       r  top/lstm_module/c_t_memory/r_2p_reg_0_7_5_5/SP/CLK
                         clock pessimism             -0.480     1.484    
    SLICE_X2Y51          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.738    top/lstm_module/c_t_memory/r_2p_reg_0_7_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top/lstm_module/c_t_address_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/lstm_module/c_t_memory/r_2p_reg_0_7_6_6/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.583%)  route 0.244ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.602     1.444    top/lstm_module/clk_IBUF_BUFG
    SLICE_X4Y52          FDSE                                         r  top/lstm_module/c_t_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDSE (Prop_fdse_C_Q)         0.141     1.585 r  top/lstm_module/c_t_address_reg[2]/Q
                         net (fo=9, routed)           0.244     1.830    top/lstm_module/c_t_memory/r_2p_reg_0_7_6_6/A2
    SLICE_X2Y51          RAMS32                                       r  top/lstm_module/c_t_memory/r_2p_reg_0_7_6_6/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.876     1.965    top/lstm_module/c_t_memory/r_2p_reg_0_7_6_6/WCLK
    SLICE_X2Y51          RAMS32                                       r  top/lstm_module/c_t_memory/r_2p_reg_0_7_6_6/SP/CLK
                         clock pessimism             -0.480     1.484    
    SLICE_X2Y51          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.738    top/lstm_module/c_t_memory/r_2p_reg_0_7_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top/lstm_module/c_t_address_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/lstm_module/c_t_memory/r_2p_reg_0_7_7_7/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.583%)  route 0.244ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.602     1.444    top/lstm_module/clk_IBUF_BUFG
    SLICE_X4Y52          FDSE                                         r  top/lstm_module/c_t_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDSE (Prop_fdse_C_Q)         0.141     1.585 r  top/lstm_module/c_t_address_reg[2]/Q
                         net (fo=9, routed)           0.244     1.830    top/lstm_module/c_t_memory/r_2p_reg_0_7_7_7/A2
    SLICE_X2Y51          RAMS32                                       r  top/lstm_module/c_t_memory/r_2p_reg_0_7_7_7/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.876     1.965    top/lstm_module/c_t_memory/r_2p_reg_0_7_7_7/WCLK
    SLICE_X2Y51          RAMS32                                       r  top/lstm_module/c_t_memory/r_2p_reg_0_7_7_7/SP/CLK
                         clock pessimism             -0.480     1.484    
    SLICE_X2Y51          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.738    top/lstm_module/c_t_memory/r_2p_reg_0_7_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 top/lstm_module/bias_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/lstm_module/bias_memory/r_2p_reg_0_7_4_4/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.660%)  route 0.254ns (64.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.600     1.442    top/lstm_module/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  top/lstm_module/bias_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  top/lstm_module/bias_address_reg[2]/Q
                         net (fo=9, routed)           0.254     1.838    top/lstm_module/bias_memory/r_2p_reg_0_7_4_4/A2
    SLICE_X2Y58          RAMS32                                       r  top/lstm_module/bias_memory/r_2p_reg_0_7_4_4/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.874     1.963    top/lstm_module/bias_memory/r_2p_reg_0_7_4_4/WCLK
    SLICE_X2Y58          RAMS32                                       r  top/lstm_module/bias_memory/r_2p_reg_0_7_4_4/SP/CLK
                         clock pessimism             -0.480     1.482    
    SLICE_X2Y58          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.736    top/lstm_module/bias_memory/r_2p_reg_0_7_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 top/lstm_module/bias_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/lstm_module/bias_memory/r_2p_reg_0_7_5_5/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.660%)  route 0.254ns (64.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.600     1.442    top/lstm_module/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  top/lstm_module/bias_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  top/lstm_module/bias_address_reg[2]/Q
                         net (fo=9, routed)           0.254     1.838    top/lstm_module/bias_memory/r_2p_reg_0_7_5_5/A2
    SLICE_X2Y58          RAMS32                                       r  top/lstm_module/bias_memory/r_2p_reg_0_7_5_5/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.874     1.963    top/lstm_module/bias_memory/r_2p_reg_0_7_5_5/WCLK
    SLICE_X2Y58          RAMS32                                       r  top/lstm_module/bias_memory/r_2p_reg_0_7_5_5/SP/CLK
                         clock pessimism             -0.480     1.482    
    SLICE_X2Y58          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.736    top/lstm_module/bias_memory/r_2p_reg_0_7_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 top/lstm_module/bias_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/lstm_module/bias_memory/r_2p_reg_0_7_6_6/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.660%)  route 0.254ns (64.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.600     1.442    top/lstm_module/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  top/lstm_module/bias_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  top/lstm_module/bias_address_reg[2]/Q
                         net (fo=9, routed)           0.254     1.838    top/lstm_module/bias_memory/r_2p_reg_0_7_6_6/A2
    SLICE_X2Y58          RAMS32                                       r  top/lstm_module/bias_memory/r_2p_reg_0_7_6_6/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.874     1.963    top/lstm_module/bias_memory/r_2p_reg_0_7_6_6/WCLK
    SLICE_X2Y58          RAMS32                                       r  top/lstm_module/bias_memory/r_2p_reg_0_7_6_6/SP/CLK
                         clock pessimism             -0.480     1.482    
    SLICE_X2Y58          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.736    top/lstm_module/bias_memory/r_2p_reg_0_7_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 top/lstm_module/bias_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/lstm_module/bias_memory/r_2p_reg_0_7_7_7/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.660%)  route 0.254ns (64.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.600     1.442    top/lstm_module/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  top/lstm_module/bias_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  top/lstm_module/bias_address_reg[2]/Q
                         net (fo=9, routed)           0.254     1.838    top/lstm_module/bias_memory/r_2p_reg_0_7_7_7/A2
    SLICE_X2Y58          RAMS32                                       r  top/lstm_module/bias_memory/r_2p_reg_0_7_7_7/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.874     1.963    top/lstm_module/bias_memory/r_2p_reg_0_7_7_7/WCLK
    SLICE_X2Y58          RAMS32                                       r  top/lstm_module/bias_memory/r_2p_reg_0_7_7_7/SP/CLK
                         clock pessimism             -0.480     1.482    
    SLICE_X2Y58          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.736    top/lstm_module/bias_memory/r_2p_reg_0_7_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 top/lstm_module/Wh_rd_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/lstm_module/Wh_memory/r_2p_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.714%)  route 0.180ns (52.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.568     1.410    top/lstm_module/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  top/lstm_module/Wh_rd_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.574 r  top/lstm_module/Wh_rd_address_reg[3]/Q
                         net (fo=5, routed)           0.180     1.754    top/lstm_module/Wh_memory/r_2p_reg_0[3]
    RAMB18_X0Y26         RAMB18E1                                     r  top/lstm_module/Wh_memory/r_2p_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.879     1.968    top/lstm_module/Wh_memory/clk_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  top/lstm_module/Wh_memory/r_2p_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.467    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.650    top/lstm_module/Wh_memory/r_2p_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y9   top/SM_w_mem/r_2p_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y9   top/SM_w_mem/r_2p_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y10  top/SM_w_mem/r_2p_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8   top/SM_w_mem/r_2p_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y4   top/SM_w_mem/r_2p_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y13  top/SM_w_mem/r_2p_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y5   top/SM_w_mem/r_2p_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y12  top/SM_w_mem/r_2p_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y7   top/SM_w_mem/r_2p_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y7   top/SM_w_mem/r_2p_reg_1_3/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y51   top/lstm_module/c_t_memory/r_2p_reg_0_7_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y51   top/lstm_module/c_t_memory/r_2p_reg_0_7_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y51   top/lstm_module/c_t_memory/r_2p_reg_0_7_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y51   top/lstm_module/c_t_memory/r_2p_reg_0_7_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50   top/lstm_module/c_t_memory/r_2p_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50   top/lstm_module/c_t_memory/r_2p_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50   top/lstm_module/c_t_memory/r_2p_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50   top/lstm_module/c_t_memory/r_2p_reg_0_7_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y51   top/lstm_module/c_t_memory/r_2p_reg_0_7_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y51   top/lstm_module/c_t_memory/r_2p_reg_0_7_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57   top/lstm_module/bias_memory/r_2p_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57   top/lstm_module/bias_memory/r_2p_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57   top/lstm_module/bias_memory/r_2p_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57   top/lstm_module/bias_memory/r_2p_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57   top/lstm_module/bias_memory/r_2p_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57   top/lstm_module/bias_memory/r_2p_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57   top/lstm_module/bias_memory/r_2p_reg_0_7_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57   top/lstm_module/bias_memory/r_2p_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y58   top/lstm_module/bias_memory/r_2p_reg_0_7_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y58   top/lstm_module/bias_memory/r_2p_reg_0_7_4_4/SP/CLK



