#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Apr 15 20:32:54 2021
# Process ID: 15844
# Log file: F:/Cqh_files/2021verilog/lab1/lab1/lab1.runs/synth_1/lab1.vds
# Journal file: F:/Cqh_files/2021verilog/lab1/lab1/lab1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab1.tcl -notrace
Command: synth_design -top lab1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 246.621 ; gain = 74.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab1' [F:/Cqh_files/2021verilog/lab1/lab1.v:7]
INFO: [Synth 8-256] done synthesizing module 'lab1' (1#1) [F:/Cqh_files/2021verilog/lab1/lab1.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 280.820 ; gain = 108.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 280.820 ; gain = 108.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc]
invalid command name "IO_L24N_T3_RS0_15"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L24N_T3_RS0_15". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:13]
invalid command name "IO_L3N_T0_DQS_EMCCLK_14"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L3N_T0_DQS_EMCCLK_14". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:14]
invalid command name "IO_L6N_T0_D08_VREF_14"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L6N_T0_D08_VREF_14". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:15]
invalid command name "IO_L13N_T2_MRCC_14"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L13N_T2_MRCC_14". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:16]
invalid command name "IO_L12N_T1_MRCC_14"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L12N_T1_MRCC_14". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:17]
invalid command name "IO_L7N_T1_D10_14"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L7N_T1_D10_14". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:18]
invalid command name "IO_L17N_T2_A13_D29_14"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L17N_T2_A13_D29_14". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:19]
invalid command name "IO_L5N_T0_D07_14"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L5N_T0_D07_14". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:20]
invalid command name "IO_L18P_T2_A24_15"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L18P_T2_A24_15". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:33]
invalid command name "IO_L24P_T3_RS1_15"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L24P_T3_RS1_15". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:34]
invalid command name "IO_L17N_T2_A25_15"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L17N_T2_A25_15". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:35]
invalid command name "IO_L8P_T1_D11_14"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L8P_T1_D11_14". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:36]
invalid command name "IO_L7P_T1_D09_14"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L7P_T1_D09_14". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:37]
invalid command name "IO_L18N_T2_A11_D27_14"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L18N_T2_A11_D27_14". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:38]
invalid command name "IO_L17P_T2_A14_D30_14"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L17P_T2_A14_D30_14". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:39]
invalid command name "IO_L18P_T2_A12_D28_14"
CRITICAL WARNING: [Designutils 20-964] Command failed: invalid command name "IO_L18P_T2_A12_D28_14". [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc:40]
Finished Parsing XDC File [F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 510.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 510.805 ; gain = 338.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 510.805 ; gain = 338.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 13 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 13 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 14 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 14 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 15 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 15 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 16 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 16 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 17 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 17 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 18 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 18 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 19 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 19 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 20 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 20 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 33 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 33 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 34 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 34 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 35 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 35 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 36 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 36 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 37 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 37 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 38 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 38 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 39 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 39 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 40 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 40 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 510.805 ; gain = 338.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 510.805 ; gain = 338.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 510.805 ; gain = 338.719
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 510.805 ; gain = 338.719
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 510.805 ; gain = 338.719

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 510.805 ; gain = 338.719
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 510.805 ; gain = 338.719

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 510.805 ; gain = 338.719
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 13 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 13 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 14 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 14 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 15 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 15 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 16 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 16 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 17 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 17 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 18 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 18 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 19 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 19 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 20 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 20 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 33 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 33 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 34 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 34 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 35 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 35 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 36 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 36 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 37 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 37 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 38 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 38 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 39 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 39 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 40 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 40 of file F:/Cqh_files/2021verilog/lab1/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 549.461 ; gain = 377.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 549.461 ; gain = 377.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 559.137 ; gain = 387.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 559.137 ; gain = 387.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 559.137 ; gain = 387.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 559.137 ; gain = 387.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 559.137 ; gain = 387.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 559.137 ; gain = 387.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     1|
|4     |IBUF |     8|
|5     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 559.137 ; gain = 387.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 559.137 ; gain = 136.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 559.137 ; gain = 387.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 559.137 ; gain = 366.746
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 559.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 15 20:33:11 2021...
