{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553059958608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553059958624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 23:32:38 2019 " "Processing started: Tue Mar 19 23:32:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553059958624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059958624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9-1_leihaoc2 -c Lab9-1_leihaoc2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9-1_leihaoc2 -c Lab9-1_leihaoc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059958624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553059961079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553059961079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc " "Found entity 1: lab9_soc" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_irq_mapper " "Found entity 1: lab7_soc_irq_mapper" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0 " "Found entity 1: lab7_soc_mm_interconnect_0" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_006" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux_001" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976831 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux_002" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux_002" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059976973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059976973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux_001" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977115 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977115 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977115 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977115 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553059977145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553059977175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553059977234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553059977236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_008_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_008_default_decode" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977236 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router_008 " "Found entity 2: lab7_soc_mm_interconnect_0_router_008" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553059977264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553059977264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_004_default_decode" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977266 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router_004 " "Found entity 2: lab7_soc_mm_interconnect_0_router_004" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553059977306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553059977306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_002_default_decode" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977316 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router_002 " "Found entity 2: lab7_soc_mm_interconnect_0_router_002" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553059977346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553059977346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_001_default_decode" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977355 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router_001 " "Found entity 2: lab7_soc_mm_interconnect_0_router_001" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553059977387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553059977387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_default_decode" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977407 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router " "Found entity 2: lab7_soc_mm_interconnect_0_router" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_sysid_qsys_0 " "Found entity 1: lab7_soc_sysid_qsys_0" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab7_soc_sdram_pll_dffpipe_l2c" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977558 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab7_soc_sdram_pll_stdsync_sv6" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977558 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab7_soc_sdram_pll_altpll_lqa2" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977558 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_soc_sdram_pll " "Found entity 4: lab7_soc_sdram_pll" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_sdram_input_efifo_module " "Found entity 1: lab7_soc_sdram_input_efifo_module" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977587 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_sdram " "Found entity 2: lab7_soc_sdram" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_onchip_memory2_0 " "Found entity 1: lab7_soc_onchip_memory2_0" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0 " "Found entity 1: lab7_soc_nios2_gen2_0" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab7_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab7_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab7_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab7_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab7_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab7_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab7_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab7_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab7_soc_nios2_gen2_0_cpu " "Found entity 21: lab7_soc_nios2_gen2_0_cpu" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_test_bench" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab7_soc_jtag_uart_0_sim_scfifo_w" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977931 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab7_soc_jtag_uart_0_scfifo_w" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977931 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab7_soc_jtag_uart_0_sim_scfifo_r" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977931 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab7_soc_jtag_uart_0_scfifo_r" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977931 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7_soc_jtag_uart_0 " "Found entity 5: lab7_soc_jtag_uart_0" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_tianhao6/lab7_soc/synthesis/submodules/avalon_aes_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_tianhao6/lab7_soc/synthesis/submodules/avalon_aes_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_aes_interface " "Found entity 1: avalon_aes_interface" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/avalon_aes_interface.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/avalon_aes_interface.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_avalon_provided_2/subbytes.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_avalon_provided_2/subbytes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "Lab9_Avalon_Provided_2/SubBytes.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/SubBytes.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977990 ""} { "Info" "ISGN_ENTITY_NAME" "2 InvSubBytes " "Found entity 2: InvSubBytes" {  } { { "Lab9_Avalon_Provided_2/SubBytes.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/SubBytes.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059977990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059977990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_avalon_provided_2/lab9_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_avalon_provided_2/lab9_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_top " "Found entity 1: lab9_top" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059978006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059978006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_avalon_provided_2/keyexpansion.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_avalon_provided_2/keyexpansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion " "Found entity 1: KeyExpansion" {  } { { "Lab9_Avalon_Provided_2/KeyExpansion.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/KeyExpansion.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059978053 ""} { "Info" "ISGN_ENTITY_NAME" "2 KeyExpansionOne " "Found entity 2: KeyExpansionOne" {  } { { "Lab9_Avalon_Provided_2/KeyExpansion.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/KeyExpansion.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059978053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059978053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_avalon_provided_2/invshiftrows.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_avalon_provided_2/invshiftrows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InvShiftRows " "Found entity 1: InvShiftRows" {  } { { "Lab9_Avalon_Provided_2/InvShiftRows.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/InvShiftRows.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059978075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059978075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_avalon_provided_2/invmixcolumns.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab9_avalon_provided_2/invmixcolumns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InvMixColumns " "Found entity 1: InvMixColumns" {  } { { "Lab9_Avalon_Provided_2/InvMixColumns.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/InvMixColumns.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059978138 ""} { "Info" "ISGN_ENTITY_NAME" "2 GF_Mul_9 " "Found entity 2: GF_Mul_9" {  } { { "Lab9_Avalon_Provided_2/InvMixColumns.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/InvMixColumns.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059978138 ""} { "Info" "ISGN_ENTITY_NAME" "3 GF_Mul_b " "Found entity 3: GF_Mul_b" {  } { { "Lab9_Avalon_Provided_2/InvMixColumns.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/InvMixColumns.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059978138 ""} { "Info" "ISGN_ENTITY_NAME" "4 GF_Mul_d " "Found entity 4: GF_Mul_d" {  } { { "Lab9_Avalon_Provided_2/InvMixColumns.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/InvMixColumns.sv" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059978138 ""} { "Info" "ISGN_ENTITY_NAME" "5 GF_Mul_e " "Found entity 5: GF_Mul_e" {  } { { "Lab9_Avalon_Provided_2/InvMixColumns.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/InvMixColumns.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059978138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059978138 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.sv(25) " "Verilog HDL warning at hexdriver.sv(25): extended using \"x\" or \"z\"" {  } { { "Lab9_Avalon_Provided_2/hexdriver.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/hexdriver.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1553059978160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_avalon_provided_2/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_avalon_provided_2/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "Lab9_Avalon_Provided_2/hexdriver.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/hexdriver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059978175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059978175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_avalon_provided_2/avalon_aes_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_avalon_provided_2/avalon_aes_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_aes_interface " "Found entity 1: avalon_aes_interface" {  } { { "Lab9_Avalon_Provided_2/avalon_aes_interface.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/avalon_aes_interface.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059978207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059978207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_avalon_provided_2/aes.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_avalon_provided_2/aes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "Lab9_Avalon_Provided_2/AES.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/AES.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059978245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059978245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aes_export_new_signal lab7_soc.v(98) " "Verilog HDL Implicit Net warning at lab7_soc.v(98): created implicit net for \"aes_export_new_signal\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059978245 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1553059978321 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1553059978321 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1553059978321 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1553059978323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9_top " "Elaborating entity \"lab9_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553059978944 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG lab9_top.sv(14) " "Output port \"LEDG\" at lab9_top.sv(14) has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553059978949 "|lab9_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR lab9_top.sv(15) " "Output port \"LEDR\" at lab9_top.sv(15) has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553059978949 "|lab9_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc lab9_soc:lab9_qsystem " "Elaborating entity \"lab9_soc\" for hierarchy \"lab9_soc:lab9_qsystem\"" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "lab9_qsystem" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059979025 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aes_export_EXPORT_DATA lab7_soc.v(7) " "Output port \"aes_export_EXPORT_DATA\" at lab7_soc.v(7) has no driver" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553059979045 "|lab9_top|lab9_soc:lab9_qsystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_aes_interface lab9_soc:lab9_qsystem\|avalon_aes_interface:aes " "Elaborating entity \"avalon_aes_interface\" for hierarchy \"lab9_soc:lab9_qsystem\|avalon_aes_interface:aes\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "aes" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059979176 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AVL_READDATA avalon_aes_interface.sv(35) " "Output port \"AVL_READDATA\" at avalon_aes_interface.sv(35) has no driver" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/avalon_aes_interface.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/avalon_aes_interface.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553059979186 "|lab9_top|lab9_soc:lab9_qsystem|avalon_aes_interface:aes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_jtag_uart_0 lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab7_soc_jtag_uart_0\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "jtag_uart_0" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059979246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_jtag_uart_0_scfifo_w lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab7_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "the_lab7_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059979331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059980181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059980209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059980209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059980209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059980209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059980209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059980209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059980209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059980209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059980209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059980209 ""}  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553059980209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059980432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059980432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059980443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059980565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059980565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059980583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059980676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059980676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059980691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059980921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059980921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059980943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059981178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059981178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059981198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059981449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059981449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059981489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_jtag_uart_0_scfifo_r lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab7_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "the_lab7_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059981610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "lab7_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059982735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059982796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059982796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059982796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059982796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059982796 ""}  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553059982796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059984254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059984692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0 lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab7_soc_nios2_gen2_0\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "nios2_gen2_0" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059984845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059984938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_test_bench lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_test_bench:the_lab7_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_test_bench:the_lab7_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059985355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_register_bank_a_module lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059985435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059985797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059985828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059985828 ""}  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553059985828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059986034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059986034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059986045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_register_bank_b_module lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059986247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059986466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059986559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059986762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059986806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059986806 ""}  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553059986806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_break lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059986902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059987093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059987152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059987232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059987295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059987579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059987718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059987882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059987953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059988021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059988073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_im lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059988138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059988218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_ocimem lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059988288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059988496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059988591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059988656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059988656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059988656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059988656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059988656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059988656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059988656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059988656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059988656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059988656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059988656 ""}  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553059988656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059988922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059988922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059988932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059989081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_debug_slave_tck lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059989197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059989431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab7_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059989768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059989919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059989919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059989919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059989919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059989919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059989919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059989919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059989919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059989919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059989919 ""}  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553059989919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059989949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059990018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059990050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059990141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_onchip_memory2_0 lab9_soc:lab9_qsystem\|lab7_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab7_soc_onchip_memory2_0\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "onchip_memory2_0" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059990268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:lab9_qsystem\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059990409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:lab9_qsystem\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:lab9_qsystem\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059990489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:lab9_qsystem\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:lab9_qsystem\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab7_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553059990489 ""}  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553059990489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqg1 " "Found entity 1: altsyncram_rqg1" {  } { { "db/altsyncram_rqg1.tdf" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/altsyncram_rqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553059990761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553059990761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqg1 lab9_soc:lab9_qsystem\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rqg1:auto_generated " "Elaborating entity \"altsyncram_rqg1\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059990773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram lab9_soc:lab9_qsystem\|lab7_soc_sdram:sdram " "Elaborating entity \"lab7_soc_sdram\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_sdram:sdram\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "sdram" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059991540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_input_efifo_module lab9_soc:lab9_qsystem\|lab7_soc_sdram:sdram\|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module " "Elaborating entity \"lab7_soc_sdram_input_efifo_module\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_sdram:sdram\|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "the_lab7_soc_sdram_input_efifo_module" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059991719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab7_soc_sdram_pll\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "sdram_pll" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059991771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll_stdsync_sv6 lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab7_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059991815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll_dffpipe_l2c lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2\|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab7_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2\|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059991893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll_altpll_lqa2 lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab7_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "sd1" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059991942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sysid_qsys_0 lab9_soc:lab9_qsystem\|lab7_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab7_soc_sysid_qsys_0\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "sysid_qsys_0" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059992014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0 lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab7_soc_mm_interconnect_0\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "mm_interconnect_0" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059992066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059992897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059992950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:aes_aes_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:aes_aes_slave_translator\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "aes_aes_slave_translator" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059993098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059993168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059993269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059993370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059993523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059993642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059993750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059993890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059994022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:aes_aes_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:aes_aes_slave_agent\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "aes_aes_slave_agent" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059994142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:aes_aes_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:aes_aes_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059994336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "aes_aes_slave_agent_rsp_fifo" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059994416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059994806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059994917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059995007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059995370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab7_soc_mm_interconnect_0_router\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059995462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_default_decode lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router\|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router\|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059995638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_001 lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_001\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059995702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_001_default_decode lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_001:router_001\|lab7_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_001:router_001\|lab7_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059995828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_002 lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_002\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059995922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_002_default_decode lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002\|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002\|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059996114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_004 lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_004\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_004:router_004\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router_004" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059996198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_004_default_decode lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_004:router_004\|lab7_soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_004:router_004\|lab7_soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059996258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_008 lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_008\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_008:router_008\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router_008" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059996490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_008_default_decode lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_008:router_008\|lab7_soc_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_008_default_decode\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_008:router_008\|lab7_soc_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059996554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059996603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059996671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_demux lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059996733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_demux_001 lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059996865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_mux lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059996944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_mux_002 lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059997014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059997145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059997196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_demux lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059997428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_demux_002 lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059997501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_mux lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059997625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059997850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059997910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_mux_001 lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059997961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059998107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059998178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 3025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059998258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553059998298 "|lab9_top|lab9_soc:lab9_qsystem|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553059998302 "|lab9_top|lab9_soc:lab9_qsystem|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553059998302 "|lab9_top|lab9_soc:lab9_qsystem|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 3091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059998486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 3125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059998630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059998702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059998814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_avalon_st_adapter lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab7_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059999030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059999074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_avalon_st_adapter_006 lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"lab7_soc_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 3430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059999252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059999299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_irq_mapper lab9_soc:lab9_qsystem\|lab7_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab7_soc_irq_mapper\" for hierarchy \"lab9_soc:lab9_qsystem\|lab7_soc_irq_mapper:irq_mapper\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "irq_mapper" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059999360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:lab9_qsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:lab9_qsystem\|altera_reset_controller:rst_controller\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "rst_controller" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059999410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab9_soc:lab9_qsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab9_soc:lab9_qsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059999488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab9_soc:lab9_qsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab9_soc:lab9_qsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059999536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:lab9_qsystem\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:lab9_qsystem\|altera_reset_controller:rst_controller_001\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "rst_controller_001" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059999587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:lab9_qsystem\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:lab9_qsystem\|altera_reset_controller:rst_controller_002\"" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "rst_controller_002" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059999647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver hexdriver:hexdrv0 " "Elaborating entity \"hexdriver\" for hierarchy \"hexdriver:hexdrv0\"" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "hexdrv0" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553059999717 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1553060003876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.03.19.23:33:30 Progress: Loading sldbf67b2ee/alt_sld_fab_wrapper_hw.tcl " "2019.03.19.23:33:30 Progress: Loading sldbf67b2ee/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060010561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060014819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060015131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060018850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060019120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060019427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060019767 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060019783 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060019783 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1553060020616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbf67b2ee/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbf67b2ee/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbf67b2ee/alt_sld_fab.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/ip/sldbf67b2ee/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553060021002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060021002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553060021149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060021149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553060021171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060021171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553060021271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060021271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553060021419 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553060021419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060021419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/db/ip/sldbf67b2ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553060021550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060021550 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab9_soc:lab9_qsystem\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1553060027053 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1553060027053 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553060030331 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553060030768 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1553060030768 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 442 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 356 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 306 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 352 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 398 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1553060030839 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1553060030839 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553060032585 "|lab9_top|DRAM_DQM[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553060032585 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553060032901 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "290 " "290 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553060035470 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab7_soc 19 " "Ignored 19 assignments for entity \"lab7_soc\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553060035793 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/output_files/Lab9-1_leihaoc2.map.smsg " "Generated suppressed messages file C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/output_files/Lab9-1_leihaoc2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060037132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553060042322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553060042322 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553060043647 "|lab9_top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553060043647 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3312 " "Implemented 3312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553060043647 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553060043647 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1553060043647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3020 " "Implemented 3020 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553060043647 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553060043647 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1553060043647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553060043647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553060043964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 23:34:03 2019 " "Processing ended: Tue Mar 19 23:34:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553060043964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553060043964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553060043964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553060043964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1553060046835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553060046845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 23:34:05 2019 " "Processing started: Tue Mar 19 23:34:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553060046845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553060046845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab9-1_leihaoc2 -c Lab9-1_leihaoc2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab9-1_leihaoc2 -c Lab9-1_leihaoc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553060046845 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553060049156 ""}
{ "Info" "0" "" "Project  = Lab9-1_leihaoc2" {  } {  } 0 0 "Project  = Lab9-1_leihaoc2" 0 0 "Fitter" 0 0 1553060049156 ""}
{ "Info" "0" "" "Revision = Lab9-1_leihaoc2" {  } {  } 0 0 "Revision = Lab9-1_leihaoc2" 0 0 "Fitter" 0 0 1553060049156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1553060049519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553060049519 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab9-1_leihaoc2 EP4CE75F29C7 " "Selected device EP4CE75F29C7 for design \"Lab9-1_leihaoc2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553060049609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553060049784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553060049784 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 1455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1553060050045 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for lab9_soc:lab9_qsystem\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 1456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1553060050045 ""}  } { { "Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 1455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1553060050045 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553060050562 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553060050594 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[4\] PIN_H21 " "Can't place node \"LEDG\[4\]\" -- illegal location assignment PIN_H21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDG[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[5\] PIN_G20 " "Can't place node \"LEDG\[5\]\" -- illegal location assignment PIN_G20" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDG[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[6\] PIN_G22 " "Can't place node \"LEDG\[6\]\" -- illegal location assignment PIN_G22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDG[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[7\] PIN_G21 " "Can't place node \"LEDG\[7\]\" -- illegal location assignment PIN_G21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDG[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_G19 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_G19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_J19 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_J19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_H19 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_H19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_J17 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_J17" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[10\] PIN_J15 " "Can't place node \"LEDR\[10\]\" -- illegal location assignment PIN_J15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[11\] PIN_H16 " "Can't place node \"LEDR\[11\]\" -- illegal location assignment PIN_H16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[12\] PIN_J16 " "Can't place node \"LEDR\[12\]\" -- illegal location assignment PIN_J16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[13\] PIN_H17 " "Can't place node \"LEDR\[13\]\" -- illegal location assignment PIN_H17" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[17\] PIN_H15 " "Can't place node \"LEDR\[17\]\" -- illegal location assignment PIN_H15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[6\] PIN_H22 " "Can't place node \"HEX0\[6\]\" -- illegal location assignment PIN_H22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[1\] PIN_Y22 " "Can't place node \"HEX1\[1\]\" -- illegal location assignment PIN_Y22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[2\] PIN_W21 " "Can't place node \"HEX1\[2\]\" -- illegal location assignment PIN_W21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[3\] PIN_W22 " "Can't place node \"HEX1\[3\]\" -- illegal location assignment PIN_W22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX3\[0\] PIN_V21 " "Can't place node \"HEX3\[0\]\" -- illegal location assignment PIN_V21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX3\[1\] PIN_U21 " "Can't place node \"HEX3\[1\]\" -- illegal location assignment PIN_U21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX3\[3\] PIN_AA21 " "Can't place node \"HEX3\[3\]\" -- illegal location assignment PIN_AA21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[0\] PIN_AB19 " "Can't place node \"HEX4\[0\]\" -- illegal location assignment PIN_AB19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[1\] PIN_AA19 " "Can't place node \"HEX4\[1\]\" -- illegal location assignment PIN_AA19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[2\] PIN_AB18 " "Can't place node \"HEX5\[2\]\" -- illegal location assignment PIN_AB18" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX6\[4\] PIN_AB15 " "Can't place node \"HEX6\[4\]\" -- illegal location assignment PIN_AB15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX6[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX7\[6\] PIN_AA14 " "Can't place node \"HEX7\[6\]\" -- illegal location assignment PIN_AA14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX7[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[1\] PIN_V8 " "Can't place node \"DRAM_ADDR\[1\]\" -- illegal location assignment PIN_V8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[4\] PIN_V5 " "Can't place node \"DRAM_ADDR\[4\]\" -- illegal location assignment PIN_V5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051427 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[5\] PIN_W8 " "Can't place node \"DRAM_ADDR\[5\]\" -- illegal location assignment PIN_W8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[6\] PIN_W7 " "Can't place node \"DRAM_ADDR\[6\]\" -- illegal location assignment PIN_W7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[7\] PIN_AA7 " "Can't place node \"DRAM_ADDR\[7\]\" -- illegal location assignment PIN_AA7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[8\] PIN_Y5 " "Can't place node \"DRAM_ADDR\[8\]\" -- illegal location assignment PIN_Y5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[9\] PIN_Y6 " "Can't place node \"DRAM_ADDR\[9\]\" -- illegal location assignment PIN_Y6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[11\] PIN_AA5 " "Can't place node \"DRAM_ADDR\[11\]\" -- illegal location assignment PIN_AA5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[12\] PIN_Y7 " "Can't place node \"DRAM_ADDR\[12\]\" -- illegal location assignment PIN_Y7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_CAS_N PIN_V7 " "Can't place node \"DRAM_CAS_N\" -- illegal location assignment PIN_V7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_CAS_N } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_CKE PIN_AA6 " "Can't place node \"DRAM_CKE\" -- illegal location assignment PIN_AA6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQM\[1\] PIN_W4 " "Can't place node \"DRAM_DQM\[1\]\" -- illegal location assignment PIN_W4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQM[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQM\[2\] PIN_K8 " "Can't place node \"DRAM_DQM\[2\]\" -- illegal location assignment PIN_K8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQM[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQM\[3\] PIN_N8 " "Can't place node \"DRAM_DQM\[3\]\" -- illegal location assignment PIN_N8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQM[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_WE_N PIN_V6 " "Can't place node \"DRAM_WE_N\" -- illegal location assignment PIN_V6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[16\] PIN_M8 " "Can't place node \"DRAM_DQ\[16\]\" -- illegal location assignment PIN_M8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[17\] PIN_L8 " "Can't place node \"DRAM_DQ\[17\]\" -- illegal location assignment PIN_L8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[22\] PIN_M7 " "Can't place node \"DRAM_DQ\[22\]\" -- illegal location assignment PIN_M7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[23\] PIN_L7 " "Can't place node \"DRAM_DQ\[23\]\" -- illegal location assignment PIN_L7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[25\] PIN_R7 " "Can't place node \"DRAM_DQ\[25\]\" -- illegal location assignment PIN_R7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[0\] PIN_M23 " "Can't place node \"KEY\[0\]\" -- illegal location assignment PIN_M23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Lab9_Avalon_Provided_2/lab9_top.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/Lab9_Avalon_Provided_2/lab9_top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab9/leihaoc2/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553060051443 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1553060054164 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1553060054164 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 47 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 47 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553060054899 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 19 23:34:14 2019 " "Processing ended: Tue Mar 19 23:34:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553060054899 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553060054899 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553060054899 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553060054899 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 49 s 134 s " "Quartus Prime Full Compilation was unsuccessful. 49 errors, 134 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553060055808 ""}
