INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'cljchanac@ust.hk' on host 'ecelvd457.ece.local' (Linux_x86_64 version 3.10.0-957.el7.x86_64) on Mon Nov 25 20:25:27 HKT 2019
INFO: [HLS 200-10] In directory '/home/cljchanac/Documents/lab4b/hls'
Sourcing Tcl script '/home/cljchanac/Documents/lab4b/hls/matmult/unroll/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/cljchanac/Documents/lab4b/hls/matmult'.
INFO: [HLS 200-10] Adding design file '../../src_4b/matmult.c' to the project
INFO: [HLS 200-10] Adding design file '../../src_4b/matmult.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../src_4b/tb_matmult.c' to the project
INFO: [HLS 200-10] Opening solution '/home/cljchanac/Documents/lab4b/hls/matmult/unroll'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/tools/Xilinx/Vivado/2019.2/common/technology/xilinx/qartix7/qartix7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qartix7/qartix7'.
INFO: [HLS 200-10] Setting target device to 'xq7a200t-rs484-2I'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../src_4b/matmult.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 993.156 ; gain = 463.164 ; free physical = 1217 ; free virtual = 12632
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 993.156 ; gain = 463.164 ; free physical = 1217 ; free virtual = 12632
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.156 ; gain = 463.164 ; free physical = 1217 ; free virtual = 12632
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.156 ; gain = 463.164 ; free physical = 1217 ; free virtual = 12632
INFO: [HLS 200-489] Unrolling loop 'matmult_label0' (../../src_4b/matmult.c:13) in function 'matmult' completely with a factor of 16.
INFO: [XFORM 203-11] Balancing expressions in function 'matmult' (../../src_4b/matmult.c:7)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.156 ; gain = 463.164 ; free physical = 1203 ; free virtual = 12618
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.156 ; gain = 463.164 ; free physical = 1203 ; free virtual = 12618
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.9 seconds; current allocated memory: 105.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 106.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmult/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmult/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmult/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmult_mul_mul_16s_16s_32_1_1' to 'matmult_mul_mul_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmult_mac_muladd_16s_16s_32s_32_1_1' to 'matmult_mac_muladcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmult_mac_muladcud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmult_mul_mul_1bkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmult'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 107.779 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 993.156 ; gain = 463.164 ; free physical = 1193 ; free virtual = 12611
INFO: [VHDL 208-304] Generating VHDL RTL for matmult.
INFO: [VLOG 209-307] Generating Verilog RTL for matmult.
INFO: [HLS 200-112] Total elapsed time: 11.14 seconds; peak allocated memory: 107.779 MB.
