date wednesday 20nov96 200438 gmt  server ncsa13  mimeversion 10  contenttype texthtml  lastmodified thursday 07nov96 194115 gmt  contentlength 7148    cashmere home page             coherence algorithms for shared memory architectures         the cashmere project         overview    people    papers           overview      cashmere stands for coherence algorithms for shared memory  architectures and is an ongoing effort to provide efficient  scalable shared memory with minimal hardware support  it is well  accepted today that commercial workstations offer the best  priceperformance ratio and that shared memory provides the most  desirable programming paradigm for parallel computing  unfortunately  shared memory emulations on networks of workstations provide  acceptable performance for only a limited class of applications  cashmere attempts to bridge the performance gap between shared memory  emulations on networks of workstations and tightlycoupled  cachecoherent multiprocessors while using minimal hardware support          in the context of cashmere we have discovered that nccnuma non cache  coherent non uniform memory access machines can greatly improve the  performance of  dsm systems and  approach that of  fully hardware  coherent multiprocessors  the basic property of nccnuma systems  is the ability to access remote memory directly such a capability is  offered by a variety of network interfaces including decs memory  channel hps hamlyn and the princeton  shrimp given current  technology the additional hardware cost of nccnuma systems over pure  message passing systems is minimal  based on this fact and our  performance results we believe that nccnuma machines lie near the knee  of the  priceperformance curve       the department of  computer  science at the  university of  rochester is building a 32 processor   cashmere prototype significant part of the funding comes in the  form of an equipment grant from digital  equipment corporation  the prototype consists of eight  4processor dec  2100 4233 multiprocessors on a memory  channel network  the memory channel plugs into any pci bus  it  provides a memorymapped network interface with which processors can  read and write remote locations without kernel intervention or  interprocessor interrupts  endtoend bandwidth is currently about  40mbsec remote write latency is about 35us  the next hardware  generation is expected to increase bandwidth by approximately one  order of magnitude and cut latency by half  cashmere augments the  functionality of the memory channel by providing cache coherence in  software     implementation of cashmere  slides from the    workshop on scalable shared memory multiprocessors  boston ma october 1996      cashmere people      the people behind cashmere are   michael l scott   wei li   sandhya dwarkadas   leonidas kontothanassis   galen hunt   maged michael   robert stets   nikolaos hardavellas   sotirios ioannidis   wagner meira   alexandros poulos   michal cierniak   srinivasan parthasarathy  and   mohammed zaki      cashmere papers             g c hunt and m l scott   using peer support to reduce faulttolerant overhead in  distributed shared memories  tr 626 computer science department university of rochester june 1996     l i kontothanassis and m l scott   efficient shared memory with minimal hardware support in  computer architecture news september 1995     l i kontothanassis and m l scott   using memorymapped network interfaces to improve the performance of  distributed shared memory in proc 2nd hpca san jose ca  february 1996     l i kontothanassis m l scott and r bianchini  lazy release consistency for  hardwarecoherent multiprocessors in proc supercomputing 95  san diego ca december 1995     l i kontothanassis and m l scott    software cache coherence for current and future  architectures in special jpdc issue on scalable shared memory  november 1995 v29 n2 pp 179195     l i kontothanassis and m l scott    software cache coherence for large scale multiprocessors  in  proc 1st hpca raleigh nc january 1995     m marchetti l i kontothanassis r bianchini and  m l scott    using simple page placement policies to reduce the cost of cache  fills in coherent sharedmemory systems in proc ipps 95  santa barbara ca april 1995     m cierniak and wei li   unifying data and control transformations for distributed  sharedmemory machines in proc sigplan 95 pldi la jolla  ca june 1995 also available as tr 542        for comments andor requests send mail to   kthanasicrldeccom   or  scottcsrochesteredu             urcs home page        
