// =============================================================================
// Exercise 1 SOLUTION: D Flip-Flop
// Day 4 · Sequential Logic Fundamentals
// =============================================================================

module d_ff (
    input  wire i_clk,
    input  wire i_reset,
    input  wire i_d,
    output reg  o_q
);

    always @(posedge i_clk) begin
        if (i_reset)
            o_q <= 1'b0;
        else
            o_q <= i_d;
    end

endmodule

module d_ff_en (
    input  wire i_clk,
    input  wire i_reset,
    input  wire i_enable,
    input  wire i_d,
    output reg  o_q
);

    always @(posedge i_clk) begin
        if (i_reset)
            o_q <= 1'b0;
        else if (i_enable)
            o_q <= i_d;
    end

endmodule
