{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476796009135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476796009135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 09:06:48 2016 " "Processing started: Tue Oct 18 09:06:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476796009135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1476796009135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1476796009136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1476796009548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1476796009549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 7 7 " "Found 7 design units, including 7 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476796021411 ""} { "Info" "ISGN_ENTITY_NAME" "2 reset " "Found entity 2: reset" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476796021411 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_2bit_6to1 " "Found entity 3: mux_2bit_6to1" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476796021411 ""} { "Info" "ISGN_ENTITY_NAME" "4 char_7_seg_display " "Found entity 4: char_7_seg_display" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476796021411 ""} { "Info" "ISGN_ENTITY_NAME" "5 delay_1s " "Found entity 5: delay_1s" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476796021411 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter_4bit " "Found entity 6: counter_4bit" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476796021411 ""} { "Info" "ISGN_ENTITY_NAME" "7 toggle " "Found entity 7: toggle" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476796021411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1476796021411 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R part6.v(9) " "Verilog HDL Implicit Net warning at part6.v(9): created implicit net for \"R\"" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1476796021412 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(9) " "Verilog HDL Instantiation warning at part6.v(9): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021412 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(10) " "Verilog HDL Instantiation warning at part6.v(10): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021415 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(11) " "Verilog HDL Instantiation warning at part6.v(11): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021415 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(19) " "Verilog HDL Instantiation warning at part6.v(19): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021415 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(20) " "Verilog HDL Instantiation warning at part6.v(20): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021415 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(22) " "Verilog HDL Instantiation warning at part6.v(22): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021415 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(23) " "Verilog HDL Instantiation warning at part6.v(23): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021416 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(25) " "Verilog HDL Instantiation warning at part6.v(25): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021416 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(26) " "Verilog HDL Instantiation warning at part6.v(26): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021416 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(28) " "Verilog HDL Instantiation warning at part6.v(28): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021416 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(29) " "Verilog HDL Instantiation warning at part6.v(29): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021416 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(31) " "Verilog HDL Instantiation warning at part6.v(31): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021416 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(32) " "Verilog HDL Instantiation warning at part6.v(32): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021416 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(34) " "Verilog HDL Instantiation warning at part6.v(34): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021416 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(35) " "Verilog HDL Instantiation warning at part6.v(35): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1476796021416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1476796021437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:comb_3 " "Elaborating entity \"reset\" for hierarchy \"reset:comb_3\"" {  } { { "part6.v" "comb_3" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1476796021446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_1s delay_1s:comb_4 " "Elaborating entity \"delay_1s\" for hierarchy \"delay_1s:comb_4\"" {  } { { "part6.v" "comb_4" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1476796021453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 part6.v(87) " "Verilog HDL assignment warning at part6.v(87): truncated value with size 32 to match size of target (26)" {  } { { "part6.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1476796021454 "|part6|delay_1s:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit counter_4bit:comb_5 " "Elaborating entity \"counter_4bit\" for hierarchy \"counter_4bit:comb_5\"" {  } { { "part6.v" "comb_5" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1476796021463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toggle counter_4bit:comb_5\|toggle:u0 " "Elaborating entity \"toggle\" for hierarchy \"counter_4bit:comb_5\|toggle:u0\"" {  } { { "part6.v" "u0" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1476796021470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2bit_6to1 mux_2bit_6to1:comb_8 " "Elaborating entity \"mux_2bit_6to1\" for hierarchy \"mux_2bit_6to1:comb_8\"" {  } { { "part6.v" "comb_8" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1476796021479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7_seg_display char_7_seg_display:comb_9 " "Elaborating entity \"char_7_seg_display\" for hierarchy \"char_7_seg_display:comb_9\"" {  } { { "part6.v" "comb_9" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part6/part6.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1476796021488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "875 " "Peak virtual memory: 875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476796021602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 09:07:01 2016 " "Processing ended: Tue Oct 18 09:07:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476796021602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476796021602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476796021602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1476796021602 ""}
