# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1730 0.000256 4096 370 720 69696 14.0066 367.781 419.247 801.089 801.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1430 3.2e-05 4096 470 7810 493568 452.954 188.732 19260.9 5479.52 25382.8 25383.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1350 0.001024 2048 150 220 17984 1.36602 7.26874 52.3452 61.0212 61.0778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1690 3.2e-05 512 330 320 557056 27.8462 13.3246 113.761 417.698 572.847 573.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 990 0.000512 4096 270 830 29632 6.62582 180.23 209.437 396.338 396.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 0.000512 4096 430 2660 29632 6.62835 289.104 209.617 505.393 505.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 310 6.4e-05 2048 77 900 90112 95.5131 28.418 363.861 835.27 1323.25 1323.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1010 6.4e-05 1024 215 2510 251904 29.1651 13.5358 749.081 417.724 1209.7 1209.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 870 0.000128 1024 120 2720 134656 11.2626 6.83213 449.456 209.665 677.346 677.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 0.000512 4096 90 320 36480 6.64784 42.883 209.562 259.14 259.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1730 0.000256 4096 370 720 69624 13.9934 209.734 419.223 643.001 643.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1430 3.2e-05 4096 470 7810 493056 454.665 189.11 22717.1 5473.07 28834.6 28835.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 0.001024 2048 150 220 18000 1.3728 8.3456 52.4539 62.2157 62.2715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1690 3.2e-05 512 330 320 552960 28.1531 13.3506 129.117 420.441 591.277 591.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 990 0.000512 4096 270 830 29664 6.61821 104.331 209.819 320.826 320.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 0.000512 4096 430 2660 29592 6.61318 336.38 209.605 552.642 552.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 310 6.4e-05 2048 77 900 89856 95.8406 28.3689 249.015 835.328 1208.74 1208.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1010 6.4e-05 1024 215 2510 251136 29.2793 13.5056 902.111 417.718 1362.8 1362.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 870 0.000128 1024 120 2720 134208 11.3012 6.84237 539.591 209.753 767.618 767.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 0.000512 4096 90 320 36432 6.60842 49.0674 209.506 265.224 265.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1730 0.000256 4096 370 720 69680 14.0084 218.313 419.117 651.489 651.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1430 3.2e-05 4096 470 7810 494080 452.025 188.702 23698.5 5456.96 29796.9 29797.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 0.001024 2048 150 220 18000 1.37491 8.76682 52.4227 62.6071 62.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1690 3.2e-05 512 330 320 558080 27.9343 13.3734 136.871 418.953 597.347 597.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 990 0.000512 4096 270 830 29600 6.61235 109.065 209.439 325.179 325.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 0.000512 4096 430 2660 29600 6.61482 351.477 209.465 567.6 567.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 310 6.4e-05 2048 77 900 89600 95.6646 28.3022 260.176 837.875 1222.21 1222.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1010 6.4e-05 1024 215 2510 250880 29.4006 13.8015 941.42 419.03 1403.84 1403.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 870 0.000128 1024 120 2720 134400 11.258 6.852 563.493 209.621 791.351 791.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 0.000512 4096 90 320 36480 6.62118 51.4984 209.58 267.742 267.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1730 0.000256 4096 370 720 69600 13.9964 204.376 418.901 637.322 637.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1430 3.2e-05 4096 470 7810 493056 450.59 188.427 22048.9 5451.78 28140.4 28140.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 0.001024 2048 150 220 17952 1.37216 8.17357 52.3464 61.9346 61.9909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1690 3.2e-05 512 330 320 552960 27.8107 13.2814 125.324 416.473 583.103 583.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 990 0.000512 4096 270 830 29568 6.60893 101.281 209.269 317.218 317.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 0.000512 4096 430 2660 29568 6.61622 325.68 209.433 541.773 541.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 310 6.4e-05 2048 77 900 89088 95.2152 28.3033 241.156 832.67 1197.53 1197.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1010 6.4e-05 1024 215 2510 248832 29.2149 13.44 865.534 416.397 1324.77 1324.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 870 0.000128 1024 120 2720 134400 11.2241 6.84384 523.09 209.361 750.644 750.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 0.000512 4096 90 320 36384 6.61091 47.537 209.213 263.404 263.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1730 0.000256 4096 370 720 69600 13.996 205.982 419.261 639.289 639.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1430 3.2e-05 4096 470 7810 492800 454.406 188.959 22252.9 5466.13 28363.1 28363.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 0.001024 2048 150 220 18000 1.38022 8.3497 52.5358 62.3071 62.3642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1690 3.2e-05 512 330 320 550400 28.1349 13.3327 126.268 416.864 584.812 584.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 990 0.000512 4096 270 830 29600 6.61232 102.568 209.632 318.879 318.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 0.000512 4096 430 2660 29600 6.61939 330.14 209.799 546.604 546.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 310 6.4e-05 2048 77 900 86400 96.0563 28.246 236.554 833.71 1194.76 1194.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1010 6.4e-05 1024 215 2510 249600 29.3302 13.4913 879.826 416.902 1339.74 1339.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 870 0.000128 1024 120 2720 134400 11.2906 6.84646 529.981 209.666 757.918 758.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 0.000512 4096 90 320 36400 6.61869 48.4058 209.493 264.56 264.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1730 0.000256 4096 370 720 69552 13.9971 212.433 419.074 645.552 645.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1430 3.2e-05 4096 470 7810 492800 452.398 188.499 22705.8 5457.35 28804.7 28805.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 0.001024 2048 150 220 17920 1.36992 8.4992 52.3428 62.2544 62.3096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1690 3.2e-05 512 330 320 551936 28.3563 13.3619 130.71 418.698 591.341 591.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 990 0.000512 4096 270 830 29568 6.61299 105.536 209.497 321.706 321.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 0.000512 4096 430 2660 29568 6.6184 338.004 209.666 554.331 554.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 310 6.4e-05 2048 77 900 89600 95.7494 28.3116 252.273 837.403 1213.93 1214.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1010 6.4e-05 1024 215 2510 250880 29.3324 13.5149 907.492 418.752 1369.28 1369.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 870 0.000128 1024 120 2720 134400 11.24 6.83827 544.476 209.529 772.213 772.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 0.000512 4096 90 320 36400 6.61709 49.8258 209.528 266.014 266.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1730 0.000256 4096 370 720 69600 13.996 212.81 419.303 646.162 646.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1430 3.2e-05 4096 470 7810 493440 453.438 188.527 22960.3 5460.06 29063 29063.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 0.001024 2048 150 220 17880 1.36627 8.58522 52.2492 62.2453 62.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1690 3.2e-05 512 330 320 552960 28.1381 13.3517 132.054 417.666 591.429 591.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 990 0.000512 4096 270 830 29520 6.61437 105.968 209.28 321.92 321.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 0.000512 4096 430 2660 29520 6.61299 340.871 209.451 556.979 557.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 310 6.4e-05 2048 77 900 88320 95.9827 28.3485 250.249 835.373 1210.14 1210.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1010 6.4e-05 1024 215 2510 249600 29.4191 13.5108 910.382 417.737 1371.24 1371.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 870 0.000128 1024 120 2720 133440 11.2516 6.84442 544.076 209.017 771.324 771.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 0.000512 4096 90 320 36360 6.6095 50.0457 209.357 266.056 266.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1730 0.000256 4096 370 720 69632 14.0065 206.175 419.237 639.47 639.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1430 3.2e-05 4096 470 7810 493568 452.894 188.48 22190.7 5463.81 28296.6 28297.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 0.001024 2048 150 220 17920 1.37059 8.31165 52.3471 62.0734 62.1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1690 3.2e-05 512 330 320 557056 27.8077 13.3301 128.111 417.736 587.195 587.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 990 0.000512 4096 270 830 29568 6.61482 102.583 209.438 318.699 318.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 0.000512 4096 430 2660 29568 6.62467 328.907 209.611 545.187 545.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 310 6.4e-05 2048 77 900 90112 95.4452 28.2503 246.937 835.504 1206.32 1206.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1010 6.4e-05 1024 215 2510 249856 29.3124 13.482 879.106 417.812 1339.9 1340.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 870 0.000128 1024 120 2720 134144 11.2205 6.82896 528.241 209.06 755.485 755.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 0.000512 4096 90 320 36352 6.6089 48.2711 209.208 264.132 264.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1730 0.000256 4096 370 720 69504 14.0006 208.13 418.739 640.924 640.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1430 3.2e-05 4096 470 7810 491520 454.246 189.054 22374.7 5473.98 28492.7 28493.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 0.001024 2048 150 220 17856 1.3736 8.45075 52.3263 62.1927 62.2486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1690 3.2e-05 512 330 320 540672 28.1281 13.1236 125.528 412.127 579.128 579.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 990 0.000512 4096 270 830 29376 6.60275 103.062 208.673 318.382 318.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 0.000512 4096 430 2660 29376 6.60381 330.891 208.847 546.387 546.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 310 6.4e-05 2048 77 900 86016 94.8663 27.881 236.249 824.436 1183.63 1183.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1010 6.4e-05 1024 215 2510 245760 29.1119 14.2766 871.402 412.252 1327.24 1327.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 870 0.000128 1024 120 2720 133632 11.2099 6.96525 530.953 208.378 757.638 757.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 0.000512 4096 90 320 36288 6.60512 49.1704 209.138 264.971 265.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1730 0.000256 4096 370 720 69400 13.9921 221.346 418.307 653.698 653.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1430 3.2e-05 4096 470 7810 492800 454.224 188.892 23990.4 5462.75 30097 30097.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 0.001024 2048 150 220 17800 1.36819 8.85379 52.2091 62.4741 62.5315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1690 3.2e-05 512 330 320 537600 28.4387 13.1581 132.966 412.223 586.997 587.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 990 0.000512 4096 270 830 29400 6.61914 109.538 208.892 325.091 325.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 0.000512 4096 430 2660 29400 6.60454 353.221 209.06 568.928 568.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 310 6.4e-05 2048 77 900 83200 95.6492 27.974 245.608 824.497 1193.93 1194.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1010 6.4e-05 1024 215 2510 243200 29.4607 13.3484 924.933 412.355 1380.29 1380.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 870 0.000128 1024 120 2720 132800 11.275 6.84067 564.243 208.519 791.01 791.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 0.000512 4096 90 320 36200 6.59238 52.1052 208.75 267.505 267.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1730 0.000256 4096 370 720 69376 13.9946 260.426 418.451 692.924 692.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1430 3.2e-05 4096 470 7810 491520 451.559 188.156 27711.9 5453.99 33806.2 33806.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 0.001024 2048 150 220 17664 1.36397 10.458 51.9923 63.8564 63.9129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1690 3.2e-05 512 330 320 557056 27.8012 13.3285 162.392 417.723 621.458 621.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 990 0.000512 4096 270 830 29440 6.63718 129.073 209.392 345.145 345.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 0.000512 4096 430 2660 29440 6.62746 413.233 209.564 629.47 629.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 310 6.4e-05 2048 77 900 90112 95.4405 28.2966 311.288 835.586 1270.8 1270.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1010 6.4e-05 1024 215 2510 245760 29.7944 13.7094 1088.58 417.885 1550.16 1550.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 870 0.000128 1024 120 2720 133120 11.2427 6.83382 658.955 209.184 886.349 886.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 0.000512 4096 90 320 36096 6.57408 61.1859 208.483 276.3 276.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1730 0.000256 4096 370 720 69728 14.0027 351.885 419.151 785.091 785.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1430 3.2e-05 4096 470 7815 493568 452.378 188.68 19450.2 5463.78 25555.7 25556.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1350 0.001024 2048 150 225 18016 1.37565 13.2894 52.4267 67.134 67.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1690 3.2e-05 512 330 315 559104 27.902 13.3584 122.974 423.779 588.221 588.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 990 0.000512 4096 270 825 29760 6.61702 173.554 209.616 389.831 389.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1280 0.000512 4096 430 2655 29664 6.61834 287.101 209.48 503.242 503.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 310 6.4e-05 2048 77 900 89088 95.7645 28.4203 367.075 837.846 1329.29 1329.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1010 6.4e-05 1024 215 2505 251904 29.2946 13.6911 771.479 418.973 1233.62 1233.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 870 0.000128 1024 120 2715 134656 11.2383 6.83034 461.783 209.582 689.567 689.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1130 0.000512 4096 90 315 36544 6.62118 79.6811 209.475 295.819 295.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1730 0.000256 4096 370 720 69720 13.9981 369.221 419.178 802.45 802.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1430 3.2e-05 4096 470 7815 493440 454.964 189.013 19581.5 5466.47 25692.6 25693.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1350 0.001024 2048 150 225 18000 1.3745 7.31322 52.4061 61.1356 61.1905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1690 3.2e-05 512 330 315 558080 28.056 13.38 111.846 419.074 572.571 572.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 990 0.000512 4096 270 825 29720 6.62842 184.062 209.449 400.182 400.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 0.000512 4096 430 2655 29680 6.61222 290.665 209.624 506.944 507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 310 6.4e-05 2048 77 900 89600 95.9945 28.3364 374.483 837.819 1336.82 1336.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1010 6.4e-05 1024 215 2505 252160 29.4067 13.5211 783.219 419.069 1245.41 1245.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 870 0.000128 1024 120 2715 134400 11.313 6.84442 465.982 209.598 693.864 693.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 0.000512 4096 90 315 36560 6.63741 41.537 209.617 257.832 257.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1730 0.000256 4096 370 720 69696 14.0049 359.544 419.446 793.049 793.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1430 3.2e-05 4096 470 7815 493056 453.963 188.92 19523.9 5473.85 25641.3 25641.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1350 0.001024 2048 150 225 18000 1.37363 7.25424 52.4759 61.1452 61.2029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1690 3.2e-05 512 330 315 556032 28.0402 13.3649 110.392 418.664 570.674 570.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 990 0.000512 4096 270 825 29712 6.6273 177.517 209.627 393.815 393.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 0.000512 4096 430 2655 29664 6.62925 290.14 209.755 506.568 506.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 310 6.4e-05 2048 77 900 89088 95.8843 28.3832 356.951 841.447 1322.85 1323.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1010 6.4e-05 1024 215 2505 251904 29.2554 13.5106 775.027 418.679 1236.66 1236.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 870 0.000128 1024 120 2715 134400 11.2431 6.83747 463.893 209.47 691.571 691.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 0.000512 4096 90 315 36528 6.63757 41.1644 209.668 257.513 257.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 1730 0.000256 4096 370 720 69664 13.9915 371.088 418.853 803.986 804.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1430 3.2e-05 4096 470 7815 493696 453.311 188.844 19911.5 5457.4 26011.7 26012.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1350 0.001024 2048 150 225 17976 1.37626 7.5103 52.3693 61.2983 61.3535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1690 3.2e-05 512 330 315 555520 28.1479 13.3716 113.61 418.208 573.57 573.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 990 0.000512 4096 270 825 29736 6.63962 183.469 209.572 399.723 399.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 0.000512 4096 430 2655 29624 6.61994 295.795 209.349 511.807 511.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 310 6.4e-05 2048 77 900 87808 96.1923 28.406 365.329 836.41 1326.52 1326.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1010 6.4e-05 1024 215 2505 250880 29.4369 13.5217 792.32 418.234 1253.7 1253.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 870 0.000128 1024 120 2715 134400 11.2958 6.84237 475.115 209.223 702.611 702.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 0.000512 4096 90 315 36512 6.62986 42.691 209.391 258.754 258.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1730 0.000256 4096 370 720 69696 14.0083 189.348 419.522 622.931 622.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1430 3.2e-05 4096 470 7815 493568 466.318 188.77 19904.9 5495.15 26055.9 26056.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 0.001024 2048 150 225 17984 1.37389 7.72096 52.4938 61.6324 61.6885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1690 3.2e-05 512 330 315 557056 27.836 13.3292 116.001 431.79 589.169 589.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 990 0.000512 4096 270 825 29696 6.62362 93.8455 209.629 310.162 310.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 0.000512 4096 430 2655 29632 6.61229 297.077 209.666 513.4 513.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 310 6.4e-05 2048 77 900 88064 95.7386 28.3074 222.013 840.199 1186.45 1186.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1010 6.4e-05 1024 215 2505 249856 29.3506 13.6832 766.79 418.013 1228.03 1228.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 870 0.000128 1024 120 2715 134656 11.2446 6.93546 465.031 209.81 693.155 693.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 0.000512 4096 90 315 36480 6.61472 44.0672 209.492 260.219 260.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1730 0.000256 4096 370 720 69624 13.9946 214.065 419.225 647.335 647.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1430 3.2e-05 4096 470 7815 493056 454.631 189.109 22958.8 5474.09 29077.3 29077.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 0.001024 2048 150 225 18000 1.3783 8.87581 52.5434 62.8388 62.8944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1690 3.2e-05 512 330 315 552960 28.1273 13.3475 130.892 417.688 590.267 590.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 990 0.000512 4096 270 825 29664 6.61302 106.106 209.521 322.303 322.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 0.000512 4096 430 2655 29592 6.61338 340.999 209.516 557.171 557.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 310 6.4e-05 2048 77 900 87552 95.9908 28.2952 249.161 835.37 1209.01 1209.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1010 6.4e-05 1024 215 2505 251136 29.2778 14.2558 916.233 417.722 1377.67 1377.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 870 0.000128 1024 120 2715 134208 11.2935 6.84387 547.212 209.752 775.234 775.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 0.000512 4096 90 315 36504 6.61914 49.8647 209.685 266.211 266.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1730 0.000256 4096 370 720 69680 14.0063 208.525 419.564 642.148 642.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1430 3.2e-05 4096 470 7815 492800 454.498 189.208 22346.9 5479.34 28470.6 28471.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 0.001024 2048 150 225 17920 1.36877 8.63888 52.343 62.3932 62.4515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1690 3.2e-05 512 330 315 558080 27.9212 13.3673 128.39 419.431 589.321 589.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 990 0.000512 4096 270 825 29680 6.61043 103.198 209.647 319.515 319.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 0.000512 4096 430 2655 29600 6.61914 332.081 209.606 548.348 548.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 310 6.4e-05 2048 77 900 89600 95.6273 28.3583 248.467 838.805 1211.45 1211.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1010 6.4e-05 1024 215 2505 250880 29.3802 13.5121 892.216 419.469 1354.76 1354.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 870 0.000128 1024 120 2715 134400 11.2517 6.84246 533.965 209.852 762.04 762.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 0.000512 4096 90 315 36480 6.62211 48.2825 209.599 264.547 264.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1730 0.000256 4096 370 720 69600 13.9927 222.452 418.826 655.323 655.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1430 3.2e-05 4096 470 7815 491520 453.499 189.007 23732 5473.11 29848.3 29848.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1350 0.001024 2048 150 225 17952 1.37318 9.26976 52.4286 63.1141 63.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1690 3.2e-05 512 330 315 552960 27.7743 13.2746 136.465 416.269 593.997 594.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 990 0.000512 4096 270 825 29664 6.60787 109.924 209.452 326.048 326.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 0.000512 4096 430 2655 29568 6.61504 353.015 209.314 568.988 569.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 310 6.4e-05 2048 77 900 86016 95.5953 28.1647 254.956 832.473 1211.38 1211.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1010 6.4e-05 1024 215 2505 248832 29.1924 13.4394 943.963 416.327 1403.11 1403.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 870 0.000128 1024 120 2715 134400 11.21 6.82746 569.807 209.336 797.313 797.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 0.000512 4096 90 315 36480 6.61254 51.9496 209.669 268.273 268.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1730 0.000256 4096 370 720 69600 13.9978 221.357 418.861 654.267 654.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1430 3.2e-05 4096 470 7815 492800 454.095 188.944 23635.4 5465.18 29744.3 29744.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 0.001024 2048 150 225 17900 1.36621 9.15405 52.2953 62.8575 62.9144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1690 3.2e-05 512 330 315 550400 28.0965 13.3284 134.789 419.227 595.651 595.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 990 0.000512 4096 270 825 29600 6.60493 109.143 209.133 324.943 324.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 0.000512 4096 430 2655 29600 6.61914 352.031 209.516 568.209 568.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 310 6.4e-05 2048 77 900 86400 96.0822 28.3072 255.098 832.943 1212.62 1212.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1010 6.4e-05 1024 215 2505 249600 29.306 13.9822 943.295 416.579 1403.35 1403.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 870 0.000128 1024 120 2715 134400 11.288 6.85338 567.794 209.462 795.533 795.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 0.000512 4096 90 315 36500 6.61552 51.5523 209.622 267.834 267.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1730 0.000256 4096 370 720 69552 13.994 222.181 418.663 654.889 654.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1430 3.2e-05 4096 470 7815 492800 452.07 188.502 23826.1 5455.15 29922.5 29923.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 0.001024 2048 150 225 17920 1.37216 9.28307 52.3857 63.0867 63.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1690 3.2e-05 512 330 315 551936 28.3109 13.3571 135.905 418.346 596.134 596.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 990 0.000512 4096 270 825 29680 6.61914 110.402 209.627 326.71 326.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 0.000512 4096 430 2655 29568 6.6145 353.693 209.404 569.757 569.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 310 6.4e-05 2048 77 900 86016 96.2676 28.4516 255.292 836.641 1216.84 1216.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1010 6.4e-05 1024 215 2505 250880 29.3093 13.5125 952.259 418.413 1413.68 1413.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 870 0.000128 1024 120 2715 134400 11.2373 6.84474 570.03 209.35 797.596 797.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 0.000512 4096 90 315 36400 6.60851 51.9928 209.147 267.792 267.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1730 0.000256 4096 370 720 69600 13.9929 219.519 419.307 652.868 652.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1430 3.2e-05 4096 470 7815 491520 457.409 189.474 23525.5 5486.54 29659.6 29660.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 0.001024 2048 150 225 17880 1.36912 8.99488 52.3425 62.7468 62.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1690 3.2e-05 512 330 315 552960 28.1016 13.3472 133.965 417.676 593.298 593.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 990 0.000512 4096 270 825 29640 6.61562 108.956 209.63 325.264 325.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 0.000512 4096 430 2655 29520 6.61094 349.908 209.369 565.933 565.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 310 6.4e-05 2048 77 900 88320 95.9623 28.3908 259.022 835.307 1218.87 1219.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1010 6.4e-05 1024 215 2505 249600 29.4073 13.5068 935.057 417.74 1395.9 1396.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 870 0.000128 1024 120 2715 133440 11.2484 6.84467 558.336 209.024 785.588 785.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 0.000512 4096 90 315 36480 6.62272 51.3948 209.796 267.857 267.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1730 0.000256 4096 370 720 69632 14.0025 210.682 419.102 643.838 643.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1430 3.2e-05 4096 470 7815 493568 452.636 188.491 22619.5 5461.98 28723.3 28723.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1350 0.001024 2048 150 225 17920 1.37421 8.6528 52.4189 62.4903 62.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1690 3.2e-05 512 330 315 557056 27.8108 13.3263 129.184 417.604 588.143 588.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 990 0.000512 4096 270 825 29568 6.60877 104.187 209.07 319.925 319.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 0.000512 4096 430 2655 29568 6.62323 336.099 209.453 552.217 552.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 310 6.4e-05 2048 77 900 86016 95.8464 28.3918 241.583 835.251 1201.26 1201.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1010 6.4e-05 1024 215 2505 249856 29.3298 13.4892 895.407 417.673 1356.08 1356.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 870 0.000128 1024 120 2715 134144 11.203 6.83418 537.087 208.995 764.25 764.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 0.000512 4096 90 315 36352 6.59837 48.9083 208.938 264.487 264.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1730 0.000256 4096 370 720 69504 13.9919 244.967 419.231 678.24 678.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1430 3.2e-05 4096 470 7815 491520 453.889 188.985 25986.9 5480.31 32110.8 32111.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1350 0.001024 2048 150 225 17856 1.37245 10.1587 52.474 64.0478 64.1034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1690 3.2e-05 512 330 315 540672 28.1157 15.4012 146.797 412.657 603.181 603.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 990 0.000512 4096 270 825 29568 6.62934 120.973 209.648 337.292 337.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 0.000512 4096 430 2655 29376 6.58586 384.969 208.997 600.595 600.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 310 6.4e-05 2048 77 900 79872 96.0262 27.9081 260.461 825.293 1209.88 1210.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1010 6.4e-05 1024 215 2505 245760 29.1047 13.3161 1022.76 412.726 1478.1 1478.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 870 0.000128 1024 120 2715 133632 11.1965 6.82429 621.036 208.628 847.814 847.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 0.000512 4096 90 315 36288 6.59526 56.7624 209.174 272.59 272.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1730 0.000256 4096 370 720 69400 13.9905 244.859 418.224 677.122 677.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1430 3.2e-05 4096 470 7815 492800 454.109 188.903 26530.7 5461.69 32636 32636.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 0.001024 2048 150 225 17800 1.36806 10.072 52.2857 63.767 63.8234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1690 3.2e-05 512 330 315 537600 28.4195 13.1613 146.663 412.224 600.68 600.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 990 0.000512 4096 270 825 29400 6.59456 120.8 208.547 335.983 336.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 0.000512 4096 430 2655 29400 6.59549 389.335 208.921 604.896 604.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 310 6.4e-05 2048 77 900 83200 95.6692 27.9488 271.598 824.327 1219.73 1219.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1010 6.4e-05 1024 215 2505 243200 29.4395 13.8993 1016.41 412.257 1472.19 1472.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 870 0.000128 1024 120 2715 132800 11.2688 6.84406 619.465 208.477 846.187 846.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 0.000512 4096 90 315 36400 6.62646 56.9938 209.573 273.252 273.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1730 0.000256 4096 370 720 69376 14.0001 224.589 418.49 657.129 657.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1430 3.2e-05 4096 470 7815 491520 451.642 188.134 23950.8 5458.47 30049.8 30050.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1350 0.001024 2048 150 225 17664 1.37046 9.39622 52.1501 62.9594 63.0171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1690 3.2e-05 512 330 315 557056 27.8035 13.3274 138.657 417.759 597.759 597.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 990 0.000512 4096 270 825 29440 6.63962 110.862 209.109 326.654 326.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 0.000512 4096 430 2655 29440 6.61974 356.294 209.487 572.442 572.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 310 6.4e-05 2048 77 900 81920 96.7752 28.2852 245.389 835.651 1206.29 1206.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1010 6.4e-05 1024 215 2505 245760 29.7935 14.0165 938.385 417.923 1400.31 1400.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 870 0.000128 1024 120 2715 133120 11.2552 6.83274 567.751 209.204 795.17 795.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 0.000512 4096 90 315 36096 6.56109 51.9412 208.292 266.854 266.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1730 0.000256 4096 370 720 69728 14.0101 344.12 419.165 777.346 777.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1430 3.2e-05 4096 470 7820 494080 451.443 188.426 18344.7 5470.31 24455.6 24456.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1350 0.001024 2048 150 220 18048 1.3783 6.78048 52.4235 60.6242 60.6752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1690 3.2e-05 512 330 320 552960 28.3761 13.3505 117.395 418.977 578.314 578.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 990 0.000512 4096 270 840 29568 6.61501 172.461 209.485 388.605 388.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 0.000512 4096 430 2660 29664 6.62704 272.353 209.571 488.597 488.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 310 6.4e-05 2048 77 900 87040 96.058 28.2747 353.075 837.857 1315.46 1315.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1010 6.4e-05 1024 215 2520 251904 29.2757 13.497 733.467 418.971 1195.41 1195.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 870 0.000128 1024 120 2720 134656 11.2324 6.82954 438.367 209.577 666.137 666.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1130 0.000512 4096 90 320 36512 6.62858 78.336 209.516 294.523 294.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1730 0.000256 4096 370 720 69720 14.0026 379.613 419.23 812.898 812.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1430 3.2e-05 4096 470 7820 494080 453.259 188.728 20619.2 5455.81 26717.7 26718.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1350 0.001024 2048 150 220 18040 1.37216 7.61466 52.431 61.4619 61.5198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1690 3.2e-05 512 330 320 552960 28.4246 13.3898 117.702 419.637 579.365 579.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 990 0.000512 4096 270 840 29560 6.63901 185.726 209.521 401.927 401.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 0.000512 4096 430 2660 29640 6.61373 305.716 209.518 521.892 521.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 310 6.4e-05 2048 77 900 87040 96.2958 28.3979 370.414 838.019 1333.31 1333.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1010 6.4e-05 1024 215 2520 252160 29.3774 13.5273 829.666 419.059 1291.82 1291.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 870 0.000128 1024 120 2720 134400 11.2956 6.84032 491.484 209.634 719.381 719.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 0.000512 4096 90 320 36520 6.63962 45.0824 209.644 261.407 261.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1730 0.000256 4096 370 720 69696 14.0001 335.319 419.149 768.521 768.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1430 3.2e-05 4096 470 7820 493824 452.125 188.645 19131.5 5455.02 25228 25228.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1350 0.001024 2048 150 220 18048 1.37789 7.10198 52.4728 60.9947 61.0507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1690 3.2e-05 512 330 320 552960 28.2607 13.361 110.084 418.366 570.286 570.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 990 0.000512 4096 270 840 29568 6.64717 168.939 209.609 385.24 385.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 0.000512 4096 430 2660 29616 6.62221 284.346 209.436 500.45 500.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 310 6.4e-05 2048 77 900 86016 96.4068 28.294 324.824 836.764 1286.47 1286.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1010 6.4e-05 1024 215 2520 251904 29.2559 13.512 769.705 418.381 1231.04 1231.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 870 0.000128 1024 120 2720 134400 11.2497 6.83741 458.149 209.449 685.823 685.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 0.000512 4096 90 320 36480 6.63021 41.5003 209.535 257.708 257.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1730 0.000256 4096 370 720 69664 13.9895 183.353 419.319 616.714 616.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1430 3.2e-05 4096 470 7820 493696 454.008 188.691 19406.3 5471.87 25521.6 25522.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1350 0.001024 2048 150 220 18032 1.37856 7.28355 52.4932 61.1974 61.2538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1690 3.2e-05 512 330 320 551936 28.4253 13.3798 112.161 418.812 572.995 573.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 990 0.000512 4096 270 840 29568 6.61021 91.9252 209.798 308.397 308.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 0.000512 4096 430 2660 29624 6.61856 287.844 209.67 504.176 504.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 310 6.4e-05 2048 77 900 86016 96.4916 28.3502 209.147 840.69 1174.88 1175.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1010 6.4e-05 1024 215 2520 250880 29.4092 13.524 775.16 418.703 1236.99 1237.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 870 0.000128 1024 120 2720 134400 11.2765 6.84237 464.17 209.45 691.872 691.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 0.000512 4096 90 320 36456 6.612 42.8188 209.533 259.008 259.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1730 0.000256 4096 370 720 69696 14.0046 185.235 419.241 618.534 618.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1430 3.2e-05 4096 470 7820 493568 452.632 188.705 19249.5 5464.83 25356.3 25356.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1350 0.001024 2048 150 220 17984 1.37555 7.41549 52.3469 61.1809 61.2371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1690 3.2e-05 512 330 320 548864 28.4399 13.3397 112.344 417.824 572.16 572.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 990 0.000512 4096 270 840 29504 6.61472 92.3241 214.028 313.034 313.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 0.000512 4096 430 2660 29632 6.62554 287.989 209.618 504.279 504.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 310 6.4e-05 2048 77 900 86016 95.8561 28.2949 211.334 835.361 1171.04 1171.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1010 6.4e-05 1024 215 2520 249856 29.3568 13.4873 743.445 417.727 1204.2 1204.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 870 0.000128 1024 120 2720 134656 11.247 6.83395 449.117 209.665 676.996 677.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 0.000512 4096 90 320 36480 6.61914 43.613 209.564 259.839 259.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1730 0.000256 4096 370 720 69624 14.0006 225.059 419.185 658.297 658.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1430 3.2e-05 4096 470 7820 493056 454.266 189.137 24012.1 5473.18 30129.4 30130
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 0.001024 2048 150 220 18000 1.37312 9.17744 52.5152 63.1096 63.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1690 3.2e-05 512 330 320 548352 28.4117 13.3524 138.434 417.632 598.041 598.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 990 0.000512 4096 270 840 29520 6.61466 112.67 209.627 328.975 329.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 0.000512 4096 430 2660 29592 6.6089 356.693 209.583 572.931 572.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 310 6.4e-05 2048 77 900 85248 96.237 28.3422 255.959 835.173 1215.9 1216.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1010 6.4e-05 1024 215 2520 251136 29.2372 13.5946 966.584 417.675 1427.28 1427.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 870 0.000128 1024 120 2720 134208 11.292 6.84272 575.43 209.737 803.43 803.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 0.000512 4096 90 320 36432 6.61555 53.2299 209.488 269.377 269.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 1730 0.000256 4096 370 720 69552 13.9984 404.927 418.898 837.876 837.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1430 3.2e-05 4096 470 7820 493056 454.06 188.963 16644.3 5466.85 22754.9 22755.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1350 0.001024 2048 150 220 17856 1.36797 6.48928 52.218 60.1187 60.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1690 3.2e-05 512 330 320 543744 28.1804 13.2054 95.8298 421.085 558.516 558.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 990 0.000512 4096 270 840 29376 6.62106 78.3581 209.103 294.124 294.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 0.000512 4096 430 2660 29520 6.61542 248.048 209.445 464.153 464.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 310 6.4e-05 2048 77 900 82944 95.7694 28.0084 173.182 828.739 1125.88 1126.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1010 6.4e-05 1024 215 2520 248832 29.0415 13.3796 664.531 414.401 1121.54 1121.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 870 0.000128 1024 120 2720 133632 11.1998 6.83958 398.921 208.917 626.01 626.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 0.000512 4096 90 320 36288 6.59555 37.1077 208.958 252.722 252.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1730 0.000256 4096 370 720 69680 14.0042 215.443 419.177 648.673 648.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1430 3.2e-05 4096 470 7820 494080 451.898 188.729 23408.8 5457.03 29507.1 29507.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 0.001024 2048 150 220 18000 1.3736 8.86707 52.4266 62.7108 62.7671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1690 3.2e-05 512 330 320 552960 28.3251 13.3714 134.505 419.016 595.423 595.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 990 0.000512 4096 270 840 29520 6.61299 109.102 209.491 325.265 325.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 0.000512 4096 430 2660 29600 6.60934 347.137 209.495 563.285 563.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 310 6.4e-05 2048 77 900 87040 95.9846 28.3628 252.29 838.006 1214.83 1214.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1010 6.4e-05 1024 215 2520 250880 29.3815 13.5176 932.018 419.054 1394.16 1394.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 870 0.000128 1024 120 2720 134400 11.2573 6.84166 557.297 209.657 785.18 785.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 0.000512 4096 90 320 36480 6.62528 51.4906 209.613 267.773 267.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1730 0.000256 4096 370 720 69600 14.0063 151.653 419.18 584.892 584.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1430 3.2e-05 4096 470 7820 494080 451.027 188.262 16254.6 5457.39 22352 22352.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 0.001024 2048 150 220 17920 1.37216 6.33136 52.4227 60.1695 60.2293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1690 3.2e-05 512 330 320 552960 28.2588 13.3591 94.5771 425.66 562.065 562.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 990 0.000512 4096 270 840 29440 6.6184 75.8813 209.492 292.054 292.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 0.000512 4096 430 2660 29440 6.60275 240.31 209.068 456.025 456.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 310 6.4e-05 2048 77 900 87040 95.8257 28.308 176.629 838.23 1139.19 1139.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1010 6.4e-05 1024 215 2520 250880 29.3381 13.5006 650.002 419.169 1112.2 1112.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 870 0.000128 1024 120 2720 133120 11.1658 6.81594 384.425 208.043 610.584 610.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 0.000512 4096 90 320 36320 6.6089 35.9606 209.185 251.796 251.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1730 0.000256 4096 370 720 69600 14.0001 202.995 419.131 636.179 636.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1430 3.2e-05 4096 470 7820 493056 450.297 188.361 21950.9 5455.85 28046.1 28046.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 0.001024 2048 150 220 17952 1.37421 8.30662 52.3756 62.1001 62.1551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1690 3.2e-05 512 330 320 546816 28.2268 13.273 124.407 416.676 582.795 582.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 990 0.000512 4096 270 840 29472 6.61142 101.781 213.563 322.021 322.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 0.000512 4096 430 2660 29568 6.6144 323.899 209.551 540.108 540.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 310 6.4e-05 2048 77 900 82944 96.3108 28.1846 224.636 833.122 1182.44 1182.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1010 6.4e-05 1024 215 2520 248832 29.2083 13.5514 865.844 416.621 1325.41 1325.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 870 0.000128 1024 120 2720 134400 11.2138 6.83226 520.447 209.482 748.105 748.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 0.000512 4096 90 320 36384 6.61904 47.8754 209.326 263.865 263.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1730 0.000256 4096 370 720 69504 14.0018 145.516 419.224 578.792 578.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1430 3.2e-05 4096 470 7820 491520 454.233 188.852 15483 5501.54 21628.3 21628.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 0.001024 2048 150 220 17856 1.36554 6.07232 52.3852 59.8665 59.9228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1690 3.2e-05 512 330 320 540672 28.1029 13.1261 88.0787 412.694 542.213 542.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 990 0.000512 4096 270 840 29376 6.6112 72.833 209.525 289.032 289.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 0.000512 4096 430 2660 29376 6.59629 229.302 209.098 445.042 445.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 310 6.4e-05 2048 77 900 79872 95.997 27.8999 154.899 825.289 1104.28 1104.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1010 6.4e-05 1024 215 2520 245760 29.0998 13.3173 607.518 412.735 1062.86 1063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 870 0.000128 1024 120 2720 133632 11.1857 6.83008 367.959 208.631 594.728 594.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 0.000512 4096 90 320 36288 6.6089 34.4535 209.384 250.489 250.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1730 0.000256 4096 370 720 69600 14.0042 211.663 419.253 644.972 645.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1430 3.2e-05 4096 470 7820 492800 454.012 188.989 22702 5466.02 28811.7 28812.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 0.001024 2048 150 220 18000 1.37613 8.75725 52.5279 62.704 62.7605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1690 3.2e-05 512 330 320 550400 28.0973 13.3222 131.019 416.847 589.501 589.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 990 0.000512 4096 270 840 29500 6.61744 106.56 209.691 322.928 322.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 0.000512 4096 430 2660 29600 6.61504 338.612 209.803 555.074 555.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 310 6.4e-05 2048 77 900 83200 96.7195 28.2384 236.051 833.628 1194.83 1194.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1010 6.4e-05 1024 215 2520 249600 29.2963 13.4859 907.636 416.907 1367.51 1367.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 870 0.000128 1024 120 2720 134400 11.292 6.84851 545.025 209.66 772.955 773.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 0.000512 4096 90 320 36400 6.61421 50.2211 209.493 266.37 266.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1730 0.000256 4096 370 720 69400 13.9936 149.52 418.214 581.779 581.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1430 3.2e-05 4096 470 7820 492800 454.043 188.898 15883.4 5462.35 21989.3 21989.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 0.001024 2048 150 220 17800 1.36922 6.21568 52.1992 59.8245 59.8794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1690 3.2e-05 512 330 320 537600 28.4032 13.1625 90.2518 412.128 544.157 544.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 990 0.000512 4096 270 840 29400 6.60854 74.5042 209.442 290.613 290.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 0.000512 4096 430 2660 29400 6.6055 235.545 209.012 451.205 451.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 310 6.4e-05 2048 77 900 76800 96.8792 27.9762 154.205 824.318 1103.57 1103.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1010 6.4e-05 1024 215 2520 243200 29.4494 13.3468 620.307 412.251 1075.54 1075.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 870 0.000128 1024 120 2720 132800 11.2749 6.84032 377.327 208.475 604.043 604.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 0.000512 4096 90 320 36200 6.59174 35.3015 208.725 250.661 250.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1730 0.000256 4096 370 720 69552 14.0001 271.106 418.978 704.135 704.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1430 3.2e-05 4096 470 7820 492800 452.003 190.644 28725.7 5456.7 34825.7 34826.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 0.001024 2048 150 220 17920 1.36806 10.7663 52.3324 64.5081 64.5673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1690 3.2e-05 512 330 320 551936 28.327 13.3571 167.627 418.728 628.257 628.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 990 0.000512 4096 270 840 29456 6.61168 134.916 209.48 351.069 351.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 0.000512 4096 430 2660 29568 6.61706 427.756 209.652 644.068 644.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 310 6.4e-05 2048 77 900 86016 96.2626 28.3077 309.328 837.454 1271.54 1271.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1010 6.4e-05 1024 215 2520 250880 29.2982 13.518 1152.45 418.726 1614.19 1614.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 870 0.000128 1024 120 2720 134400 11.2399 6.8401 688.24 209.506 915.957 916.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 0.000512 4096 90 320 36400 6.61872 63.4317 209.509 279.605 279.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1730 0.000256 4096 370 720 69440 13.991 177.316 418.685 610.043 610.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1430 3.2e-05 4096 470 7820 491008 455.355 189.194 18885.5 5485 25015.7 25016.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 0.001024 2048 150 220 17696 1.35891 7.0288 51.9963 60.4274 60.4841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1690 3.2e-05 512 330 320 544768 27.959 13.1727 109.515 413.823 564.686 564.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 990 0.000512 4096 270 840 29344 6.61734 88.3958 209.336 304.411 304.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 0.000512 4096 430 2660 29344 6.59114 278.508 208.906 494.05 494.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 310 6.4e-05 2048 77 900 78848 96.3871 27.9389 186.643 827.367 1138.53 1138.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1010 6.4e-05 1024 215 2520 243712 29.4556 13.3515 733.788 413.776 1190.56 1190.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 870 0.000128 1024 120 2720 134400 11.2136 6.83213 450.729 209.513 678.417 678.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 0.000512 4096 90 320 36288 6.6177 41.7737 209.363 257.798 257.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1730 0.000256 4096 370 720 69600 13.9941 259.574 419.228 692.849 692.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1430 3.2e-05 4096 470 7820 493440 453.003 188.536 27780.8 5472.76 33895.8 33896.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 0.001024 2048 150 220 17880 1.36803 10.5513 52.2423 64.2055 64.2621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1690 3.2e-05 512 330 320 545280 28.6791 13.3489 159.89 417.584 619.715 619.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 990 0.000512 4096 270 840 29400 6.6048 130.103 209.197 345.966 346.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 0.000512 4096 430 2660 29520 6.60845 412.506 209.41 628.57 628.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 310 6.4e-05 2048 77 900 84480 96.5559 28.3218 292.666 835.129 1252.86 1253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1010 6.4e-05 1024 215 2520 249600 29.3912 13.5107 1104.04 417.705 1564.83 1564.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 870 0.000128 1024 120 2720 133440 11.2487 6.83866 657.35 208.977 884.548 884.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 0.000512 4096 90 320 36360 6.61107 61.0909 209.316 277.063 277.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1730 0.000256 4096 370 720 69360 13.9899 176.13 418.324 608.494 608.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1430 3.2e-05 4096 470 7820 491520 451.579 188.124 18614 5443.17 24697.5 24698.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 0.001024 2048 150 220 17760 1.36394 7.16512 52.2077 60.7798 60.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1690 3.2e-05 512 330 320 537600 28.3436 13.1461 105.602 412.374 559.676 559.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 990 0.000512 4096 270 840 29280 6.60275 87.2297 209.07 302.961 303.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 0.000512 4096 430 2660 29280 6.57408 275.872 208.64 491.13 491.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 310 6.4e-05 2048 77 900 76800 96.6987 27.9267 179.901 824.619 1129.33 1129.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1010 6.4e-05 1024 215 2520 245760 29.1284 13.3507 730.93 412.406 1186.01 1186.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 870 0.000128 1024 120 2720 132480 11.2559 6.84243 439.341 209.008 666.576 666.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 0.000512 4096 90 320 36240 6.61082 41.2324 209.186 257.072 257.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1730 0.000256 4096 370 720 69632 14.0088 252.296 419.246 685.602 685.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1430 3.2e-05 4096 470 7820 493568 452.397 188.48 27127.2 5475.68 33244.4 33245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 0.001024 2048 150 220 17920 1.37366 10.157 52.3508 63.9245 63.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1690 3.2e-05 512 330 320 548864 28.4064 13.3272 156.065 417.743 615.755 615.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 990 0.000512 4096 270 840 29440 6.63558 126.57 209.357 342.608 342.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 0.000512 4096 430 2660 29568 6.62304 403.768 209.615 620.05 620.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 310 6.4e-05 2048 77 900 86016 95.7974 28.2412 290.148 835.445 1249.82 1249.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1010 6.4e-05 1024 215 2520 249856 29.3149 13.8725 1074 417.818 1535.19 1535.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 870 0.000128 1024 120 2720 134144 11.1995 6.83267 642.426 209.06 869.648 869.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 0.000512 4096 90 320 36352 6.61709 59.8053 209.219 275.683 275.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1730 0.000256 4096 370 720 69376 14.0004 170.277 418.832 603.164 603.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1430 3.2e-05 4096 470 7820 491520 451.351 188.123 17990.5 5474.69 24105.3 24105.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1350 0.001024 2048 150 220 17664 1.35987 7.13139 52.0396 60.572 60.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1690 3.2e-05 512 330 320 540672 29.0169 13.3273 102.896 422.853 568.306 568.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 990 0.000512 4096 270 840 29184 6.60138 84.2593 208.81 299.714 299.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 0.000512 4096 430 2660 29440 6.63165 267.932 209.751 484.359 484.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 310 6.4e-05 2048 77 900 81920 96.7699 28.2982 185.405 841.015 1151.68 1151.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1010 6.4e-05 1024 215 2520 245760 29.7888 13.5923 704.259 418.257 1166.08 1166.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 870 0.000128 1024 120 2720 133120 11.2395 6.83213 425.354 209.377 652.938 653.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 0.000512 4096 90 320 36096 6.58186 40.0572 208.667 255.35 255.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1730 0.000256 4096 370 720 69504 14.0023 220.534 419.187 653.776 653.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1430 3.2e-05 4096 470 7820 491520 454.33 188.855 23600.3 5484.37 29728.5 29729.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 0.001024 2048 150 220 17856 1.37152 9.13738 52.3858 62.9366 62.9934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1690 3.2e-05 512 330 320 540672 28.1041 13.1294 133.185 412.579 587.206 587.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 990 0.000512 4096 270 840 29376 6.6272 110.706 209.504 326.88 326.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 0.000512 4096 430 2660 29376 6.59661 350.184 209.071 565.898 565.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 310 6.4e-05 2048 77 900 79872 96.0377 27.9572 234.97 825.207 1184.36 1184.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1010 6.4e-05 1024 215 2520 245760 29.1062 13.3161 922.432 412.691 1377.73 1377.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 870 0.000128 1024 120 2720 133632 11.1856 6.82394 558.628 208.603 785.374 785.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 0.000512 4096 90 320 36288 6.60448 51.6915 209.363 267.718 267.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1730 0.000256 4096 370 720 69120 13.9867 154.064 417.768 585.87 585.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1430 3.2e-05 4096 470 7820 485376 459.049 189.801 16147.1 5530.05 22326.7 22327.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 0.001024 2048 150 220 17664 1.36752 6.4471 52.334 60.1919 60.2501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1690 3.2e-05 512 330 320 540672 28.1494 13.1303 93.6009 412.418 547.515 547.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 990 0.000512 4096 270 840 29184 6.64371 76.2389 209.377 292.307 292.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 0.000512 4096 430 2660 29184 6.59299 240.946 208.874 456.457 456.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 310 6.4e-05 2048 77 900 73728 97.4799 27.9279 153.52 824.924 1104.05 1104.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1010 6.4e-05 1024 215 2520 245760 29.1212 13.3304 645.585 412.558 1100.79 1100.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 870 0.000128 1024 120 2720 132096 11.0775 6.8047 386.573 206.607 611.201 611.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 0.000512 4096 90 320 36096 6.61037 36.9336 209.162 252.766 252.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1730 0.000256 4096 370 720 69400 13.9899 226.806 418.714 659.563 659.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1430 3.2e-05 4096 470 7820 492800 454.082 188.867 24187.7 5468.37 30299.7 30300.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 0.001024 2048 150 220 17800 1.36602 9.37574 52.2604 63.0442 63.1013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1690 3.2e-05 512 330 320 537600 28.4213 13.1584 137.453 412.648 591.895 592.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 990 0.000512 4096 270 840 29400 6.63347 113.242 209.699 329.618 329.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 0.000512 4096 430 2660 29400 6.6048 359.408 209.268 575.326 575.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 310 6.4e-05 2048 77 900 76800 96.9185 27.9532 234.123 825.297 1184.49 1184.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1010 6.4e-05 1024 215 2520 243200 29.4555 13.3635 946.512 412.748 1402.27 1402.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 870 0.000128 1024 120 2720 132800 11.2701 6.84032 575.741 208.724 802.707 802.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 0.000512 4096 90 320 36200 6.59299 53.5586 208.952 269.164 269.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1730 0.000256 4096 370 720 69200 13.9932 161.413 418.317 593.775 593.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1430 3.2e-05 4096 470 7820 486400 457.151 188.988 17318.4 5502.74 23468 23468.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1350 0.001024 2048 150 220 17600 1.36198 6.80218 52.2094 60.4167 60.4745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1690 3.2e-05 512 330 320 537600 28.3335 13.1482 97.6032 413.192 552.491 552.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 990 0.000512 4096 270 840 29200 6.64134 80.8858 209.494 297.066 297.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 0.000512 4096 430 2660 29200 6.60819 256.614 209.067 472.335 472.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 310 6.4e-05 2048 77 900 76800 96.7709 27.9737 167.64 825.14 1117.72 1117.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1010 6.4e-05 1024 215 2520 243200 29.4171 13.5864 680.441 412.624 1136.26 1136.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 870 0.000128 1024 120 2720 131200 11.1555 6.80957 408.388 206.65 633.14 633.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 0.000512 4096 90 320 36000 6.60077 38.1447 208.755 253.561 253.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1730 0.000256 4096 370 720 69728 14.0039 331.087 419.481 764.626 764.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1430 3.2e-05 4096 470 7824 494080 451.396 188.354 18140.5 5456.54 24237.5 24238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1350 0.001024 2048 150 216 18080 1.37632 6.57818 52.4797 60.4752 60.5327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1690 3.2e-05 512 330 312 557056 28.0491 13.3588 115.487 419.365 576.485 576.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 990 0.000512 4096 270 840 29568 6.61114 165.142 209.647 381.445 381.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 0.000512 4096 430 2664 29632 6.61747 268.417 209.631 484.708 484.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 310 6.4e-05 2048 77 912 86016 96.3146 28.3094 322.192 838.515 1285.53 1285.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1010 6.4e-05 1024 215 2520 251904 29.2747 13.4922 724.994 419.294 1187.24 1187.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 870 0.000128 1024 120 2736 134400 11.2359 6.83213 433.66 209.738 661.602 661.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1130 0.000512 4096 90 336 36384 6.61552 78.6547 209.666 294.981 295.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1730 0.000256 4096 370 720 69720 14.0121 336.421 419.525 770.013 770.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1430 3.2e-05 4096 470 7824 494080 453.404 188.751 19077 5475.65 25195.5 25196.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1350 0.001024 2048 150 216 18080 1.37053 6.97731 52.5068 60.8989 60.9546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1690 3.2e-05 512 330 312 558080 28.0115 13.3828 108.836 419.342 569.782 569.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 990 0.000512 4096 270 840 29560 6.62528 168.456 209.666 384.793 384.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 0.000512 4096 430 2664 29640 6.6232 284.088 209.745 500.503 500.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 310 6.4e-05 2048 77 912 85760 96.8011 28.4056 327.288 838.656 1291.34 1291.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1010 6.4e-05 1024 215 2520 252160 29.3896 13.6455 766.772 419.354 1229.36 1229.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 870 0.000128 1024 120 2736 134400 11.3045 6.84442 459.677 209.774 687.734 687.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 0.000512 4096 90 336 36360 6.64371 43.5205 209.599 259.808 259.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1730 0.000256 4096 370 720 69696 14.0082 349.915 419.492 783.469 783.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1430 3.2e-05 4096 470 7824 493824 452.144 188.477 18800 5456.71 24898 24898.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1350 0.001024 2048 150 216 18048 1.37626 6.8928 52.4457 60.7567 60.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1690 3.2e-05 512 330 312 556032 28.0037 13.3617 107.335 418.72 567.63 567.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 990 0.000512 4096 270 840 29568 6.64704 177.113 209.783 393.586 393.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 0.000512 4096 430 2664 29616 6.6184 280.222 209.685 496.57 496.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 310 6.4e-05 2048 77 912 84480 96.7956 28.3138 330.303 837.369 1292.97 1293.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1010 6.4e-05 1024 215 2520 251904 29.2408 14.6063 754.302 418.739 1217.08 1217.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 870 0.000128 1024 120 2736 134016 11.251 7.16845 450.995 209.469 679.014 679.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 0.000512 4096 90 336 36384 6.64576 43.1063 209.799 259.593 259.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1730 0.000256 4096 370 720 69600 13.9988 354.23 422.941 791.222 791.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1430 3.2e-05 4096 470 7824 493056 450.937 188.123 12142.9 5501.72 18284.3 18284.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1350 0.001024 2048 150 216 17952 1.36861 4.52646 52.7807 58.719 58.7761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1690 3.2e-05 512 330 312 552960 27.7897 13.2776 69.4187 420.405 531.104 531.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 990 0.000512 4096 270 840 29472 6.63552 175.079 211.369 393.124 393.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 0.000512 4096 430 2664 29568 6.61709 179.765 211.536 397.961 398.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 310 6.4e-05 2048 77 912 82944 96.3936 28.1786 297.659 840.629 1263.05 1263.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1010 6.4e-05 1024 215 2520 248832 29.2055 13.441 482.753 420.42 946.007 946.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 870 0.000128 1024 120 2736 133632 11.2504 6.82874 290.817 211.383 520.405 520.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 0.000512 4096 90 336 36288 6.62982 27.5251 211.388 245.586 245.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1730 0.000256 4096 370 720 69664 13.9953 205.011 419.349 638.406 638.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1430 3.2e-05 4096 470 7824 493696 453.506 188.756 21783.9 5464.99 27891.8 27892.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 0.001024 2048 150 216 18032 1.36995 8.07491 52.4248 61.9122 61.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1690 3.2e-05 512 330 312 555520 28.0513 13.3762 124.265 418.704 584.616 584.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 990 0.000512 4096 270 840 29568 6.61894 102.414 209.825 318.923 318.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 0.000512 4096 430 2664 29624 6.61693 324.338 209.769 540.771 540.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 310 6.4e-05 2048 77 912 84224 96.88 28.3301 230.334 837.287 1193.03 1193.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1010 6.4e-05 1024 215 2520 250880 29.395 13.5509 865.55 418.734 1327.43 1327.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 870 0.000128 1024 120 2736 133952 11.2775 6.83994 518.549 209.476 746.276 746.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 0.000512 4096 90 336 36344 6.61482 50.1443 209.619 266.424 266.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1730 0.000256 4096 370 720 69552 13.9963 418.944 418.71 851.704 851.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1430 3.2e-05 4096 470 7824 492800 452.037 188.523 13695.3 5457.74 19794.3 19794.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1350 0.001024 2048 150 216 17920 1.37059 5.3233 52.2311 58.9687 59.0287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1690 3.2e-05 512 330 312 551936 28.3171 13.3596 79.3992 418.395 539.685 539.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 990 0.000512 4096 270 840 29456 6.64166 205.986 209.355 422.026 422.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 0.000512 4096 430 2664 29568 6.63011 204.389 209.597 420.663 420.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 310 6.4e-05 2048 77 912 82432 97.0682 28.3075 355.61 836.881 1318.06 1318.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1010 6.4e-05 1024 215 2520 250880 29.3118 14.6215 548.492 418.611 1011.22 1011.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 870 0.000128 1024 120 2736 133504 11.259 6.83914 329.788 209.383 557.402 557.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 0.000512 4096 90 336 36288 6.63469 32.2446 209.449 248.37 248.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1730 0.000256 4096 370 720 69696 14.0043 198.744 419.573 632.372 632.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1430 3.2e-05 4096 470 7824 493568 452.45 188.435 20579.6 5466.56 26687.7 26688.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 0.001024 2048 150 216 18048 1.37421 7.9769 52.4887 61.8809 61.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1690 3.2e-05 512 330 312 552960 28.0775 13.332 120.478 418.155 580.258 580.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 990 0.000512 4096 270 840 29504 6.61827 99.4871 209.523 315.687 315.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 0.000512 4096 430 2664 29568 6.61702 308.232 209.509 524.4 524.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 310 6.4e-05 2048 77 912 83968 96.4309 28.2447 223.1 835.928 1183.9 1184.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1010 6.4e-05 1024 215 2520 249856 29.3256 13.4814 791.971 418.057 1253.02 1253.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 870 0.000128 1024 120 2736 134144 11.2572 6.89709 477.533 209.825 705.643 705.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 0.000512 4096 90 336 36352 6.6247 48.6482 209.706 265.023 265.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 1730 0.000256 4096 370 720 69632 14.0083 379.064 419.17 812.294 812.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1430 3.2e-05 4096 470 7824 493568 452.553 188.541 13306.7 5462.89 19411.3 19411.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1350 0.001024 2048 150 216 17920 1.36806 5.39443 52.2636 59.0709 59.1269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1690 3.2e-05 512 330 312 548864 28.3866 13.3247 79.5973 417.78 539.302 539.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 990 0.000512 4096 270 840 29440 6.63523 186.896 209.316 402.89 402.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 0.000512 4096 430 2664 29440 6.60685 200.832 208.968 416.449 416.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 310 6.4e-05 2048 77 912 81920 96.7824 28.2528 145.5 835.289 1106.01 1106.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1010 6.4e-05 1024 215 2520 249856 29.3107 13.484 514.136 417.738 974.856 974.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 870 0.000128 1024 120 2736 133120 11.2411 6.83418 307.171 209.023 534.398 534.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 0.000512 4096 90 336 36224 6.63238 32.8422 209.161 248.678 248.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1730 0.000256 4096 370 720 69624 13.9993 215.185 419.215 648.451 648.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1430 3.2e-05 4096 470 7824 493056 454.562 188.847 23097.2 5469.4 29210.7 29211.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 0.001024 2048 150 216 18000 1.37011 8.68019 52.3844 62.4769 62.5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1690 3.2e-05 512 330 312 552960 28.1043 13.3468 131.723 417.678 591.064 591.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 990 0.000512 4096 270 840 29520 6.61168 108.455 209.646 324.773 324.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 0.000512 4096 430 2664 29592 6.61866 343.733 209.678 560.073 560.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 310 6.4e-05 2048 77 912 82944 96.888 28.5378 240.1 835.254 1200.97 1201.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1010 6.4e-05 1024 215 2520 251136 29.2604 13.4996 924.921 417.715 1385.57 1385.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 870 0.000128 1024 120 2736 134208 11.2863 6.84438 553.762 209.749 781.77 781.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 0.000512 4096 90 336 36360 6.62518 53.3217 209.791 269.783 269.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1730 0.000256 4096 370 720 69552 13.9972 151.325 418.839 584.211 584.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1430 3.2e-05 4096 470 7824 493056 454.012 188.96 16201.8 5466.6 22312 22312.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 0.001024 2048 150 216 17856 1.36861 6.15357 52.1403 59.7061 59.7623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1690 3.2e-05 512 330 312 543744 28.1974 13.2064 91.123 414.253 546.991 547.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 990 0.000512 4096 270 840 29376 6.604 75.9931 209.067 291.724 291.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 0.000512 4096 430 2664 29520 6.62118 241.638 209.485 457.788 457.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 310 6.4e-05 2048 77 912 78336 96.875 27.9941 159.763 828.49 1113.31 1113.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1010 6.4e-05 1024 215 2520 248832 29.0185 13.3812 644.692 414.335 1101.61 1101.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 870 0.000128 1024 120 2736 133632 11.1992 6.83418 388.496 208.879 615.547 615.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 0.000512 4096 90 336 36288 6.62784 37.6131 209.593 253.878 253.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1730 0.000256 4096 370 720 69680 14.0124 204.413 419.48 637.956 638.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1430 3.2e-05 4096 470 7824 494080 451.832 188.677 22071.5 5457.56 28170.2 28170.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1350 0.001024 2048 150 216 18000 1.37197 8.15443 52.3946 61.9644 62.0216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1690 3.2e-05 512 330 312 558080 27.8898 13.3716 125.809 419.437 586.72 586.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 990 0.000512 4096 270 840 29520 6.61504 102.631 209.646 318.953 318.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 0.000512 4096 430 2664 29600 6.62118 326.433 209.723 542.82 542.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 310 6.4e-05 2048 77 912 84480 96.5634 28.328 230.958 838.53 1194.56 1194.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1010 6.4e-05 1024 215 2520 250880 29.3836 13.5399 876.249 419.363 1338.72 1338.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 870 0.000128 1024 120 2736 134400 11.2721 6.84077 529.198 209.809 757.253 757.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 0.000512 4096 90 336 36320 6.61946 50.6102 209.575 266.849 266.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1730 0.000256 4096 370 720 69600 14.0038 146.618 419.578 580.251 580.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1430 3.2e-05 4096 470 7824 494080 451.095 188.271 15641.3 5461.18 21742.5 21743.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 0.001024 2048 150 216 17920 1.37341 5.88992 52.4042 59.7102 59.7648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1690 3.2e-05 512 330 312 552960 28.2516 13.353 89.2653 419.463 550.544 550.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 990 0.000512 4096 270 840 29440 6.61904 72.9924 209.694 289.365 289.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 0.000512 4096 430 2664 29440 6.60829 231.523 209.34 447.514 447.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 310 6.4e-05 2048 77 912 81920 97.0908 28.2957 161.353 839.01 1125.94 1126.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1010 6.4e-05 1024 215 2520 250880 29.3388 13.497 624.839 419.557 1087.42 1087.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 870 0.000128 1024 120 2736 133120 11.1583 6.81965 371.674 208.238 598.019 598.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 0.000512 4096 90 336 36160 6.59456 36.1262 209.19 251.956 252.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1730 0.000256 4096 370 720 69600 13.9935 262.451 419.181 695.681 695.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1430 3.2e-05 4096 470 7824 493056 450.73 188.091 27744.9 5452.75 33837.2 33837.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 0.001024 2048 150 216 17952 1.36602 10.277 52.316 64.0024 64.0594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1690 3.2e-05 512 330 312 552960 27.7553 13.2799 159.168 416.695 617.112 617.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 990 0.000512 4096 270 840 29472 6.61306 130.31 209.496 346.483 346.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 0.000512 4096 430 2664 29568 6.61325 413.6 209.657 629.916 629.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 310 6.4e-05 2048 77 912 82944 96.2811 28.2209 290.636 833.173 1248.51 1248.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1010 6.4e-05 1024 215 2520 248832 29.205 13.959 1102.31 416.68 1562.34 1562.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 870 0.000128 1024 120 2736 133632 11.2435 7.53962 664.46 209.559 892.932 893.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 0.000512 4096 90 336 36288 6.61299 64.0369 209.513 280.211 280.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1730 0.000256 4096 370 720 69504 14.006 168.053 419.179 601.293 601.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1430 3.2e-05 4096 470 7824 491520 454.206 188.84 18012.9 5479.51 24136.2 24136.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 0.001024 2048 150 216 17856 1.36397 6.81984 52.3117 60.5369 60.5934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1690 3.2e-05 512 330 312 540672 28.1043 13.1283 102.437 412.659 556.546 556.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 990 0.000512 4096 270 840 29376 6.61258 84.2768 209.5 300.454 300.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 0.000512 4096 430 2664 29376 6.60016 266.506 209.144 482.292 482.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 310 6.4e-05 2048 77 912 79872 96.0056 27.8804 180.33 825.191 1129.6 1129.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1010 6.4e-05 1024 215 2520 245760 29.0788 13.3497 702.674 412.69 1157.99 1158.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 870 0.000128 1024 120 2736 132096 11.2447 6.82646 423.637 208.605 650.445 650.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 0.000512 4096 90 336 36096 6.59408 40.8515 208.996 256.484 256.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1730 0.000256 4096 370 720 69600 13.9944 258.195 418.846 691.089 691.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1430 3.2e-05 4096 470 7824 492800 453.989 188.966 27560.9 5477.77 33682.3 33682.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 0.001024 2048 150 216 18000 1.37216 10.1277 52.4053 63.9491 64.0061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1690 3.2e-05 512 330 312 550400 28.1004 13.3263 157.604 416.441 615.686 615.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 990 0.000512 4096 270 840 29500 6.61469 129.311 209.49 345.478 345.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 0.000512 4096 430 2664 29500 6.61402 410.311 209.13 626.098 626.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 310 6.4e-05 2048 77 912 83200 96.6891 28.2255 287.564 832.811 1245.48 1245.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1010 6.4e-05 1024 215 2520 249600 29.2911 13.7071 1095.46 416.547 1555.2 1555.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 870 0.000128 1024 120 2736 134400 11.2775 6.848 662.315 209.459 890.032 890.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 0.000512 4096 90 336 36300 6.62035 63.3344 209.416 279.416 279.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1730 0.000256 4096 370 720 69400 13.9864 175.346 418.674 608.056 608.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1430 3.2e-05 4096 470 7824 492800 453.955 188.895 18584.5 5467.41 24695.4 24696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 0.001024 2048 150 216 17800 1.36192 6.90995 52.1838 60.4997 60.5551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1690 3.2e-05 512 330 312 537600 28.39 13.1604 103.339 412.648 557.752 557.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 990 0.000512 4096 270 840 29400 6.61699 87.4421 209.676 303.796 303.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 0.000512 4096 430 2664 29400 6.61325 276.076 209.32 492.054 492.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 310 6.4e-05 2048 77 912 76800 96.8643 27.9572 179.55 825.215 1129.78 1129.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1010 6.4e-05 1024 215 2520 243200 29.4432 13.3482 718.972 412.717 1174.66 1174.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 870 0.000128 1024 120 2736 132800 11.2763 6.8425 441.031 208.701 667.979 668.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 0.000512 4096 90 336 36200 6.61446 43.3951 209.601 259.654 259.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1730 0.000256 4096 370 720 69552 13.994 252.878 419.009 685.932 685.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1430 3.2e-05 4096 470 7824 492800 451.995 188.508 27061.3 5457.33 33159.8 33160.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1350 0.001024 2048 150 216 17920 1.3705 10.1851 52.2691 63.8685 63.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1690 3.2e-05 512 330 312 551936 28.2972 13.3591 154.233 418.705 614.81 614.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 990 0.000512 4096 270 840 29456 6.63702 127.02 209.499 343.199 343.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 0.000512 4096 430 2664 29568 6.62528 404.206 209.748 620.621 620.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 310 6.4e-05 2048 77 912 82432 96.9687 28.3342 280.737 837.348 1243.58 1243.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1010 6.4e-05 1024 215 2520 250880 29.3045 13.5123 1080.11 418.769 1541.88 1542.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 870 0.000128 1024 120 2736 133504 11.254 6.83354 644.189 209.523 871.932 872.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 0.000512 4096 90 336 36288 6.62266 62.7016 209.599 278.968 279.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1730 0.000256 4096 370 720 69440 13.9923 167.356 418.649 600.05 600.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1430 3.2e-05 4096 470 7824 491008 455.57 189.241 17670.4 5501.75 23817.6 23818.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 0.001024 2048 150 216 17696 1.35555 6.74659 51.9248 60.0692 60.1269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1690 3.2e-05 512 330 312 544768 27.9655 13.1682 100.691 413.698 555.743 555.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 990 0.000512 4096 270 840 29344 6.63552 83.1754 209.322 299.177 299.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 0.000512 4096 430 2664 29344 6.59453 262.789 208.967 478.396 478.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 310 6.4e-05 2048 77 912 78848 96.3743 27.9286 177.344 827.319 1129.15 1129.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1010 6.4e-05 1024 215 2520 243712 29.4683 13.3504 691.016 413.75 1147.78 1147.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 870 0.000128 1024 120 2736 132608 11.2797 6.83808 421.996 209.498 649.745 649.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 0.000512 4096 90 336 36064 6.5889 41.3368 208.824 256.791 256.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1730 0.000256 4096 370 720 69600 13.9919 245.393 419.268 678.704 678.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1430 3.2e-05 4096 470 7824 493440 453.004 188.493 26081.2 5455.06 32178.4 32179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 0.001024 2048 150 216 18000 1.37328 9.70224 52.4964 63.6133 63.6711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1690 3.2e-05 512 330 312 552960 28.1084 13.3474 150.668 417.625 609.966 610.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 990 0.000512 4096 270 840 29400 6.63347 122.331 209.213 338.223 338.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 0.000512 4096 430 2664 29520 6.61459 388.219 209.502 604.379 604.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 310 6.4e-05 2048 77 912 84480 96.5483 28.3116 278.078 835.203 1238.33 1238.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1010 6.4e-05 1024 215 2520 249600 29.3968 13.5066 1045.75 417.697 1506.53 1506.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 870 0.000128 1024 120 2736 133440 11.2492 6.84032 626.526 208.993 853.735 853.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 0.000512 4096 90 336 36240 6.60848 60.7019 209.36 276.713 276.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1730 0.000256 4096 370 720 69360 13.9874 158.134 418.327 590.496 590.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1430 3.2e-05 4096 470 7824 491520 451.485 188.115 16689.9 5445.59 22775.7 22776.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 0.001024 2048 150 216 17760 1.36368 6.23002 52.1378 59.7744 59.8301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1690 3.2e-05 512 330 312 537600 28.3459 13.148 94.8951 412.334 548.937 549.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 990 0.000512 4096 270 840 29280 6.62528 77.9388 209.16 293.767 293.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 0.000512 4096 430 2664 29280 6.58451 247.101 208.711 462.44 462.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 310 6.4e-05 2048 77 912 76800 96.6507 28.074 163.529 824.618 1113.06 1113.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1010 6.4e-05 1024 215 2520 245760 29.1221 13.3324 660.411 412.398 1115.45 1115.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 870 0.000128 1024 120 2736 132480 11.2672 6.84605 399.751 209.007 627.001 627.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 0.000512 4096 90 336 36000 6.56986 38.3939 208.569 253.576 253.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1730 0.000256 4096 370 720 69632 14.0104 234.66 419.564 668.287 668.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1430 3.2e-05 4096 470 7824 493568 452.476 188.516 24920.5 5474.44 31036.6 31037.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 0.001024 2048 150 216 17920 1.36646 9.35939 52.3162 63.0851 63.1435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1690 3.2e-05 512 330 312 548864 28.4165 13.3222 141.541 418.117 601.609 601.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 990 0.000512 4096 270 840 29440 6.64006 116.712 209.519 332.914 332.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 0.000512 4096 430 2664 29440 6.60163 369.946 209.158 585.749 585.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 310 6.4e-05 2048 77 912 81920 96.7988 28.2997 257.266 836.095 1218.65 1218.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1010 6.4e-05 1024 215 2520 249856 29.3204 13.4847 995.21 418.131 1456.33 1456.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 870 0.000128 1024 120 2736 133120 11.2328 6.8319 596.069 209.22 823.485 823.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 0.000512 4096 90 336 36224 6.61139 57.8654 209.359 273.878 273.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1730 0.000256 4096 370 720 69376 13.9965 157.521 418.796 590.364 590.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1430 3.2e-05 4096 470 7824 491520 451.478 188.161 16864.5 5460.2 22965 22965.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1350 0.001024 2048 150 216 17664 1.35814 6.48912 51.9648 59.8556 59.9142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1690 3.2e-05 512 330 312 540672 29.0134 13.3219 95.1081 418.063 555.725 555.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 990 0.000512 4096 270 840 29184 6.59866 77.8536 208.793 293.289 293.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 0.000512 4096 430 2664 29184 6.5553 248.015 208.437 463.054 463.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 310 6.4e-05 2048 77 912 81920 96.7883 28.331 174.855 836.346 1136.52 1136.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1010 6.4e-05 1024 215 2520 245760 29.7892 13.6602 662.603 418.223 1124.47 1124.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 870 0.000128 1024 120 2736 133120 11.248 6.82867 402.487 209.358 630.06 630.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 0.000512 4096 90 336 36096 6.61498 39.2458 209.317 255.223 255.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1730 0.000256 4096 370 725 69664 14.0075 379.655 419.082 812.799 812.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1430 3.2e-05 4096 470 7825 493568 452.116 188.552 20441.7 5492.21 26575.3 26575.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1350 0.001024 2048 150 225 18016 1.37446 7.78448 52.4186 61.6208 61.6774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1690 3.2e-05 512 330 325 555008 28.2079 13.3546 135.859 418.927 596.568 596.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 990 0.000512 4096 270 825 29760 6.61782 183.57 209.593 399.827 399.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 0.000512 4096 430 2675 29600 6.62243 305.64 209.493 521.799 521.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 310 6.4e-05 2048 77 900 87040 100.577 28.3589 361.573 845.064 1335.77 1335.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1010 6.4e-05 1024 215 2525 250880 29.3444 13.4984 821.287 418.996 1283.32 1283.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 870 0.000128 1024 120 2725 134400 11.2307 6.8377 490.186 209.56 717.945 718.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1130 0.000512 4096 90 325 36480 6.62867 87.4101 209.538 303.622 303.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1730 0.000256 4096 370 725 69640 14.0087 324.961 419.467 758.487 758.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1430 3.2e-05 4096 470 7825 493440 454.606 188.986 18339.1 5486.09 24469.5 24470
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1350 0.001024 2048 150 225 18000 1.37606 6.97318 52.4568 60.8489 60.9054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1690 3.2e-05 512 330 325 552960 28.4354 13.3884 107.983 419.479 569.507 569.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 990 0.000512 4096 270 825 29720 6.6369 158.544 209.654 374.877 374.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 0.000512 4096 430 2675 29600 6.62963 274.134 209.77 490.576 490.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 310 6.4e-05 2048 77 900 87040 96.3109 28.4754 317.911 838.646 1281.53 1281.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1010 6.4e-05 1024 215 2525 250880 29.4673 14.4551 736.076 419.41 1199.6 1199.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 870 0.000128 1024 120 2725 134400 11.2964 6.84237 440.077 209.804 668.151 668.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 0.000512 4096 90 325 36480 6.64765 40.4992 209.813 257.004 257.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1730 0.000256 4096 370 725 69600 14.0082 323.959 419.082 757.103 757.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1430 3.2e-05 4096 470 7825 492800 454.52 189.2 11798 5474.4 17916.8 17917.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1350 0.001024 2048 150 225 17920 1.36906 4.59981 52.2976 58.3091 58.3681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1690 3.2e-05 512 330 325 552960 28.3766 13.3734 86.626 419.263 547.861 548.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 990 0.000512 4096 270 825 29680 6.61197 157.623 209.463 373.742 373.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 0.000512 4096 430 2675 29520 6.61373 175.837 209.358 391.852 391.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 310 6.4e-05 2048 77 900 87040 96.1865 28.3201 293.002 837.966 1255.67 1255.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1010 6.4e-05 1024 215 2525 250880 29.3971 13.5209 474.285 419.08 936.475 936.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 870 0.000128 1024 120 2725 134400 11.2559 6.84032 283.482 209.665 511.372 511.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1130 0.000512 4096 90 325 36400 6.61971 74.5017 209.403 290.571 290.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1730 0.000256 4096 370 725 69648 14.0308 348.369 419.488 781.942 782.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1430 3.2e-05 4096 470 7825 493056 453.388 188.768 19539.2 5470.7 25652.8 25653.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1350 0.001024 2048 150 225 18000 1.37421 7.43424 52.4755 61.3255 61.3838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1690 3.2e-05 512 330 325 552960 28.2407 13.3624 115.496 418.648 575.959 576.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 990 0.000512 4096 270 825 29712 6.64371 172.478 214.278 393.445 393.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 0.000512 4096 430 2675 29568 6.61107 292.209 209.609 508.476 508.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 310 6.4e-05 2048 77 900 86016 96.3578 28.3473 332.252 837.344 1294.49 1294.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1010 6.4e-05 1024 215 2525 250368 29.3992 13.5089 780.68 418.668 1242.45 1242.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 870 0.000128 1024 120 2725 134016 11.2427 6.84253 467.616 209.441 695.275 695.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 0.000512 4096 90 325 36432 6.6344 43.1665 209.562 259.408 259.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1730 0.000256 4096 370 725 69600 14.0063 347.72 419.141 780.919 780.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1430 3.2e-05 4096 470 7825 491520 454.307 188.909 12617.3 5481.69 18742.9 18743.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1350 0.001024 2048 150 225 17952 1.37846 4.88973 52.4354 58.7469 58.8033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1690 3.2e-05 512 330 325 546816 28.2429 13.2853 74.0114 432.142 547.896 548.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 990 0.000512 4096 270 825 29664 6.63286 171.677 209.453 387.808 387.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 0.000512 4096 430 2675 29472 6.60765 187.397 209.175 403.225 403.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 310 6.4e-05 2048 77 900 82944 96.4284 28.1785 295.173 832.489 1252.46 1252.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1010 6.4e-05 1024 215 2525 248832 29.2274 13.443 501.901 416.331 961.094 961.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 870 0.000128 1024 120 2725 133632 11.2489 6.83622 303.216 209.331 530.767 530.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 0.000512 4096 90 325 36384 6.63014 28.1134 209.394 244.18 244.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1730 0.000256 4096 370 725 69608 13.996 198.324 419.334 631.706 631.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1430 3.2e-05 4096 470 7825 492800 455.316 189.135 20889.4 5501.17 27035.8 27036.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 0.001024 2048 150 225 17976 1.37062 8.09891 52.4278 61.9381 61.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1690 3.2e-05 512 330 325 551936 28.3612 13.382 123.91 431.653 597.527 597.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 990 0.000512 4096 270 825 29736 6.61709 97.4822 209.802 313.965 314.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 0.000512 4096 430 2675 29568 6.61517 312.173 209.657 528.49 528.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 310 6.4e-05 2048 77 900 86016 96.4093 28.3358 225.593 840.644 1191.18 1191.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1010 6.4e-05 1024 215 2525 250880 29.3698 13.5577 833.413 418.697 1295.24 1295.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 870 0.000128 1024 120 2725 133952 11.2839 6.8463 496.555 209.459 724.274 724.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 0.000512 4096 90 325 36456 6.62464 46.7229 209.741 263.132 263.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1730 0.000256 4096 370 725 69552 14.0019 400.095 419.353 833.503 833.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1430 3.2e-05 4096 470 7825 491008 456.013 189.439 13135.6 5487.2 19269 19269.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1350 0.001024 2048 150 225 17920 1.37216 5.33709 52.4265 59.1779 59.2339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1690 3.2e-05 512 330 325 551936 28.2917 13.3586 79.4234 418.769 540.057 540.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 990 0.000512 4096 270 825 29680 6.63552 196.84 209.799 413.317 413.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 0.000512 4096 430 2675 29456 6.62125 195.611 209.355 411.631 411.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 310 6.4e-05 2048 77 900 86016 96.2389 28.3196 346.626 837.349 1308.72 1308.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1010 6.4e-05 1024 215 2525 250880 29.3067 13.5122 529.345 418.763 991.12 991.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 870 0.000128 1024 120 2725 133504 11.2547 6.83885 314.245 209.529 541.996 542.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 0.000512 4096 90 325 36400 6.6415 30.1865 209.746 246.618 246.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1730 0.000256 4096 370 725 69632 14.0124 205.313 419.084 638.462 638.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1430 3.2e-05 4096 470 7825 493568 452.488 188.435 21393.3 5479.23 27514.1 27514.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 0.001024 2048 150 225 17984 1.3761 8.49648 52.4188 62.332 62.3923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1690 3.2e-05 512 330 325 552960 28.0706 13.3304 128.74 417.707 588.07 588.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 990 0.000512 4096 270 825 29696 6.60797 100.76 209.422 316.852 316.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 0.000512 4096 430 2675 29568 6.61984 320.738 209.493 536.898 536.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 310 6.4e-05 2048 77 900 86016 95.8292 28.249 232.998 835.01 1192.28 1192.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1010 6.4e-05 1024 215 2525 249856 29.342 13.4922 834.278 417.598 1294.91 1295.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 870 0.000128 1024 120 2725 134144 11.2651 6.83376 506.171 209.599 734.004 734.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 0.000512 4096 90 325 36416 6.61914 48.7015 209.359 264.724 264.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 1730 0.000256 4096 370 725 69504 13.9962 370.78 418.702 803.53 803.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1430 3.2e-05 4096 470 7825 493568 452.509 188.469 13905 5461.41 20008.1 20008.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1350 0.001024 2048 150 225 17920 1.37216 5.75894 52.4132 59.5854 59.6439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1690 3.2e-05 512 330 325 548864 28.3972 13.3246 85.583 417.724 545.24 545.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 990 0.000512 4096 270 825 29568 6.62918 67.201 209.06 282.935 282.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 0.000512 4096 430 2675 29440 6.61405 209.447 209.128 425.233 425.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 310 6.4e-05 2048 77 900 86016 95.8024 28.2895 156.552 835.112 1115.94 1116.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1010 6.4e-05 1024 215 2525 249856 29.3171 13.4788 537.03 417.651 997.665 997.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 870 0.000128 1024 120 2725 133120 11.2432 6.83232 319.086 208.98 546.271 546.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 0.000512 4096 90 325 36352 6.61709 32.7204 209.341 248.739 248.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1730 0.000256 4096 370 725 69624 13.9996 216.04 419.489 649.58 649.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1430 3.2e-05 4096 470 7825 493056 454.449 188.876 23220.7 5469.78 29334.4 29335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1350 0.001024 2048 150 225 18000 1.3783 9.03168 52.5353 62.9881 63.0416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1690 3.2e-05 512 330 325 548352 28.4153 13.3508 135.757 417.73 595.469 595.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 990 0.000512 4096 270 825 29664 6.61274 106.622 209.494 322.789 322.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 0.000512 4096 430 2675 29520 6.61299 345.197 209.479 561.332 561.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 310 6.4e-05 2048 77 900 85248 96.1971 28.4058 244.064 835.169 1204.02 1204.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1010 6.4e-05 1024 215 2525 248832 29.4875 13.4991 921.589 417.673 1382.44 1382.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 870 0.000128 1024 120 2725 134208 11.2666 6.84365 554.561 209.728 782.527 782.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 0.000512 4096 90 325 36432 6.61792 51.6287 209.698 267.989 268.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1730 0.000256 4096 370 725 69552 14.0063 156.328 419.504 589.892 589.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1430 3.2e-05 4096 470 7825 493056 454.012 188.946 16514.7 5484.85 22643.2 22643.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 0.001024 2048 150 225 17856 1.36602 6.49517 52.3429 60.2485 60.3054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1690 3.2e-05 512 330 325 543744 28.1842 13.2094 96.5825 414.606 552.8 552.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 990 0.000512 4096 270 825 29520 6.59866 76.2201 209.119 292 292.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 0.000512 4096 430 2675 29376 6.60282 245.345 209.104 461.097 461.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 310 6.4e-05 2048 77 900 82944 95.7527 27.987 171.111 829.195 1124.24 1124.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1010 6.4e-05 1024 215 2525 244224 29.4965 13.3776 645.088 414.702 1102.86 1103.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 870 0.000128 1024 120 2725 133632 11.1992 6.83491 393.604 209.06 620.832 620.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 0.000512 4096 90 325 36288 6.61258 37.1913 209.318 253.168 253.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1730 0.000256 4096 370 725 69600 14.0042 210.272 419.122 643.449 643.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1430 3.2e-05 4096 470 7825 492800 454.167 189.224 22435.6 5475.09 28554.7 28555.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 0.001024 2048 150 225 17920 1.36602 8.70442 52.3065 62.4196 62.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1690 3.2e-05 512 330 325 552960 28.3165 13.3731 131.996 419.175 593.073 593.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 990 0.000512 4096 270 825 29680 6.60858 103.286 209.483 319.437 319.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 0.000512 4096 430 2675 29520 6.61341 333.644 209.384 549.689 549.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 310 6.4e-05 2048 77 900 87040 95.9598 28.3538 242.908 838.057 1205.47 1205.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1010 6.4e-05 1024 215 2525 250880 29.3858 13.5149 899.027 419.122 1361.24 1361.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 870 0.000128 1024 120 2725 134400 11.2609 6.84342 539.643 209.683 767.556 767.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 0.000512 4096 90 325 36400 6.61981 50.5721 209.426 266.662 266.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1730 0.000256 4096 370 725 69440 14.0022 147.975 418.526 580.557 580.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1430 3.2e-05 4096 470 7825 491520 457.013 189.606 15622.2 5495.01 21764.5 21765.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 0.001024 2048 150 225 17760 1.36458 6.11818 52.071 59.5983 59.6573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1690 3.2e-05 512 330 325 552960 28.2556 13.3492 93.3966 418.968 554.188 554.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 990 0.000512 4096 270 825 29600 6.61456 72.4603 209.405 288.543 288.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 0.000512 4096 430 2675 29440 6.61363 233.281 209.304 449.244 449.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 310 6.4e-05 2048 77 900 87040 95.8519 28.3388 171.014 838.04 1133.44 1133.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1010 6.4e-05 1024 215 2525 250880 29.3547 13.4972 629.693 419.058 1091.8 1091.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 870 0.000128 1024 120 2725 133120 11.1617 6.82144 372.56 207.993 598.675 598.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 0.000512 4096 90 325 36320 6.61734 35.453 209.347 251.462 251.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1730 0.000256 4096 370 725 69600 14.0083 256.914 419.455 690.428 690.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1430 3.2e-05 4096 470 7825 491520 453.976 188.947 27083.4 5495.54 33222.5 33223.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 0.001024 2048 150 225 17952 1.37526 10.4603 52.4666 64.3492 64.4055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1690 3.2e-05 512 330 325 546816 28.202 13.2784 160.531 416.738 618.968 619.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 990 0.000512 4096 270 825 29664 6.61824 125.491 209.608 341.778 341.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 0.000512 4096 430 2675 29472 6.61091 403.356 209.336 619.349 619.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 310 6.4e-05 2048 77 900 82944 96.2782 28.1345 280.378 833.098 1238.08 1238.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1010 6.4e-05 1024 215 2525 248832 29.1801 13.5272 1077.75 416.649 1537.29 1537.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 870 0.000128 1024 120 2725 133632 11.2367 6.8337 645.446 209.527 873.178 873.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 0.000512 4096 90 325 36384 6.62 60.5392 209.55 276.754 276.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1730 0.000256 4096 370 725 69504 14.0106 172.796 419.279 606.139 606.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1430 3.2e-05 4096 470 7825 491520 454.172 188.859 18227.4 5492.02 24363.1 24363.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 0.001024 2048 150 225 17856 1.36806 7.25331 52.431 61.0924 61.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1690 3.2e-05 512 330 325 540672 28.1144 13.1274 106.646 412.288 560.389 560.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 990 0.000512 4096 270 825 29568 6.6167 84.5086 209.453 300.637 300.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 0.000512 4096 430 2675 29376 6.61507 271.131 209.176 486.966 487.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 310 6.4e-05 2048 77 900 79872 95.982 27.9183 182.17 824.637 1130.89 1131.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1010 6.4e-05 1024 215 2525 245760 29.1046 13.3183 714.846 412.345 1169.81 1169.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 870 0.000128 1024 120 2725 132096 11.2438 6.83056 428.632 208.433 655.273 655.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 0.000512 4096 90 325 36288 6.61299 41.0328 209.393 257.081 257.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1730 0.000256 4096 370 725 69600 14.0058 257.255 419.473 690.787 690.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1430 3.2e-05 4096 470 7825 492800 453.839 188.992 27389.8 5482.99 33516.3 33516.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1350 0.001024 2048 150 225 17900 1.36806 10.4954 52.3346 64.2407 64.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1690 3.2e-05 512 330 325 550400 28.0683 13.322 161.612 416.846 620.061 620.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 990 0.000512 4096 270 825 29600 6.61366 125.597 209.281 341.554 341.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 0.000512 4096 430 2675 29500 6.61555 406.227 209.5 622.389 622.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 310 6.4e-05 2048 77 900 83200 96.6673 28.2442 282.422 833.422 1240.95 1241.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1010 6.4e-05 1024 215 2525 249600 29.2797 13.4926 1080.6 416.853 1540.41 1540.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 870 0.000128 1024 120 2725 134400 11.2807 6.85056 649.811 209.613 877.691 877.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 0.000512 4096 90 325 36400 6.61709 60.5923 209.647 276.9 276.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1730 0.000256 4096 370 725 69400 14.0057 173.733 419.027 606.818 606.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1430 3.2e-05 4096 470 7825 492800 453.961 188.911 18214.6 5474.16 24332.3 24332.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 0.001024 2048 150 225 17800 1.36275 7.07802 52.3455 60.8286 60.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1690 3.2e-05 512 330 325 537600 28.4129 13.1584 105.735 420.408 567.929 568.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 990 0.000512 4096 270 825 29400 6.57613 83.7139 208.792 299.141 299.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 0.000512 4096 430 2675 29400 6.61277 271.821 209.552 488.029 488.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 310 6.4e-05 2048 77 900 76800 96.8689 27.947 174.743 829.963 1129.71 1129.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1010 6.4e-05 1024 215 2525 243200 29.4548 13.4676 699.653 412.749 1155.52 1155.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 870 0.000128 1024 120 2725 132800 11.2663 6.84442 426.981 208.723 653.945 654.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 0.000512 4096 90 325 36200 6.60275 40.8624 209.16 256.668 256.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1730 0.000256 4096 370 725 69552 13.9997 248.855 419.287 682.195 682.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1430 3.2e-05 4096 470 7825 491008 456.065 189.409 26282.5 5485.6 32414.3 32414.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 0.001024 2048 150 225 17920 1.37274 10.4077 52.4775 64.3018 64.3605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1690 3.2e-05 512 330 325 551936 28.3276 13.363 157.124 418.657 617.69 617.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 990 0.000512 4096 270 825 29680 6.63168 122.669 209.781 339.128 339.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 0.000512 4096 430 2675 29456 6.6143 393.259 209.336 609.252 609.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 310 6.4e-05 2048 77 900 86016 96.2743 28.3078 284.535 837.25 1246.56 1246.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1010 6.4e-05 1024 215 2525 250880 29.3051 13.5125 1066.87 418.729 1528.61 1528.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 870 0.000128 1024 120 2725 133504 11.2517 6.83622 632.539 209.503 860.266 860.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 0.000512 4096 90 325 36400 6.62323 59.6199 209.719 276.007 276.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1730 0.000256 4096 370 725 69440 13.9992 163.905 419.367 597.323 597.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1430 3.2e-05 4096 470 7825 491008 455.459 189.282 17101.7 5507.37 23254.5 23255.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 0.001024 2048 150 225 17696 1.36419 6.74659 52.1339 60.2877 60.3447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1690 3.2e-05 512 330 325 544768 27.9684 13.1717 101.712 413.999 557.065 557.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 990 0.000512 4096 270 825 29568 6.6393 80.0478 209.824 296.553 296.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 0.000512 4096 430 2675 29344 6.61392 255.314 209.374 471.346 471.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 310 6.4e-05 2048 77 900 78848 96.3868 27.9572 170.927 828.098 1123.57 1123.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1010 6.4e-05 1024 215 2525 243712 29.4522 13.3509 672.94 414.149 1130.08 1130.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 870 0.000128 1024 120 2725 132608 11.2668 6.83578 408.705 209.695 636.638 636.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 0.000512 4096 90 325 36288 6.62387 38.3568 209.76 254.784 254.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1730 0.000256 4096 370 725 69480 13.9998 241.068 419.023 674.144 674.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1430 3.2e-05 4096 470 7825 491520 457.355 189.507 25389.9 5487.18 31524.7 31525.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 0.001024 2048 150 225 17880 1.36819 9.82426 52.3468 63.584 63.6416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1690 3.2e-05 512 330 325 545280 28.6929 13.3509 149.935 417.789 609.987 610.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 990 0.000512 4096 270 825 29640 6.6337 117.996 209.648 334.323 334.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 0.000512 4096 430 2675 29520 6.62528 380.832 209.763 597.263 597.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 310 6.4e-05 2048 77 900 84480 96.5511 28.3 270.127 835.595 1230.77 1230.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1010 6.4e-05 1024 215 2525 249600 29.3997 13.5093 1019.67 417.784 1480.56 1480.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 870 0.000128 1024 120 2725 133440 11.2445 6.84851 608.339 209.048 835.607 835.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 0.000512 4096 90 325 36360 6.61834 57.0552 209.589 273.307 273.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1730 0.000256 4096 370 725 69360 13.9959 159.429 418.982 592.457 592.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1430 3.2e-05 4096 470 7825 487680 458.514 189.949 16799.9 5510.29 22959.3 22959.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 0.001024 2048 150 225 17760 1.36134 6.54544 52.3397 60.2898 60.3441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1690 3.2e-05 512 330 325 537600 28.3324 13.1463 99.9327 412.661 554.285 554.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 990 0.000512 4096 270 825 29520 6.63421 78.1578 209.627 294.463 294.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 0.000512 4096 430 2675 29280 6.59866 251.153 209.092 466.889 466.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 310 6.4e-05 2048 77 900 76800 96.6811 27.9717 163.639 825.314 1113.79 1113.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1010 6.4e-05 1024 215 2525 245760 29.1348 13.3369 668.996 412.75 1124.4 1124.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 870 0.000128 1024 120 2725 132480 11.2707 6.88784 402.421 209.182 629.887 629.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 0.000512 4096 90 325 36240 6.61878 37.6691 209.569 253.897 253.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1730 0.000256 4096 370 725 69504 14.0008 230.732 418.863 663.648 663.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1430 3.2e-05 4096 470 7825 493568 452.54 188.601 24514.2 5490.21 30646.2 30646.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 0.001024 2048 150 225 17920 1.37469 9.49488 52.4378 63.3519 63.4103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1690 3.2e-05 512 330 325 548864 28.4001 13.3304 144.847 417.728 604.52 604.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 990 0.000512 4096 270 825 29568 6.63347 112.286 209.134 328.096 328.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 0.000512 4096 430 2675 29440 6.61645 364.397 209.205 580.262 580.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 310 6.4e-05 2048 77 900 86016 95.8349 28.2425 262.397 835.445 1222.11 1222.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1010 6.4e-05 1024 215 2525 249856 29.311 13.6274 973.203 417.806 1434.14 1434.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 870 0.000128 1024 120 2725 133120 11.2334 6.8303 578.565 209.06 805.822 805.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 0.000512 4096 90 325 36352 6.6151 54.6936 209.424 270.777 270.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1730 0.000256 4096 370 725 69376 14.0032 164.463 422.903 601.42 601.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1430 3.2e-05 4096 470 7825 491520 451.42 188.154 17370.1 5517.83 23528.2 23528.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 0.001024 2048 150 225 17664 1.36214 6.912 52.5934 60.9129 60.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1690 3.2e-05 512 330 325 540672 28.9994 13.3175 101.045 421.893 565.465 565.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 990 0.000512 4096 270 825 29440 6.63466 80.0527 211.157 297.886 297.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 0.000512 4096 430 2675 29184 6.57706 257.2 210.535 474.354 474.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 310 6.4e-05 2048 77 900 81920 96.7763 28.2856 177.424 843.87 1146.55 1146.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1010 6.4e-05 1024 215 2525 245760 29.7897 13.4892 678.424 422.023 1143.91 1144.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 870 0.000128 1024 120 2725 133120 11.2475 6.8255 409.539 211.257 638.995 639.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 0.000512 4096 90 325 36096 6.58874 38.6179 210.748 255.998 256.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1730 0.000256 4096 370 736 69536 14.0082 323.817 419.332 757.21 757.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1430 3.2e-05 4096 470 7808 493568 451.886 188.709 17872.5 5466.9 23980.8 23981.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1350 0.001024 2048 150 224 18048 1.37562 6.89238 52.4944 60.8061 60.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1690 3.2e-05 512 330 320 548864 28.6734 13.3509 116.518 418.96 577.85 578.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 990 0.000512 4096 270 832 29664 6.61901 158.127 209.518 374.309 374.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 0.000512 4096 430 2656 29664 6.61402 265.724 209.49 481.874 481.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 310 6.4e-05 2048 77 928 84992 96.573 28.3065 305.629 842.34 1273.04 1273.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1010 6.4e-05 1024 215 2528 251904 29.2652 13.5682 722.006 423.102 1188.14 1188.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 870 0.000128 1024 120 2720 134400 11.2507 6.8369 428.16 209.574 655.961 656.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1130 0.000512 4096 90 320 36512 6.63363 72.0201 209.512 288.213 288.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1730 0.000256 4096 370 736 69504 14.0005 322.185 419.142 755.38 755.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1430 3.2e-05 4096 470 7808 493568 452.455 188.698 11477.8 5462.28 17581.9 17582.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1350 0.001024 2048 150 224 17984 1.3783 11.7247 52.409 65.5533 65.6086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1690 3.2e-05 512 330 320 544768 28.7902 13.3283 100.705 417.744 560.775 560.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 990 0.000512 4096 270 832 29632 6.6239 157.826 209.531 374.025 374.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1280 0.000512 4096 430 2656 29632 6.62006 169.992 209.51 386.166 386.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 310 6.4e-05 2048 77 928 83968 96.672 28.3272 298.442 835.148 1258.78 1258.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1010 6.4e-05 1024 215 2528 249856 29.309 13.5406 458.974 417.669 919.682 919.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 870 0.000128 1024 120 2720 134144 11.27 6.83418 275.298 209.635 503.163 503.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1130 0.000512 4096 90 320 36480 6.62202 72.2011 209.529 288.395 288.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1730 0.000256 4096 370 736 69520 14.0102 332.765 419.503 766.341 766.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1430 3.2e-05 4096 470 7808 493440 453.614 188.923 18296.1 5494.75 24434.1 24434.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1350 0.001024 2048 150 224 18040 1.37616 6.97818 52.5455 60.9436 61.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1690 3.2e-05 512 330 320 547840 28.8036 13.3816 107.146 419.5 569.05 569.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 990 0.000512 4096 270 832 29640 6.63347 160.926 209.647 377.252 377.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 0.000512 4096 430 2656 29680 6.61837 272.511 209.834 489.008 489.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 310 6.4e-05 2048 77 928 85760 96.7365 28.3877 321.665 851.308 1298.29 1298.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1010 6.4e-05 1024 215 2528 252160 29.3686 13.5885 739.056 419.42 1201.63 1201.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 870 0.000128 1024 120 2720 134400 11.3025 6.84528 438.337 209.801 666.415 666.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 0.000512 4096 90 320 36520 6.63747 40.0364 209.812 256.529 256.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1730 0.000256 4096 370 736 69440 14.0041 331.929 418.945 764.93 764.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1430 3.2e-05 4096 470 7808 492800 454.333 189.179 11765 5481 17890.2 17890.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1350 0.001024 2048 150 224 18000 1.37789 4.67501 52.5027 58.5974 58.6535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1690 3.2e-05 512 330 320 547840 28.708 13.3714 71.4222 419.287 533 533.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 990 0.000512 4096 270 832 29600 6.63235 160.844 209.468 376.988 377.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 0.000512 4096 430 2656 29600 6.61731 174.021 209.448 390.131 390.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 310 6.4e-05 2048 77 928 84480 96.6583 28.3505 292.256 844.265 1261.72 1261.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1010 6.4e-05 1024 215 2528 250880 29.3924 13.5141 473.854 419.123 936.067 936.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 870 0.000128 1024 120 2720 134400 11.2518 6.85056 282.671 209.678 510.581 510.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1130 0.000512 4096 90 320 36480 6.63875 73.7191 209.646 290.047 290.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1730 0.000256 4096 370 736 69504 14.0048 386.225 419.066 819.349 819.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1430 3.2e-05 4096 470 7808 493056 453.418 188.975 19792.4 5482.56 25918.1 25918.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1350 0.001024 2048 150 224 18000 1.37603 7.54688 52.4103 61.3766 61.4333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1690 3.2e-05 512 330 320 546816 28.6977 13.3614 115.993 418.317 576.582 576.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 990 0.000512 4096 270 832 29664 6.63645 187.151 209.622 403.453 403.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 0.000512 4096 430 2656 29664 6.62822 294.79 209.597 511.06 511.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 310 6.4e-05 2048 77 928 84480 96.6554 28.3075 349.344 836.848 1311.34 1311.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1010 6.4e-05 1024 215 2528 251904 29.2351 13.5127 795.975 418.427 1257.34 1257.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 870 0.000128 1024 120 2720 134016 11.2393 6.84016 470.299 209.268 697.779 697.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 0.000512 4096 90 320 36480 6.63482 43.4688 209.449 259.596 259.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1730 0.000256 4096 370 736 69408 13.9884 384.299 419.186 817.524 817.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1430 3.2e-05 4096 470 7808 491520 453.339 189.042 12542.4 5478.24 18663.7 18664.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1350 0.001024 2048 150 224 17952 1.37363 5.04902 52.4572 58.9217 58.9761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1690 3.2e-05 512 330 320 540672 28.7112 13.277 74.2348 418.726 535.158 535.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 990 0.000512 4096 270 832 29568 6.63869 185.031 209.552 401.266 401.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 0.000512 4096 430 2656 29568 6.61094 186.418 209.527 402.601 402.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 310 6.4e-05 2048 77 928 82944 96.3443 28.1483 313.946 833.341 1271.96 1272.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1010 6.4e-05 1024 215 2528 248832 29.2037 13.4382 505.559 416.73 965.133 965.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 870 0.000128 1024 120 2720 133632 11.2454 6.85725 302.856 209.526 530.612 530.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 0.000512 4096 90 320 36384 6.63069 27.9286 209.383 243.985 244.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1730 0.000256 4096 370 736 69496 14.0104 187.24 419.126 620.431 620.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1430 3.2e-05 4096 470 7808 492800 455.2 189.231 19315.8 5474.19 25435.2 25435.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 0.001024 2048 150 224 17976 1.37024 7.60422 52.3741 61.3918 61.4482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1690 3.2e-05 512 330 320 548352 28.6681 13.3775 114.034 418.494 574.793 574.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 990 0.000512 4096 270 832 29624 6.6121 90.7099 209.474 306.86 306.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 0.000512 4096 430 2656 29624 6.62118 286.929 209.452 503.049 503.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 310 6.4e-05 2048 77 928 84224 96.8589 28.3525 208.293 836.704 1170.4 1170.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1010 6.4e-05 1024 215 2528 250880 29.3956 13.9009 780.356 418.406 1242.25 1242.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 870 0.000128 1024 120 2720 133952 11.2838 6.84048 462.633 209.31 690.2 690.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 0.000512 4096 90 320 36456 6.6152 42.7837 209.387 258.831 258.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1730 0.000256 4096 370 736 69440 14.0022 337.932 419.465 771.451 771.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1430 3.2e-05 4096 470 7808 491008 456.041 189.403 12375.5 5494.02 18515.6 18516.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1350 0.001024 2048 150 224 17920 1.37069 4.99712 52.4173 58.8288 58.8861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1690 3.2e-05 512 330 320 544768 28.8548 13.3632 73.618 418.811 534.864 535.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 990 0.000512 4096 270 832 29568 6.64118 165.095 209.645 381.426 381.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 0.000512 4096 430 2656 29568 6.61942 184.556 209.622 400.844 400.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 310 6.4e-05 2048 77 928 82432 97.0427 28.3259 298.495 837.439 1261.5 1261.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1010 6.4e-05 1024 215 2528 250880 29.3046 13.5164 501.373 424.966 969.355 969.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 870 0.000128 1024 120 2720 133504 11.2596 6.83827 296.423 209.554 524.209 524.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 0.000512 4096 90 320 36400 6.63005 27.8545 209.553 244.083 244.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1730 0.000256 4096 370 736 69384 14.0001 335 419.052 768.103 768.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1430 3.2e-05 4096 470 7808 491904 455.073 188.979 10185.1 5468.53 16298.4 16298.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1350 0.001024 2048 150 224 17808 1.37069 4.07782 52.2797 57.7706 57.8278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1690 3.2e-05 512 330 320 548352 28.6495 13.3748 61.3532 418.514 522.102 522.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 990 0.000512 4096 270 832 29400 6.6113 165.861 208.839 381.353 381.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 0.000512 4096 430 2656 29400 6.59456 150.136 208.815 365.59 365.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 310 6.4e-05 2048 77 928 80640 97.7307 28.468 287.222 836.779 1250.38 1250.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1010 6.4e-05 1024 215 2528 247296 29.782 13.555 404.479 418.491 866.493 866.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 870 0.000128 1024 120 2720 133056 11.3087 6.84442 241.679 209.419 469.381 469.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 0.000512 4096 90 320 36288 6.62378 23.1465 209.051 238.864 238.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1730 0.000256 4096 370 736 69504 14.0103 189.346 419.545 622.952 623.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1430 3.2e-05 4096 470 7808 493568 452.343 188.7 19286.4 5469.96 25398.1 25398.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 0.001024 2048 150 224 17984 1.37264 7.63904 52.4587 61.5115 61.5653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1690 3.2e-05 512 330 320 544768 28.7077 13.3267 115.409 422.763 580.42 580.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 990 0.000512 4096 270 832 29632 6.62208 92.3687 209.723 308.777 308.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 0.000512 4096 430 2656 29632 6.61642 287.871 209.703 504.233 504.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 310 6.4e-05 2048 77 928 83968 96.3899 28.2644 211.555 836.021 1172.42 1172.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1010 6.4e-05 1024 215 2528 249856 29.3329 13.4925 761.176 418.062 1222.25 1222.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 870 0.000128 1024 120 2720 134144 11.2522 6.836 454.82 209.837 682.875 682.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 0.000512 4096 90 320 36480 6.61709 43.8082 209.732 260.198 260.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1730 0.000256 4096 370 736 69376 14.0071 130.041 418.688 562.784 562.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1430 3.2e-05 4096 470 7808 493568 452.539 188.485 12750.9 5461.44 18854 18854.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 0.001024 2048 150 224 17920 1.37216 5.38394 52.3975 59.1961 59.2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1690 3.2e-05 512 330 320 540672 29.0126 13.3283 78.4635 419.913 540.933 541.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 990 0.000512 4096 270 832 29568 6.62374 63.3917 209.474 279.551 279.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 0.000512 4096 430 2656 29568 6.61686 193.599 209.45 409.71 409.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 310 6.4e-05 2048 77 928 81920 96.7829 28.2528 141.553 835.084 1101.86 1102.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1010 6.4e-05 1024 215 2528 249856 29.3242 13.4881 488.728 417.639 949.364 949.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 870 0.000128 1024 120 2720 133120 11.2443 6.8295 289.164 208.984 516.348 516.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 0.000512 4096 90 320 36352 6.61094 29.9479 209.131 245.732 245.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1730 0.000256 4096 370 736 69312 14.0001 314.381 418.87 747.304 747.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1430 3.2e-05 4096 470 7808 491520 453.84 189.003 10487.6 5502.01 16633.1 16633.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1350 0.001024 2048 150 224 17856 1.37626 4.54106 52.4141 58.3737 58.4309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1690 3.2e-05 512 330 320 528384 29.0623 13.1326 63.6246 423.685 529.722 529.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 990 0.000512 4096 270 832 29376 6.61504 152.869 208.874 368.404 368.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 0.000512 4096 430 2656 29376 6.58595 157.932 208.848 373.408 373.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 310 6.4e-05 2048 77 928 79872 96.2075 27.8643 263.8 827.163 1215.23 1215.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1010 6.4e-05 1024 215 2528 245760 29.0905 13.3162 401.151 412.405 856.151 856.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 870 0.000128 1024 120 2720 132096 11.2476 6.82803 239.3 208.463 465.969 466.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 0.000512 4096 90 320 36288 6.63597 24.877 209.213 240.771 240.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1730 0.000256 4096 370 736 69480 13.9981 268.295 419.361 701.705 701.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1430 3.2e-05 4096 470 7808 493056 454.179 189.102 27754.2 5496.8 33895 33895.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 0.001024 2048 150 224 18000 1.37398 10.701 52.5152 64.6324 64.6898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1690 3.2e-05 512 330 320 543744 28.7534 13.3513 162.492 417.782 622.593 622.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 990 0.000512 4096 270 832 29592 6.63414 129.733 209.511 345.922 345.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 0.000512 4096 430 2656 29592 6.61504 412.421 209.484 628.563 628.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 310 6.4e-05 2048 77 928 82944 96.7886 28.3875 294.283 835.081 1254.73 1254.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1010 6.4e-05 1024 215 2528 251136 29.2263 13.5022 1116.92 417.63 1577.46 1577.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 870 0.000128 1024 120 2720 134208 11.2749 6.84643 662.856 209.707 890.813 890.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 0.000512 4096 90 320 36432 6.61302 61.6131 209.468 277.736 277.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1730 0.000256 4096 370 736 69408 14.0063 170.273 419.421 603.752 603.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1430 3.2e-05 4096 470 7808 493056 453.001 189.035 18054 5472.4 24169.1 24169.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 0.001024 2048 150 224 17856 1.36522 6.81552 52.324 60.5461 60.6003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1690 3.2e-05 512 330 320 534528 28.8602 13.2035 104.406 414.61 561.291 561.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 990 0.000512 4096 270 832 29520 6.63722 83.2266 209.535 299.441 299.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 0.000512 4096 430 2656 29520 6.6127 265.932 209.515 482.103 482.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 310 6.4e-05 2048 77 928 78336 96.8576 28.0452 178.375 833.957 1137.43 1137.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1010 6.4e-05 1024 215 2528 248832 29.0206 13.3898 713.71 414.691 1171 1171.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 870 0.000128 1024 120 2720 133632 11.1997 6.83379 424.708 209.06 651.931 652.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 0.000512 4096 90 320 36288 6.59046 39.4002 209.107 255.143 255.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1730 0.000256 4096 370 736 69336 14.0062 140.188 419.406 573.652 573.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1430 3.2e-05 4096 470 7808 490752 454.535 188.701 14708.6 5460.83 20813.4 20814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1350 0.001024 2048 150 224 17712 1.35987 5.85114 52.1299 59.3855 59.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1690 3.2e-05 512 330 320 539136 29.1433 13.353 87.4338 417.78 547.926 548.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 990 0.000512 4096 270 832 29376 6.62538 68.0837 209.148 283.901 283.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 0.000512 4096 430 2656 29376 6.59629 217.377 209.122 433.141 433.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 310 6.4e-05 2048 77 928 82944 96.8172 28.3402 155.798 835.546 1116.7 1116.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1010 6.4e-05 1024 215 2528 248832 29.4843 13.5552 591.294 417.868 1052.39 1052.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 870 0.000128 1024 120 2720 133056 11.2742 6.84442 351.279 209.15 578.683 578.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 0.000512 4096 90 320 36288 6.61053 32.3033 209.48 248.439 248.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1730 0.000256 4096 370 736 69440 13.9972 250.343 419.185 683.579 683.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1430 3.2e-05 4096 470 7808 492800 454.143 189.199 26322.4 5477.78 32444.2 32444.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1350 0.001024 2048 150 224 18000 1.37626 10.2751 52.5313 64.2263 64.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1690 3.2e-05 512 330 320 547840 28.6947 13.3691 156.091 419.303 617.673 617.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 990 0.000512 4096 270 832 29600 6.63149 122.317 209.591 338.584 338.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 0.000512 4096 430 2656 29600 6.61504 392.223 209.57 608.451 608.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 310 6.4e-05 2048 77 928 84480 96.5555 28.3134 282.179 838.522 1245.76 1245.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1010 6.4e-05 1024 215 2528 250880 29.3681 13.5154 1053.52 419.349 1515.95 1516.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 870 0.000128 1024 120 2720 134400 11.2391 6.84563 627.016 209.801 855.035 855.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 0.000512 4096 90 320 36480 6.62733 58.0959 209.765 274.532 274.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1730 0.000256 4096 370 736 69280 13.9981 169.325 418.802 602.18 602.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1430 3.2e-05 4096 470 7808 491520 457.013 189.634 17514.5 5501.67 23663.5 23664.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1350 0.001024 2048 150 224 17920 1.37264 6.93933 52.54 60.8963 60.9546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1690 3.2e-05 512 330 320 542720 29.0571 14.9564 102.056 419.51 565.794 565.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 990 0.000512 4096 270 832 29440 6.62118 82.2434 209.19 298.101 298.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 0.000512 4096 430 2656 29440 6.60269 259.592 209.164 475.406 475.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 310 6.4e-05 2048 77 928 81920 97.0701 28.3417 182.822 838.84 1147.27 1147.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1010 6.4e-05 1024 215 2528 250880 29.3412 13.5494 696.231 419.517 1158.84 1158.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 870 0.000128 1024 120 2720 133120 11.1667 6.81811 410.846 208.212 637.178 637.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 0.000512 4096 90 320 36320 6.6089 39.3052 209.357 255.316 255.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1730 0.000256 4096 370 736 69120 13.9917 141.228 418.029 573.3 573.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1430 3.2e-05 4096 470 7808 487680 458.499 190.001 14700.9 5505.69 20855.8 20856.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 0.001024 2048 150 224 17760 1.36602 5.78934 52.2769 59.4743 59.5313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1690 3.2e-05 512 330 320 537600 28.3436 13.1454 85.6095 412.258 539.569 539.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 990 0.000512 4096 270 832 29280 6.59869 67.8941 208.583 283.12 283.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 0.000512 4096 430 2656 29280 6.57626 218.088 208.56 433.272 433.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 310 6.4e-05 2048 77 928 76800 96.6748 28.0699 144.432 824.617 1093.98 1094.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1010 6.4e-05 1024 215 2528 245760 29.125 13.3366 576.461 412.415 1031.53 1031.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 870 0.000128 1024 120 2720 132480 11.2674 6.84038 345.439 209.012 572.694 572.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 0.000512 4096 90 320 36240 6.61331 32.9769 209.184 248.82 248.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1730 0.000256 4096 370 736 69408 13.9999 236.883 418.793 669.729 669.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1430 3.2e-05 4096 470 7808 491520 453.265 188.937 24611.6 5485.89 30740.4 30741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 0.001024 2048 150 224 17952 1.37216 9.73722 52.4071 63.5583 63.6145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1690 3.2e-05 512 330 320 540672 28.7131 13.2773 143.953 416.269 602.427 602.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 990 0.000512 4096 270 832 29568 6.63411 115.049 209.35 331.078 331.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 0.000512 4096 430 2656 29568 6.61914 367.017 209.327 583.008 583.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 310 6.4e-05 2048 77 928 82944 96.3033 28.1488 262.043 832.457 1219.15 1219.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1010 6.4e-05 1024 215 2528 248832 29.2027 13.439 990.648 416.32 1449.8 1449.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 870 0.000128 1024 120 2720 133632 11.243 6.83008 589.857 209.324 817.38 817.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 0.000512 4096 90 320 36384 6.60909 54.566 209.181 270.403 270.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1730 0.000256 4096 370 736 69312 14.0022 153.555 418.87 586.479 586.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1430 3.2e-05 4096 470 7808 491520 453.795 188.996 16051.1 5477.98 22172.6 22173.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 0.001024 2048 150 224 17856 1.36806 6.38355 52.4202 60.2135 60.2711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1690 3.2e-05 512 330 320 528384 29.0474 13.1301 93.0066 412.273 547.67 547.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 990 0.000512 4096 270 832 29376 6.62426 74.4815 208.873 290.022 290.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 0.000512 4096 430 2656 29376 6.59619 236.929 208.85 452.417 452.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 310 6.4e-05 2048 77 928 79872 96.0101 27.9129 165.033 824.624 1113.77 1113.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1010 6.4e-05 1024 215 2528 245760 29.1195 13.3188 635.599 412.408 1090.63 1090.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 870 0.000128 1024 120 2720 132096 11.2388 6.82256 379.566 208.463 606.218 606.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 0.000512 4096 90 320 36288 6.60582 35.4575 209.215 251.321 251.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1730 0.000256 4096 370 736 69120 13.9971 134.498 418.779 567.327 567.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1430 3.2e-05 4096 470 7808 488448 456.014 189.552 13742.8 5503.66 19892.7 19893.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 0.001024 2048 150 224 17568 1.35696 5.77331 51.9387 59.1108 59.1649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1690 3.2e-05 512 330 320 516096 29.2771 13.0404 77.8619 408.505 528.898 529.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 990 0.000512 4096 270 832 29376 6.63194 64.272 209.528 280.474 280.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 0.000512 4096 430 2656 29376 6.6089 205.514 209.506 421.671 421.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 310 6.4e-05 2048 77 928 73728 96.2769 27.6603 131.737 817.2 1073.06 1073.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1010 6.4e-05 1024 215 2528 239616 29.2557 13.305 536.383 408.697 987.822 987.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 870 0.000128 1024 120 2720 131328 11.1814 6.81056 326.756 207.697 552.573 552.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 0.000512 4096 90 320 36000 6.55165 31.1851 208.329 246.109 246.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1730 0.000256 4096 370 736 69400 13.9964 233.629 418.791 666.468 666.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1430 3.2e-05 4096 470 7808 492800 453.926 188.971 24314.5 5489.43 30447.5 30448.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 0.001024 2048 150 224 17900 1.37011 9.4431 52.2797 63.1341 63.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1690 3.2e-05 512 330 320 544000 28.6352 13.3228 143.318 421.163 606.651 606.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 990 0.000512 4096 270 832 29600 6.64234 113.277 209.554 329.52 329.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 0.000512 4096 430 2656 29600 6.62995 361.389 209.533 577.595 577.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 310 6.4e-05 2048 77 928 83200 96.7074 28.244 258.131 832.851 1216.13 1216.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1010 6.4e-05 1024 215 2528 249600 29.291 13.4907 972.163 416.514 1431.64 1431.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 870 0.000128 1024 120 2720 134400 11.2978 6.84698 581.734 209.471 809.479 809.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 0.000512 4096 90 320 36400 6.61475 53.6543 209.297 269.611 269.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1730 0.000256 4096 370 736 69200 13.994 162.619 418.591 595.257 595.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1430 3.2e-05 4096 470 7808 492800 453.89 188.902 17157.8 5469.39 23270.6 23271.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 0.001024 2048 150 224 17800 1.36451 6.81626 52.3224 60.547 60.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1690 3.2e-05 512 330 320 537600 28.3838 13.1648 99.2894 412.571 553.621 553.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 990 0.000512 4096 270 832 29400 6.62173 78.8623 209.185 294.713 294.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 0.000512 4096 430 2656 29400 6.60061 252.482 209.167 468.291 468.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 310 6.4e-05 2048 77 928 76800 96.8567 27.9613 167.035 825.293 1117.34 1117.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1010 6.4e-05 1024 215 2528 243200 29.4431 13.3491 663.117 412.698 1118.8 1118.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 870 0.000128 1024 120 2720 132800 11.2736 6.84048 401.861 208.701 628.809 628.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 0.000512 4096 90 320 36200 6.59408 37.3497 208.925 252.911 252.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1730 0.000256 4096 370 736 69000 13.975 134.679 417.776 566.482 566.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1430 3.2e-05 4096 470 7808 489600 461.636 190.688 14070.2 5517.65 20240.8 20241.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1350 0.001024 2048 150 224 17700 1.36192 6.11197 52.2865 59.8038 59.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1690 3.2e-05 512 330 320 537600 28.4149 13.1645 82.7303 412.363 536.889 537.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 990 0.000512 4096 270 832 29400 6.63338 65.708 209.584 281.97 282.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 0.000512 4096 430 2656 29400 6.62765 208.902 209.563 425.135 425.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 310 6.4e-05 2048 77 928 76800 96.9156 27.9672 138.593 824.91 1088.57 1088.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1010 6.4e-05 1024 215 2528 240000 29.8612 13.3589 544.238 412.624 1000.27 1000.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 870 0.000128 1024 120 2720 132000 11.1314 6.81574 332.686 206.545 557.311 557.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 0.000512 4096 90 320 36000 6.55645 31.2586 208.255 246.113 246.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1730 0.000256 4096 370 736 69440 14.0008 227.281 419.123 660.455 660.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1430 3.2e-05 4096 470 7808 491008 455.872 189.356 23816.2 5482.58 29944.7 29945.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1350 0.001024 2048 150 224 17920 1.3728 9.30611 52.3756 63.0988 63.1538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1690 3.2e-05 512 330 320 544768 28.8706 13.3608 140.625 418.513 601.581 601.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 990 0.000512 4096 270 832 29568 6.63347 111.751 209.474 327.904 327.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 0.000512 4096 430 2656 29568 6.6177 356.158 209.447 572.267 572.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 310 6.4e-05 2048 77 928 82432 96.9466 28.2972 251.202 836.776 1213.42 1213.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1010 6.4e-05 1024 215 2528 250880 29.2934 13.5127 960.528 418.479 1422 1422.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 870 0.000128 1024 120 2720 133504 11.2641 6.8336 567.959 209.381 795.57 795.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 0.000512 4096 90 320 36400 6.61299 52.6263 209.394 268.676 268.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1730 0.000256 4096 370 736 69216 13.9985 158.665 418.797 591.512 591.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1430 3.2e-05 4096 470 7808 491008 455.436 189.216 16595.1 5488.54 22729 22729.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1350 0.001024 2048 150 224 17696 1.35942 6.66547 52.1082 60.1736 60.2295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1690 3.2e-05 512 330 320 530432 29.0492 13.1723 95.7427 413.955 552.137 552.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 990 0.000512 4096 270 832 29344 6.61504 77.3632 209.019 293.039 293.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 0.000512 4096 430 2656 29344 6.59222 245.528 208.993 461.157 461.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 310 6.4e-05 2048 77 928 78848 96.3424 27.9552 167.762 828.023 1120.27 1120.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1010 6.4e-05 1024 215 2528 243712 29.4578 13.353 648.367 414.135 1105.5 1105.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 870 0.000128 1024 120 2720 132608 11.2716 6.83008 391.421 209.675 619.326 619.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 0.000512 4096 90 320 36288 6.61568 36.7217 209.531 252.912 252.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1730 0.000256 4096 370 736 69216 14.0006 130.204 419.119 563.376 563.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1430 3.2e-05 4096 470 7808 489216 459.006 190.448 13564.1 5534.44 19748.7 19749.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1350 0.001024 2048 150 224 17472 1.35552 5.63414 51.7734 58.8073 58.8623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1690 3.2e-05 512 330 320 537600 29.4834 13.363 79.7618 418.558 541.377 541.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 990 0.000512 4096 270 832 29232 6.62566 63.5205 208.873 279.063 279.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 0.000512 4096 430 2656 29232 6.60144 200.378 208.851 415.872 415.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 310 6.4e-05 2048 77 928 75264 98.874 28.3075 132.027 837.436 1096.84 1096.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1010 6.4e-05 1024 215 2528 247296 29.7337 13.566 541.563 418.777 1003.83 1003.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 870 0.000128 1024 120 2720 131712 11.3456 6.8441 320.815 209.685 548.82 548.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 0.000512 4096 90 320 35952 6.55565 30.0051 208.184 244.787 244.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1730 0.000256 4096 370 736 69360 13.9899 223.128 418.986 656.154 656.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1430 3.2e-05 4096 470 7808 491520 457.153 189.493 23525.1 5485.81 29658.2 29658.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 0.001024 2048 150 224 17880 1.36979 9.16685 52.3162 62.8956 62.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1690 3.2e-05 512 330 320 545280 28.691 13.3443 138.156 417.709 598.114 598.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 990 0.000512 4096 270 832 29520 6.62739 109.593 209.38 325.643 325.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 0.000512 4096 430 2656 29520 6.61056 349.602 209.36 565.615 565.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 310 6.4e-05 2048 77 928 84480 96.543 28.3505 252.986 835.223 1213.29 1213.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1010 6.4e-05 1024 215 2528 249600 29.3767 13.6069 933.84 417.702 1394.71 1394.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 870 0.000128 1024 120 2720 133440 11.2454 6.84442 553.069 208.996 780.282 780.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 0.000512 4096 90 320 36360 6.61094 51.5686 209.335 267.559 267.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1730 0.000256 4096 370 736 69120 13.994 159.591 417.969 591.606 591.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1430 3.2e-05 4096 470 7808 487680 458.536 189.98 16378 5505.97 22533.2 22533.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 0.001024 2048 150 224 17760 1.36317 6.55344 52.2719 60.234 60.2911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1690 3.2e-05 512 330 320 537600 28.3468 13.1482 96.7321 412.263 550.705 550.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 990 0.000512 4096 270 832 29280 6.59654 76.9782 208.554 292.171 292.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 0.000512 4096 430 2656 29280 6.57686 244.003 215.3 465.924 465.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 310 6.4e-05 2048 77 928 76800 96.6328 28.0576 164.274 824.509 1113.66 1113.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1010 6.4e-05 1024 215 2528 245760 29.1423 13.3361 655.27 412.389 1110.33 1110.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 870 0.000128 1024 120 2720 132480 11.2702 6.84285 392.825 208.98 620.051 620.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 0.000512 4096 90 320 36240 6.6121 37.3002 209.149 253.107 253.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1730 0.000256 4096 370 736 69120 13.9981 131.779 419.02 564.851 564.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1430 3.2e-05 4096 470 7808 489600 456.542 189.055 13862.3 5481.13 19989.8 19990.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1350 0.001024 2048 150 224 17640 1.36806 6.13117 52.327 59.871 59.9279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1690 3.2e-05 512 330 320 529920 29.8809 13.3546 79.7008 417.836 540.984 541.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 990 0.000512 4096 270 832 29160 6.59843 63.17 208.762 278.573 278.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 0.000512 4096 430 2656 29160 6.57613 203.085 208.735 418.441 418.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 310 6.4e-05 2048 77 928 80640 97.3977 28.33 143.198 835.945 1105.07 1105.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1010 6.4e-05 1024 215 2528 241920 30.302 13.5188 536.606 418.061 998.678 998.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 870 0.000128 1024 120 2720 132480 11.315 6.84474 326.263 209.342 553.899 554.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 0.000512 4096 90 320 36000 6.57818 30.4282 208.719 245.769 245.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1730 0.000256 4096 370 736 69376 14.0023 224.204 418.862 657.118 657.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1430 3.2e-05 4096 470 7808 493568 452.485 188.502 23352.5 5466.04 29460.2 29460.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 0.001024 2048 150 224 17920 1.37594 9.22858 52.4166 63.0627 63.1213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1690 3.2e-05 512 330 320 540672 29.0234 13.3222 135.923 417.754 596.231 596.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 990 0.000512 4096 270 832 29568 6.64576 109.425 209.557 325.673 325.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 0.000512 4096 430 2656 29568 6.62118 347.501 209.536 563.699 563.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 310 6.4e-05 2048 77 928 81920 96.8162 28.4498 245.101 835.433 1205.99 1206.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1010 6.4e-05 1024 215 2528 249856 29.3179 13.4893 938.775 417.806 1399.58 1399.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 870 0.000128 1024 120 2720 133120 11.2392 6.83008 555.454 209.06 782.715 782.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 0.000512 4096 90 320 36352 6.6089 51.6567 209.213 267.537 267.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1730 0.000256 4096 370 736 69120 14.0039 151.411 418.044 583.51 583.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1430 3.2e-05 4096 470 7808 491520 451.406 188.119 15748.1 5455.63 21843.9 21844.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1350 0.001024 2048 150 224 17664 1.36186 6.47373 52.0558 59.9346 59.9895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1690 3.2e-05 512 330 320 540672 29.0134 13.3222 92.8064 423.872 559.225 559.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 990 0.000512 4096 270 832 29440 6.63642 73.3734 209.493 289.546 289.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 0.000512 4096 430 2656 29440 6.61504 233.953 209.462 450.072 450.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 310 6.4e-05 2048 77 928 81920 96.7556 28.2747 166.695 835.495 1127.4 1127.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1010 6.4e-05 1024 215 2528 245760 29.7829 13.4996 626.412 417.844 1087.72 1087.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 870 0.000128 1024 120 2720 133120 11.2292 6.83008 376.789 209.165 604.142 604.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 0.000512 4096 90 320 36096 6.58138 34.7446 208.456 249.841 249.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1730 0.000256 4096 370 736 69120 13.9995 139.067 419.14 572.258 572.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1430 3.2e-05 4096 470 7808 485376 459.052 189.784 14281.7 5516.57 20447.8 20448.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 0.001024 2048 150 224 17664 1.36922 5.56499 52.45 59.4251 59.4821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1690 3.2e-05 512 330 320 516096 30.011 13.1315 80.2087 412.693 536.26 536.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 990 0.000512 4096 270 832 29184 6.61894 67.5695 209.013 283.246 283.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 0.000512 4096 430 2656 29184 6.58842 213.367 208.992 428.993 429.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 310 6.4e-05 2048 77 928 73728 97.4181 27.9615 137.036 825.694 1088.31 1088.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1010 6.4e-05 1024 215 2528 245760 29.1191 13.4062 565.109 412.938 1020.76 1020.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 870 0.000128 1024 120 2720 129024 11.2109 6.80141 329.924 206.797 554.862 554.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 0.000512 4096 90 320 36096 6.61133 32.4177 209.373 248.46 248.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1730 0.000256 4096 370 720 69728 14.0083 328.944 419.173 762.178 762.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1430 3.2e-05 4096 470 7840 493056 453.329 188.753 18201.6 5477.76 24322.2 24322.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1350 0.001024 2048 150 240 17920 1.37498 7.45677 52.4292 61.3041 61.3622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1690 3.2e-05 512 330 320 546816 28.7758 13.3567 117.08 419.075 578.508 578.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 990 0.000512 4096 270 840 29568 6.61357 165.911 209.492 382.062 382.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 0.000512 4096 430 2680 29600 6.63104 271.478 209.623 487.777 487.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 310 6.4e-05 2048 77 920 80896 97.4808 28.2788 296.863 837.799 1260.62 1260.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1010 6.4e-05 1024 215 2520 251904 29.2587 13.5016 730.694 418.994 1192.64 1192.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 870 0.000128 1024 120 2720 134400 11.2356 6.83072 434.879 209.591 662.674 662.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1130 0.000512 4096 90 320 36512 6.62118 75.0292 209.527 291.222 291.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1730 0.000256 4096 370 720 69696 14.0027 320.054 419.604 753.713 753.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1430 3.2e-05 4096 470 7840 492544 454.844 188.974 11705.5 5491.28 17841.2 17841.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1350 0.001024 2048 150 240 17856 1.37306 4.93651 52.3939 58.7469 58.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1690 3.2e-05 512 330 320 544768 28.7291 13.3243 84.672 418.034 544.974 545.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 990 0.000512 4096 270 840 29504 6.6152 164.734 209.525 380.919 380.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 0.000512 4096 430 2680 29568 6.62528 174.723 209.823 391.215 391.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 310 6.4e-05 2048 77 920 79872 97.5097 28.4701 290.001 836.051 1252.23 1252.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1010 6.4e-05 1024 215 2520 249856 29.3349 13.8568 467.255 424.437 935.074 935.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 870 0.000128 1024 120 2720 134144 11.2629 6.82883 280.542 209.828 508.592 508.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1130 0.000512 4096 90 320 36480 6.61997 75.0613 209.726 291.453 291.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1730 0.000256 4096 370 720 69720 14.0021 359.586 419.235 792.887 792.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1430 3.2e-05 4096 470 7840 492800 455.702 189.227 20829.6 5474.81 26950 26950.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1350 0.001024 2048 150 240 17920 1.37421 8.52547 52.4576 62.4005 62.4579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1690 3.2e-05 512 330 320 547840 28.762 13.3842 119.379 419.051 580.792 580.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 990 0.000512 4096 270 840 29560 6.63494 186.384 209.532 402.596 402.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 0.000512 4096 430 2680 29560 6.61933 311.019 209.479 527.164 527.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 310 6.4e-05 2048 77 920 80640 97.7624 28.3606 339.656 838.055 1304.03 1304.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1010 6.4e-05 1024 215 2520 252160 29.3513 13.5273 826.72 419.131 1288.92 1289.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 870 0.000128 1024 120 2720 134400 11.2855 6.84442 493.493 209.633 721.386 721.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 0.000512 4096 90 320 36520 6.63811 46.0882 209.651 262.421 262.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1730 0.000256 4096 370 720 69680 14.0145 376.321 419.391 809.78 809.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1430 3.2e-05 4096 470 7840 492800 454.78 189.163 13148.6 5477.16 19270.4 19271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1350 0.001024 2048 150 240 17840 1.37216 5.50512 52.3409 59.2622 59.3198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1690 3.2e-05 512 330 320 547840 28.7001 13.3719 76.9014 419.181 538.374 538.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 990 0.000512 4096 270 840 29520 6.63632 184.605 209.488 400.775 400.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 0.000512 4096 430 2680 29520 6.61786 195.149 209.439 411.253 411.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 310 6.4e-05 2048 77 920 79360 97.8574 28.3306 305.602 837.906 1269.9 1270.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1010 6.4e-05 1024 215 2520 250880 29.3849 13.5679 525.212 419.043 987.399 987.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 870 0.000128 1024 120 2720 134400 11.2553 6.84288 315.837 209.646 543.713 543.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 0.000512 4096 90 320 36480 6.64368 29.4811 209.611 245.779 245.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1730 0.000256 4096 370 720 69600 13.9919 370.801 419.261 804.104 804.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1430 3.2e-05 4096 470 7840 491520 457.236 189.502 10684.5 5493.95 16825.8 16826.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1350 0.001024 2048 150 240 17760 1.37043 4.73984 52.2692 58.4247 58.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1690 3.2e-05 512 330 320 545280 28.6822 13.3518 82.2719 417.751 542.271 542.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 990 0.000512 4096 270 840 29400 6.59718 178.206 209.218 394.068 394.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 0.000512 4096 430 2680 29400 6.60634 158.994 209.165 374.807 374.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 310 6.4e-05 2048 77 920 76800 98.5053 28.3423 290.84 835.206 1253.08 1253.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1010 6.4e-05 1024 215 2520 249600 29.3763 13.5127 428.037 424.131 895.246 895.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 870 0.000128 1024 120 2720 133440 11.2405 6.84646 255.475 209 482.694 482.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1130 0.000512 4096 90 320 36360 6.61098 83.9931 209.335 299.982 300.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 1730 0.000256 4096 370 720 69696 14.0063 318.422 419.1 751.581 751.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1430 3.2e-05 4096 470 7840 492288 455.072 189.144 19051.3 5484.68 25180.8 25181.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1350 0.001024 2048 150 240 17904 1.37309 7.73421 52.4285 61.5795 61.6367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1690 3.2e-05 512 330 320 546816 28.6773 13.359 109.972 418.315 570.544 570.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 990 0.000512 4096 270 840 29568 6.64173 159.943 209.579 376.207 376.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 0.000512 4096 430 2680 29568 6.62493 284.821 209.529 501.018 501.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 310 6.4e-05 2048 77 920 79872 97.6019 28.3281 196.112 840.668 1162.9 1163.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1010 6.4e-05 1024 215 2520 251904 29.2364 13.5158 767.301 418.331 1228.58 1228.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 870 0.000128 1024 120 2720 134016 11.2368 6.83418 455.71 209.264 683.175 683.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 0.000512 4096 90 320 36480 6.63542 42.0241 209.439 258.142 258.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1730 0.000256 4096 370 720 69600 13.9974 317.499 419.15 750.698 750.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1430 3.2e-05 4096 470 7840 491520 454.176 188.88 12365.6 5485.33 18494.7 18495.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1350 0.001024 2048 150 240 17856 1.37293 5.27155 52.4627 59.1509 59.2073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1690 3.2e-05 512 330 320 540672 28.7034 13.2746 71.1428 416.627 529.959 530.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 990 0.000512 4096 270 840 29472 6.63552 156.616 209.463 372.756 372.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 0.000512 4096 430 2680 29472 6.6071 184.379 209.419 400.45 400.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 310 6.4e-05 2048 77 920 76800 97.6611 28.2381 262.274 833.049 1221.41 1221.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1010 6.4e-05 1024 215 2520 248832 29.213 13.4396 491.868 416.617 951.321 951.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 870 0.000128 1024 120 2720 133632 11.2474 6.83488 296.252 209.468 523.937 524.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 0.000512 4096 90 320 36384 6.62458 27.6217 209.324 243.613 243.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1730 0.000256 4096 370 720 69552 13.996 318.55 418.904 751.499 751.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1430 3.2e-05 4096 470 7840 490752 458.449 189.988 10190.8 5503.9 16343.8 16344.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1350 0.001024 2048 150 240 17712 1.36579 4.27562 52.1788 57.8627 57.9159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1690 3.2e-05 512 330 320 534528 28.8723 13.2031 58.7935 414.429 515.512 515.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 990 0.000512 4096 270 840 29376 6.63142 158.265 209.093 374.031 374.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 0.000512 4096 430 2680 29376 6.608 151.802 209.05 367.502 367.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 310 6.4e-05 2048 77 920 73728 98.0063 28.0023 250.031 828.61 1204.84 1204.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1010 6.4e-05 1024 215 2520 248832 29.0282 13.4001 407.878 414.402 864.898 865.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 870 0.000128 1024 120 2720 133632 11.1988 6.83827 244.364 208.915 471.447 471.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 0.000512 4096 90 320 36288 6.61536 22.6867 208.959 238.306 238.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1730 0.000256 4096 370 720 69664 13.9959 256.201 419.011 689.264 689.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1430 3.2e-05 4096 470 7840 492800 454.979 189.101 26992.7 5471.32 33108.8 33109.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 0.001024 2048 150 240 17920 1.37229 11.2778 52.497 65.1902 65.2493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1690 3.2e-05 512 330 320 544768 28.9005 13.373 155.328 418.354 616.178 616.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 990 0.000512 4096 270 840 29568 6.63744 127.783 209.653 344.119 344.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 0.000512 4096 430 2680 29568 6.62118 402.144 209.605 618.413 618.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 310 6.4e-05 2048 77 920 80640 97.5667 28.3288 283.29 836.696 1246.08 1246.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1010 6.4e-05 1024 215 2520 250880 29.3623 13.521 1100.02 418.391 1561.49 1561.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 870 0.000128 1024 120 2720 133952 11.2781 6.84083 653.82 209.303 881.367 881.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 0.000512 4096 90 320 36456 6.61338 59.8385 209.378 275.876 275.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 1730 0.000256 4096 370 720 69552 13.9913 494.127 419.054 927.224 927.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1430 3.2e-05 4096 470 7840 491008 455.901 189.379 16978.7 5505.13 23129.7 23130.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1350 0.001024 2048 150 240 17808 1.3712 7.35686 52.3914 61.1629 61.2215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1690 3.2e-05 512 330 320 544768 28.8682 13.368 100.098 418.742 561.287 561.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 990 0.000512 4096 270 840 29456 6.64262 80.6399 209.524 296.852 296.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 0.000512 4096 430 2680 29456 6.61216 255.107 209.48 471.242 471.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 310 6.4e-05 2048 77 920 78848 97.8012 28.3341 174.003 837.531 1137.86 1138.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1010 6.4e-05 1024 215 2520 250880 29.3068 13.5061 686.263 418.805 1148.08 1148.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 870 0.000128 1024 120 2720 133504 11.2603 6.84013 408.945 209.548 636.725 636.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 0.000512 4096 90 320 36400 6.61094 38.3271 209.548 254.547 254.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1730 0.000256 4096 370 720 69552 13.994 494.762 418.97 927.778 927.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1430 3.2e-05 4096 470 7840 491904 454.913 189.012 13877.3 5468.4 19990.4 19990.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1350 0.001024 2048 150 240 17808 1.3783 6.04979 52.4904 59.9616 60.0194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1690 3.2e-05 512 330 320 537600 29.541 13.3746 81.2167 425.027 549.376 549.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 990 0.000512 4096 270 840 29400 6.63933 243.253 209.324 459.262 459.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 0.000512 4096 430 2680 29400 6.60858 207.927 209.277 423.857 423.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 310 6.4e-05 2048 77 920 80640 97.6956 28.335 403.004 836.943 1366.17 1366.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1010 6.4e-05 1024 215 2520 247296 29.7737 13.5295 552.782 418.633 1014.91 1015.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 870 0.000128 1024 120 2720 133056 11.3084 6.84205 331.741 209.429 559.461 559.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 0.000512 4096 90 320 36288 6.61782 31.234 213.705 251.601 251.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1730 0.000256 4096 370 720 69696 14.008 237.134 423.29 674.486 674.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1430 3.2e-05 4096 470 7840 492544 454.421 189.006 24996.8 5535.18 31176.1 31176.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1350 0.001024 2048 150 240 17856 1.37011 10.372 52.8526 64.6374 64.6928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1690 3.2e-05 512 330 320 544768 28.6958 13.3257 145.649 421.756 609.64 609.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 990 0.000512 4096 270 840 29504 6.63546 117.854 211.37 335.903 335.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 0.000512 4096 430 2680 29568 6.6191 374.954 211.67 593.288 593.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 310 6.4e-05 2048 77 920 79872 97.3385 28.279 259.077 843.324 1228.21 1228.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1010 6.4e-05 1024 215 2520 249856 29.2884 13.4858 1001.43 421.754 1466.15 1466.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 870 0.000128 1024 120 2720 134144 11.2606 6.86029 598.885 211.68 828.823 828.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 0.000512 4096 90 320 36480 6.62547 56.0265 211.578 274.272 274.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1730 0.000256 4096 370 720 69632 14.0053 152.581 419.244 585.882 585.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1430 3.2e-05 4096 470 7840 491520 457.618 189.641 15555.5 5498.15 21701.6 21702.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 0.001024 2048 150 240 17792 1.36602 6.86944 52.3513 60.6309 60.6863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1690 3.2e-05 512 330 320 540672 29.0085 13.3348 94.7501 423.913 561.22 561.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 990 0.000512 4096 270 840 29440 6.62938 76.3771 209.351 292.399 292.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 0.000512 4096 430 2680 29440 6.61286 235.303 209.308 451.269 451.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 310 6.4e-05 2048 77 920 77824 97.8687 28.2624 162.299 835.437 1124.06 1124.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1010 6.4e-05 1024 215 2520 249856 29.3201 13.724 613.749 417.813 1074.8 1074.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 870 0.000128 1024 120 2720 133120 11.2358 7.83347 364.651 209.061 592.911 593.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 0.000512 4096 90 320 36352 6.60685 35.8595 209.219 251.728 251.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 1730 0.000256 4096 370 720 69504 14.002 436.838 419.172 870.066 870.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1430 3.2e-05 4096 470 7840 491520 454.391 188.838 12784.7 5484.01 18912.6 18913.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1350 0.001024 2048 150 240 17664 1.36806 5.8241 52.2135 59.4494 59.5067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1690 3.2e-05 512 330 320 528384 29.0658 13.1256 75.0851 412.558 530.044 530.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 990 0.000512 4096 270 840 29376 6.63536 62.1179 209.497 278.296 278.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 0.000512 4096 430 2680 29376 6.60902 192.785 209.452 408.89 408.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 310 6.4e-05 2048 77 920 73728 97.3357 27.9081 125.532 825.28 1076.24 1076.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1010 6.4e-05 1024 215 2520 245760 29.0966 13.3222 495.028 419.219 956.863 957.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 870 0.000128 1024 120 2720 132096 11.2476 6.83152 296.685 208.602 523.498 523.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 0.000512 4096 90 320 36288 6.61219 29.554 209.361 245.584 245.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1730 0.000256 4096 370 720 69624 14.0001 242.24 419.179 675.47 675.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1430 3.2e-05 4096 470 7840 491904 456.962 189.554 25871 5500.27 32018.5 32019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 0.001024 2048 150 240 17856 1.36883 10.5448 52.4061 64.3623 64.4182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1690 3.2e-05 512 330 320 543744 28.7871 13.3483 151.539 417.722 611.604 611.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 990 0.000512 4096 270 840 29520 6.63376 121.358 209.63 337.669 337.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 0.000512 4096 430 2680 29520 6.61485 386.705 209.574 602.936 602.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 310 6.4e-05 2048 77 920 78336 97.8682 28.331 260.983 835.178 1222.55 1222.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1010 6.4e-05 1024 215 2520 251136 29.2557 13.5077 1047.77 417.681 1508.4 1508.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 870 0.000128 1024 120 2720 134208 11.2854 6.84934 624.154 209.734 852.154 852.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 0.000512 4096 90 320 36432 6.61494 57.0286 209.491 273.177 273.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1730 0.000256 4096 370 720 69552 14.0001 158.044 418.91 591.007 591.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1430 3.2e-05 4096 470 7840 490752 458.33 189.992 16636.8 5506.43 22792.2 22792.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 0.001024 2048 150 240 17712 1.35885 6.82544 52.177 60.4018 60.4591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1690 3.2e-05 512 330 320 534528 28.8693 13.2098 95.7107 414.322 552.329 552.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 990 0.000512 4096 270 840 29376 6.62336 78.163 209.165 293.997 294.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 0.000512 4096 430 2680 29376 6.60685 248.293 209.051 463.994 464.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 310 6.4e-05 2048 77 920 73728 97.9189 28.0347 160.404 828.703 1115.25 1115.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1010 6.4e-05 1024 215 2520 248832 29.0186 13.3793 667.263 414.404 1124.25 1124.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 870 0.000128 1024 120 2720 133632 11.2044 6.83949 399.84 208.915 626.93 627.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 0.000512 4096 90 320 36288 6.59491 37.0612 208.959 252.659 252.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1730 0.000256 4096 370 720 69336 13.9899 139.306 422.159 575.507 575.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1430 3.2e-05 4096 470 7840 487296 460.763 190.396 14630.5 5566.64 20849 20849.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 0.001024 2048 150 240 17712 1.36653 6.58035 52.8759 60.866 60.9237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1690 3.2e-05 512 330 320 539136 29.1298 13.354 85.0855 421.475 549.257 549.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 990 0.000512 4096 270 840 29376 6.62832 68.9272 211.499 287.099 287.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 0.000512 4096 430 2680 29376 6.61107 220.059 211.456 438.169 438.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 310 6.4e-05 2048 77 920 76032 98.546 28.3179 146.484 843.027 1116.58 1116.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1010 6.4e-05 1024 215 2520 248832 29.4903 13.52 588.853 428.007 1060.06 1060.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 870 0.000128 1024 120 2720 133056 11.2749 6.85056 351.525 211.109 580.897 581.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 0.000512 4096 90 320 36288 6.6167 32.8275 211.364 250.853 250.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 1730 0.000256 4096 370 720 69408 13.9981 400.795 419.147 833.991 834.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1430 3.2e-05 4096 470 7840 488448 455.342 188.296 13189.5 5519.6 19353.4 19354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1350 0.001024 2048 150 240 17568 1.36192 5.86102 52.2085 59.4721 59.5292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1690 3.2e-05 512 330 320 516096 29.2908 13.0376 73.6759 413.384 529.593 529.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 990 0.000512 4096 270 840 29088 6.57584 196.533 208.451 411.605 411.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 0.000512 4096 430 2680 29088 6.55654 195.897 208.405 410.902 410.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 310 6.4e-05 2048 77 920 64512 98.4646 27.6644 112.258 830.61 1069.18 1069.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1010 6.4e-05 1024 215 2520 239616 29.2774 13.3571 508.802 408.665 960.288 960.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 870 0.000128 1024 120 2720 131328 11.1827 6.81968 310.982 207.69 536.807 536.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 0.000512 4096 90 320 36000 6.57203 29.1994 208.314 244.129 244.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1730 0.000256 4096 370 720 69680 14.0104 228.496 419.246 661.805 661.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1430 3.2e-05 4096 470 7840 492800 454.64 189.188 24191.6 5475.18 30311.3 30311.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 0.001024 2048 150 240 17840 1.37069 9.94099 52.35 63.7054 63.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1690 3.2e-05 512 330 320 547840 28.6978 13.3682 141.668 419.081 603.028 603.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 990 0.000512 4096 270 840 29520 6.63907 113.679 209.521 329.881 329.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 0.000512 4096 430 2680 29520 6.61117 360.679 209.484 576.819 576.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 310 6.4e-05 2048 77 920 79360 97.7733 28.3037 245.949 838.049 1210.26 1210.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1010 6.4e-05 1024 215 2520 250880 29.3813 13.514 969.835 419.129 1432.05 1432.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 870 0.000128 1024 120 2720 134400 11.2489 6.84032 580.024 209.684 807.923 808.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 0.000512 4096 90 320 36480 6.6192 53.4604 209.643 269.767 269.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1730 0.000256 4096 370 720 69600 14.0031 154.555 419.565 588.178 588.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1430 3.2e-05 4096 470 7840 491520 457.107 189.57 16604.8 5504.6 22756.8 22757.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 0.001024 2048 150 240 17760 1.36806 6.78707 52.3906 60.5882 60.6433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1690 3.2e-05 512 330 320 542720 29.0559 13.3551 97.1136 426.004 565.74 565.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 990 0.000512 4096 270 840 29440 6.63437 76.8325 209.687 293.198 293.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 0.000512 4096 430 2680 29440 6.60685 247.122 209.644 463.417 463.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 310 6.4e-05 2048 77 920 76800 98.4134 28.3114 163.032 838.91 1128.86 1129.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1010 6.4e-05 1024 215 2520 250880 29.3246 13.4977 662.743 419.55 1125.31 1125.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 870 0.000128 1024 120 2720 133120 11.1654 6.82128 392.678 208.237 619.033 619.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 0.000512 4096 90 320 36320 6.60925 36.3233 209.379 252.358 252.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1730 0.000256 4096 370 720 69360 13.9942 129.386 418.712 562.145 562.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1430 3.2e-05 4096 470 7840 487680 458.561 189.972 13805.6 5510.1 19964.9 19965.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 0.001024 2048 150 240 17520 1.35578 5.95558 51.9601 59.3148 59.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1690 3.2e-05 512 330 320 537600 28.336 13.1396 80.7102 412.648 535.053 535.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 990 0.000512 4096 270 840 29280 6.63274 64.3605 209.262 280.302 280.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 0.000512 4096 430 2680 29280 6.6008 205.648 209.22 421.514 421.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 310 6.4e-05 2048 77 920 69120 98.4531 27.9882 123.327 825.405 1075.37 1075.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1010 6.4e-05 1024 215 2520 245760 29.1212 13.3347 546.025 412.796 1001.47 1001.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 870 0.000128 1024 120 2720 132480 11.266 6.84422 328.701 209.205 556.152 556.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 0.000512 4096 90 320 36240 6.61094 30.5084 209.383 246.548 246.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1730 0.000256 4096 370 720 69440 14.0084 129.969 419.584 563.615 563.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1430 3.2e-05 4096 470 7840 491520 455.865 188.817 13976.9 5510.56 20132.8 20133.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1350 0.001024 2048 150 240 17600 1.36586 5.5296 52.3919 59.3318 59.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1690 3.2e-05 512 330 320 532480 28.7073 13.1256 77.8624 412.703 532.612 532.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 990 0.000512 4096 270 840 29120 6.59251 64.8294 208.831 280.294 280.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 0.000512 4096 430 2680 29120 6.57779 206.957 208.783 422.372 422.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 310 6.4e-05 2048 77 920 71680 97.9487 28.0575 128.257 825.616 1080.06 1080.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1010 6.4e-05 1024 215 2520 245760 29.1228 13.3273 529.786 412.91 985.33 985.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 870 0.000128 1024 120 2720 130560 11.1535 6.80672 314.652 206.741 539.482 539.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 0.000512 4096 90 320 36160 6.60656 31.4094 209.385 247.443 247.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1730 0.000256 4096 370 720 69600 14.001 214.276 418.898 647.226 647.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1430 3.2e-05 4096 470 7840 491520 454.066 188.928 23129.1 5492.41 29265.2 29265.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 0.001024 2048 150 240 17856 1.37379 9.51808 52.4388 63.3728 63.4283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1690 3.2e-05 512 330 320 540672 28.7158 13.2767 131.89 416.344 590.446 590.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 990 0.000512 4096 270 840 29472 6.63165 108.136 209.353 324.166 324.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 0.000512 4096 430 2680 29472 6.61533 344.058 209.309 560.026 560.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 310 6.4e-05 2048 77 920 76800 97.5737 28.1567 227.156 832.844 1185.92 1186.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1010 6.4e-05 1024 215 2520 248832 29.1932 13.4431 898.199 416.403 1357.43 1357.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 870 0.000128 1024 120 2720 133632 11.2472 6.83014 538.92 209.356 766.486 766.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 0.000512 4096 90 320 36384 6.60816 50.5221 209.215 266.389 266.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1730 0.000256 4096 370 720 69504 13.9972 153.64 419.223 586.914 586.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1430 3.2e-05 4096 470 7840 491520 454.256 188.808 16280.9 5498.53 22423.2 22423.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 0.001024 2048 150 240 17664 1.36378 7.07379 52.2138 60.6947 60.7505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1690 3.2e-05 512 330 320 528384 29.0576 13.1303 91.9814 412.674 547.058 547.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 990 0.000512 4096 270 840 29376 6.63568 76.6251 209.515 292.822 292.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 0.000512 4096 430 2680 29376 6.61827 242.893 209.472 459.028 459.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 310 6.4e-05 2048 77 920 73728 97.3435 27.8876 155.616 825.262 1106.3 1106.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1010 6.4e-05 1024 215 2520 245760 29.104 13.3222 638.346 412.968 1093.93 1094.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 870 0.000128 1024 120 2720 132096 11.2436 6.83318 382.756 208.626 609.594 609.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 0.000512 4096 90 320 36288 6.6103 36.7494 209.379 252.782 252.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1730 0.000256 4096 370 720 69408 14.0018 125.874 419.187 559.114 559.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1430 3.2e-05 4096 470 7840 488448 455.362 188.289 13336.9 5504.17 19485.3 19485.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 0.001024 2048 150 240 17568 1.36246 5.95155 52.2138 59.5721 59.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1690 3.2e-05 512 330 320 516096 29.277 13.0326 74.4746 408.514 525.504 525.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 990 0.000512 4096 270 840 29088 6.57757 63.0595 208.469 278.148 278.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 0.000512 4096 430 2680 29088 6.56179 197.771 208.426 412.803 412.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 310 6.4e-05 2048 77 920 64512 98.4767 27.6844 113.662 823.353 1063.36 1063.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1010 6.4e-05 1024 215 2520 239616 29.2896 13.3635 515.07 408.701 966.614 966.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 870 0.000128 1024 120 2720 131328 11.1617 6.84589 315.078 207.709 540.928 541.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 0.000512 4096 90 320 36000 6.55395 29.7106 208.33 244.638 244.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1730 0.000256 4096 370 720 69120 13.9802 118.52 417.707 550.258 550.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1430 3.2e-05 4096 470 7840 485376 459.025 189.833 12361 5530.26 18540.8 18541.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 0.001024 2048 150 240 17280 1.34758 4.9824 51.642 58.0165 58.0726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1690 3.2e-05 512 330 320 516096 29.989 13.1292 69.6291 412.262 525.221 525.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 990 0.000512 4096 270 840 29184 6.63398 59.2856 209.277 275.24 275.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 0.000512 4096 430 2680 29184 6.61267 185.454 209.227 401.339 401.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 310 6.4e-05 2048 77 920 73728 97.4241 27.9548 121.985 824.821 1072.38 1072.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1010 6.4e-05 1024 215 2520 245760 29.1215 15.4624 495.149 412.507 952.426 952.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 870 0.000128 1024 120 2720 129024 11.2205 6.80307 290.356 206.583 515.094 515.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 0.000512 4096 90 320 36096 6.60698 29.6241 209.132 245.423 245.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1730 0.000256 4096 370 720 69600 14.0016 222.695 418.841 655.592 655.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1430 3.2e-05 4096 470 7840 491200 458.171 189.815 23738.8 5510.68 29898.2 29898.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 0.001024 2048 150 240 17800 1.36755 9.78739 52.2867 63.4867 63.5436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1690 3.2e-05 512 330 320 544000 28.619 13.3201 138.205 416.442 596.803 596.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 990 0.000512 4096 270 840 29500 6.63962 112.207 209.493 328.382 328.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 0.000512 4096 430 2680 29500 6.60998 355.74 209.446 571.841 571.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 310 6.4e-05 2048 77 920 76800 97.9368 28.2623 236.098 832.824 1195.31 1195.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1010 6.4e-05 1024 215 2520 249600 29.2919 13.492 953.056 416.505 1412.54 1412.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 870 0.000128 1024 120 2720 134400 11.2917 6.85149 572.212 209.462 799.951 800.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 0.000512 4096 90 320 36400 6.61299 52.5213 209.293 268.487 268.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1730 0.000256 4096 370 720 69400 13.9798 151.403 418.661 584.098 584.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1430 3.2e-05 4096 470 7840 489600 459.928 190.506 16013.3 5519.2 22183.6 22184.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 0.001024 2048 150 240 17600 1.36397 6.64656 52.0681 60.1214 60.1809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1690 3.2e-05 512 330 320 537600 28.4047 13.1606 92.9933 412.668 547.446 547.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 990 0.000512 4096 270 840 29400 6.63309 75.776 209.67 292.121 292.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 0.000512 4096 430 2680 29400 6.61504 239.111 209.615 455.387 455.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 310 6.4e-05 2048 77 920 70400 98.2736 28.0316 147.297 825.197 1098.99 1099.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1010 6.4e-05 1024 215 2520 243200 29.4426 13.3503 627.977 412.697 1083.66 1083.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 870 0.000128 1024 120 2720 132800 11.275 6.84237 382.442 208.699 609.391 609.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 0.000512 4096 90 320 36200 6.59866 36.2557 208.931 251.846 251.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1730 0.000256 4096 370 720 69300 13.9919 132.721 418.32 565.084 565.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1430 3.2e-05 4096 470 7840 489600 461.624 190.733 14425.3 5516.75 20595 20595.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1350 0.001024 2048 150 240 17400 1.35168 6.37133 51.7516 59.5162 59.5763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1690 3.2e-05 512 330 320 537600 28.4028 13.1705 81.3256 412.283 535.397 535.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 990 0.000512 4096 270 840 29100 6.58653 65.7909 208.418 280.838 280.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 0.000512 4096 430 2680 29100 6.56794 212.111 208.366 427.089 427.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 310 6.4e-05 2048 77 920 67200 99.5363 28.033 124.368 824.772 1076.9 1077.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1010 6.4e-05 1024 215 2520 240000 29.8573 13.3571 538.537 412.487 994.429 994.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 870 0.000128 1024 120 2720 132000 11.1225 6.81914 331.165 206.517 555.754 555.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 0.000512 4096 90 320 36000 6.55437 31.6109 208.213 246.437 246.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1730 0.000256 4096 370 720 69200 13.9936 120.769 418.629 553.443 553.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1430 3.2e-05 4096 470 7840 486400 457.122 189.033 12704.8 5510.83 18862.5 18863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1350 0.001024 2048 150 240 17200 1.34349 5.40672 51.5204 58.3131 58.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1690 3.2e-05 512 330 320 537600 28.3611 13.1495 74.4926 412.664 528.882 529.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 990 0.000512 4096 270 840 29200 6.6376 60.7765 209.646 277.103 277.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 0.000512 4096 430 2680 29200 6.61568 190.764 209.602 407.024 407.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 310 6.4e-05 2048 77 920 64000 99.8513 27.9182 108.645 831.821 1068.43 1068.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1010 6.4e-05 1024 215 2520 243200 29.4073 13.3434 501.914 412.921 957.778 957.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 870 0.000128 1024 120 2720 131200 11.1532 6.81056 302.228 206.802 527.122 527.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 0.000512 4096 90 320 36000 6.59261 29.1595 208.906 244.701 244.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1730 0.000256 4096 370 720 69728 14.0069 383.388 419.527 816.976 817.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1430 3.2e-05 4096 470 7824 493056 452.936 188.73 19581.8 5475.92 25700 25700.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1350 0.001024 2048 150 240 17920 1.37658 8.14115 52.4727 62.0319 62.0912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1690 3.2e-05 512 330 336 548864 28.605 13.7643 136.097 419.338 598.016 598.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 990 0.000512 4096 270 864 29312 6.62429 192.725 214.413 413.807 413.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 0.000512 4096 430 2688 29568 6.62803 294.209 209.771 510.653 510.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 310 6.4e-05 2048 77 912 79872 97.5877 28.3507 312.094 838.601 1276.83 1277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1010 6.4e-05 1024 215 2544 250880 29.3214 13.4969 789.664 419.342 1252.02 1252.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 870 0.000128 1024 120 2736 134400 11.223 6.83123 469.402 209.768 697.354 697.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1130 0.000512 4096 90 336 36384 6.61606 90.2659 209.682 306.608 306.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1730 0.000256 4096 370 720 69696 14.01 384.674 419.523 818.261 818.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1430 3.2e-05 4096 470 7824 492544 454.6 189.017 12465.7 5482.75 18592.7 18593.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1350 0.001024 2048 150 240 17856 1.37331 5.34323 52.3862 59.1449 59.2053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1690 3.2e-05 512 330 336 544768 28.7255 13.3238 97.7502 417.982 557.999 558.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 990 0.000512 4096 270 864 29248 6.61082 192.727 209.571 408.954 409.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 0.000512 4096 430 2688 29504 6.62294 187.722 209.602 403.99 404.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 310 6.4e-05 2048 77 912 77824 97.9157 28.2542 299.78 835.965 1262.11 1262.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1010 6.4e-05 1024 215 2544 249856 29.3155 13.4902 506.75 418.01 967.76 967.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 870 0.000128 1024 120 2736 134144 11.246 6.87114 305.006 209.803 533.058 533.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1130 0.000512 4096 90 336 36352 6.61379 89.9593 209.681 306.3 306.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1730 0.000256 4096 370 720 69600 13.9955 381.79 418.841 814.678 814.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1430 3.2e-05 4096 470 7824 491520 453.982 188.927 10301.6 5504.42 16449.5 16450.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1350 0.001024 2048 150 240 17856 1.37421 13.9626 52.4348 67.812 67.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1690 3.2e-05 512 330 336 540672 28.8354 13.2777 217.665 428.928 688.923 689.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 990 0.000512 4096 270 864 29184 6.61094 191.631 209.234 407.519 407.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1280 0.000512 4096 430 2688 29472 6.62323 154.714 209.428 370.809 370.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 310 6.4e-05 2048 77 912 76800 97.6831 28.1559 293.096 832.479 1251.61 1251.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1010 6.4e-05 1024 215 2544 248832 29.1991 13.4444 414.322 416.338 873.497 873.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 870 0.000128 1024 120 2736 133632 11.2406 6.83475 248.694 209.329 476.234 476.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1130 0.000512 4096 90 336 36288 6.61178 89.5386 209.34 305.535 305.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1730 0.000256 4096 370 720 69720 14.0024 321.304 419.232 754.593 754.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1430 3.2e-05 4096 470 7824 493440 454.253 189.037 18990.1 5484.96 25119.1 25119.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1350 0.001024 2048 150 240 17920 1.37594 7.71072 52.4597 61.5869 61.6421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1690 3.2e-05 512 330 336 547840 28.755 13.383 117.068 419.049 578.468 578.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 990 0.000512 4096 270 864 29280 6.63936 163.633 214.113 384.432 384.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 0.000512 4096 430 2688 29560 6.61731 284.825 209.626 501.114 501.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 310 6.4e-05 2048 77 912 79360 98.1249 28.3525 295.553 858.13 1280.36 1280.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1010 6.4e-05 1024 215 2544 250880 29.4398 13.5854 766.547 419.068 1228.82 1228.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 870 0.000128 1024 120 2736 134400 11.2879 6.84944 460.193 209.628 688.09 688.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 0.000512 4096 90 336 36360 6.63693 43.8808 209.454 260.017 260.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1730 0.000256 4096 370 720 69680 14.0141 320.521 419.475 754.062 754.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1430 3.2e-05 4096 470 7824 492800 454.185 189.186 12342.6 5478.09 18464.7 18465.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1350 0.001024 2048 150 240 17840 1.36973 5.2736 52.3828 59.0699 59.1257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1690 3.2e-05 512 330 336 547840 28.6668 13.3693 76.384 419.42 538.049 538.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 990 0.000512 4096 270 864 29200 6.62918 163.281 211.71 381.664 381.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 0.000512 4096 430 2688 29520 6.62323 184.984 209.748 401.398 401.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 310 6.4e-05 2048 77 912 79360 97.921 28.3374 272.82 838.536 1237.8 1237.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1010 6.4e-05 1024 215 2544 250880 29.3562 13.6586 498.127 419.363 960.692 960.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 870 0.000128 1024 120 2736 134400 11.2565 6.84851 298.588 209.799 526.62 526.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 0.000512 4096 90 336 36320 6.64246 28.8207 209.572 245.078 245.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1730 0.000256 4096 370 720 69600 13.9936 320.623 419.16 753.829 753.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1430 3.2e-05 4096 470 7824 491520 457.194 189.541 10094.8 5482.55 16224.8 16225.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1350 0.001024 2048 150 240 17760 1.3664 4.26714 52.2322 57.9089 57.9664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1690 3.2e-05 512 330 336 545280 28.6824 13.3878 80.3402 417.428 540.053 540.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 990 0.000512 4096 270 864 29160 6.61299 162.445 209.219 378.32 378.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 0.000512 4096 430 2688 29400 6.60685 151.461 209.168 367.28 367.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 310 6.4e-05 2048 77 912 76800 98.535 28.3033 259.395 834.594 1221.02 1221.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1010 6.4e-05 1024 215 2544 249600 29.3939 13.609 409.253 417.398 869.842 869.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 870 0.000128 1024 120 2736 133440 11.2446 6.84032 244.124 208.916 471.252 471.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1130 0.000512 4096 90 336 36240 6.61645 76.8781 209.207 292.746 292.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 1730 0.000256 4096 370 720 69696 14.0068 467.151 419.437 900.649 900.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1430 3.2e-05 4096 470 7824 493056 452.898 188.783 26264.1 5468.2 32374.7 32375.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1350 0.001024 2048 150 240 17904 1.37229 10.9311 52.4709 64.8179 64.8725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1690 3.2e-05 512 330 336 546816 28.6568 13.3585 160.902 418.657 621.796 621.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 990 0.000512 4096 270 864 29280 6.63411 126.876 209.662 343.218 343.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 0.000512 4096 430 2688 29520 6.6175 393.128 209.606 609.396 609.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 310 6.4e-05 2048 77 912 78336 98.0165 28.2829 263.422 837.166 1227.08 1227.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1010 6.4e-05 1024 215 2544 250368 29.3599 13.7506 1080.77 418.683 1542.76 1542.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 870 0.000128 1024 120 2736 134016 11.2409 6.84032 645.109 209.444 872.769 872.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 0.000512 4096 90 336 36384 6.62579 61.1697 209.776 277.63 277.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1730 0.000256 4096 370 720 69600 13.9976 467.526 419.107 900.685 900.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1430 3.2e-05 4096 470 7824 491520 453.84 188.889 16458.9 5494.96 22597.2 22597.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1350 0.001024 2048 150 240 17856 1.37043 6.85386 52.4616 60.7289 60.7846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1690 3.2e-05 512 330 336 540672 28.6988 13.2817 102.545 416.547 561.283 561.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 990 0.000512 4096 270 864 29184 6.62957 235.201 209.371 451.245 451.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 0.000512 4096 430 2688 29472 6.61907 247.441 209.56 463.662 463.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 310 6.4e-05 2048 77 912 76800 97.5997 28.1309 352.358 833.01 1311.28 1311.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1010 6.4e-05 1024 215 2544 248832 29.19 15.4399 667.08 416.605 1128.5 1128.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 870 0.000128 1024 120 2736 133632 11.2401 6.83293 399.888 209.462 627.55 627.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 0.000512 4096 90 336 36288 6.6304 38.0348 209.472 254.178 254.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1730 0.000256 4096 370 720 69552 13.9984 467.24 418.837 900.129 900.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1430 3.2e-05 4096 470 7824 493056 453.96 188.905 13399.9 5466.58 19510.1 19510.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1350 0.001024 2048 150 240 17712 1.36758 5.964 52.1707 59.545 59.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1690 3.2e-05 512 330 336 534528 28.8561 13.1973 82.7886 414.388 539.45 539.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 990 0.000512 4096 270 864 29088 6.62 240.786 208.97 456.424 456.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 0.000512 4096 430 2688 29376 6.61094 199.78 209.166 415.6 415.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 310 6.4e-05 2048 77 912 73728 97.9779 28.0041 344.067 828.486 1298.72 1298.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1010 6.4e-05 1024 215 2544 244224 29.5022 13.383 531.25 414.448 988.774 988.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 870 0.000128 1024 120 2736 133632 11.213 6.83757 324.481 208.892 551.56 551.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 0.000512 4096 90 336 36288 6.64717 30.8638 209.596 247.152 247.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1730 0.000256 4096 370 720 69504 13.9963 467.153 419.223 900.427 900.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1430 3.2e-05 4096 470 7824 491520 454.284 188.801 11251.5 5480.25 17375.5 17376.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1350 0.001024 2048 150 240 17664 1.36502 4.67962 52.2178 58.3028 58.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1690 3.2e-05 512 330 336 528384 29.0399 13.1233 69.6147 412.612 524.602 524.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 990 0.000512 4096 270 864 28992 6.60934 233.683 208.904 449.242 449.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 0.000512 4096 430 2688 29376 6.61843 169.213 209.624 385.502 385.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 310 6.4e-05 2048 77 912 73728 97.4309 27.9656 320.555 825.372 1271.51 1271.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1010 6.4e-05 1024 215 2544 245760 29.0919 13.3181 453.497 412.733 908.827 908.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 870 0.000128 1024 120 2736 132096 11.2415 6.83008 271.789 208.624 498.61 498.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 0.000512 4096 90 336 36096 6.60922 26.6158 209.017 242.287 242.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1730 0.000256 4096 370 720 69664 13.992 228.844 418.994 661.881 661.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1430 3.2e-05 4096 470 7824 492800 455.043 189.107 24154.2 5471.39 30270.4 30270.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 0.001024 2048 150 240 17920 1.37414 10.0832 52.4979 63.9978 64.0532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1690 3.2e-05 512 330 336 544768 28.9007 13.3732 149.104 418.418 610.013 610.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 990 0.000512 4096 270 864 29288 6.6481 116.431 209.583 332.703 332.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 0.000512 4096 430 2688 29512 6.61677 361.363 209.435 577.456 577.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 310 6.4e-05 2048 77 912 78848 97.9803 28.367 245.828 836.56 1208.92 1209.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1010 6.4e-05 1024 215 2544 249088 29.5473 13.5336 992.785 418.387 1454.45 1454.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 870 0.000128 1024 120 2736 133952 11.2654 6.84032 594.714 209.289 822.237 822.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 0.000512 4096 90 336 36344 6.61718 55.913 209.441 272.014 272.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1730 0.000256 4096 370 720 69552 13.9957 147.075 419.067 580.192 580.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1430 3.2e-05 4096 470 7824 491008 455.808 189.346 15250.9 5489.08 21385.8 21386.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1350 0.001024 2048 150 240 17808 1.36608 6.39795 52.3911 60.1972 60.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1690 3.2e-05 512 330 336 544768 28.861 13.365 98.8462 418.746 560.032 560.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 990 0.000512 4096 270 864 29232 6.64896 74.9357 209.767 291.391 291.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 0.000512 4096 430 2688 29456 6.61437 229.741 209.624 446.021 446.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 310 6.4e-05 2048 77 912 78848 97.799 28.373 156.314 837.448 1120.13 1120.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1010 6.4e-05 1024 215 2544 247296 29.712 13.5078 619.383 418.816 1081.6 1081.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 870 0.000128 1024 120 2736 133504 11.2556 6.8384 373.002 209.547 600.774 600.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 0.000512 4096 90 336 36288 6.61382 36.1616 209.623 252.444 252.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1730 0.000256 4096 370 720 69552 13.994 422.922 419.264 856.23 856.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1430 3.2e-05 4096 470 7824 491904 454.946 189.004 12618.1 5480.29 18742.9 18743.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1350 0.001024 2048 150 240 17808 1.37782 5.30224 52.5312 59.2521 59.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1690 3.2e-05 512 330 336 537600 29.5269 13.3829 79.7843 418.748 541.655 541.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 990 0.000512 4096 270 864 29064 6.61709 213.686 209.126 429.47 429.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 0.000512 4096 430 2688 29400 6.61994 190.303 209.572 406.539 406.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 310 6.4e-05 2048 77 912 75264 99.0067 28.335 328.21 837.496 1293.23 1293.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1010 6.4e-05 1024 215 2544 247296 29.7953 13.5638 507.549 418.791 969.885 970.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 870 0.000128 1024 120 2736 133056 11.3083 6.84176 307.231 209.578 535.088 535.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 0.000512 4096 90 336 36120 6.62112 30.3452 208.976 245.987 246.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1730 0.000256 4096 370 720 69440 13.9994 424.059 418.66 856.772 856.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1430 3.2e-05 4096 470 7824 491008 455.363 189.222 11369.7 5492.44 17507.4 17507.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1350 0.001024 2048 150 240 17696 1.36742 4.78077 52.3421 58.5324 58.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1690 3.2e-05 512 330 336 530432 29.0708 13.1703 71.0448 413.622 527.117 527.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 990 0.000512 4096 270 864 29120 6.64787 214.369 209.574 430.636 430.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 0.000512 4096 430 2688 29344 6.61587 171.242 209.424 387.327 387.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 310 6.4e-05 2048 77 912 71680 98.0571 27.982 306.763 827.33 1260.32 1260.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1010 6.4e-05 1024 215 2544 243712 29.485 13.3477 451.959 413.76 908.741 908.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 870 0.000128 1024 120 2736 132608 11.2832 6.83171 275.102 209.502 502.846 502.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 0.000512 4096 90 336 36064 6.61226 27.0566 208.824 242.536 242.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1730 0.000256 4096 370 720 69696 14.006 221.825 419.179 655.062 655.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1430 3.2e-05 4096 470 7824 492544 454.485 189.065 23142.1 5489.88 29276.2 29276.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1350 0.001024 2048 150 240 17856 1.36608 9.81197 52.3441 63.5641 63.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1690 3.2e-05 512 330 336 544768 28.7039 13.3284 148.495 422.018 612.765 612.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 990 0.000512 4096 270 864 29248 6.63757 113.197 209.402 329.277 329.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 0.000512 4096 430 2688 29504 6.62118 348.145 209.422 564.233 564.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 310 6.4e-05 2048 77 912 77824 97.7991 28.3129 233.948 835.149 1195.4 1195.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1010 6.4e-05 1024 215 2544 249856 29.3153 13.4868 938.261 417.674 1398.93 1399.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 870 0.000128 1024 120 2736 134144 11.2494 6.83411 561.093 209.64 788.95 789.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 0.000512 4096 90 336 36352 6.62352 54.7751 209.51 270.952 270.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1730 0.000256 4096 370 720 69632 14.0048 144.967 419.243 578.267 578.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1430 3.2e-05 4096 470 7824 491520 457.556 189.643 14773.3 5498.52 20919.6 20920.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1350 0.001024 2048 150 240 17792 1.36669 6.63757 52.3491 60.3978 60.4564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1690 3.2e-05 512 330 336 540672 29.0077 13.3202 94.0526 417.735 554.329 554.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 990 0.000512 4096 270 864 29184 6.63779 73.6626 215.652 295.998 296.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 0.000512 4096 430 2688 29440 6.62368 224.091 209.454 440.212 440.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 310 6.4e-05 2048 77 912 77824 97.8285 28.29 152.557 835.443 1114.31 1114.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1010 6.4e-05 1024 215 2544 249856 29.2973 13.4959 596.063 417.812 1056.86 1057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 870 0.000128 1024 120 2736 133120 11.2427 6.8279 353.734 209.062 580.997 581.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 0.000512 4096 90 336 36224 6.61274 36.1023 209.197 251.957 252.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1730 0.000256 4096 370 720 69504 13.9978 122.261 419.24 555.55 555.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1430 3.2e-05 4096 470 7824 491520 454.327 188.84 12287.9 5480.35 18412.1 18412.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1350 0.001024 2048 150 240 17664 1.36192 5.39853 52.22 59.0237 59.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1690 3.2e-05 512 330 336 528384 29.0607 13.1297 77.9162 412.619 532.942 533.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 990 0.000512 4096 270 864 28992 6.61459 61.2468 208.912 276.814 276.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 0.000512 4096 430 2688 29376 6.62221 187.277 209.621 403.561 403.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 310 6.4e-05 2048 77 912 73728 97.3712 27.9192 121.542 825.278 1072.3 1072.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1010 6.4e-05 1024 215 2544 245760 29.0918 13.3186 476.082 412.739 931.422 931.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 870 0.000128 1024 120 2736 132096 11.2468 6.82813 285.52 208.632 512.354 512.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 0.000512 4096 90 336 36096 6.5961 30.5093 209.02 246.169 246.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 1730 0.000256 4096 370 720 69376 14.0019 381.186 418.877 814.119 814.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1430 3.2e-05 4096 470 7824 487424 458.556 190.036 10742.7 5544.66 16936.6 16937.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1350 0.001024 2048 150 240 17664 1.37251 5.3823 52.3908 59.1894 59.2456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1690 3.2e-05 512 330 336 540672 29.0279 13.3281 70.5971 418.147 531.313 531.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 990 0.000512 4096 270 864 28928 6.61373 191.488 208.913 407.06 407.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 0.000512 4096 430 2688 29184 6.59046 164.096 208.937 379.666 379.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 310 6.4e-05 2048 77 912 73728 99.0068 28.2945 289.744 836.539 1253.77 1253.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1010 6.4e-05 1024 215 2544 245760 29.802 13.4898 418.242 418.31 880.032 880.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 870 0.000128 1024 120 2736 133120 11.2578 6.83008 253.441 209.404 481.063 481.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 0.000512 4096 90 336 36096 6.63552 26.862 209.371 242.912 242.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1730 0.000256 4096 370 720 69624 14.0006 218.43 418.734 651.215 651.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1430 3.2e-05 4096 470 7824 493056 454.433 188.908 23463 5475.4 29582.4 29582.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1350 0.001024 2048 150 240 17856 1.36976 9.79373 52.3481 63.5551 63.6109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1690 3.2e-05 512 330 336 543744 28.7785 13.353 145.448 417.203 604.999 605.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 990 0.000512 4096 270 864 29232 6.63056 111.698 209.304 327.675 327.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 0.000512 4096 430 2688 29520 6.62714 352.538 209.506 568.717 568.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 310 6.4e-05 2048 77 912 78336 97.861 28.4733 231.689 834.287 1192.5 1192.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1010 6.4e-05 1024 215 2544 248832 29.4676 13.5043 932.904 417.229 1393.29 1393.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 870 0.000128 1024 120 2736 134208 11.2796 6.84237 561.802 209.508 789.561 789.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 0.000512 4096 90 336 36360 6.62179 54.3437 209.547 270.555 270.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1730 0.000256 4096 370 720 69552 13.9944 151.122 419.173 584.34 584.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1430 3.2e-05 4096 470 7824 493056 453.936 188.986 16109.3 5478.5 22231.4 22231.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1350 0.001024 2048 150 240 17712 1.36397 7.0065 52.2136 60.6256 60.6824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1690 3.2e-05 512 330 336 534528 28.8706 13.2025 98.2981 423.58 564.167 564.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 990 0.000512 4096 270 864 29088 6.61568 76.5252 211.774 294.958 295.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 0.000512 4096 430 2688 29376 6.61213 239.318 209.339 455.313 455.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 310 6.4e-05 2048 77 912 73728 97.9136 28.0028 150.943 829.174 1106.23 1106.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1010 6.4e-05 1024 215 2544 244224 29.4872 13.3793 632.405 414.68 1090.14 1090.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 870 0.000128 1024 120 2736 133632 11.2031 6.83421 386.511 209.049 613.725 613.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 0.000512 4096 90 336 36288 6.62816 36.8908 209.771 253.335 253.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1730 0.000256 4096 370 720 69336 13.9965 127.596 418.453 560.098 560.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1430 3.2e-05 4096 470 7824 490752 454.477 188.713 13608.4 5460.1 19712.3 19712.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1350 0.001024 2048 150 240 17712 1.36806 6.21574 52.4141 60.0421 60.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1690 3.2e-05 512 330 336 539136 29.1494 13.3499 83.9288 424.229 550.87 551.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 990 0.000512 4096 270 864 28944 6.59318 65.0506 208.779 280.468 280.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 0.000512 4096 430 2688 29376 6.62733 203.964 209.757 420.392 420.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 310 6.4e-05 2048 77 912 76032 98.5793 28.3533 132.191 835.652 1094.97 1095.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1010 6.4e-05 1024 215 2544 248832 29.4794 13.5073 547.71 417.921 1008.81 1008.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 870 0.000128 1024 120 2736 133056 11.2819 6.84682 327.045 209.173 554.48 554.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 0.000512 4096 90 336 36072 6.59251 32.4294 209.017 248.085 248.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1730 0.000256 4096 370 720 69408 14.0026 129.671 419.223 562.947 563.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1430 3.2e-05 4096 470 7824 488448 455.389 188.273 13551.8 5498.75 19694.9 19695.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1350 0.001024 2048 150 240 17568 1.36432 6.08688 52.2233 59.7164 59.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1690 3.2e-05 512 330 336 516096 29.2988 13.0296 79.8343 408.565 530.941 531.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 990 0.000512 4096 270 864 28800 6.5728 65.6064 208.394 280.619 280.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 0.000512 4096 430 2688 29088 6.56192 203.389 208.595 418.59 418.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 310 6.4e-05 2048 77 912 64512 98.4886 27.7087 113.766 817.287 1057.44 1057.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1010 6.4e-05 1024 215 2544 239616 29.2844 13.2548 527.999 408.736 979.469 979.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 870 0.000128 1024 120 2736 131328 11.1834 6.87894 323.26 207.725 549.182 549.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 0.000512 4096 90 336 36000 6.58906 31.7093 209.019 247.377 247.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1730 0.000256 4096 370 720 69680 14.0143 216.343 419.529 649.94 649.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1430 3.2e-05 4096 470 7824 492800 454.117 189.167 23200 5484.22 29328.1 29328.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1350 0.001024 2048 150 240 17840 1.36806 9.57859 52.3839 63.3743 63.4296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1690 3.2e-05 512 330 336 547840 28.6942 13.374 142.381 419.437 604.099 604.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 990 0.000512 4096 270 864 29200 6.62938 110.609 209.407 326.688 326.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 0.000512 4096 430 2688 29520 6.62429 347.964 209.777 564.408 564.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 310 6.4e-05 2048 77 912 79360 97.7843 28.3258 231.295 838.629 1196.22 1196.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1010 6.4e-05 1024 215 2544 250880 29.385 13.5137 913.711 419.414 1376.22 1376.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 870 0.000128 1024 120 2736 134400 11.2465 6.84506 547.193 209.827 775.248 775.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 0.000512 4096 90 336 36320 6.61402 53.1378 209.601 269.412 269.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1730 0.000256 4096 370 720 69600 14.0075 154.514 419.234 587.808 587.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1430 3.2e-05 4096 470 7824 491520 456.899 189.641 16343.7 5499.94 22490.8 22491.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1350 0.001024 2048 150 240 17760 1.36662 7.13322 52.3476 60.8921 60.9503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1690 3.2e-05 512 330 336 542720 29.0506 13.3537 100.758 419.125 562.505 562.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 990 0.000512 4096 270 864 29120 6.63347 78.479 209.253 294.409 294.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 0.000512 4096 430 2688 29440 6.62528 245.117 209.623 461.41 461.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 310 6.4e-05 2048 77 912 76800 98.4457 28.3724 160.16 838.253 1125.42 1125.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1010 6.4e-05 1024 215 2544 250880 29.3335 13.5004 660.883 419.22 1123.12 1123.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 870 0.000128 1024 120 2736 133120 11.1667 6.81802 391.524 208.072 617.715 617.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 0.000512 4096 90 336 36160 6.60454 38.5773 209.026 254.268 254.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1730 0.000256 4096 370 720 69360 13.9899 126.573 418.303 558.919 558.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1430 3.2e-05 4096 470 7824 487680 458.509 190.031 13425.2 5504.82 19579.3 19579.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 0.001024 2048 150 240 17520 1.35782 6.0135 51.9091 59.3227 59.3797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1690 3.2e-05 512 330 336 537600 28.333 13.1472 83.539 412.245 537.48 537.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 990 0.000512 4096 270 864 29040 6.62941 65.5596 209.222 281.458 281.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 0.000512 4096 430 2688 29280 6.60992 201.368 209.158 417.18 417.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 310 6.4e-05 2048 77 912 69120 98.4403 28.1576 119.671 824.625 1071.09 1071.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1010 6.4e-05 1024 215 2544 245760 29.1174 13.3344 536.221 412.401 991.263 991.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 870 0.000128 1024 120 2736 132480 11.2616 6.83622 323.174 209.01 550.416 550.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 0.000512 4096 90 336 36000 6.56627 31.9201 208.565 247.109 247.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1730 0.000256 4096 370 720 69440 14.0081 118.618 419.481 552.159 552.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1430 3.2e-05 4096 470 7824 491520 455.841 188.819 12500.5 5503.66 18649.5 18650
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1350 0.001024 2048 150 240 17600 1.36397 5.94346 52.3853 59.736 59.7938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1690 3.2e-05 512 330 336 532480 28.7298 13.1285 76.9807 412.653 531.707 531.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 990 0.000512 4096 270 864 28800 6.58605 59.4043 208.52 274.555 274.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 0.000512 4096 430 2688 29120 6.58781 186.343 208.884 401.859 401.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 310 6.4e-05 2048 77 912 71680 97.9318 27.9484 116.001 825.445 1067.52 1067.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1010 6.4e-05 1024 215 2544 245760 29.1288 13.3233 499.415 412.813 954.864 955.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 870 0.000128 1024 120 2736 130560 11.1598 6.79578 296.645 206.688 521.427 521.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 0.000512 4096 90 336 35840 6.55648 29.7864 208.287 244.688 244.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1730 0.000256 4096 370 750 69376 14.0001 392.635 419.516 826.205 826.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1430 3.2e-05 4096 470 7850 492544 453.925 188.986 20616.3 5491.47 26751.3 26751.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1350 0.001024 2048 150 250 17856 1.37504 8.93542 52.4852 62.8388 62.8957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1690 3.2e-05 512 330 350 544768 28.9258 13.3453 144.3 419.341 606.123 606.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 990 0.000512 4096 270 850 29472 6.62662 181.344 209.76 397.776 397.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 0.000512 4096 430 2700 29504 6.62067 309.76 209.656 526.08 526.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 310 6.4e-05 2048 77 900 82944 96.9198 28.3109 331.53 838.609 1295.56 1295.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1010 6.4e-05 1024 215 2550 248832 29.5427 13.5076 818.551 419.349 1281.14 1281.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 870 0.000128 1024 120 2750 134400 11.2234 6.82803 495.31 209.771 723.263 723.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1130 0.000512 4096 90 350 36288 6.62624 89.8272 209.771 306.269 306.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1730 0.000256 4096 370 750 69312 13.9927 392.109 419.55 825.704 825.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1430 3.2e-05 4096 470 7850 492544 454.54 188.99 13053 5484 19181.2 19181.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1350 0.001024 2048 150 250 17792 1.37011 5.7897 52.394 59.5958 59.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1690 3.2e-05 512 330 350 540672 29.0167 13.3319 103.39 418.068 564.02 564.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 990 0.000512 4096 270 850 29440 6.6279 180.863 209.761 397.295 397.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 0.000512 4096 430 2700 29440 6.61466 196.153 209.567 412.382 412.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 310 6.4e-05 2048 77 900 81920 96.8019 28.2644 319.397 835.962 1280.61 1280.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1010 6.4e-05 1024 215 2550 247808 29.5482 13.4849 522.932 418.018 984.168 984.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 870 0.000128 1024 120 2750 134144 11.2604 6.82803 316.927 209.811 544.951 545.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1130 0.000512 4096 90 350 36224 6.62064 90.0132 209.588 306.263 306.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1730 0.000256 4096 370 750 69312 13.9993 390.513 419.51 824.073 824.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1430 3.2e-05 4096 470 7850 491520 453.957 188.965 10673.8 5483.72 16801.1 16801.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1350 0.001024 2048 150 250 17760 1.3705 14.4366 52.3875 68.2356 68.2917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1690 3.2e-05 512 330 350 540672 28.7388 13.2792 113.832 416.801 572.863 573.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 990 0.000512 4096 270 850 29376 6.61421 180.023 209.585 396.267 396.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1280 0.000512 4096 430 2700 29376 6.60774 159.573 209.31 375.534 375.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 310 6.4e-05 2048 77 900 79872 96.8756 28.1496 309.044 833.155 1267.42 1267.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1010 6.4e-05 1024 215 2550 245760 29.5371 13.4477 425.537 416.678 885.387 885.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 870 0.000128 1024 120 2750 133632 11.2411 6.82704 257.754 209.503 485.459 485.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1130 0.000512 4096 90 350 36192 6.61709 89.1626 209.588 305.412 305.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1730 0.000256 4096 370 750 69360 13.9965 334.006 419.416 767.473 767.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1430 3.2e-05 4096 470 7850 492160 457.073 189.61 19073.4 5496.7 25217.5 25218.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1350 0.001024 2048 150 250 17840 1.37421 8.09002 52.4454 61.9524 62.0111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1690 3.2e-05 512 330 350 545280 28.9569 13.3857 122.261 419.284 584.108 584.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 990 0.000512 4096 270 850 29440 6.64189 162.853 209.604 379.143 379.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 0.000512 4096 430 2700 29520 6.62333 286.651 209.759 503.079 503.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 310 6.4e-05 2048 77 900 83200 97.2094 28.3571 304.314 842.585 1272.66 1272.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1010 6.4e-05 1024 215 2550 249600 29.5868 13.527 771.953 419.308 1234.57 1234.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 870 0.000128 1024 120 2750 134400 11.2822 6.85078 462.998 209.746 691.009 691.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 0.000512 4096 90 350 36280 6.64445 45.9776 209.747 262.414 262.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1730 0.000256 4096 370 750 69280 13.9937 332.716 418.893 765.656 765.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1430 3.2e-05 4096 470 7850 491520 457.918 189.832 12230.9 5501.6 18380.9 18381.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1350 0.001024 2048 150 250 17760 1.36634 5.41485 52.3008 59.1249 59.1831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1690 3.2e-05 512 330 350 542720 29.0798 13.3763 78.1171 419.21 539.998 540.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 990 0.000512 4096 270 850 29360 6.6353 161.614 209.236 377.528 377.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 0.000512 4096 430 2700 29440 6.61462 183.142 209.391 399.19 399.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 310 6.4e-05 2048 77 900 81920 97.3291 28.3358 273.499 837.927 1237.27 1237.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1010 6.4e-05 1024 215 2550 248320 29.6821 13.5476 491.31 425.283 960.009 960.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 870 0.000128 1024 120 2750 134400 11.2495 6.8655 297.62 209.654 525.52 525.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 0.000512 4096 90 350 36240 6.64166 29.7699 209.588 246.042 246.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1730 0.000256 4096 370 750 69240 13.9883 333.462 419.215 766.721 766.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1430 3.2e-05 4096 470 7850 491520 457.265 189.495 10206.5 5485.93 16339.8 16340.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1350 0.001024 2048 150 250 17760 1.37382 4.45843 52.4472 58.3204 58.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1690 3.2e-05 512 330 350 537600 29.2937 13.3484 67.9553 417.745 528.556 528.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 990 0.000512 4096 270 850 29280 6.62 160.801 209.175 376.64 376.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 0.000512 4096 430 2700 29400 6.62118 152.834 211.877 371.375 371.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 310 6.4e-05 2048 77 900 80640 97.4984 28.3572 264.866 835.214 1226.12 1226.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1010 6.4e-05 1024 215 2550 245760 29.845 13.5066 408.255 417.696 869.495 869.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 870 0.000128 1024 120 2750 133440 11.251 6.85056 246.636 209.001 473.869 473.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1130 0.000512 4096 90 350 36120 6.63142 79.6397 209.314 295.628 295.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1730 0.000256 4096 370 750 69120 13.9817 331.71 418.39 764.133 764.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1430 3.2e-05 4096 470 7850 491520 457.031 189.632 8776.61 5496.28 14920.2 14920.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1350 0.001024 2048 150 250 17600 1.36762 4.18611 52.074 57.6706 57.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1690 3.2e-05 512 330 350 542720 29.0523 13.3541 76.2009 422.085 540.91 541.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 990 0.000512 4096 270 850 29280 6.60614 160.969 209.208 376.825 376.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 0.000512 4096 430 2700 29280 6.59446 130.994 208.922 346.556 346.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 310 6.4e-05 2048 77 900 81920 97.2257 28.3186 261.767 837.967 1225.47 1225.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1010 6.4e-05 1024 215 2550 245760 29.9149 13.498 350.105 419.084 812.783 812.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 870 0.000128 1024 120 2750 133120 11.1634 6.81933 211.223 207.996 437.332 437.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1130 0.000512 4096 90 350 36160 6.62355 79.5957 209.553 295.817 295.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 1730 0.000256 4096 370 750 69360 14.0083 482.118 419.166 915.343 915.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1430 3.2e-05 4096 470 7850 492288 455.133 189.238 25884.1 5476.21 32005.4 32006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1350 0.001024 2048 150 250 17856 1.37158 11.1514 52.4733 65.0394 65.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1690 3.2e-05 512 330 350 543744 28.8873 13.364 163.336 418.398 624.202 624.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 990 0.000512 4096 270 850 29424 6.63258 122.933 209.407 339.019 339.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 0.000512 4096 430 2700 29472 6.61898 387.185 209.394 603.244 603.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 310 6.4e-05 2048 77 900 81408 97.1613 28.3001 266.475 836.472 1228.6 1228.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1010 6.4e-05 1024 215 2550 248832 29.5148 13.5127 1058.2 418.332 1519.76 1519.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 870 0.000128 1024 120 2750 134016 11.2441 6.84198 634.18 209.269 861.671 861.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 0.000512 4096 90 350 36240 6.61552 61.8158 209.415 277.911 277.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1730 0.000256 4096 370 750 69312 14.0057 482.678 423.264 920.002 920.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1430 3.2e-05 4096 470 7850 491520 453.991 188.923 16020.7 5528.38 22192.7 22193.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1350 0.001024 2048 150 250 17760 1.36778 6.95658 52.8572 61.2231 61.2823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1690 3.2e-05 512 330 350 540672 28.7044 13.2747 103.965 420.364 566.525 566.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 990 0.000512 4096 270 850 29376 6.63978 231.558 211.458 449.702 449.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 0.000512 4096 430 2700 29376 6.61709 240.377 217.581 464.62 464.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 310 6.4e-05 2048 77 900 79872 96.8793 28.3341 360.05 840.678 1326.14 1326.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1010 6.4e-05 1024 215 2550 245760 29.5464 13.4369 644.206 420.412 1107.8 1107.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 870 0.000128 1024 120 2750 133632 11.2509 6.82982 390.234 211.376 619.831 619.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 0.000512 4096 90 350 36192 6.6295 38.5896 211.464 256.728 256.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1730 0.000256 4096 370 750 69264 14 481.892 419.168 915.117 915.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1430 3.2e-05 4096 470 7850 490752 458.432 189.968 13142.3 5503 19294.4 19295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1350 0.001024 2048 150 250 17712 1.37216 6.09709 52.3513 59.864 59.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1690 3.2e-05 512 330 350 534528 28.8954 13.2006 84.2691 420.751 547.329 547.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 990 0.000512 4096 270 850 29232 6.62733 229.865 208.905 445.441 445.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 0.000512 4096 430 2700 29376 6.62051 197.716 209.4 413.78 413.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 310 6.4e-05 2048 77 900 78336 96.9084 27.988 349.698 828.668 1303.44 1303.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1010 6.4e-05 1024 215 2550 244224 29.4976 13.3784 523.452 414.46 980.974 981.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 870 0.000128 1024 120 2750 133632 11.2106 6.83962 318.75 208.883 545.81 545.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 0.000512 4096 90 350 36144 6.63245 31.4946 209.424 247.597 247.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1730 0.000256 4096 370 750 69120 13.9933 479.562 418.912 912.521 912.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1430 3.2e-05 4096 470 7850 491520 454.235 188.859 11212.8 5478.56 17335.1 17335.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1350 0.001024 2048 150 250 17664 1.36806 4.84147 52.3784 58.6302 58.6854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1690 3.2e-05 512 330 350 528384 29.0527 13.1255 71.5654 412.491 526.446 526.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 990 0.000512 4096 270 850 29184 6.6185 228.852 209.026 444.541 444.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 0.000512 4096 430 2700 29184 6.57613 167.583 208.756 382.96 383.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 310 6.4e-05 2048 77 900 73728 97.3961 27.8669 317.887 825.139 1268.49 1268.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1010 6.4e-05 1024 215 2550 239616 29.7727 13.3227 440.384 412.604 896.274 896.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 870 0.000128 1024 120 2750 132096 11.2422 6.82902 270.329 208.563 497.091 497.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 0.000512 4096 90 350 36096 6.64166 27.4801 209.546 243.712 243.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1730 0.000256 4096 370 750 69328 13.9898 232.2 418.941 665.181 665.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1430 3.2e-05 4096 470 7850 491904 457.601 189.63 23747.9 5489.6 29885.3 29885.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 0.001024 2048 150 250 17808 1.36704 10.2913 52.3566 64.0556 64.1133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1690 3.2e-05 512 330 350 544768 28.9037 13.3752 151.969 418.313 612.774 612.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 990 0.000512 4096 270 850 29456 6.64086 113.081 209.58 329.345 329.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 0.000512 4096 430 2700 29456 6.61094 354.358 209.3 570.313 570.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 310 6.4e-05 2048 77 900 82432 97.1152 28.3238 248.954 836.319 1210.9 1211.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1010 6.4e-05 1024 215 2550 249088 29.5644 13.527 979.708 418.254 1441.24 1441.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 870 0.000128 1024 120 2750 133952 11.2782 6.84758 585.278 209.233 812.765 812.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 0.000512 4096 90 350 36232 6.62323 57.1876 209.369 273.221 273.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1730 0.000256 4096 370 750 69216 13.9854 149.098 419.105 582.242 582.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1430 3.2e-05 4096 470 7850 491008 455.835 189.277 15051.1 5490 21186.9 21187.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1350 0.001024 2048 150 250 17696 1.36333 6.54723 52.2587 60.2116 60.2674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1690 3.2e-05 512 330 350 544768 28.8544 13.3639 101.401 418.787 562.622 562.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 990 0.000512 4096 270 850 29344 6.63552 72.1802 209.513 288.374 288.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 0.000512 4096 430 2700 29344 6.60381 225.342 209.24 441.231 441.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 310 6.4e-05 2048 77 900 82432 96.9395 28.3032 159.215 837.405 1122.06 1122.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1010 6.4e-05 1024 215 2550 247296 29.7219 13.5092 613.265 418.798 1075.49 1075.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 870 0.000128 1024 120 2750 133504 11.2585 6.83856 367.903 209.541 595.679 595.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 0.000512 4096 90 350 36176 6.61712 36.8957 209.607 253.162 253.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1730 0.000256 4096 370 750 69216 13.9883 423.346 419.035 856.423 856.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1430 3.2e-05 4096 470 7850 489216 459.31 189.842 12347.2 5512.64 18509.7 18510.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1350 0.001024 2048 150 250 17640 1.36653 5.39939 52.2143 59.0235 59.0806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1690 3.2e-05 512 330 350 537600 29.522 13.3737 81.2847 418.449 542.846 543.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 990 0.000512 4096 270 850 29232 6.6337 204.365 209.025 420.068 420.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 0.000512 4096 430 2700 29232 6.58784 185.923 208.75 401.305 401.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 310 6.4e-05 2048 77 900 80640 97.6854 28.363 337.546 836.915 1300.7 1300.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1010 6.4e-05 1024 215 2550 247296 29.7911 13.5537 500.739 418.485 962.756 962.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 870 0.000128 1024 120 2750 133056 11.3132 6.84058 302.356 209.429 530.075 530.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 0.000512 4096 90 350 36120 6.64166 31.0133 209.418 247.117 247.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1730 0.000256 4096 370 750 68992 13.9772 424.405 418.139 856.574 856.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1430 3.2e-05 4096 470 7850 491008 455.499 189.237 11174 5483.8 17303.2 17303.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1350 0.001024 2048 150 250 17472 1.36118 4.87254 51.9154 58.1916 58.2468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1690 3.2e-05 512 330 350 530432 29.0671 13.17 71.9248 413.677 528.048 528.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 990 0.000512 4096 270 850 29120 6.60534 202.559 208.72 417.93 417.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 0.000512 4096 430 2700 29120 6.56963 166.901 208.452 381.968 382.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 310 6.4e-05 2048 77 900 78848 96.4156 27.9657 322.214 827.468 1274.26 1274.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1010 6.4e-05 1024 215 2550 243712 29.4702 13.3509 443.871 413.748 900.628 900.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 870 0.000128 1024 120 2750 132608 11.2843 6.83418 269.454 209.503 497.207 497.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 0.000512 4096 90 350 36064 6.63347 27.4616 209.411 243.549 243.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1730 0.000256 4096 370 750 69312 13.9875 229.528 419.337 662.906 662.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1430 3.2e-05 4096 470 7850 492544 454.412 188.966 23217.5 5490.22 29351.7 29352.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 0.001024 2048 150 250 17792 1.36806 10.1713 52.3908 63.9726 64.0287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1690 3.2e-05 512 330 350 540672 29.0068 13.3268 152.164 426.636 621.344 621.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 990 0.000512 4096 270 850 29440 6.64301 111.366 209.757 327.81 327.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 0.000512 4096 430 2700 29440 6.61018 349.927 209.527 566.109 566.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 310 6.4e-05 2048 77 900 81920 96.7497 28.2364 243.456 835.841 1204.47 1204.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1010 6.4e-05 1024 215 2550 247808 29.5291 13.5557 938.23 418.015 1399.52 1399.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 870 0.000128 1024 120 2750 134144 11.2382 6.83222 565.246 209.803 793.253 793.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 0.000512 4096 90 350 36224 6.61683 57.0819 209.588 273.33 273.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1730 0.000256 4096 370 750 69248 13.9988 149.929 419.368 583.348 583.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1430 3.2e-05 4096 470 7850 491520 457.606 189.6 15073 5510.43 21231.2 21231.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 0.001024 2048 150 250 17664 1.36416 6.93459 52.2193 60.5588 60.6149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1690 3.2e-05 512 330 350 540672 29.027 13.5671 98.5005 422.034 563.342 563.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 990 0.000512 4096 270 850 29312 6.63786 72.9556 209.428 289.061 289.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 0.000512 4096 430 2700 29312 6.59597 226.021 209.156 441.82 441.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 310 6.4e-05 2048 77 900 81920 96.7825 28.2411 159.044 836.169 1120.43 1120.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1010 6.4e-05 1024 215 2550 245760 29.7764 13.4822 596.609 418.703 1058.76 1058.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 870 0.000128 1024 120 2750 133120 11.2392 6.8296 359.397 209.22 586.817 586.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 0.000512 4096 90 350 36096 6.60685 37.7098 209.259 253.619 253.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1730 0.000256 4096 370 750 69120 13.994 128.039 418.631 560.714 560.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1430 3.2e-05 4096 470 7850 491520 454.258 188.816 12558.1 5474.88 18676.7 18677.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 0.001024 2048 150 250 17664 1.36704 5.65411 52.3427 59.4039 59.4581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1690 3.2e-05 512 330 350 528384 29.0611 13.1278 81.8887 412.217 536.503 536.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 990 0.000512 4096 270 850 29184 6.61293 61.8692 208.887 277.412 277.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 0.000512 4096 430 2700 29184 6.57603 189.774 208.63 405.024 405.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 310 6.4e-05 2048 77 900 73728 97.3237 27.901 121.443 824.476 1071.33 1071.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1010 6.4e-05 1024 215 2550 239616 29.7582 13.3161 483.801 412.33 939.389 939.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 870 0.000128 1024 120 2750 132096 11.249 6.83021 296.737 208.423 523.368 523.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 0.000512 4096 90 350 36096 6.61498 32.0035 209.407 248.068 248.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 1730 0.000256 4096 370 750 69120 13.9934 387.748 419.056 820.85 820.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1430 3.2e-05 4096 470 7850 487424 458.59 190.058 11039.8 5526.03 17215.2 17215.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1350 0.001024 2048 150 250 17408 1.35635 4.78822 51.8359 58.0261 58.0813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1690 3.2e-05 512 330 350 540672 29.0209 13.318 74.9292 425.007 542.491 542.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 990 0.000512 4096 270 850 29184 6.62528 185.821 209.273 401.762 401.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 0.000512 4096 430 2700 29184 6.59485 168.714 208.993 384.347 384.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 310 6.4e-05 2048 77 900 81920 96.756 28.2514 122.315 849.885 1097.39 1097.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1010 6.4e-05 1024 215 2550 245760 29.805 13.4957 432.206 417.982 893.677 893.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 870 0.000128 1024 120 2750 133120 11.2572 6.82915 260.397 209.235 487.849 487.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 0.000512 4096 90 350 35840 6.58022 28.418 208.415 243.456 243.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1730 0.000256 4096 370 750 69336 14.0018 235.032 419.514 668.6 668.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1430 3.2e-05 4096 470 7850 491904 456.991 189.53 24317.1 5502.09 30466.4 30467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 0.001024 2048 150 250 17784 1.37034 10.5042 52.3869 64.3041 64.3612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1690 3.2e-05 512 330 350 539136 29.1228 13.346 153.108 417.649 613.443 613.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 990 0.000512 4096 270 850 29376 6.6296 113.855 209.458 329.988 330.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 0.000512 4096 430 2700 29448 6.62032 364.472 209.572 580.708 580.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 310 6.4e-05 2048 77 900 80640 97.3438 28.3106 245.52 835.179 1206.54 1206.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1010 6.4e-05 1024 215 2550 246528 29.731 13.51 956.267 417.684 1417.38 1417.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 870 0.000128 1024 120 2750 134208 11.2799 6.84115 580.389 209.734 808.377 808.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 0.000512 4096 90 350 36216 6.61373 57.7454 209.594 274.013 274.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1730 0.000256 4096 370 750 69264 14.0004 168.036 419.459 601.548 601.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1430 3.2e-05 4096 470 7850 490752 458.456 189.981 17177.6 5507.93 23334.7 23335.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 0.001024 2048 150 250 17712 1.3696 7.78058 52.3796 61.5726 61.6284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1690 3.2e-05 512 330 350 534528 28.8674 13.2055 108.027 414.548 564.852 565.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 990 0.000512 4096 270 850 29232 6.61952 80.4938 209.044 296.201 296.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 0.000512 4096 430 2700 29376 6.61885 257.504 209.539 473.706 473.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 310 6.4e-05 2048 77 900 78336 96.8398 27.988 169.452 829.171 1123.64 1123.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1010 6.4e-05 1024 215 2550 244224 29.5181 13.3759 677.135 414.637 1134.86 1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 870 0.000128 1024 120 2750 133632 11.2033 6.84202 412.532 209.032 639.737 639.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 0.000512 4096 90 350 36144 6.6201 41.2215 209.566 257.45 257.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1730 0.000256 4096 370 750 69120 13.9817 137.93 418.771 570.733 570.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1430 3.2e-05 4096 470 7850 487296 460.683 190.408 14088.8 5512.42 20253 20253.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1350 0.001024 2048 150 250 17496 1.35578 5.91462 51.9557 59.271 59.3271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1690 3.2e-05 512 330 350 539136 29.1509 13.3588 90.8529 417.375 550.954 551.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 990 0.000512 4096 270 850 29160 6.62528 66.4949 208.892 282.057 282.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 0.000512 4096 430 2700 29160 6.57878 211.572 208.614 426.81 426.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 310 6.4e-05 2048 77 900 76032 98.5312 28.3348 136.959 834.832 1098.85 1099.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1010 6.4e-05 1024 215 2550 241920 30.288 13.5107 557.461 417.513 1018.96 1019.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 870 0.000128 1024 120 2750 133056 11.28 6.84861 341.672 208.973 568.914 569.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 0.000512 4096 90 350 36072 6.61299 34.8576 209.411 250.943 250.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1730 0.000256 4096 370 750 69120 14.0022 130.866 419.158 564.079 564.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1430 3.2e-05 4096 470 7850 488448 455.468 188.298 13264.8 5511.93 19421.2 19421.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 0.001024 2048 150 250 17568 1.37008 6.19725 52.3428 59.953 60.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1690 3.2e-05 512 330 350 516096 29.2717 13.0356 81.815 408.167 532.507 532.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 990 0.000512 4096 270 850 29088 6.61638 63.6064 208.888 279.156 279.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 0.000512 4096 430 2700 29088 6.58259 199.854 208.617 415.098 415.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 310 6.4e-05 2048 77 900 73728 96.3095 27.6994 127.024 816.51 1067.73 1067.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1010 6.4e-05 1024 215 2550 239616 29.278 13.2522 520.508 408.344 971.573 971.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 870 0.000128 1024 120 2750 131328 11.1718 6.8096 317.727 207.527 543.365 543.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 0.000512 4096 90 350 36000 6.61478 32.1741 209.414 248.265 248.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 1730 0.000256 4096 370 750 68760 13.9583 363.986 417.618 795.614 795.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1430 3.2e-05 4096 470 7850 489600 456.548 189.04 12253.9 5509.98 18410.1 18410.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1350 0.001024 2048 150 250 17280 1.35373 5.75555 51.7649 58.9172 58.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1690 3.2e-05 512 330 350 529920 29.8734 13.3564 78.7478 417.482 539.672 539.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 990 0.000512 4096 270 850 28800 6.55933 174.661 207.741 389.006 389.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 0.000512 4096 430 2700 29160 6.61539 184.397 209.396 400.453 400.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 310 6.4e-05 2048 77 900 80640 97.4519 28.326 299.256 835.243 1260.47 1260.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1010 6.4e-05 1024 215 2550 241920 30.3176 15.9513 484.121 417.708 948.285 948.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 870 0.000128 1024 120 2750 132480 11.3084 6.8473 295.63 209.169 523.088 523.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 0.000512 4096 90 350 35640 6.56384 31.1452 207.868 245.621 245.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1730 0.000256 4096 370 750 69280 14.0014 227.029 418.961 660.044 660.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1430 3.2e-05 4096 470 7850 491520 457.85 189.783 23512.3 5495.46 29656 29656.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 0.001024 2048 150 250 17760 1.36944 10.2786 52.3084 63.9993 64.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1690 3.2e-05 512 330 350 542720 29.0971 13.3677 152.368 419.142 614.194 614.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 990 0.000512 4096 270 850 29360 6.63798 110.785 209.275 326.741 326.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 0.000512 4096 430 2700 29440 6.61718 352.887 209.422 568.972 569.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 310 6.4e-05 2048 77 900 81920 97.1839 28.3853 243.347 838.046 1207.15 1207.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1010 6.4e-05 1024 215 2550 248320 29.6752 13.5108 950.49 419.114 1412.98 1413.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 870 0.000128 1024 120 2750 134400 11.2502 6.84054 572.684 209.681 800.589 800.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 0.000512 4096 90 350 36240 6.62323 56.5081 209.614 272.807 272.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1730 0.000256 4096 370 750 69120 13.9912 157.524 418.82 590.389 590.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1430 3.2e-05 4096 470 7850 491520 456.89 189.628 16017.1 5503.14 22167.4 22168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1350 0.001024 2048 150 250 17600 1.36646 7.28678 52.1282 60.8257 60.8809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1690 3.2e-05 512 330 350 542720 29.0399 13.3593 103.157 419.494 565.265 565.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 990 0.000512 4096 270 850 29280 6.6263 75.7501 213.321 295.742 295.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 0.000512 4096 430 2700 29280 6.59734 240.198 209.137 455.978 456.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 310 6.4e-05 2048 77 900 81920 97.0668 28.3147 166.7 838.844 1131.11 1131.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1010 6.4e-05 1024 215 2550 245760 29.9051 13.5015 639.772 419.509 1102.89 1103.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 870 0.000128 1024 120 2750 133120 11.1574 6.82189 386.316 208.217 612.643 612.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 0.000512 4096 90 350 36160 6.62662 39.4314 209.762 255.878 255.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1730 0.000256 4096 370 750 69120 13.9922 132.852 418.909 565.807 565.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1430 3.2e-05 4096 470 7850 487680 458.578 189.952 13830.9 5523.32 20003.4 20004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 0.001024 2048 150 250 17520 1.36806 6.2913 52.0904 59.7919 59.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1690 3.2e-05 512 330 350 522240 29.5701 13.1408 84.7302 412.267 539.928 540.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 990 0.000512 4096 270 850 29040 6.59046 64.7324 208.382 279.749 279.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 0.000512 4096 430 2700 29280 6.61978 205.501 209.395 421.564 421.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 310 6.4e-05 2048 77 900 76800 96.6982 27.9736 134.963 824.633 1084.46 1084.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1010 6.4e-05 1024 215 2550 238080 29.9713 13.3407 528.492 412.409 984.403 984.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 870 0.000128 1024 120 2750 132480 11.2677 6.84109 327.5 209.012 554.759 554.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 0.000512 4096 90 350 36000 6.61709 33.4992 209.162 249.338 249.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1730 0.000256 4096 370 750 68800 13.9696 122.501 417.608 554.134 554.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1430 3.2e-05 4096 470 7850 491520 455.921 188.773 12635 5499.62 18780.1 18780.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1350 0.001024 2048 150 250 17280 1.35514 5.27565 51.6567 58.3308 58.3895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1690 3.2e-05 512 330 350 532480 28.7349 13.1355 80.582 414.669 537.339 537.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 990 0.000512 4096 270 850 29120 6.63347 59.3753 209.24 275.293 275.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 0.000512 4096 430 2700 29120 6.59939 188.356 208.962 403.962 404.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 310 6.4e-05 2048 77 900 71680 97.9235 27.9155 116.172 824.836 1067.04 1067.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1010 6.4e-05 1024 215 2550 235520 30.2728 13.3208 483.185 412.509 939.479 939.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 870 0.000128 1024 120 2750 130560 11.1708 6.80317 298.452 206.54 523.099 523.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 0.000512 4096 90 350 35840 6.59005 30.9635 208.724 246.339 246.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1730 0.000256 4096 370 750 68800 13.9919 117.283 418.341 549.666 549.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1430 3.2e-05 4096 470 7850 486400 457.032 189.034 12110.9 5505.46 18263.1 18263.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1350 0.001024 2048 150 250 17200 1.34963 6.2111 51.6993 59.3009 59.3578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1690 3.2e-05 512 330 350 512000 30.3444 13.1467 74.4657 412.701 530.87 531.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 990 0.000512 4096 270 850 28800 6.56598 55.9207 208.096 270.625 270.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 0.000512 4096 430 2700 28800 6.53363 180.091 207.826 394.495 394.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 310 6.4e-05 2048 77 900 76800 96.7513 27.9649 119.553 825.638 1070.1 1070.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1010 6.4e-05 1024 215 2550 243200 29.4018 13.3467 478.527 412.916 934.38 934.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 870 0.000128 1024 120 2750 131200 11.144 7.1087 287.914 206.796 513.098 513.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 0.000512 4096 90 350 35600 6.54541 31.0027 208.019 245.623 245.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1730 0.000256 4096 370 720 69728 14.0089 323.331 419.164 756.555 756.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1430 3.2e-05 4096 470 7860 492544 454.35 188.998 18936.3 5479.64 25060 25060.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1350 0.001024 2048 150 240 17920 1.37312 7.72989 52.4286 61.5755 61.6305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1690 3.2e-05 512 330 360 552960 28.2972 13.3514 133.971 418.969 594.798 594.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 990 0.000512 4096 270 840 29568 6.61568 157.823 209.49 373.972 374.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 0.000512 4096 430 2700 29504 6.62109 284.289 209.476 500.432 500.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 310 6.4e-05 2048 77 900 74752 98.9743 28.3068 272.387 837.887 1237.74 1237.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1010 6.4e-05 1024 215 2520 248832 29.5596 13.5026 756.642 418.981 1218.88 1219.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 870 0.000128 1024 120 2760 134144 11.2491 6.94282 459.04 209.619 686.98 687.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1130 0.000512 4096 90 360 36192 6.61546 82.5385 209.482 298.679 298.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1730 0.000256 4096 370 720 69696 14.0033 322.736 419.178 755.97 756.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1430 3.2e-05 4096 470 7860 492544 455.205 189.156 12342.1 5478.09 18465.2 18465.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1350 0.001024 2048 150 240 17856 1.37152 5.28704 52.3413 59.0432 59.1002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1690 3.2e-05 512 330 360 548864 28.4011 13.3325 96.3433 417.774 556.061 556.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 990 0.000512 4096 270 840 29504 6.61642 157.711 209.338 373.709 373.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 0.000512 4096 430 2700 29440 6.60685 184.517 209.316 400.484 400.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 310 6.4e-05 2048 77 900 73728 98.9951 28.2765 250.08 835.17 1212.71 1212.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1010 6.4e-05 1024 215 2520 247808 29.5286 13.6969 490.668 417.746 951.826 951.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 870 0.000128 1024 120 2760 134144 11.254 6.83213 298.168 209.639 526.033 526.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1130 0.000512 4096 90 360 36160 6.61891 82.2963 209.494 298.454 298.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1730 0.000256 4096 370 720 69600 13.9976 322.55 419.187 755.785 755.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1430 3.2e-05 4096 470 7860 491520 454.06 188.959 10027.6 5477.9 16149.1 16149.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1350 0.001024 2048 150 240 17856 1.3727 4.27459 52.4719 58.162 58.2185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1690 3.2e-05 512 330 360 546816 28.2289 13.2772 84.605 416.755 543.081 543.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 990 0.000512 4096 270 840 29472 6.61709 161.833 209.504 377.996 378.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1280 0.000512 4096 430 2700 29376 6.61088 149.305 209.316 365.274 365.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 310 6.4e-05 2048 77 900 70656 99.3606 28.2676 250.65 835.531 1214 1214.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1010 6.4e-05 1024 215 2520 245760 29.538 13.4463 398.946 416.691 858.808 858.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 870 0.000128 1024 120 2760 133632 11.2443 6.82803 246.335 209.512 474.051 474.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1130 0.000512 4096 90 360 36096 6.61504 82.1453 209.5 298.303 298.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1730 0.000256 4096 370 720 69632 14.0022 321.109 419.241 754.404 754.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1430 3.2e-05 4096 470 7860 491520 456.234 189.28 8652.18 5496.64 14795 14795.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1350 0.001024 2048 150 240 17792 1.37011 12.4755 52.3547 66.2412 66.2986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1690 3.2e-05 512 330 360 548864 28.5938 13.3254 203.265 417.875 663.274 663.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 990 0.000512 4096 270 840 29440 6.61709 156.843 209.365 372.867 372.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1280 0.000512 4096 430 2700 29312 6.6007 129.236 209.277 345.16 345.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 310 6.4e-05 2048 77 900 73728 99.0665 28.342 258.849 835.448 1221.89 1222.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1010 6.4e-05 1024 215 2520 245760 29.7827 14.5309 343.751 417.814 806.064 806.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 870 0.000128 1024 120 2760 133120 11.2369 6.82634 209.237 209.06 436.492 436.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1130 0.000512 4096 90 360 36096 6.62493 81.8708 209.516 298.057 298.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1730 0.000256 4096 370 720 69720 14.0054 455.931 419.572 889.56 889.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1430 3.2e-05 4096 470 7860 492800 455.469 189.293 25863.5 5482.78 31991.7 31992.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1350 0.001024 2048 150 240 17920 1.37098 10.754 52.4984 64.6662 64.7231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1690 3.2e-05 512 330 360 552960 28.3521 13.3837 163.515 419.385 624.848 625.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 990 0.000512 4096 270 840 29560 6.64931 229.938 209.689 446.32 446.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 0.000512 4096 430 2700 29520 6.62566 387.449 209.805 603.925 603.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 310 6.4e-05 2048 77 900 75520 99.0826 28.3641 384.776 838.612 1351.02 1351.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1010 6.4e-05 1024 215 2520 249600 29.5716 13.5245 1054.9 419.392 1517.58 1517.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 870 0.000128 1024 120 2760 134080 11.2848 6.84477 636.519 209.799 864.576 864.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 0.000512 4096 90 360 36200 6.64781 63.4093 209.772 279.87 279.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1730 0.000256 4096 370 720 69680 14.0042 455.665 419.519 889.242 889.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1430 3.2e-05 4096 470 7860 492800 454.541 189.234 16073.5 5479.57 22197.5 22198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1350 0.001024 2048 150 240 17840 1.36947 6.95584 52.384 60.7516 60.8089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1690 3.2e-05 512 330 360 552960 28.3107 13.3727 105.175 419.362 566.434 566.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 990 0.000512 4096 270 840 29520 6.62864 229.551 209.666 445.886 445.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 0.000512 4096 430 2700 29440 6.61901 241.291 209.57 457.524 457.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 310 6.4e-05 2048 77 900 74240 99.2597 28.3075 340.402 838.617 1306.77 1306.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1010 6.4e-05 1024 215 2520 248320 29.6582 13.5434 647.289 419.403 1110.08 1110.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 870 0.000128 1024 120 2760 133760 11.259 7.40339 391.995 209.825 620.614 620.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 0.000512 4096 90 360 36160 6.64576 39.5551 209.752 255.995 256.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1730 0.000256 4096 370 720 69600 13.9912 464.323 419.302 897.667 897.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1430 3.2e-05 4096 470 7860 491520 457.111 189.494 13158.3 5486.94 19292.5 19293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1350 0.001024 2048 150 240 17760 1.36877 5.49936 52.2768 59.1876 59.2447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1690 3.2e-05 512 330 360 545280 28.6628 13.3468 85.4428 417.665 545.326 545.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 990 0.000512 4096 270 840 29400 6.6232 229.197 209.24 445.104 445.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 0.000512 4096 430 2700 29400 6.61741 198.105 209.568 414.335 414.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 310 6.4e-05 2048 77 900 72960 99.3622 28.3699 328.842 835.284 1292.04 1292.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1010 6.4e-05 1024 215 2520 245760 29.8349 13.5078 525.737 417.73 986.998 987.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 870 0.000128 1024 120 2760 133440 11.242 6.84208 320.741 209.013 547.969 548.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 0.000512 4096 90 360 36120 6.64838 32.8988 209.747 249.338 249.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1730 0.000256 4096 370 720 69600 14.0019 457.644 419.146 890.843 890.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1430 3.2e-05 4096 470 7860 491520 457.031 189.687 11157.3 5495.83 17300.5 17301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1350 0.001024 2048 150 240 17760 1.36634 4.80256 52.3369 58.5495 58.6052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1690 3.2e-05 512 330 360 552960 28.2671 13.3515 105.202 419.032 566.064 566.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 990 0.000512 4096 270 840 29440 6.61504 229.347 209.472 445.479 445.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 0.000512 4096 430 2700 29280 6.59456 167.422 208.945 383.006 383.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 310 6.4e-05 2048 77 900 71680 99.4507 28.499 300.63 838.269 1267.04 1267.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1010 6.4e-05 1024 215 2520 245760 29.8997 13.7185 446.05 419.125 908.98 909.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 870 0.000128 1024 120 2760 131840 11.2138 6.8137 268.65 208.023 494.831 494.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1130 0.000512 4096 90 360 36000 6.61178 118.309 209.123 334.088 334.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 1730 0.000256 4096 370 720 69696 14.0127 399.898 419.082 833.045 833.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1430 3.2e-05 4096 470 7860 492288 455.072 189.241 23829.5 5482.51 29957 29957.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1350 0.001024 2048 150 240 17904 1.37158 9.71389 52.4324 63.5609 63.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1690 3.2e-05 512 330 360 549888 28.4494 13.3615 150.509 418.301 610.829 610.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 990 0.000512 4096 270 840 29568 6.64806 112.185 209.578 328.456 328.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 0.000512 4096 430 2700 29472 6.61392 356.884 209.393 572.935 572.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 310 6.4e-05 2048 77 900 73728 99.2711 28.5058 223.708 836.45 1188.12 1188.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1010 6.4e-05 1024 215 2520 248832 29.5164 13.6296 975.46 418.322 1437.13 1437.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 870 0.000128 1024 120 2760 134016 11.2306 6.83987 588.9 209.263 816.36 816.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 0.000512 4096 90 360 36192 6.62733 58.7461 209.571 275.005 275.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1730 0.000256 4096 370 720 69600 13.9894 399.292 418.732 832.066 832.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1430 3.2e-05 4096 470 7860 491520 454.003 188.945 14903.4 5472.39 21019.4 21019.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1350 0.001024 2048 150 240 17856 1.37216 6.12336 52.4129 59.9483 60.0064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1690 3.2e-05 512 330 360 546816 28.2231 13.2755 100.111 416.18 558.006 558.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 990 0.000512 4096 270 840 29472 6.63677 198.709 209.271 414.661 414.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 0.000512 4096 430 2700 29376 6.60714 223.6 209.086 439.336 439.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 310 6.4e-05 2048 77 900 70656 99.3201 28.1754 291.163 832.425 1251.27 1251.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1010 6.4e-05 1024 215 2520 245760 29.5452 13.441 600.213 416.232 1059.61 1059.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 870 0.000128 1024 120 2760 133632 11.25 6.83453 368.034 209.281 595.527 595.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 0.000512 4096 90 360 36096 6.63747 37.4428 209.264 253.384 253.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1730 0.000256 4096 370 720 69552 13.996 400.132 418.81 832.989 833.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1430 3.2e-05 4096 470 7860 490752 458.484 189.995 12288.8 5513.03 18451 18451.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1350 0.001024 2048 150 240 17712 1.36694 5.46637 52.1655 59.0435 59.1009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1690 3.2e-05 512 330 360 543744 28.1724 13.1994 79.8498 414.36 535.798 535.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 990 0.000512 4096 270 840 29376 6.62528 197.079 209.046 412.798 412.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 0.000512 4096 430 2700 29376 6.61709 183.894 209.382 399.939 399.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 310 6.4e-05 2048 77 900 69120 99.2223 28.0027 275.958 828.419 1231.8 1231.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1010 6.4e-05 1024 215 2520 244224 29.507 13.3837 487.147 421.047 951.28 951.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 870 0.000128 1024 120 2760 133632 11.2107 6.85712 299.425 208.87 526.503 526.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 0.000512 4096 90 360 36000 6.62118 31.0707 209.043 246.777 246.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1730 0.000256 4096 370 720 69504 14.0063 399.514 418.817 832.391 832.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1430 3.2e-05 4096 470 7860 491520 454.294 188.851 11064.5 5474.98 17183.3 17183.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1350 0.001024 2048 150 240 17664 1.36192 4.9111 52.1682 58.4844 58.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1690 3.2e-05 512 330 360 540672 28.1074 13.1318 70.9818 412.221 524.664 524.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 990 0.000512 4096 270 840 29376 6.63533 196.994 209.322 412.997 413.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 0.000512 4096 430 2700 29184 6.58227 164.91 208.618 380.153 380.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 310 6.4e-05 2048 77 900 67584 99.138 27.9577 266.379 824.476 1218.15 1218.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1010 6.4e-05 1024 215 2520 239616 29.7794 13.3243 429.325 412.329 884.947 885.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 870 0.000128 1024 120 2760 132096 11.254 6.83152 266.242 208.426 492.886 493.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 0.000512 4096 90 360 35904 6.61264 27.7252 208.798 243.177 243.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1730 0.000256 4096 370 720 69360 13.9899 399.667 418.381 832.093 832.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1430 3.2e-05 4096 470 7860 487680 458.467 189.973 9538.04 5526.19 15713.3 15713.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1350 0.001024 2048 150 240 17520 1.36355 4.40739 51.9252 57.7389 57.7946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1690 3.2e-05 512 330 360 537600 28.3436 13.1437 62.0562 412.444 516.205 516.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 990 0.000512 4096 270 840 29280 6.62707 196.73 209.092 412.491 412.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 0.000512 4096 430 2700 29280 6.61914 143.512 209.423 359.598 359.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 310 6.4e-05 2048 77 900 69120 98.5017 27.9087 271.179 824.843 1222.62 1222.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1010 6.4e-05 1024 215 2520 238080 29.9732 13.3816 372.161 412.468 828.172 828.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 870 0.000128 1024 120 2760 132480 11.2728 6.84032 232.554 209.038 459.834 459.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1130 0.000512 4096 90 360 36000 6.64378 24.514 209.607 240.808 240.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1730 0.000256 4096 370 720 69664 13.996 213.953 419.527 647.529 647.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1430 3.2e-05 4096 470 7860 491904 457.592 189.641 22754 5495.6 28897.5 28898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1350 0.001024 2048 150 240 17920 1.3761 9.35526 52.5472 63.3226 63.3786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1690 3.2e-05 512 330 360 551936 28.3667 13.3716 148.366 418.719 609.035 609.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 990 0.000512 4096 270 840 29568 6.63162 107.236 209.826 323.738 323.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 0.000512 4096 430 2700 29456 6.60778 342.114 209.551 558.317 558.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 310 6.4e-05 2048 77 900 73472 99.6995 28.3377 212.035 837.353 1177.61 1177.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1010 6.4e-05 1024 215 2520 249088 29.5563 13.5291 919.112 418.745 1381.13 1381.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 870 0.000128 1024 120 2760 133952 11.2873 6.84237 555.053 209.477 782.793 782.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 0.000512 4096 90 360 36176 6.6313 55.9905 209.735 272.415 272.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1730 0.000256 4096 370 720 69552 13.996 137.531 419.051 570.629 570.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1430 3.2e-05 4096 470 7860 491008 455.692 189.243 14330.9 5487.63 20464.1 20464.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1350 0.001024 2048 150 240 17808 1.36701 6.24874 52.3932 60.0536 60.1108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1690 3.2e-05 512 330 360 551936 28.3007 13.3636 95.1362 418.812 555.829 555.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 990 0.000512 4096 270 840 29456 6.63962 68.9215 209.523 285.129 285.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 0.000512 4096 430 2700 29344 6.61293 214.976 209.25 430.884 430.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 310 6.4e-05 2048 77 900 71680 99.5143 28.3054 132.203 837.442 1097.66 1097.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1010 6.4e-05 1024 215 2520 247296 29.7358 13.5145 575.036 418.807 1037.28 1037.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 870 0.000128 1024 120 2760 133504 11.2583 6.83219 349.185 209.552 576.96 577.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 0.000512 4096 90 360 36064 6.61011 36.1572 209.428 252.255 252.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 1730 0.000256 4096 370 720 69552 14.0027 356.645 419.02 789.72 789.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1430 3.2e-05 4096 470 7860 489216 459.371 189.819 12105.3 5526.9 18282 18282.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1350 0.001024 2048 150 240 17808 1.37405 5.55619 52.4992 59.4749 59.5311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1690 3.2e-05 512 330 360 548352 28.6761 13.3747 80.2703 418.456 540.99 541.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 990 0.000512 4096 270 840 29400 6.64166 59.2908 209.364 275.338 275.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 0.000512 4096 430 2700 29232 6.58928 181.484 208.857 396.977 397.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 310 6.4e-05 2048 77 900 69888 100.138 28.5121 109.812 836.925 1075.58 1075.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1010 6.4e-05 1024 215 2520 247296 29.7899 13.5322 487.377 418.558 949.453 949.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 870 0.000128 1024 120 2760 133056 11.319 6.8407 294.048 209.463 521.805 521.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 0.000512 4096 90 360 35952 6.59898 30.0951 208.967 245.722 245.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1730 0.000256 4096 370 720 69440 14.0059 364.089 419.058 797.206 797.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1430 3.2e-05 4096 470 7860 491008 455.553 189.244 10644.2 5489.1 16778.8 16779.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1350 0.001024 2048 150 240 17696 1.37014 4.61414 52.394 58.423 58.4793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1690 3.2e-05 512 330 360 544768 27.9866 13.1688 69.7749 414.069 525.22 525.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 990 0.000512 4096 270 840 29344 6.63696 178.668 209.521 394.87 394.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 0.000512 4096 430 2700 29120 6.56477 158.611 208.642 373.863 373.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 310 6.4e-05 2048 77 900 64512 99.9497 28.024 238.458 828.106 1194.73 1194.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1010 6.4e-05 1024 215 2520 243712 29.4615 13.5917 421.056 414.147 878.447 878.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 870 0.000128 1024 120 2760 132608 11.2804 7.06877 257.489 209.693 485.664 485.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 0.000512 4096 90 360 35840 6.59456 27.5741 208.831 243.041 243.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1730 0.000256 4096 370 720 69440 13.9937 357.46 419.264 790.768 790.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1430 3.2e-05 4096 470 7860 488320 459.412 189.925 9347.09 5513.14 15510.2 15510.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1350 0.001024 2048 150 240 17640 1.37011 4.10614 52.3798 57.8977 57.9544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1690 3.2e-05 512 330 360 537600 27.8654 13.0788 61.7505 409.271 512.177 512.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 990 0.000512 4096 270 840 29120 6.59046 180.176 208.568 395.377 395.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 0.000512 4096 430 2700 29120 6.59046 139.371 208.896 354.9 354.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 310 6.4e-05 2048 77 900 62720 99.3477 27.7226 230.406 818.452 1176.12 1176.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1010 6.4e-05 1024 215 2520 241920 29.2289 13.2822 370.918 409.325 822.94 823.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 870 0.000128 1024 120 2760 132160 11.2311 6.85466 227.319 208.825 454.356 454.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 0.000512 4096 90 360 35840 6.62019 24.6372 209.087 240.386 240.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1730 0.000256 4096 370 720 69696 14.0082 201.941 419.528 635.531 635.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1430 3.2e-05 4096 470 7860 492544 455.284 189.156 21139.6 5485.78 27270.6 27271.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1350 0.001024 2048 150 240 17856 1.37152 9.1136 52.3862 62.914 62.9699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1690 3.2e-05 512 330 360 548864 28.3793 13.3253 141.821 418.15 601.89 602.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 990 0.000512 4096 270 840 29504 6.63757 101.732 209.501 317.915 317.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 0.000512 4096 430 2700 29440 6.61862 317.487 209.488 533.64 533.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 310 6.4e-05 2048 77 900 73728 98.8302 28.2931 202.019 835.845 1165.18 1165.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1010 6.4e-05 1024 215 2520 247808 29.531 13.7093 848.293 418.019 1309.75 1309.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 870 0.000128 1024 120 2760 134144 11.2454 6.82816 518.243 209.812 746.256 746.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 0.000512 4096 90 360 36160 6.61802 53.6125 209.677 269.97 270.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1730 0.000256 4096 370 720 69632 14.0051 140.375 419.535 573.966 574.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1430 3.2e-05 4096 470 7860 491520 456.236 189.302 14272.2 5528.28 20446.6 20447.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1350 0.001024 2048 150 240 17792 1.36598 6.52042 52.39 60.3175 60.3709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1690 3.2e-05 512 330 360 548864 28.4162 13.3185 96.093 418.485 556.522 556.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 990 0.000512 4096 270 840 29440 6.62902 70.1057 209.498 286.277 286.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 0.000512 4096 430 2700 29312 6.59626 217.428 209.147 433.215 433.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 310 6.4e-05 2048 77 900 73728 98.918 28.2625 139.249 836.031 1102.65 1102.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1010 6.4e-05 1024 215 2520 245760 29.7679 13.5209 554.277 418.108 1015.86 1016.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 870 0.000128 1024 120 2760 133120 11.2346 6.83008 336.81 209.208 564.212 564.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 0.000512 4096 90 360 36096 6.6175 36.5397 209.664 252.881 252.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1730 0.000256 4096 370 720 69504 13.9941 116.161 419.106 549.313 549.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1430 3.2e-05 4096 470 7860 491520 454.266 188.843 11842.6 5478.58 17965 17965.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1350 0.001024 2048 150 240 17664 1.36422 5.48938 52.2017 59.0992 59.1553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1690 3.2e-05 512 330 360 540672 28.1058 13.1236 79.0262 412.492 532.966 533.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 990 0.000512 4096 270 840 29376 6.63296 58.2404 209.455 274.372 274.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 0.000512 4096 430 2700 29184 6.57408 178.751 208.759 394.126 394.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 310 6.4e-05 2048 77 900 67584 99.0584 27.9173 105.583 825.034 1057.79 1057.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1010 6.4e-05 1024 215 2520 239616 29.7599 13.3222 447.103 412.611 902.985 903.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 870 0.000128 1024 120 2760 132096 11.2473 6.83213 277.001 208.563 503.773 503.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 0.000512 4096 90 360 35904 6.59632 30.7638 208.938 246.359 246.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1730 0.000256 4096 370 720 69376 14.0148 108.391 418.554 541.014 541.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1430 3.2e-05 4096 470 7860 487424 458.572 190.061 10639.4 5547.03 16835.7 16836.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1350 0.001024 2048 150 240 17664 1.36787 5.50304 52.3504 59.2633 59.3203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1690 3.2e-05 512 330 360 540672 29.0335 13.3243 72.965 417.827 533.366 533.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 990 0.000512 4096 270 840 29184 6.59862 54.1493 208.67 269.461 269.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 0.000512 4096 430 2700 29184 6.6007 164.039 208.998 379.68 379.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 310 6.4e-05 2048 77 900 73728 98.9313 28.2849 109.246 849.39 1086.04 1086.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1010 6.4e-05 1024 215 2520 245760 29.802 13.4968 410.799 417.981 872.28 872.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 870 0.000128 1024 120 2760 133120 11.2539 6.82886 250.007 209.233 477.458 477.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 0.000512 4096 90 360 35840 6.59501 29.1983 208.83 244.683 244.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1730 0.000256 4096 370 720 69440 14.0011 335.004 419.574 768.633 768.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1430 3.2e-05 4096 470 7860 491520 455.982 188.807 9862.15 5515.76 16023.4 16023.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1350 0.001024 2048 150 240 17600 1.36806 5.17923 52.3965 58.9868 59.0438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1690 3.2e-05 512 330 360 532480 28.7118 13.1297 66.2909 412.838 521.187 521.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 990 0.000512 4096 270 840 29120 6.59421 163.697 208.833 379.169 379.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 0.000512 4096 430 2700 29120 6.59488 150.815 209.162 366.615 366.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 310 6.4e-05 2048 77 900 61440 100.378 27.9634 211.434 825.621 1165.58 1165.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1010 6.4e-05 1024 215 2520 235520 30.2648 13.3222 363.136 412.908 819.814 819.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 870 0.000128 1024 120 2760 130560 11.1623 6.80099 225.21 206.741 450.044 450.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 0.000512 4096 90 360 35840 6.63248 25.7267 209.348 241.749 241.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1730 0.000256 4096 370 768 69152 14.0028 338.942 419.037 772.04 772.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1430 3.2e-05 4096 470 7808 492544 453.721 189.027 18576 5495.23 24714.7 24715.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1350 0.001024 2048 150 256 17824 1.37421 8.12544 52.4436 61.987 62.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1690 3.2e-05 512 330 320 546816 28.7599 13.355 123.004 418.942 584.281 584.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 990 0.000512 4096 270 832 29664 6.62477 159.174 209.506 375.347 375.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 0.000512 4096 430 2688 29568 6.62144 278.415 209.578 494.659 494.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 310 6.4e-05 2048 77 960 83968 96.55 28.2847 313.474 837.835 1276.34 1276.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1010 6.4e-05 1024 215 2560 248832 29.5852 13.4972 753.036 418.953 1215.27 1215.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 870 0.000128 1024 120 2752 134144 11.2263 6.83088 450.876 209.568 678.639 678.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1130 0.000512 4096 90 320 36512 6.61491 72.4047 209.504 288.568 288.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1730 0.000256 4096 370 768 69120 14.0001 339.131 419.422 772.604 772.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1430 3.2e-05 4096 470 7808 492544 454.06 189.063 11899.1 5482.66 18025.6 18026.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1350 0.001024 2048 150 256 17792 1.37318 5.46179 52.4904 59.366 59.4243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1690 3.2e-05 512 330 320 544768 28.7052 13.3263 89.0601 430.57 561.879 562.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 990 0.000512 4096 270 832 29632 6.62938 158.83 209.699 375.201 375.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 0.000512 4096 430 2688 29504 6.61917 177.816 209.592 394.071 394.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 310 6.4e-05 2048 77 960 81920 96.8608 28.3539 284.1 835.821 1245.33 1245.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1010 6.4e-05 1024 215 2560 247808 29.5226 13.4877 480.649 418.009 941.86 942.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 870 0.000128 1024 120 2752 134144 11.2343 6.83408 287.538 209.804 515.54 515.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1130 0.000512 4096 90 320 36480 6.62678 71.6738 209.701 288.045 288.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1730 0.000256 4096 370 768 69024 14.0006 337.666 419.135 770.854 770.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1430 3.2e-05 4096 470 7808 491520 453.354 189.091 9845.75 5485.67 15974.5 15975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1350 0.001024 2048 150 256 17760 1.37472 4.48102 52.4996 58.3987 58.4569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1690 3.2e-05 512 330 320 540672 28.7209 13.2777 79.1445 416.867 538.223 538.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 990 0.000512 4096 270 832 29568 6.61453 158.534 209.553 374.748 374.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 0.000512 4096 430 2688 29472 6.62202 147.069 209.623 363.359 363.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 310 6.4e-05 2048 77 960 79872 96.9199 28.3284 287.184 833.27 1245.89 1246.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1010 6.4e-05 1024 215 2560 245760 29.5521 13.4382 397.937 417.635 858.749 858.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 870 0.000128 1024 120 2752 133632 11.2353 6.82883 239.498 209.527 467.222 467.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1130 0.000512 4096 90 320 36384 6.61299 71.9669 209.38 288.004 288.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1730 0.000256 4096 370 768 68992 14.0089 338.002 419.131 771.195 771.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1430 3.2e-05 4096 470 7808 491520 457.647 189.634 8476.34 5500.88 14625.2 14625.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1350 0.001024 2048 150 256 17664 1.36378 12.9618 52.3263 66.6952 66.7494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1690 3.2e-05 512 330 320 540672 29.2261 13.322 183.057 418.128 643.951 644.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 990 0.000512 4096 270 832 29568 6.6191 157.917 209.724 374.306 374.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1280 0.000512 4096 430 2688 29440 6.61914 127.31 209.627 343.598 343.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 310 6.4e-05 2048 77 960 81920 96.9793 28.3216 291.051 836.144 1252.7 1252.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1010 6.4e-05 1024 215 2560 245760 29.7899 13.8147 341.044 418.138 802.98 803.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 870 0.000128 1024 120 2752 133120 11.231 6.83018 204.966 209.228 432.388 432.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1130 0.000512 4096 90 320 36352 6.60685 71.6199 209.383 287.652 287.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1730 0.000256 4096 370 768 69160 14.0089 463.602 419.607 897.269 897.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1430 3.2e-05 4096 470 7808 492800 454.134 189.215 24855 5478.37 30977.4 30977.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1350 0.001024 2048 150 256 17800 1.36806 11.018 52.4512 64.8784 64.9341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1690 3.2e-05 512 330 320 547840 28.705 13.3878 146.41 419.406 608.123 608.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 990 0.000512 4096 270 832 29640 6.64371 215.011 209.608 431.307 431.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 0.000512 4096 430 2688 29560 6.62669 372.523 209.774 588.966 589.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 310 6.4e-05 2048 77 960 83200 97.0796 28.3592 430.241 838.512 1394.38 1394.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1010 6.4e-05 1024 215 2560 248320 29.7287 13.5379 1013.61 419.35 1476.43 1476.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 870 0.000128 1024 120 2752 134080 11.2832 6.85094 606.315 209.778 834.359 834.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 0.000512 4096 90 320 36520 6.64422 55.4521 209.787 271.926 271.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1730 0.000256 4096 370 768 69120 14.0039 462.473 419.112 895.641 895.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1430 3.2e-05 4096 470 7808 492800 454.159 189.191 15083.9 5474.28 21202.2 21202.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1350 0.001024 2048 150 256 17760 1.37216 7.00109 52.4 60.8142 60.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1690 3.2e-05 512 330 320 547840 28.692 13.3687 94.2514 418.962 555.486 555.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 990 0.000512 4096 270 832 29600 6.63552 215.008 209.415 431.104 431.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 0.000512 4096 430 2688 29520 6.62454 226.266 209.571 442.505 442.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 310 6.4e-05 2048 77 960 81920 97.2316 28.3281 379.525 837.926 1343.2 1343.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1010 6.4e-05 1024 215 2560 248320 29.6553 13.7673 624.193 419.007 1086.81 1086.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 870 0.000128 1024 120 2752 133760 11.2648 6.84048 372.429 209.625 600.291 600.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 0.000512 4096 90 320 36480 6.63757 33.8127 209.588 250.081 250.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1730 0.000256 4096 370 768 69000 13.9918 455.638 419.082 888.763 888.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1430 3.2e-05 4096 470 7808 491520 457.126 189.475 12480 5486.32 18613.5 18614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1350 0.001024 2048 150 256 17640 1.36602 5.58141 52.2306 59.2189 59.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1690 3.2e-05 512 330 320 545280 28.6708 13.3471 76.1554 417.73 536.114 536.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 990 0.000512 4096 270 832 29520 6.63062 211.956 209.49 428.118 428.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 0.000512 4096 430 2688 29400 6.61171 187.719 209.341 403.715 403.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 310 6.4e-05 2048 77 960 80640 97.4282 28.3382 364.573 835.285 1325.81 1325.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1010 6.4e-05 1024 215 2560 245760 29.8269 13.5119 504.963 417.739 966.231 966.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 870 0.000128 1024 120 2752 133440 11.2408 6.8431 304.138 209.017 531.368 531.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 0.000512 4096 90 320 36360 6.62973 28.3868 209.355 244.413 244.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1730 0.000256 4096 370 768 68960 13.9997 454.735 418.74 887.525 887.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1430 3.2e-05 4096 470 7808 491520 457.045 189.594 10722.8 5496.47 16866.6 16867.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1350 0.001024 2048 150 256 17600 1.36349 4.96611 52.191 58.5642 58.6214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1690 3.2e-05 512 330 320 542720 29.0429 13.3413 97.114 419.069 558.783 558.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 990 0.000512 4096 270 832 29440 6.6089 214.425 209.013 430.091 430.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 0.000512 4096 430 2688 29440 6.62285 161.157 209.595 377.417 377.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 310 6.4e-05 2048 77 960 81920 97.0767 28.3539 356.864 838.271 1320.75 1320.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1010 6.4e-05 1024 215 2560 245760 29.9082 13.5004 436.712 419.169 899.48 899.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 870 0.000128 1024 120 2752 131840 11.2104 6.81299 259.216 208.046 485.417 485.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1130 0.000512 4096 90 320 36320 6.61094 100.56 209.182 316.397 316.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1730 0.000256 4096 370 768 69000 14.0037 461.831 419.569 895.455 895.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1430 3.2e-05 4096 470 7808 489600 459.818 190.487 9796.75 5534.12 15981.8 15982.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1350 0.001024 2048 150 256 17600 1.36579 4.8408 52.3457 58.5948 58.6523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1690 3.2e-05 512 330 320 537600 28.4004 13.1621 89.9202 412.626 544.325 544.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 990 0.000512 4096 270 832 29400 6.60522 214.09 209.215 429.955 430.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 0.000512 4096 430 2688 29400 6.6256 147.165 209.798 363.634 363.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 310 6.4e-05 2048 77 960 76800 96.9357 28.019 348.951 825.481 1299.57 1299.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1010 6.4e-05 1024 215 2560 243200 29.4448 13.3467 394.857 412.876 850.707 850.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 870 0.000128 1024 120 2752 132800 11.276 6.84237 238.41 208.725 465.389 465.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1130 0.000512 4096 90 320 36200 6.59459 100.378 208.953 315.967 316.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 1730 0.000256 4096 370 768 69120 13.9994 405.723 418.953 838.73 838.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1430 3.2e-05 4096 470 7808 492288 454.326 189.246 22945.2 5475.54 29065 29065.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1350 0.001024 2048 150 256 17808 1.3736 10.0151 52.4516 63.8847 63.9416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1690 3.2e-05 512 330 320 546816 28.6675 13.3631 135.237 418.259 595.745 595.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 990 0.000512 4096 270 832 29664 6.6431 108.242 209.593 324.524 324.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 0.000512 4096 430 2688 29520 6.62528 343.252 209.4 559.323 559.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 310 6.4e-05 2048 77 960 82944 96.6505 28.2931 256.429 836.388 1217.96 1218.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1010 6.4e-05 1024 215 2560 247296 29.7391 13.5083 946.676 418.286 1408.4 1408.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 870 0.000128 1024 120 2752 133632 11.2581 6.84032 565.047 209.24 792.518 792.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 0.000512 4096 90 320 36480 6.62099 50.561 209.416 266.661 266.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1730 0.000256 4096 370 768 69024 13.9996 406.23 419.087 839.37 839.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1430 3.2e-05 4096 470 7808 491520 453.294 189.014 14383.8 5477.74 20504.5 20505.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1350 0.001024 2048 150 256 17760 1.37094 6.28394 52.4921 60.191 60.2503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1690 3.2e-05 512 330 320 540672 28.7102 13.2858 89.5663 416.719 548.504 548.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 990 0.000512 4096 270 832 29568 6.63744 187.866 209.537 404.088 404.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 0.000512 4096 430 2688 29472 6.61974 215.544 209.601 431.809 431.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 310 6.4e-05 2048 77 960 79872 96.8199 28.1607 334.864 833.323 1293.36 1293.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1010 6.4e-05 1024 215 2560 245760 29.5537 14.1394 588.185 416.685 1048.75 1048.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 870 0.000128 1024 120 2752 133632 11.2394 6.83238 355.315 209.509 583.03 583.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 0.000512 4096 90 320 36384 6.63277 31.7298 209.36 247.765 247.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1730 0.000256 4096 370 768 68976 13.996 407.227 418.796 840.074 840.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1430 3.2e-05 4096 470 7808 490752 457.882 190.13 11791.8 5503.99 17944.5 17945.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1350 0.001024 2048 150 256 17712 1.36842 5.58976 52.4557 59.4584 59.5158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1690 3.2e-05 512 330 320 534528 28.8798 13.1994 70.9048 414.319 527.516 527.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 990 0.000512 4096 270 832 29520 6.63376 187.028 209.384 403.092 403.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 0.000512 4096 430 2688 29376 6.6048 177.217 209.199 393.064 393.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 310 6.4e-05 2048 77 960 78336 96.9149 28.0542 319.559 828.744 1273.47 1273.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1010 6.4e-05 1024 215 2560 244224 29.522 13.4718 475.188 414.4 932.77 932.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 870 0.000128 1024 120 2752 132480 11.2527 6.83418 285.421 208.91 512.556 512.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 0.000512 4096 90 320 36288 6.61702 26.3768 208.955 241.993 242.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1730 0.000256 4096 370 768 68928 13.9983 406.766 418.791 839.609 839.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1430 3.2e-05 4096 470 7808 491520 453.88 189.01 10406.3 5475.81 16525.7 16526.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1350 0.001024 2048 150 256 17664 1.3696 4.95616 52.4572 58.8265 58.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1690 3.2e-05 512 330 320 528384 29.0472 13.1295 61.6731 412.272 516.339 516.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 990 0.000512 4096 270 832 29376 6.61434 184.971 208.869 400.501 400.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 0.000512 4096 430 2688 29376 6.61709 156.425 209.45 372.537 372.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 310 6.4e-05 2048 77 960 73728 97.4506 27.9215 297.634 824.797 1248 1248.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1010 6.4e-05 1024 215 2560 239616 29.7738 13.314 410.31 412.395 865.983 866.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 870 0.000128 1024 120 2752 132096 11.247 6.82826 251.409 208.461 478.08 478.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 0.000512 4096 90 320 36288 6.62496 23.0625 209.215 238.95 238.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1730 0.000256 4096 370 768 68880 14.0001 406.496 418.731 839.281 839.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1430 3.2e-05 4096 470 7808 487680 458.507 189.96 9151.86 5504.93 15305.9 15306.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1350 0.001024 2048 150 256 17520 1.36432 4.52125 52.1921 58.1199 58.1775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1690 3.2e-05 512 330 320 537600 28.3546 13.1461 56.0803 425.675 523.466 523.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 990 0.000512 4096 270 832 29280 6.60109 184.501 208.585 399.731 399.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 0.000512 4096 430 2688 29280 6.61696 137.501 209.171 353.335 353.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 310 6.4e-05 2048 77 960 76800 96.7832 27.9941 307.407 834.024 1275.21 1275.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1010 6.4e-05 1024 215 2560 238080 29.9783 13.335 362.346 412.407 818.252 818.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 870 0.000128 1024 120 2752 132480 11.2735 6.83994 223.571 209.011 450.822 450.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 0.000512 4096 90 320 36240 6.62531 21.5736 209.184 237.426 237.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1730 0.000256 4096 370 768 69104 13.996 215.194 419.103 648.344 648.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1430 3.2e-05 4096 470 7808 492800 454.853 189.226 21474.8 5509.22 27628.8 27629.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1350 0.001024 2048 150 256 17808 1.37229 9.46045 62.8116 73.6876 73.7429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1690 3.2e-05 512 330 320 544768 28.9107 13.3743 129.938 425.828 598.269 598.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 990 0.000512 4096 270 832 29624 6.63552 100.964 209.433 317.076 317.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 0.000512 4096 430 2688 29512 6.61734 322.271 209.421 538.353 538.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 310 6.4e-05 2048 77 960 82432 97.1056 28.3406 236.849 836.449 1198.94 1199.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1010 6.4e-05 1024 215 2560 247296 29.7964 13.524 873.863 418.323 1335.7 1335.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 870 0.000128 1024 120 2752 133952 11.2681 6.84474 523.605 209.271 751.123 751.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 0.000512 4096 90 320 36456 6.61504 47.4805 209.342 263.495 263.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1730 0.000256 4096 370 768 68992 13.9919 139.04 418.949 572.034 572.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1430 3.2e-05 4096 470 7808 491008 455.867 189.395 13641.4 5486.27 19773.6 19774.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1350 0.001024 2048 150 256 17696 1.36675 6.35494 52.3586 60.122 60.1791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1690 3.2e-05 512 330 320 544768 28.8672 16.9249 84.6698 418.653 549.335 549.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 990 0.000512 4096 270 832 29568 6.6352 65.2177 209.591 281.486 281.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 0.000512 4096 430 2688 29456 6.61171 205.409 209.578 421.644 421.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 310 6.4e-05 2048 77 960 82432 96.9336 28.3302 153.928 837.293 1116.67 1116.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1010 6.4e-05 1024 215 2560 247296 29.7303 13.509 555.046 418.714 1017.18 1017.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 870 0.000128 1024 120 2752 133504 11.2479 6.85558 332.209 209.504 559.944 560.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 0.000512 4096 90 320 36400 6.61661 30.4764 209.51 246.661 246.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 1730 0.000256 4096 370 768 68880 13.9906 360.775 418.691 793.51 793.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1430 3.2e-05 4096 470 7808 491904 454.909 188.979 11591.1 5484.92 17720.6 17721.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1350 0.001024 2048 150 256 17640 1.36602 5.62586 52.3652 59.3988 59.4557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1690 3.2e-05 512 330 320 537600 29.5272 13.3701 70.2688 423.053 536.437 536.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 990 0.000512 4096 270 832 29400 6.61094 55.1398 209.012 270.805 270.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 0.000512 4096 430 2688 29400 6.61779 174.301 209.592 390.555 390.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 310 6.4e-05 2048 77 960 80640 97.6251 28.3377 126.564 837.482 1090.2 1090.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1010 6.4e-05 1024 215 2560 247296 29.7866 13.527 473.105 418.827 935.435 935.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 870 0.000128 1024 120 2752 133056 11.3003 6.83827 281.73 209.595 509.594 509.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 0.000512 4096 90 320 36288 6.61069 25.8318 209.224 241.726 241.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1730 0.000256 4096 370 768 68768 13.9908 367.688 417.952 799.686 799.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1430 3.2e-05 4096 470 7808 491008 455.537 189.213 10148.6 5495.1 16289.1 16289.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1350 0.001024 2048 150 256 17472 1.3617 4.72314 52.01 58.1398 58.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1690 3.2e-05 512 330 320 530432 29.0792 13.1666 61.5163 413.708 517.679 517.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 990 0.000512 4096 270 832 29344 6.61523 166.911 208.794 382.367 382.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 0.000512 4096 430 2688 29344 6.6137 151.183 209.375 367.216 367.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 310 6.4e-05 2048 77 960 78848 96.4644 28.0217 294.436 827.149 1246.26 1246.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1010 6.4e-05 1024 215 2560 243712 29.4677 13.4175 408.352 413.669 865.087 865.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 870 0.000128 1024 120 2752 132608 11.2792 6.83629 246.153 209.453 473.855 473.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 0.000512 4096 90 320 36288 6.63142 22.6632 209.299 238.636 238.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1730 0.000256 4096 370 768 68880 13.996 360.161 419.292 793.502 793.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1430 3.2e-05 4096 470 7808 488320 459.515 189.836 8960.28 5531.85 15142.2 15142.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1350 0.001024 2048 150 256 17360 1.35578 4.20266 51.9148 57.5157 57.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1690 3.2e-05 512 330 320 519680 29.2753 13.0735 53.6412 409.298 505.501 505.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 990 0.000512 4096 270 832 29400 6.63962 170.099 209.615 386.401 386.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 0.000512 4096 430 2688 29120 6.57565 134.279 208.697 349.595 349.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 310 6.4e-05 2048 77 960 71680 97.3566 27.7279 266.809 818.551 1210.64 1210.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1010 6.4e-05 1024 215 2560 232960 30.2004 13.5086 347.15 409.368 800.419 800.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 870 0.000128 1024 120 2752 132160 11.2338 6.8288 217.959 207.948 444.101 444.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 0.000512 4096 90 320 36120 6.61504 21.1415 208.925 236.727 236.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1730 0.000256 4096 370 768 69120 14.0058 214.174 419.07 647.301 647.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1430 3.2e-05 4096 470 7808 492544 454.146 189.075 21003.4 5478.66 27125.9 27126.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1350 0.001024 2048 150 256 17792 1.3744 9.70621 52.4477 63.5717 63.6293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1690 3.2e-05 512 330 320 544768 28.6996 13.328 130.73 417.622 590.594 590.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 990 0.000512 4096 270 832 29632 6.64278 101.052 209.529 317.267 317.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 0.000512 4096 430 2688 29504 6.61904 315.46 209.422 531.542 531.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 310 6.4e-05 2048 77 960 81920 96.7206 28.4878 234.857 835.131 1195.39 1195.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1010 6.4e-05 1024 215 2560 247808 29.5235 13.4881 846.225 417.66 1307.08 1307.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 870 0.000128 1024 120 2752 134144 11.2248 6.83069 506.506 209.627 734.319 734.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 0.000512 4096 90 320 36480 6.62189 47.3795 209.527 263.588 263.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1730 0.000256 4096 370 768 68992 13.9919 145.649 419.03 578.722 578.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1430 3.2e-05 4096 470 7808 491520 457.525 189.594 13842.3 5499.52 19989.7 19990.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1350 0.001024 2048 150 256 17664 1.36362 6.80784 52.3119 60.5241 60.5797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1690 3.2e-05 512 330 320 540672 29.0125 13.3243 86.8778 417.955 547.387 547.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 990 0.000512 4096 270 832 29568 6.64166 68.5216 209.681 284.886 284.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 0.000512 4096 430 2688 29440 6.6111 211.316 209.578 427.548 427.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 310 6.4e-05 2048 77 960 81920 96.77 28.2542 159.237 835.901 1120.35 1120.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1010 6.4e-05 1024 215 2560 245760 29.7886 13.484 544.476 418.044 1005.98 1006.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 870 0.000128 1024 120 2752 133120 11.2456 6.84003 326.417 211.555 556.188 556.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 0.000512 4096 90 320 36352 6.61299 31.9734 209.337 247.984 248.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1730 0.000256 4096 370 768 68928 13.9949 120.894 418.793 553.734 553.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1430 3.2e-05 4096 470 7808 491520 453.809 189.013 11481.4 5475.77 17600.6 17601.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1350 0.001024 2048 150 256 17664 1.36925 5.6599 52.4575 59.5293 59.5878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1690 3.2e-05 512 330 320 528384 29.0425 13.1246 70.7982 412.283 525.465 525.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 990 0.000512 4096 270 832 29376 6.61914 57.0237 208.865 272.55 272.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 0.000512 4096 430 2688 29376 6.62048 174.68 209.455 390.797 390.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 310 6.4e-05 2048 77 960 73728 97.3691 27.8876 120.35 824.675 1070.47 1070.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1010 6.4e-05 1024 215 2560 239616 29.7638 13.3218 438.643 412.398 894.316 894.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 870 0.000128 1024 120 2752 132096 11.2412 6.82813 268.193 208.454 494.849 494.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 0.000512 4096 90 320 36288 6.61133 26.5536 209.212 242.433 242.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1730 0.000256 4096 370 768 68864 14.0004 111.366 422.834 548.252 548.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1430 3.2e-05 4096 470 7808 487424 458.677 190.113 10312.2 5574.52 16536.1 16536.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1350 0.001024 2048 150 256 17408 1.35782 4.69334 52.44 58.5337 58.5889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1690 3.2e-05 512 330 320 540672 29.0204 13.3302 66.3938 421.854 530.809 530.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 990 0.000512 4096 270 832 29440 6.64179 51.523 211.581 269.788 269.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 0.000512 4096 430 2688 29184 6.58758 158.907 210.78 376.317 376.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 310 6.4e-05 2048 77 960 81920 96.785 28.279 123.543 843.822 1092.62 1092.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1010 6.4e-05 1024 215 2560 245760 29.803 13.4881 403.737 422.017 869.234 869.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 870 0.000128 1024 120 2752 133120 11.254 6.82966 243.062 211.246 472.52 472.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 0.000512 4096 90 320 36096 6.57645 25.6573 210.541 242.836 242.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 1730 0.000256 4096 370 768 68800 14.0099 341.111 419.039 774.219 774.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1430 3.2e-05 4096 470 7808 491520 455.895 188.818 9614.98 5506.38 15766.7 15767.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1350 0.001024 2048 150 256 17280 1.35184 5.19002 51.8002 58.3863 58.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1690 3.2e-05 512 330 320 532480 28.7323 13.1256 61.0171 412.722 515.807 515.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 990 0.000512 4096 270 832 29120 6.57085 154.091 208.302 369.009 369.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 0.000512 4096 430 2688 29120 6.59187 146.938 208.89 362.465 362.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 310 6.4e-05 2048 77 960 71680 97.927 27.8837 100.655 825.431 1052.08 1052.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1010 6.4e-05 1024 215 2560 235520 30.2454 13.3184 357.062 412.808 813.627 813.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 870 0.000128 1024 120 2752 130560 11.165 6.80102 218.045 206.693 442.84 442.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 0.000512 4096 90 320 36160 6.62528 24.1909 214.671 245.529 245.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1730 0.000256 4096 370 768 68736 14.0062 342.255 418.68 774.993 775.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1430 3.2e-05 4096 470 7808 485376 459.082 189.783 8855.13 5516.7 15021.4 15021.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1350 0.001024 2048 150 256 17280 1.3568 4.6272 51.9262 57.9521 58.0089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1690 3.2e-05 512 330 320 516096 29.9977 13.1357 55.8565 412.293 511.495 511.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 990 0.000512 4096 270 832 29184 6.61805 154.946 208.82 370.428 370.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 0.000512 4096 430 2688 29184 6.61728 137.07 209.395 353.126 353.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 310 6.4e-05 2048 77 960 73728 97.5943 27.8897 260.587 824.888 1211.15 1211.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1010 6.4e-05 1024 215 2560 233472 30.5675 13.323 327.317 414.9 786.298 786.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 870 0.000128 1024 120 2752 129024 11.2203 6.80346 199.788 206.594 424.533 424.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 0.000512 4096 90 320 36096 6.62976 21.4324 209.156 237.263 237.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1730 0.000256 4096 370 768 69184 14.0082 407.585 419.229 840.878 840.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1430 3.2e-05 4096 470 7808 491520 456.814 189.908 18478 5501.92 24627.4 24627.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1350 0.001024 2048 150 256 17856 1.37904 12.8626 52.4986 66.782 66.8372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1690 3.2e-05 512 330 384 526336 30.5785 13.3755 215.356 419.033 678.568 678.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 990 0.000512 4096 270 896 28976 6.63162 200.059 209.641 416.378 416.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1280 0.000512 4096 430 2688 29584 6.6247 278.11 209.628 494.408 494.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 310 6.4e-05 2048 77 1024 79360 98.2227 28.3154 387.834 838.066 1352.65 1352.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1010 6.4e-05 1024 215 2560 242176 30.3391 13.512 737.686 419.036 1200.76 1200.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 870 0.000128 1024 120 2816 133888 11.2674 6.83594 454.622 209.598 682.457 682.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1130 0.000512 4096 90 384 36048 6.62323 97.7985 209.668 314.134 314.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1730 0.000256 4096 370 768 69152 14.0124 357.429 419.494 790.988 791.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1430 3.2e-05 4096 470 7808 491008 457.359 189.916 20662.4 5507.41 26817.8 26818.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1350 0.001024 2048 150 256 17824 1.37638 9.36566 52.5043 63.2891 63.3471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1690 3.2e-05 512 330 384 526336 30.2782 13.3489 137.269 419.398 600.507 600.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 990 0.000512 4096 270 896 28960 6.64166 177.666 209.811 394.162 394.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 0.000512 4096 430 2688 29568 6.61962 310.968 209.802 527.432 527.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 310 6.4e-05 2048 77 1024 78848 97.8864 28.4099 346.31 838.683 1311.47 1311.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1010 6.4e-05 1024 215 2560 241664 30.3323 13.4946 842.071 419.407 1305.49 1305.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 870 0.000128 1024 120 2816 133888 11.2306 6.8304 517.645 209.794 745.632 745.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 0.000512 4096 90 384 36032 6.63946 55.1047 209.842 271.627 271.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1730 0.000256 4096 370 768 69120 14.0029 357.497 419.144 790.698 790.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1430 3.2e-05 4096 470 7808 490496 458.617 190.168 13358.8 5517.82 19526.1 19526.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1350 0.001024 2048 150 256 17792 1.37632 6.39386 52.4565 60.2699 60.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1690 3.2e-05 512 330 384 524288 30.3085 13.322 114.248 417.76 575.85 576.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 990 0.000512 4096 270 896 28928 6.62333 176.173 209.646 392.485 392.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 0.000512 4096 430 2688 29504 6.61914 201.791 209.46 417.915 417.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 310 6.4e-05 2048 77 1024 77824 97.9311 28.4876 315.67 841.591 1283.87 1284.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1010 6.4e-05 1024 215 2560 239616 30.5041 13.4855 539.848 417.732 1001.77 1001.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 870 0.000128 1024 120 2816 133632 11.2638 6.83226 336.054 209.661 563.941 564.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1130 0.000512 4096 90 384 35968 6.61254 90.9725 209.492 307.12 307.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1730 0.000256 4096 370 768 69024 14.0013 355.379 419.039 788.48 788.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1430 3.2e-05 4096 470 7808 489984 456.917 189.861 10890.9 5509.91 17048.3 17048.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1350 0.001024 2048 150 256 17760 1.37475 5.25187 52.4865 59.1597 59.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1690 3.2e-05 512 330 384 522240 30.1222 13.2811 97.8691 416.745 558.235 558.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 990 0.000512 4096 270 896 28896 6.62224 175.135 209.759 391.558 391.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 0.000512 4096 430 2688 29472 6.61898 162.945 209.574 379.182 379.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 310 6.4e-05 2048 77 1024 76800 97.656 28.1651 300.176 833.076 1259.26 1259.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1010 6.4e-05 1024 215 2560 239616 30.2423 13.4386 437.506 423.041 904.421 904.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 870 0.000128 1024 120 2816 133632 11.2392 6.82947 271.2 209.48 498.878 498.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1130 0.000512 4096 90 384 35904 6.62118 89.688 209.437 305.786 305.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1730 0.000256 4096 370 768 68992 13.996 354.986 419.088 788.12 788.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1430 3.2e-05 4096 470 7808 489472 459.626 190.502 9715.18 5533.46 15899.4 15900
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1350 0.001024 2048 150 256 17664 1.36736 5.2001 52.3223 58.9328 58.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1690 3.2e-05 512 330 384 524288 30.2962 13.3284 91.7559 418.153 553.748 553.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 990 0.000512 4096 270 896 28800 6.61709 175.55 209.441 391.651 391.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 0.000512 4096 430 2688 29440 6.61507 146.815 209.604 363.077 363.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 310 6.4e-05 2048 77 1024 77824 97.9352 28.4501 303.969 836 1266.54 1266.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1010 6.4e-05 1024 215 2560 237568 30.7756 13.4809 387.586 418.105 850.134 850.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 870 0.000128 1024 120 2816 133120 11.2438 6.83008 241.512 209.205 468.914 469.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1130 0.000512 4096 90 384 35840 6.61094 89.856 209.301 305.81 305.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1730 0.000256 4096 370 768 68960 13.9957 354.811 418.74 787.599 787.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1430 3.2e-05 4096 470 7808 488960 459.88 190.739 8881.3 5543.67 15076.2 15076.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1350 0.001024 2048 150 256 17600 1.36509 4.76419 52.1913 58.3636 58.4186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1690 3.2e-05 512 330 384 522240 30.5989 13.3526 87.4731 419.076 550.717 550.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 990 0.000512 4096 270 896 28800 6.61299 173.691 209.436 389.785 389.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 0.000512 4096 430 2688 29440 6.62426 133.4 209.603 349.668 349.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 310 6.4e-05 2048 77 1024 76800 98.5345 28.335 311.893 838.143 1277.1 1277.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1010 6.4e-05 1024 215 2560 240640 30.5188 13.4988 361.532 419.164 824.901 825.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 870 0.000128 1024 120 2816 131840 11.218 6.8201 219.929 208.043 446.138 446.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1130 0.000512 4096 90 384 35840 6.60685 89.8831 209.289 305.823 305.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1730 0.000256 4096 370 768 68928 13.9976 354.811 419.128 787.991 788.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1430 3.2e-05 4096 470 7808 488448 458.905 190.622 8206.13 5531.67 14388 14388.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1350 0.001024 2048 150 256 17664 1.37008 3.94854 52.4982 57.8599 57.9133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1690 3.2e-05 512 330 384 516096 30.0125 13.1311 82.064 412.657 538.086 538.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 990 0.000512 4096 270 896 28800 6.6232 175.053 209.807 391.53 391.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 0.000512 4096 430 2688 29376 6.62528 124.378 209.629 340.679 340.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 310 6.4e-05 2048 77 1024 73728 97.4653 27.8793 301.944 825.283 1252.77 1252.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1010 6.4e-05 1024 215 2560 233472 30.5159 13.3199 323.057 412.736 779.815 779.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 870 0.000128 1024 120 2816 132096 11.2632 6.82826 202.656 208.626 429.506 429.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1130 0.000512 4096 90 384 35712 6.59046 89.0368 208.973 304.644 304.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1730 0.000256 4096 370 768 68768 13.9907 354.947 417.95 786.94 786.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1430 3.2e-05 4096 470 7808 487424 460.555 191.037 7678.02 5542.35 13872.6 13873.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1350 0.001024 2048 150 256 17472 1.35898 13.4826 52.0054 66.8899 66.9471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1690 3.2e-05 512 330 384 516096 30.2059 13.1732 78.8153 413.512 535.924 536.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 990 0.000512 4096 270 896 28672 6.62118 172.158 211.074 389.898 389.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1280 0.000512 4096 430 2688 29344 6.61504 115.976 209.374 332.007 332.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 310 6.4e-05 2048 77 1024 71680 98.104 27.9336 292.133 827.192 1245.64 1245.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1010 6.4e-05 1024 215 2560 236544 30.2747 13.3505 307.637 413.655 765.102 765.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 870 0.000128 1024 120 2816 132608 11.275 6.83552 191.097 209.449 418.789 418.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1130 0.000512 4096 90 384 35840 6.62938 90.0536 209.58 306.308 306.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1730 0.000256 4096 370 768 68864 13.9989 354.007 418.739 786.798 786.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1430 3.2e-05 4096 470 7808 487424 458.566 190.02 7310.09 5539.87 13499.2 13499.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1350 0.001024 2048 150 256 17408 1.35549 13.4468 51.935 66.7794 66.8365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1690 3.2e-05 512 330 384 524288 30.5698 13.3259 214.648 417.77 676.533 676.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 990 0.000512 4096 270 896 28672 6.61709 174.811 209.267 390.74 390.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1280 0.000512 4096 430 2688 29184 6.59456 111.067 208.736 326.44 326.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 310 6.4e-05 2048 77 1024 73728 99.0977 28.3364 298.396 835.653 1261.67 1261.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1010 6.4e-05 1024 215 2560 237568 30.7822 14.2766 293.636 417.92 756.806 756.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 870 0.000128 1024 120 2816 133120 11.2403 7.02634 183.69 209.198 411.285 411.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1130 0.000512 4096 90 384 35584 6.56813 88.9789 208.436 304.028 304.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1730 0.000256 4096 370 720 69440 13.9956 320.04 419.064 753.152 753.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1430 3.2e-05 4096 470 7860 491008 455.533 189.233 7168.39 5503.05 13316.9 13317.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1350 0.001024 2048 150 240 17696 1.37011 12.3086 52.3898 66.1102 66.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1690 3.2e-05 512 330 360 544768 28.1756 13.1687 203.786 414.023 659.374 659.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 990 0.000512 4096 270 840 29344 6.61773 156.201 209.524 372.387 372.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1280 0.000512 4096 430 2700 29120 6.5689 107.574 208.646 322.833 322.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 310 6.4e-05 2048 77 900 64512 100.116 27.9859 266.702 828.128 1223.14 1223.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1010 6.4e-05 1024 215 2520 243712 29.4626 13.3538 283.158 414.153 740.311 740.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 870 0.000128 1024 120 2760 132608 11.2841 6.83293 173.299 212.038 403.587 403.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1130 0.000512 4096 90 360 35840 6.57418 80.6195 208.826 296.062 296.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1730 0.000256 4096 370 768 68768 13.996 337.166 418.4 769.615 769.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1430 3.2e-05 4096 470 7808 491008 455.385 189.22 7014.78 5504.44 13164.5 13165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1350 0.001024 2048 150 256 17472 1.3567 12.8229 52.0602 66.2836 66.3399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1690 3.2e-05 512 330 320 530432 29.261 13.1722 180.693 413.968 637.315 637.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 990 0.000512 4096 270 832 29344 6.59203 156.222 209.015 371.875 371.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1280 0.000512 4096 430 2688 29344 6.61571 105.022 209.599 321.281 321.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 310 6.4e-05 2048 77 960 78848 96.7165 27.9217 333.193 828.033 1286.08 1286.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1010 6.4e-05 1024 215 2560 243712 29.4791 13.3525 280.798 414.106 737.922 738.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 870 0.000128 1024 120 2752 132608 11.2805 6.93357 169.603 209.679 397.626 397.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1130 0.000512 4096 90 320 36288 6.6193 71.84 209.53 288.035 288.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1730 0.000256 4096 370 750 68880 13.9703 330.324 418.256 762.604 762.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1430 3.2e-05 4096 470 7850 488320 459.453 189.859 7180.47 5533.69 13364.1 13364.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1350 0.001024 2048 150 250 17360 1.35514 12.795 51.811 66.0033 66.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1690 3.2e-05 512 330 350 519680 29.4645 13.076 200.618 409.254 652.625 652.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 990 0.000512 4096 270 850 29120 6.6007 159.612 209.227 375.482 375.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1280 0.000512 4096 430 2700 29120 6.58842 107.835 208.945 323.413 323.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 310 6.4e-05 2048 77 900 71680 97.5772 27.784 295.847 818.651 1240.06 1240.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1010 6.4e-05 1024 215 2550 241920 29.226 13.2807 285.625 409.418 737.727 737.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 870 0.000128 1024 120 2750 132160 11.2291 6.82781 173.565 207.972 399.723 399.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1130 0.000512 4096 90 350 35840 6.5775 78.8173 208.714 294.152 294.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1730 0.000256 4096 370 720 69440 13.9933 319.567 419.308 752.921 752.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1430 3.2e-05 4096 470 7824 488320 459.529 189.893 7109.44 5513.73 13273.3 13273.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1350 0.001024 2048 150 240 17640 1.37216 12.4476 52.3858 66.2472 66.3099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1690 3.2e-05 512 330 336 519680 29.4557 13.0683 194.491 409.198 646.427 646.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 990 0.000512 4096 270 864 28840 6.56282 160.837 208.542 375.985 376.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1280 0.000512 4096 430 2688 29120 6.57818 106.551 208.703 321.876 321.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 310 6.4e-05 2048 77 912 71680 97.548 27.7852 301.582 820.641 1247.77 1247.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1010 6.4e-05 1024 215 2544 241920 29.2439 13.2863 281.626 409.366 733.713 733.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 870 0.000128 1024 120 2736 132160 11.2252 6.82707 171.944 207.944 398.075 398.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1130 0.000512 4096 90 336 36120 6.61859 74.0793 209.596 290.338 290.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1730 0.000256 4096 370 736 69376 13.9958 321.058 419.104 754.212 754.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1430 3.2e-05 4096 470 7808 493568 452.504 188.479 8282.87 5481.23 14405.8 14406.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1350 0.001024 2048 150 224 17920 1.36803 11.6041 52.4455 65.4608 65.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1690 3.2e-05 512 330 320 540672 29.2347 13.3243 185.153 417.969 645.901 646.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 990 0.000512 4096 270 832 29568 6.62528 156.873 209.675 373.22 373.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1280 0.000512 4096 430 2656 29568 6.61978 122.444 209.66 338.769 338.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 310 6.4e-05 2048 77 928 81920 97.1707 28.2928 335.008 838.22 1298.91 1299.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1010 6.4e-05 1024 215 2528 249856 29.4289 13.4859 331.603 418.049 792.761 792.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 870 0.000128 1024 120 2720 133120 11.2476 6.83418 196.72 209.181 424.12 424.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1130 0.000512 4096 90 320 36352 6.61325 71.2358 209.335 287.23 287.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1730 0.000256 4096 370 736 68640 13.942 443.833 416.686 874.514 874.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1430 3.2e-05 4096 470 7808 483840 463.297 191.896 12217.8 5590.34 18464 18464.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1350 0.001024 2048 150 224 17280 1.35133 16.7137 51.6323 69.7444 69.7988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1690 3.2e-05 512 330 320 522240 29.5484 13.1297 244.334 412.365 699.592 699.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 990 0.000512 4096 270 832 28800 6.53104 212.016 207.26 425.85 425.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1280 0.000512 4096 430 2656 28800 6.52707 182.01 207.242 395.824 395.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 310 6.4e-05 2048 77 928 76800 96.7143 28.0089 456.342 825.243 1406.5 1406.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1010 6.4e-05 1024 215 2528 245760 29.1108 13.3255 494.427 412.729 949.778 949.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 870 0.000128 1024 120 2720 130560 11.1594 7.03357 291.381 206.728 516.43 516.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1130 0.000512 4096 90 320 36000 6.61827 100.987 209.158 316.809 316.864
