module tb_pos_edge_det;
    reg clk=0, rst, d;
    wire pe;
    pos_edge_det uut (.clk(clk), .rst(rst), .d(d), .pe(pe));
    always #5 clk = ~clk;
    initial begin
        $monitor("d=%b pe=%b", d, pe);
        rst=1; d=0; #10;
        rst=0; d=0; #10;
        d=1; #10;
        d=1; #10;
        d=0; #10;
        d=1; #10;
    end
endmodule