

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Oct 29 22:03:58 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      112|      112|  1.120 us|  1.120 us|  113|  113|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_42_1_fu_122  |cordiccart2pol_Pipeline_VITIS_LOOP_42_1  |       88|       88|  0.880 us|  0.880 us|   88|   88|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1482|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   13|    1396|   2649|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    230|    -|
|Register         |        -|    -|     453|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   13|    1849|   4361|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                     |control_s_axi                            |        0|   0|  182|   296|    0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_42_1_fu_122  |cordiccart2pol_Pipeline_VITIS_LOOP_42_1  |        0|   2|  580|  1000|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U8               |faddfsub_32ns_32ns_32_5_full_dsp_1       |        0|   2|  205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U12                     |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U9                    |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|   321|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U13                  |fsqrt_32ns_32ns_32_16_no_dsp_1           |        0|   0|    0|     0|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |Total                                               |                                         |        0|  13| 1396|  2649|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln346_1_fu_390_p2    |         +|   0|  0|   14|           9|           8|
    |add_ln346_fu_267_p2      |         +|   0|  0|   14|           9|           8|
    |cur_int_x_3_fu_506_p2    |         -|   0|  0|   39|           1|          32|
    |result_2_fu_422_p2       |         -|   0|  0|   39|           1|          32|
    |result_6_fu_494_p2       |         -|   0|  0|   39|           1|          32|
    |sub_ln18_1_fu_404_p2     |         -|   0|  0|   15|           7|           8|
    |sub_ln18_fu_281_p2       |         -|   0|  0|   15|           7|           8|
    |QUAD23_fu_202_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln72_fu_522_p2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln32_1_fu_192_p2    |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln32_fu_186_p2      |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln72_1_fu_231_p2    |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln72_fu_225_p2      |      icmp|   0|  0|   15|           8|           2|
    |lshr_ln18_1_fu_453_p2    |      lshr|   0|  0|  242|          79|          79|
    |lshr_ln18_fu_319_p2      |      lshr|   0|  0|  242|          79|          79|
    |or_ln32_fu_198_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln72_fu_518_p2        |        or|   0|  0|    2|           1|           1|
    |cur_int_x_4_fu_511_p3    |    select|   0|  0|   32|           1|          32|
    |current_theta_fu_539_p3  |    select|   0|  0|   32|           1|          32|
    |result_7_fu_499_p3       |    select|   0|  0|   32|           1|          32|
    |result_fu_427_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln18_2_fu_414_p3  |    select|   0|  0|    9|           1|           9|
    |select_ln18_fu_291_p3    |    select|   0|  0|    9|           1|           9|
    |select_ln72_fu_527_p3    |    select|   0|  0|   31|           1|          31|
    |val_1_fu_487_p3          |    select|   0|  0|   32|           1|          32|
    |val_fu_353_p3            |    select|   0|  0|   32|           1|          32|
    |shl_ln18_1_fu_459_p2     |       shl|   0|  0|  242|          79|          79|
    |shl_ln18_fu_325_p2       |       shl|   0|  0|  242|          79|          79|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1482|         426|         695|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  117|         26|    1|         26|
    |grp_fu_131_opcode  |   14|          3|    2|          6|
    |grp_fu_131_p0      |   14|          3|   32|         96|
    |grp_fu_131_p1      |   14|          3|   32|         96|
    |grp_fu_135_ce      |    9|          2|    1|          2|
    |grp_fu_135_p0      |   20|          4|   32|        128|
    |grp_fu_135_p1      |   14|          3|   32|         96|
    |grp_fu_153_opcode  |   14|          3|    5|         15|
    |grp_fu_153_p0      |   14|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  230|         50|  169|        561|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |QUAD23_reg_587                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  25|   0|   25|          0|
    |cur_int_x_4_reg_681                                              |  32|   0|   32|          0|
    |current_theta_1_reg_699                                          |  32|   0|   32|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_42_1_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln32_1_reg_582                                              |   1|   0|    1|          0|
    |icmp_ln32_reg_577                                                |   1|   0|    1|          0|
    |icmp_ln72_1_reg_598                                              |   1|   0|    1|          0|
    |icmp_ln72_reg_593                                                |   1|   0|    1|          0|
    |mul1_reg_603                                                     |  32|   0|   32|          0|
    |mul_reg_608                                                      |  32|   0|   32|          0|
    |p_x_assign_reg_686                                               |  32|   0|   32|          0|
    |reg_164                                                          |  32|   0|   32|          0|
    |result_7_reg_676                                                 |  32|   0|   32|          0|
    |result_reg_664                                                   |  32|   0|   32|          0|
    |select_ln18_2_reg_659                                            |   9|   0|    9|          0|
    |select_ln18_reg_633                                              |   9|   0|    9|          0|
    |select_ln72_reg_691                                              |   1|   0|   32|         31|
    |tmp_4_reg_613                                                    |   1|   0|    1|          0|
    |tmp_8_reg_654                                                    |   1|   0|    1|          0|
    |tmp_reg_628                                                      |   1|   0|    1|          0|
    |trunc_ln371_1_reg_649                                            |  23|   0|   23|          0|
    |trunc_ln371_reg_623                                              |  23|   0|   23|          0|
    |val_1_reg_670                                                    |  32|   0|   32|          0|
    |val_reg_638                                                      |  32|   0|   32|          0|
    |xs_sign_1_reg_644                                                |   1|   0|    1|          0|
    |xs_sign_reg_618                                                  |   1|   0|    1|          0|
    |y_read_reg_554                                                   |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 453|   0|  484|         31|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

