// Seed: 1313118864
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5(
      .id_0(id_3 && id_1 >= 1),
      .id_1(id_2),
      .id_2(1 && 1),
      .id_3(1),
      .id_4(id_4 - 1),
      .id_5(id_1),
      .id_6(1'b0),
      .id_7(1),
      .id_8(1),
      .id_9(1)
  );
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  tri1 id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
  assign id_2 = ~id_3;
endmodule
