Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/FPGAtool/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d381b82acab746e0bb0e8c8647acc25f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot tb_design_1_wrapper_func_impl xil_defaultlib.tb_design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'DDR_addr' [C:/Users/Jarvis/Documents/Xilinx/project_3/project_2.srcs/sim_1/new/tb_design_1_wrapper.v:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'DDR_ba' [C:/Users/Jarvis/Documents/Xilinx/project_3/project_2.srcs/sim_1/new/tb_design_1_wrapper.v:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'DDR_dm' [C:/Users/Jarvis/Documents/Xilinx/project_3/project_2.srcs/sim_1/new/tb_design_1_wrapper.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DDR_dq' [C:/Users/Jarvis/Documents/Xilinx/project_3/project_2.srcs/sim_1/new/tb_design_1_wrapper.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'DDR_dqs_n' [C:/Users/Jarvis/Documents/Xilinx/project_3/project_2.srcs/sim_1/new/tb_design_1_wrapper.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'DDR_dqs_p' [C:/Users/Jarvis/Documents/Xilinx/project_3/project_2.srcs/sim_1/new/tb_design_1_wrapper.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 54 for port 'FIXED_IO_mio' [C:/Users/Jarvis/Documents/Xilinx/project_3/project_2.srcs/sim_1/new/tb_design_1_wrapper.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.xsdbm_v3_0_0_ctl_reg
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.xsdbm_v3_0_0_stat_reg
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.xsdbm_v3_0_0_stat_reg__parameter...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.xsdbm_v3_0_0_ctl_reg__parameteri...
Compiling module xil_defaultlib.xsdbm_v3_0_0_ctl_reg__parameteri...
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.clk_x_pntrs_7
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.rd_fwft
Compiling module xil_defaultlib.rd_status_flags_as_17
Compiling module xil_defaultlib.rd_handshaking_flags__parameteri...
Compiling module xil_defaultlib.rd_bin_cntr_18
Compiling module xil_defaultlib.rd_logic__parameterized0
Compiling module xil_defaultlib.wr_status_flags_as_14
Compiling module xil_defaultlib.wr_handshaking_flags_15
Compiling module xil_defaultlib.wr_bin_cntr_16
Compiling module xil_defaultlib.wr_logic__parameterized0
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.dmem_13
Compiling module xil_defaultlib.memory__parameterized0
Compiling module xil_defaultlib.synchronizer_ff_9
Compiling module xil_defaultlib.synchronizer_ff_10
Compiling module xil_defaultlib.synchronizer_ff_11
Compiling module xil_defaultlib.synchronizer_ff_12
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.reset_blk_ramfifo_8
Compiling module xil_defaultlib.fifo_generator_ramfifo__paramete...
Compiling module xil_defaultlib.fifo_generator_top__parameterize...
Compiling module xil_defaultlib.fifo_generator_v13_1_4_synth__pa...
Compiling module xil_defaultlib.fifo_generator_v13_1_4__paramete...
Compiling module xil_defaultlib.xsdbm_v3_0_0_rdfifo
Compiling module xil_defaultlib.xsdbm_v3_0_0_rdreg
Compiling module xil_defaultlib.synchronizer_ff__parameterized0
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.synchronizer_ff__parameterized0_...
Compiling module xil_defaultlib.clk_x_pntrs
Compiling module xil_defaultlib.rd_status_flags_as
Compiling module xil_defaultlib.rd_handshaking_flags
Compiling module xil_defaultlib.rd_bin_cntr
Compiling module xil_defaultlib.rd_logic
Compiling module xil_defaultlib.wr_status_flags_as
Compiling module xil_defaultlib.wr_handshaking_flags
Compiling module xil_defaultlib.wr_bin_cntr
Compiling module xil_defaultlib.wr_logic
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.synchronizer_ff
Compiling module xil_defaultlib.synchronizer_ff_1
Compiling module xil_defaultlib.synchronizer_ff_2
Compiling module xil_defaultlib.synchronizer_ff_3
Compiling module xil_defaultlib.reset_blk_ramfifo
Compiling module xil_defaultlib.fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_generator_top
Compiling module xil_defaultlib.fifo_generator_v13_1_4_synth
Compiling module xil_defaultlib.fifo_generator_v13_1_4
Compiling module xil_defaultlib.xsdbm_v3_0_0_wrfifo
Compiling module xil_defaultlib.xsdbm_v3_0_0_wrreg
Compiling module xil_defaultlib.xsdbm_v3_0_0_ctl_reg__parameteri...
Compiling module xil_defaultlib.xsdbm_v3_0_0_stat_reg__parameter...
Compiling module xil_defaultlib.xsdbm_v3_0_0_if_static_status
Compiling module xil_defaultlib.xsdbm_v3_0_0_if
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.xsdbm_v3_0_0_addr_ctl
Compiling module xil_defaultlib.xsdbm_v3_0_0_burst_wdlen_ctl
Compiling module xil_defaultlib.xsdbm_v3_0_0_bus_ctl_flg__parame...
Compiling module xil_defaultlib.xsdbm_v3_0_0_bus_ctl_flg
Compiling module xil_defaultlib.xsdbm_v3_0_0_bus_ctl_cnt
Compiling module xil_defaultlib.xsdbm_v3_0_0_bus_ctl
Compiling module xil_defaultlib.xsdbm_v3_0_0_bus_mstr2sl_if
Compiling module xil_defaultlib.xsdbm_v3_0_0_icon2xsdb
Compiling module xil_defaultlib.xsdbm_v3_0_0_cmd_decode
Compiling module xil_defaultlib.xsdbm_v3_0_0_stat
Compiling module xil_defaultlib.xsdbm_v3_0_0_sync
Compiling module xil_defaultlib.xsdbm_v3_0_0_icon
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.ltlib_v1_0_0_bscan
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.xsdbm_v3_0_0_bscan_switch
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.xsdbm_v3_0_0_xsdbm_id
Compiling module xil_defaultlib.xsdbm_v3_0_0_xsdbm
Compiling module xil_defaultlib.dbg_hub
Compiling module xil_defaultlib.design_1_FreqCounter_0_5_FreqCou...
Compiling module xil_defaultlib.design_1_FreqCounter_0_5_FreqCou...
Compiling module xil_defaultlib.design_1_FreqCounter_0_5
Compiling module xil_defaultlib.design_1_RO1_0_4_RO1_v1_0_S00_AX...
Compiling module xil_defaultlib.design_1_RO1_0_4_RoS1
Compiling module xil_defaultlib.design_1_RO1_0_4_RO1_v1_0
Compiling module xil_defaultlib.design_1_RO1_0_4
Compiling module unisims_ver.BIBUF
Compiling module unisims_ver.PS7
Compiling module xil_defaultlib.design_1_processing_system7_0_0_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_register...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_register...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_register...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_register...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_register...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_UYSKKA
Compiling module xil_defaultlib.design_1_xbar_0__axi_crossbar_v2...
Compiling module xil_defaultlib.design_1_xbar_0__axi_crossbar_v2...
Compiling module xil_defaultlib.design_1_xbar_0__axi_register_sl...
Compiling module xil_defaultlib.design_1_xbar_0__axi_crossbar_v2...
Compiling module xil_defaultlib.design_1_xbar_0__axi_crossbar_v2...
Compiling module xil_defaultlib.design_1_xbar_0__axi_crossbar_v2...
Compiling module xil_defaultlib.design_1_xbar_0__axi_crossbar_v2...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_ps7_0_axi_periph_0
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0__cdc_sy...
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0__cdc_sy...
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0__lpf
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0__upcnt_...
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0__sequen...
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0__proc_s...
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0
Compiling module xil_defaultlib.design_1_vio_0_0_vio_v3_0_19_dec...
Compiling module xil_defaultlib.design_1_vio_0_0_vio_v3_0_19_pro...
Compiling module xil_defaultlib.design_1_vio_0_0_xsdbs_v1_0_2_xs...
Compiling module xil_defaultlib.design_1_vio_0_0_vio_v3_0_19_vio
Compiling module xil_defaultlib.design_1_vio_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_design_1_wrapper_func_impl
