{"Source Block": ["hdl/library/axi_dmac/data_mover.v@93:103@HdlIdDef", "reg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n\nwire s_axi_sync_valid = has_sync & s_axi_valid;\n"], "Clone Blocks": [["hdl/library/axi_dmac/data_mover.v@91:101", "reg [BEATS_PER_BURST_WIDTH-1:0] beat_counter_minus_one = 'h0;\nreg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n"], ["hdl/library/axi_dmac/data_mover.v@96:106", "reg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n\nwire s_axi_sync_valid = has_sync & s_axi_valid;\nwire transfer_abort_s;\n\nwire last_load;\n"], ["hdl/library/axi_dmac/data_mover.v@95:105", "reg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n\nwire s_axi_sync_valid = has_sync & s_axi_valid;\nwire transfer_abort_s;\n\n"], ["hdl/library/axi_dmac/data_mover.v@92:102", "reg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n\n"]], "Diff Content": {"Delete": [[98, "reg last_non_eot = 1'b0;\n"]], "Add": [[98, "  wire s_axi_sync_valid = has_sync & s_axi_valid;\n"], [98, "  wire transfer_abort_s;\n"]]}}