<?xml version="1.0" encoding="UTF-8"?>
<module id="QMSS_8_PDSP" HW_revision="" XML_version="1" description="">
  <!-- csl_gccp2_cfgregs -->
  <register id="PDSP_CONTROL_REG" offset="0x00000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="soft_rst_n" width="1" begin="0" end="0" description="Soft reset. When this bit is cleared, the PDSP will be reset. This bit is set back to 1 on the next cycle after it has been cleared." rwaccess="R" />
    <bitfield id="pdsp_enable" width="1" begin="1" end="1" description="PDSP enable: 0=PDSP is disabled, 1=PDSP is enabled" rwaccess="RW" />
    <bitfield id="pdsp_sleeping" width="1" begin="2" end="2" description="PDSP sleep indicator: 0=PDSP is not asleep, 1=PDSP us asleep" rwaccess="RW" />
    <bitfield id="counter_enable" width="1" begin="3" end="3" description="PDSP cycle counter enable: 0=Counters not enabled, 1=Counters enabled" rwaccess="RW" />
    <bitfield id="restart" width="1" begin="4" end="4" description="Causes PDSP to stop current operation gracefully and return to the PC reset value" rwaccess="RW" />
    <bitfield id="single_step" width="1" begin="8" end="8" description="Single step enable: 0=PDSP will free run when enabled, 1=PDSP will execute a single instruction and then the pdsp_enable bit will be cleared" rwaccess="RW" />
    <bitfield id="big_endian" width="1" begin="14" end="14" description="Big-endian input state" rwaccess="R" />
    <bitfield id="pdsp_state" width="1" begin="15" end="15" description="PDSP run state: 0=PDSP is halted, 1=PDSP is running" rwaccess="R" />
    <bitfield id="pcounter_rst_val" width="16" begin="31" end="16" description="Program counter reset value" rwaccess="RW" />
  </register>
  <register id="PDSP_STATUS_REG" offset="0x00004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pcounter" width="16" begin="15" end="0" description="Current PDSP program counter" rwaccess="R" />
  </register>
  <register id="PDSP_WAKEUP_ENABLE_REG" offset="0x00008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="bitwise_enables" width="32" begin="31" end="0" description="Wakeup enables" rwaccess="RW" />
  </register>
  <register id="PDSP_CYCLE_COUNT_REG" offset="0x0000c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="cyclecount" width="32" begin="31" end="0" description="This value is incremented by 1 for every clock cycle during which the PDSP is enabled and the counter is enabled." rwaccess="RW" />
  </register>
  <register id="PDSP_STALL_COUNT_REG" offset="0x00010" width="32" description="(1 of 1, stride 0)">
    <bitfield id="stallcount" width="32" begin="31" end="0" description="This value is incremented by 1 for every clock cycle during which the PDSP is enabled, the counter is enabled, and the PDSP was unable to fetch a new instruction for any reason." rwaccess="R" />
  </register>
  <register id="PDSP_CONSTANT_TABLE_BLOCK_INDEX_REG_0" offset="0x00020" width="32" description="(1 of 1, stride 0)">
    <bitfield id="c24_blk_index" width="8" begin="7" end="0" description="PDSP constant entry 24 block index" rwaccess="RW" />
    <bitfield id="c25_blk_index" width="8" begin="23" end="16" description="PDSP constant entry 25 block index" rwaccess="RW" />
  </register>
  <register id="PDSP_CONSTANT_TABLE_BLOCK_INDEX_REG_1" offset="0x00024" width="32" description="(1 of 1, stride 0)">
    <bitfield id="c26_blk_index" width="8" begin="7" end="0" description="PDSP constant entry 26 block index" rwaccess="RW" />
    <bitfield id="c27_blk_index" width="8" begin="23" end="16" description="PDSP constant entry 27 block index" rwaccess="RW" />
  </register>
  <register id="PDSP_CONSTANT_TABLE_PROG_PTR_REG_0" offset="0x00028" width="32" description="(1 of 1, stride 0)">
    <bitfield id="c28_pointer" width="16" begin="15" end="0" description="PDSP constant entry 28 pointer" rwaccess="RW" />
    <bitfield id="c29_pointer" width="16" begin="31" end="16" description="PDSP constant entry 29 pointer" rwaccess="RW" />
  </register>
  <register id="PDSP_CONSTANT_TABLE_PROG_PTR_REG_1" offset="0x0002c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="c30_pointer" width="16" begin="15" end="0" description="PDSP constant entry 30 pointer" rwaccess="RW" />
    <bitfield id="c31_pointer" width="16" begin="31" end="16" description="PDSP constant entry 31 pointer" rwaccess="RW" />
  </register>
  <register id="PDSP_IGP" offset="0x00800" width="32" description="(1 of 1, stride 0)">
    <bitfield id="regN" width="32" begin="31" end="0" description="PDSP Internal GP Register N" rwaccess="RW" />
  </register>
  <register id="PDSP_ICTE" offset="0x00880" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ct_entryN" width="32" begin="31" end="0" description="PDSP Internal Constants Table Entry N" rwaccess="R" />
  </register>
  <register id="PDSP_Instruction_RAM" offset="0x01000" width="32" description="(1 of 2048, stride 4)">
    <bitfield id="PDSP_IRAM" width="32" begin="31" end="0" description="PDSP IRAM" rwaccess="RW" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
